<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: SD Host Controller</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">SD Host Controller<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___d_r_i_v_e_r_s.html">Drivers</a> &raquo; <a class="el" href="group___p_l_a___d_r_i___m_e_m_o_r_y.html">Memory Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SD Host Controller.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:hw__sdhc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__sdhc_8h.html">hw_sdhc.h</a></td></tr>
<tr class="memdesc:hw__sdhc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of API for the SD Host Controller Low Level Driver. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD Host Write/Read structure.  <a href="structhw__sdhc__data__transfer__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__cmd__config__t.html">hw_sdhc_cmd_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD Host command configuration structure.  <a href="structhw__sdhc__cmd__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__hc__setup__config__t.html">hw_sdhc_hc_setup_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD Host Setup configuration structure.  <a href="structhw__sdhc__hc__setup__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__bus__config__t.html">hw_sdhc_bus_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD Host Bus configuration structure.  <a href="structhw__sdhc__bus__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__pdctrl__reg__config__t.html">hw_sdhc_pdctrl_reg_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDCTRL REG configuration structure.  <a href="structhw__sdhc__pdctrl__reg__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__config__t.html">hw_sdhc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD Host configuration structure.  <a href="structhw__sdhc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__desc__attr__n__len__t.html">hw_sdhc_desc_attr_n_len_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used to define the length and attributes of the ADMA2 descriptor table in 32-bit Addressing Mode.  <a href="structhw__sdhc__desc__attr__n__len__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__adma__descriptor__table__t.html">hw_sdhc_adma_descriptor_table_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used to define the ADMA2 descriptor table in 32-bit Addressing Mode.  <a href="structhw__sdhc__adma__descriptor__table__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__emmc__cid__t.html">hw_sdhc_emmc_cid_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CID - Card Identification Register It is a 128-bit register that contains device identification information used during the eMMC protocol device identification phase.  <a href="structhw__sdhc__emmc__cid__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__emmc__csd__t.html">hw_sdhc_emmc_csd_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSD - Card-Specific Data Register It is a 128-bit register that provides information on how to access the contents stored in eMMC.  <a href="structhw__sdhc__emmc__csd__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__emmc__ext__csd__t.html">hw_sdhc_emmc_ext_csd_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXT_CSD - Extended Card-Specific Data Register.  <a href="structhw__sdhc__emmc__ext__csd__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__switch__cmd6__arg__t.html">hw_sdhc_switch_cmd6_arg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command SWITCH (CMD6) argument fields.  <a href="structhw__sdhc__switch__cmd6__arg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__switch__cmd6__config__t.html">hw_sdhc_switch_cmd6_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command SWITCH (CMD6) configuration.  <a href="structhw__sdhc__switch__cmd6__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__sdhc__context__data__t.html">hw_sdhc_context_data_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used for SD Host Controller saved data/context.  <a href="structhw__sdhc__context__data__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga42e7031d8a007dfebcc7a7cbe68affdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga42e7031d8a007dfebcc7a7cbe68affdd">HW_SDHC_REG_SETF</a>(id,  reg,  field,  val)</td></tr>
<tr class="memdesc:ga42e7031d8a007dfebcc7a7cbe68affdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value to an SDHC register field.  <a href="group___h_w___s_d_h_c.html#ga42e7031d8a007dfebcc7a7cbe68affdd">More...</a><br /></td></tr>
<tr class="separator:ga42e7031d8a007dfebcc7a7cbe68affdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2679d93da968fd88254dab3ba3e6d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gae2679d93da968fd88254dab3ba3e6d5e">HW_SDHC_REG_GETF</a>(id,  reg,  field)&#160;&#160;&#160;(((id)-&gt;reg &amp; (EMMC_##reg##_##field##_Msk)) &gt;&gt; (EMMC_##reg##_##field##_Pos))</td></tr>
<tr class="memdesc:gae2679d93da968fd88254dab3ba3e6d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of an SDHC register field.  <a href="group___h_w___s_d_h_c.html#gae2679d93da968fd88254dab3ba3e6d5e">More...</a><br /></td></tr>
<tr class="separator:gae2679d93da968fd88254dab3ba3e6d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e3009f03e7e1677c6d4ccac47452d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga5e3009f03e7e1677c6d4ccac47452d89">HW_SDHC_HC_CLOCK_GENERATOR_SUPPORTED</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5e3009f03e7e1677c6d4ccac47452d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fbeedb35d43a774ac7839dae979b229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga7fbeedb35d43a774ac7839dae979b229">HW_SDHC_SUPPORT_DDR</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7fbeedb35d43a774ac7839dae979b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ffc168e251a4f05020036b12291558d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga4ffc168e251a4f05020036b12291558d">HW_SDHC_DEFAULT_BLOCK_SIZE</a>&#160;&#160;&#160;(512UL)</td></tr>
<tr class="separator:ga4ffc168e251a4f05020036b12291558d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a4ba1ab99dc6778fb55348b872cb38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab1a4ba1ab99dc6778fb55348b872cb38">HW_SDHC_MAX_UPPER_FREQ_SEL</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gab1a4ba1ab99dc6778fb55348b872cb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e8037a8a659d96657aef15536faa2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga53e8037a8a659d96657aef15536faa2e">HW_SDHC_MAX_XFER_BLOCK_SIZE</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga53e8037a8a659d96657aef15536faa2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf53c05406d1406a76fa63013afcfd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga5cf53c05406d1406a76fa63013afcfd9">HW_SDHC_TOUT_CNT_MAX_REG_FIELD_VAL</a>&#160;&#160;&#160;(0x0EUL)</td></tr>
<tr class="separator:ga5cf53c05406d1406a76fa63013afcfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga359b984b5fe96a4a6229e30522036734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga359b984b5fe96a4a6229e30522036734">HW_SDHC_EMMC_BUS_SPEED_LEGACY_MAX</a>&#160;&#160;&#160;(26000000UL)</td></tr>
<tr class="separator:ga359b984b5fe96a4a6229e30522036734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2a71e49257d6762be5458142a227d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga1a2a71e49257d6762be5458142a227d5">HW_SDHC_EMMC_BUS_SPEED_HS_SDR_MAX</a>&#160;&#160;&#160;(52000000UL)</td></tr>
<tr class="separator:ga1a2a71e49257d6762be5458142a227d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0db574f8d4f8bd6e51287e776959b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gad0db574f8d4f8bd6e51287e776959b5d">HW_SDHC_UHS_BUS_SPEED_SDR12_MAX</a>&#160;&#160;&#160;(25000000UL)</td></tr>
<tr class="separator:gad0db574f8d4f8bd6e51287e776959b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6ee61e02fbb1df17319c16e255034d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gafd6ee61e02fbb1df17319c16e255034d">HW_SDHC_UHS_BUS_SPEED_SDR25_MAX</a>&#160;&#160;&#160;(50000000UL)</td></tr>
<tr class="separator:gafd6ee61e02fbb1df17319c16e255034d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6205964496f20be3c7470a42c476b7c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga6205964496f20be3c7470a42c476b7c7">HW_SDHC_CMD42_PWD_LEN_MAX</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga6205964496f20be3c7470a42c476b7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad650c9d90d1cf98552a2ca0df9152b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gad650c9d90d1cf98552a2ca0df9152b75">HW_SDHC_CMD42_LEN_MAX</a>&#160;&#160;&#160;(2UL + 2UL * <a class="el" href="group___h_w___s_d_h_c.html#ga6205964496f20be3c7470a42c476b7c7">HW_SDHC_CMD42_PWD_LEN_MAX</a>)</td></tr>
<tr class="separator:gad650c9d90d1cf98552a2ca0df9152b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5f3db5b264b17124a626e0e0f9534a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gabe5f3db5b264b17124a626e0e0f9534a">HW_SDHC_CLK_DIV_MAX</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gabe5f3db5b264b17124a626e0e0f9534a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab19bccb9d902409750c086cfb18e6c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab19bccb9d902409750c086cfb18e6c2f">HW_SDHC_ADMA2_MAX_DESC_TABLE_LINES</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gab19bccb9d902409750c086cfb18e6c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5257c603cd4c23e18fdda974df913de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaa5257c603cd4c23e18fdda974df913de">HW_SDHC_ADMA2_MAX_DATA_LEN_MODE_16BIT_BYTES</a>&#160;&#160;&#160;(1UL &lt;&lt; 16UL)</td></tr>
<tr class="separator:gaa5257c603cd4c23e18fdda974df913de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf21fe8bff5cdfcab5ca7e1213a197b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gacf21fe8bff5cdfcab5ca7e1213a197b5">HW_SDHC_ADMA2_MAX_DATA_LEN_MODE_26BIT_BYTES</a>&#160;&#160;&#160;(1UL &lt;&lt; 26UL)</td></tr>
<tr class="separator:gacf21fe8bff5cdfcab5ca7e1213a197b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21151e6ebfb6e9f913a268fd6fa1b988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga21151e6ebfb6e9f913a268fd6fa1b988">HW_SDHC_DELAY_1MS</a>&#160;&#160;&#160;(1000UL)</td></tr>
<tr class="separator:ga21151e6ebfb6e9f913a268fd6fa1b988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7bc29b2527b093f2d8dd35c091efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga1a7bc29b2527b093f2d8dd35c091efea">HW_SDHC_DELAY_AFTER_CMD0_USEC</a>&#160;&#160;&#160;(100UL)</td></tr>
<tr class="separator:ga1a7bc29b2527b093f2d8dd35c091efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068edaee5314c77befd81ba51ae1f983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga068edaee5314c77befd81ba51ae1f983">HW_SDHC_DELAY_VOLTAGE_RAMP_UP_US</a>&#160;&#160;&#160;(1000UL)</td></tr>
<tr class="separator:ga068edaee5314c77befd81ba51ae1f983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe36e35db5d723df47ca1f656c8cd55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gafe36e35db5d723df47ca1f656c8cd55b">HW_SDHC_TOUT_SEND_OP_COND_CMD1_MS</a>&#160;&#160;&#160;(1000UL)</td></tr>
<tr class="separator:gafe36e35db5d723df47ca1f656c8cd55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0f4046f78ea93403d98aaffb3b68af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gadc0f4046f78ea93403d98aaffb3b68af">HW_SDHC_TOUT_CMD_INHIBIT_MS</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gadc0f4046f78ea93403d98aaffb3b68af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda3faa486eb6b8ec70bcf9f3fd78077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaeda3faa486eb6b8ec70bcf9f3fd78077">HW_SDHC_TOUT_CMD_COMPLETE_MS</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gaeda3faa486eb6b8ec70bcf9f3fd78077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420745bd069e50f9c01caa17ff7b08e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga420745bd069e50f9c01caa17ff7b08e6">HW_SDHC_TOUT_BUF_RD_READY_MS</a>&#160;&#160;&#160;(150UL)</td></tr>
<tr class="separator:ga420745bd069e50f9c01caa17ff7b08e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f78e12c67ac02ef7f119c8e6b5f329e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga8f78e12c67ac02ef7f119c8e6b5f329e">HW_SDHC_TOUT_BUF_RD_ENABLE_MS</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga8f78e12c67ac02ef7f119c8e6b5f329e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99014184af2ad03f1e0d6eaa51f7d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gac99014184af2ad03f1e0d6eaa51f7d8a">HW_SDHC_TOUT_BUF_WR_READY_MS</a>&#160;&#160;&#160;(150UL)</td></tr>
<tr class="separator:gac99014184af2ad03f1e0d6eaa51f7d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d561155471095c2ea3862eaf3eb92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga53d561155471095c2ea3862eaf3eb92d">HW_SDHC_TOUT_BUF_WR_ENABLE_MS</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga53d561155471095c2ea3862eaf3eb92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64da69e2ed07bf7e29a63b5f0998f55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga64da69e2ed07bf7e29a63b5f0998f55c">HW_SDHC_DELAY_ERROR_RECOVERY_WAIT_DAT_LINE_US</a>&#160;&#160;&#160;(40UL)</td></tr>
<tr class="separator:ga64da69e2ed07bf7e29a63b5f0998f55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0613f881ee99a7710765fe8e70429657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga0613f881ee99a7710765fe8e70429657">HW_SDHC_DELAY_CLR_CARD_INTR_US</a>&#160;&#160;&#160;(100UL)</td></tr>
<tr class="separator:ga0613f881ee99a7710765fe8e70429657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7324112e810508551c059222d2d748e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab7324112e810508551c059222d2d748e">HW_SDHC_TOUT_INTERNAL_CLK_STABLE_MS</a>&#160;&#160;&#160;(150UL)</td></tr>
<tr class="separator:gab7324112e810508551c059222d2d748e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e3ecdd2ef3751ebf5893d61a611c278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga5e3ecdd2ef3751ebf5893d61a611c278">HW_SDHC_TOUT_FORCE_ERASE_MS</a>&#160;&#160;&#160;(3UL * 60UL * 1000UL)</td></tr>
<tr class="separator:ga5e3ecdd2ef3751ebf5893d61a611c278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2f491114979de978177ba2ec859d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gabd2f491114979de978177ba2ec859d53">HW_SDHC_1KHZ</a>&#160;&#160;&#160;(1000UL)</td></tr>
<tr class="separator:gabd2f491114979de978177ba2ec859d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1897f911695d59b511d46a00e7c1a40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga1897f911695d59b511d46a00e7c1a40a">HW_SDHC_1MHZ</a>&#160;&#160;&#160;(<a class="el" href="group___h_w___s_d_h_c.html#gabd2f491114979de978177ba2ec859d53">HW_SDHC_1KHZ</a> * <a class="el" href="group___h_w___s_d_h_c.html#gabd2f491114979de978177ba2ec859d53">HW_SDHC_1KHZ</a>)</td></tr>
<tr class="separator:ga1897f911695d59b511d46a00e7c1a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01fb9021eb47d5edddccffc127a89173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga01fb9021eb47d5edddccffc127a89173">HW_SDHC_TOUT_CNT_OFFSET</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga01fb9021eb47d5edddccffc127a89173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9b8d3f7903a5684413d3e7caf81559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga7b9b8d3f7903a5684413d3e7caf81559">HW_SDHC_TOUT_CNT_MIN</a>&#160;&#160;&#160;(1UL &lt;&lt; 13UL)</td></tr>
<tr class="separator:ga7b9b8d3f7903a5684413d3e7caf81559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d13c72f82214b2f35fc350bce04b151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga9d13c72f82214b2f35fc350bce04b151">HW_SDHC_TOUT_CNT_MAX</a>&#160;&#160;&#160;(1UL &lt;&lt; 27UL)</td></tr>
<tr class="separator:ga9d13c72f82214b2f35fc350bce04b151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a137b9f5a911fbde25816f49fce4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gac5a137b9f5a911fbde25816f49fce4ce">HW_SDHC_TOUT_CNT_INVALID</a>&#160;&#160;&#160;(0xFFUL)</td></tr>
<tr class="separator:gac5a137b9f5a911fbde25816f49fce4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbd5085d168aa2ba51c50f3fc79e660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga5dbd5085d168aa2ba51c50f3fc79e660">HW_SDHC_NORMAL_INT_EN_MASK</a>&#160;&#160;&#160;(0x7FFFUL)</td></tr>
<tr class="separator:ga5dbd5085d168aa2ba51c50f3fc79e660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga006564191e5cd96525d6beb6b814250b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga006564191e5cd96525d6beb6b814250b">HW_SDHC_ERROR_INT_EN_MASK</a>&#160;&#160;&#160;(0xFFFFUL)</td></tr>
<tr class="separator:ga006564191e5cd96525d6beb6b814250b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c154a311718c18dea5f81c61fe0131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga54c154a311718c18dea5f81c61fe0131">HW_SDHC_RCA_CMD_ARG_POS</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga54c154a311718c18dea5f81c61fe0131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4db97265b3647f954b71f5f3f1ee25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gae4db97265b3647f954b71f5f3f1ee25b">HW_SDHC_DSR_CMD_ARG_POS</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gae4db97265b3647f954b71f5f3f1ee25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab838ab25c13ff57fe54947c42b65bd3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab838ab25c13ff57fe54947c42b65bd3c">HW_SDHC_CMD1_OCR_BUSY_MASK</a>&#160;&#160;&#160;(1UL &lt;&lt; 31UL)</td></tr>
<tr class="separator:gab838ab25c13ff57fe54947c42b65bd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga147bc9fc200e6c471d98663345ca705a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga147bc9fc200e6c471d98663345ca705a">HW_SDHC_CMD1_OCR_ACCESS_MODE_SECTOR</a>&#160;&#160;&#160;(2UL &lt;&lt; 29UL)</td></tr>
<tr class="separator:ga147bc9fc200e6c471d98663345ca705a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193b951f5a56dd467166c2daa3bae52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga193b951f5a56dd467166c2daa3bae52d">HW_SDHC_CMD1_OCR_ACCESS_MODE_BYTE</a>&#160;&#160;&#160;(0UL &lt;&lt; 29UL)</td></tr>
<tr class="separator:ga193b951f5a56dd467166c2daa3bae52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0a0b9b21e6e7e98f03c4a9597b09508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab0a0b9b21e6e7e98f03c4a9597b09508">HW_SDHC_CMD1_OCR_2V7_3V6</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; 15UL)</td></tr>
<tr class="separator:gab0a0b9b21e6e7e98f03c4a9597b09508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25520a5ea6794d193913b20b64d87ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab25520a5ea6794d193913b20b64d87ee">HW_SDHC_CMD1_OCR_1V70_1V95</a>&#160;&#160;&#160;(1UL &lt;&lt; 7UL)</td></tr>
<tr class="separator:gab25520a5ea6794d193913b20b64d87ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa274b0872a15b96db95d2408c9497b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga1aa274b0872a15b96db95d2408c9497b">HW_SDHC_CMD1_VOLTAGE_WINDOW</a></td></tr>
<tr class="separator:ga1aa274b0872a15b96db95d2408c9497b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d29c1e41e28f080522ca21e4c91fd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga3d29c1e41e28f080522ca21e4c91fd60">HW_SDHC_EMMC_EXT_CSD_BUS_WIDTH_IDX</a>&#160;&#160;&#160;(183UL)</td></tr>
<tr class="separator:ga3d29c1e41e28f080522ca21e4c91fd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86920d4b4af9d81aa2340d35db65f1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga86920d4b4af9d81aa2340d35db65f1e2">HW_SDHC_EMMC_EXT_CSD_HS_TIMING_IDX</a>&#160;&#160;&#160;(185UL)</td></tr>
<tr class="separator:ga86920d4b4af9d81aa2340d35db65f1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28f763aa7e6737b168f5efe313a499a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gad28f763aa7e6737b168f5efe313a499a">HW_SDHC_CMD6_ARG_CMD_SET_POS</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad28f763aa7e6737b168f5efe313a499a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ecb576f9ed1e1852531186194361fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaf3ecb576f9ed1e1852531186194361fe">HW_SDHC_CMD6_ARG_VALUE_POS</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gaf3ecb576f9ed1e1852531186194361fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbef3d0356506648de4fc2e4c2e2b018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gabbef3d0356506648de4fc2e4c2e2b018">HW_SDHC_CMD6_ARG_INDEX_POS</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gabbef3d0356506648de4fc2e4c2e2b018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf6c7098f379b4864f0fbcde577ed8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaabf6c7098f379b4864f0fbcde577ed8c">HW_SDHC_CMD6_ARG_ACCESS_POS</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:gaabf6c7098f379b4864f0fbcde577ed8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf160bd97ef1d0aedfda3f10f99d14b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaf160bd97ef1d0aedfda3f10f99d14b65">HW_SDHC_CMD8_ARGUMENT_VHS_2V7_3V3</a>&#160;&#160;&#160;(0x0100UL)</td></tr>
<tr class="separator:gaf160bd97ef1d0aedfda3f10f99d14b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d44b9922650ab3f60fc9190feeafaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gad8d44b9922650ab3f60fc9190feeafaa">HW_SDHC_CMD8_VHS_2V7_3V3_MASK</a>&#160;&#160;&#160;(0x0100UL)</td></tr>
<tr class="separator:gad8d44b9922650ab3f60fc9190feeafaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad891a03444471023ef109fa5fe602e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gad891a03444471023ef109fa5fe602e16">HW_SDHC_CMD8_ARGUMENT_CHECK_PATTERN</a>&#160;&#160;&#160;(0x00AAUL)</td></tr>
<tr class="separator:gad891a03444471023ef109fa5fe602e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c7a7c3debea6b8430e35b2ee57ba26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga91c7a7c3debea6b8430e35b2ee57ba26">HW_SDHC_CMD8_CHECK_PATTERN_MASK</a>&#160;&#160;&#160;(0x00FFUL)</td></tr>
<tr class="separator:ga91c7a7c3debea6b8430e35b2ee57ba26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047370c91562c2f8b996f2902631bdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga047370c91562c2f8b996f2902631bdf2">HW_SDHC_CARD_STATUS_OUT_OF_RANGE</a>&#160;&#160;&#160;(1UL &lt;&lt; 31UL)</td></tr>
<tr class="separator:ga047370c91562c2f8b996f2902631bdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7447c9af3166762c825eb78609c06cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga7447c9af3166762c825eb78609c06cf0">HW_SDHC_CARD_STATUS_ADDRESS_MISALIGN</a>&#160;&#160;&#160;(1UL &lt;&lt; 30UL)</td></tr>
<tr class="separator:ga7447c9af3166762c825eb78609c06cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc18c74ad74598dd843bb14736afd989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gabc18c74ad74598dd843bb14736afd989">HW_SDHC_CARD_STATUS_BLOCK_LEN_ERROR</a>&#160;&#160;&#160;(1UL &lt;&lt; 29UL)</td></tr>
<tr class="separator:gabc18c74ad74598dd843bb14736afd989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6744d52b19840eb24154d2254e6118d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga6744d52b19840eb24154d2254e6118d3">HW_SDHC_CARD_STATUS_ERASE_SEQ_ERROR</a>&#160;&#160;&#160;(1UL &lt;&lt; 28UL)</td></tr>
<tr class="separator:ga6744d52b19840eb24154d2254e6118d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca92c97bef35a7e144b8b2b6f04d776d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaca92c97bef35a7e144b8b2b6f04d776d">HW_SDHC_CARD_STATUS_ERASE_PARAM</a>&#160;&#160;&#160;(1UL &lt;&lt; 27UL)</td></tr>
<tr class="separator:gaca92c97bef35a7e144b8b2b6f04d776d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b18a0dd73f34230271b5458b9261da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga4b18a0dd73f34230271b5458b9261da3">HW_SDHC_CARD_STATUS_WP_VIOLATION</a>&#160;&#160;&#160;(1UL &lt;&lt; 26UL)</td></tr>
<tr class="separator:ga4b18a0dd73f34230271b5458b9261da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971ba771d9f570d8eb17b5c2f54e64f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga971ba771d9f570d8eb17b5c2f54e64f1">HW_SDHC_CARD_STATUS_CARD_IS_LOCKED</a>&#160;&#160;&#160;(1UL &lt;&lt; 25UL)</td></tr>
<tr class="separator:ga971ba771d9f570d8eb17b5c2f54e64f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8a26ae2790f23881656f99d1c78876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga1e8a26ae2790f23881656f99d1c78876">HW_SDHC_CARD_STATUS_LOCK_UNLOCK_FAILED</a>&#160;&#160;&#160;(1UL &lt;&lt; 24UL)</td></tr>
<tr class="separator:ga1e8a26ae2790f23881656f99d1c78876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ecec7a8769df771dc6c0d19071f261a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga8ecec7a8769df771dc6c0d19071f261a">HW_SDHC_CARD_STATUS_COM_CRC_ERROR</a>&#160;&#160;&#160;(1UL &lt;&lt; 23UL)</td></tr>
<tr class="separator:ga8ecec7a8769df771dc6c0d19071f261a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cf0beb13bd835ff88a76dda55fdb42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gae0cf0beb13bd835ff88a76dda55fdb42">HW_SDHC_CARD_STATUS_ILLEGAL_COMMAND</a>&#160;&#160;&#160;(1UL &lt;&lt; 22UL)</td></tr>
<tr class="separator:gae0cf0beb13bd835ff88a76dda55fdb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d680f61ad03c986e043c8e12729c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga63d680f61ad03c986e043c8e12729c7d">HW_SDHC_CARD_STATUS_CARD_ECC_FAILED</a>&#160;&#160;&#160;(1UL &lt;&lt; 21UL)</td></tr>
<tr class="separator:ga63d680f61ad03c986e043c8e12729c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e76919ad99629d29704cef22307608c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga4e76919ad99629d29704cef22307608c">HW_SDHC_CARD_STATUS_CC_ERROR</a>&#160;&#160;&#160;(1UL &lt;&lt; 20UL)</td></tr>
<tr class="separator:ga4e76919ad99629d29704cef22307608c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab90b7efa2421588d5879562019e2c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gabab90b7efa2421588d5879562019e2c7">HW_SDHC_CARD_STATUS_ERROR</a>&#160;&#160;&#160;(1UL &lt;&lt; 19UL)</td></tr>
<tr class="separator:gabab90b7efa2421588d5879562019e2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957738a720ed21ae4009a1fab6a2a3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga957738a720ed21ae4009a1fab6a2a3a0">HW_SDHC_CARD_STATUS_UNDERRUN</a>&#160;&#160;&#160;(1UL &lt;&lt; 18UL)</td></tr>
<tr class="separator:ga957738a720ed21ae4009a1fab6a2a3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc7a19253c00b6968de36af9c9eb769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaafc7a19253c00b6968de36af9c9eb769">HW_SDHC_CARD_STATUS_OVERRUN</a>&#160;&#160;&#160;(1UL &lt;&lt; 17UL)</td></tr>
<tr class="separator:gaafc7a19253c00b6968de36af9c9eb769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3da8810a24e27bec595ddcc5b14cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga0e3da8810a24e27bec595ddcc5b14cc5">HW_SDHC_CARD_STATUS_CID_CSD_OVERWRITE</a>&#160;&#160;&#160;(1UL &lt;&lt; 16UL)</td></tr>
<tr class="separator:ga0e3da8810a24e27bec595ddcc5b14cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a9a271d985fefa490a8c7688bdaad20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga9a9a271d985fefa490a8c7688bdaad20">HW_SDHC_CARD_STATUS_WP_ERASE_SKIP</a>&#160;&#160;&#160;(1UL &lt;&lt; 15UL)</td></tr>
<tr class="separator:ga9a9a271d985fefa490a8c7688bdaad20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c11c57a94423daee55c92158db80237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga0c11c57a94423daee55c92158db80237">HW_SDHC_CARD_STATUS_RSVD14</a>&#160;&#160;&#160;(1UL &lt;&lt; 14UL)</td></tr>
<tr class="separator:ga0c11c57a94423daee55c92158db80237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e5ec70fd4fc4ef8c2cb191af2d5e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga94e5ec70fd4fc4ef8c2cb191af2d5e17">HW_SDHC_CARD_STATUS_ERASE_RESET</a>&#160;&#160;&#160;(1UL &lt;&lt; 13UL)</td></tr>
<tr class="separator:ga94e5ec70fd4fc4ef8c2cb191af2d5e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60bb3bd96619a28333b7ea996f0de55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaf60bb3bd96619a28333b7ea996f0de55">HW_SDHC_CARD_STATUS_CURRENT_STATE_POS</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gaf60bb3bd96619a28333b7ea996f0de55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb100fd59fc18820b6d2ea10a2b5359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga8bb100fd59fc18820b6d2ea10a2b5359">HW_SDHC_CARD_STATUS_CURRENT_STATE_MASK</a>&#160;&#160;&#160;(0X0FUL)</td></tr>
<tr class="separator:ga8bb100fd59fc18820b6d2ea10a2b5359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40afa548c19f3232e23ff71a58ccf722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga40afa548c19f3232e23ff71a58ccf722">HW_SDHC_CARD_STATUS_READY_FOR_DATA</a>&#160;&#160;&#160;(1UL &lt;&lt; 8UL)</td></tr>
<tr class="separator:ga40afa548c19f3232e23ff71a58ccf722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeddf2bceb57d743a698759a32ff8e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gafeddf2bceb57d743a698759a32ff8e4c">HW_SDHC_CARD_STATUS_SWITCH_ERROR</a>&#160;&#160;&#160;(1UL &lt;&lt; 7UL)</td></tr>
<tr class="separator:gafeddf2bceb57d743a698759a32ff8e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9dcd5ea873ed316352a1738133afc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab9dcd5ea873ed316352a1738133afc7c">HW_SDHC_CARD_STATUS_URGENT_BKOPS</a>&#160;&#160;&#160;(1UL &lt;&lt; 6UL)</td></tr>
<tr class="separator:gab9dcd5ea873ed316352a1738133afc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c430c49eb4acc49d09fdef0bee5ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga88c430c49eb4acc49d09fdef0bee5ac5">HW_SDHC_CARD_STATUS_APP_CMD</a>&#160;&#160;&#160;(1UL &lt;&lt; 5UL)</td></tr>
<tr class="separator:ga88c430c49eb4acc49d09fdef0bee5ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18952c389b49081e1685b3e85cf05494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga18952c389b49081e1685b3e85cf05494">HW_SDHC_CARD_STATUS_RSVD4_0</a>&#160;&#160;&#160;(0X1FUL)</td></tr>
<tr class="separator:ga18952c389b49081e1685b3e85cf05494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0bb78a6a83ed0e301556c36242a282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga9b0bb78a6a83ed0e301556c36242a282">HW_SDHC_CARD_STATUS_BASIC_ERRORS</a></td></tr>
<tr class="separator:ga9b0bb78a6a83ed0e301556c36242a282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf786f04b5433d803cbef554120721edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaf786f04b5433d803cbef554120721edd">HW_SDHC_CARD_STATUS_ERASE_ERRORS</a></td></tr>
<tr class="separator:gaf786f04b5433d803cbef554120721edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54730f83e260cc3b55d7cdc3e4e7584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab54730f83e260cc3b55d7cdc3e4e7584">HW_SDHC_PAGE_BDARY_BYTES_4K</a>&#160;&#160;&#160;(4UL * 1024UL)</td></tr>
<tr class="separator:gab54730f83e260cc3b55d7cdc3e4e7584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9f5407a718205ad657038ec3cd4cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gabb9f5407a718205ad657038ec3cd4cfc">HW_SDHC_FREQ_SEL_POS</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabb9f5407a718205ad657038ec3cd4cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ba256c5a754d8ec4f7030829cfe1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaf2ba256c5a754d8ec4f7030829cfe1fc">HW_SDHC_FREQ_SEL_MASK</a>&#160;&#160;&#160;(0x00FFUL)</td></tr>
<tr class="separator:gaf2ba256c5a754d8ec4f7030829cfe1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76e0f6046c8258eaf3644b99f13049b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gac76e0f6046c8258eaf3644b99f13049b">HW_SDHC_UPPER_FREQ_SEL_POS</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gac76e0f6046c8258eaf3644b99f13049b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6d7bfbf0cc74607387fe92b467bf32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga5f6d7bfbf0cc74607387fe92b467bf32">HW_SDHC_UPPER_FREQ_SEL_MASK</a>&#160;&#160;&#160;(0x0003UL)</td></tr>
<tr class="separator:ga5f6d7bfbf0cc74607387fe92b467bf32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d8ea63f6598108c4184ed7b0c260e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga87d8ea63f6598108c4184ed7b0c260e1">HW_SDHC_CID_SIZE</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga87d8ea63f6598108c4184ed7b0c260e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756247b31580a9d23b367eb4e704ccb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga756247b31580a9d23b367eb4e704ccb8">HW_SDHC_CSD_SIZE</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga756247b31580a9d23b367eb4e704ccb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c222dd6376bd7e28423a5ed7eb5f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga65c222dd6376bd7e28423a5ed7eb5f60">HW_SDHC_EXT_CSD_SIZE</a>&#160;&#160;&#160;(512UL)</td></tr>
<tr class="separator:ga65c222dd6376bd7e28423a5ed7eb5f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga0e5b3498231519f279bc2ec676337a97"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="struct_e_m_m_c___type.html">EMMC_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a></td></tr>
<tr class="memdesc:ga0e5b3498231519f279bc2ec676337a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC Controller base address.  <a href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">More...</a><br /></td></tr>
<tr class="separator:ga0e5b3498231519f279bc2ec676337a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a087670ff3d4d323ef08b3f158305a"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga84a087670ff3d4d323ef08b3f158305a">hw_sdhc_abort_impl_t</a>) (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga84a087670ff3d4d323ef08b3f158305a"><td class="mdescLeft">&#160;</td><td class="mdescRight">typedef for the data transfer abort implementation function  <a href="group___h_w___s_d_h_c.html#ga84a087670ff3d4d323ef08b3f158305a">More...</a><br /></td></tr>
<tr class="separator:ga84a087670ff3d4d323ef08b3f158305a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5bdf0ce65ec1315d33582ef70ce5808"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaa5bdf0ce65ec1315d33582ef70ce5808">hw_sdhc_event_callback_t</a>) (<a class="el" href="group___h_w___s_d_h_c.html#gabc8289540678cf1ce1798cc0f9691f1a">HW_SDHC_EVENT</a> event)</td></tr>
<tr class="memdesc:gaa5bdf0ce65ec1315d33582ef70ce5808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Typedef for SDHC interrupt handler.  <a href="group___h_w___s_d_h_c.html#gaa5bdf0ce65ec1315d33582ef70ce5808">More...</a><br /></td></tr>
<tr class="separator:gaa5bdf0ce65ec1315d33582ef70ce5808"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga43065846673170f731a9b1babb869aff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affad316ef409a9359c62487418b49637d5a">HW_SDHC_STATUS_SUCCESS</a> = (0UL), 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affab39f715a49400aeac86aa319f08307c2">HW_SDHC_STATUS_ERROR</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa1131ac7aa38176e9c07d4818cdcc15bd">HW_SDHC_STATUS_ERROR_INVALID_PARAMETER</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa6a93783ebd90033aad9a9fb1a4c3fffe">HW_SDHC_STATUS_ERROR_STATE_NOT_FREE</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa321a8803170850dc0ddaff4b56738b53">HW_SDHC_STATUS_ERROR_OPERATION_IN_PROGRESS</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affad3cca97a8949cad95ed893e79a9c2e35">HW_SDHC_STATUS_HC_INVALID_VERSION</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affaa6e333870d7a719492e087247692be69">HW_SDHC_STATUS_RECOVERABLE_ERROR</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affada0d16399485913a7603ae88a7df40dc">HW_SDHC_STATUS_NON_RECOVERABLE_ERROR</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa4abfdfbf11ea08e4292cd59bc50b403b">HW_SDHC_STATUS_ERROR_UNUSABLE_CARD</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa42318170439f614f1505e16933304b71">HW_SDHC_STATUS_ERROR_SUPPLIED_VOLTAGE</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affadc602796b44e35736ad28b6ddde4919c">HW_SDHC_STATUS_ERROR_CARD_IS_COMBO</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa305f586fdb678fa82b73fc50ada45564">HW_SDHC_STATUS_ERROR_1V8</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa1eb76e155807e815ece6c940e4eeb1ea">HW_SDHC_STATUS_ERROR_VOLTAGE_SWITCH</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa21331bbce373107c653e27b97a3f1ca3">HW_SDHC_STATUS_ERROR_CARD_REG_VAL_NOT_RECOGNIZED</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa4679fb872d3a41a4c60162a7d111d854">HW_SDHC_STATUS_ERROR_RESPONSE_5</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa2b1e73c023659824f1cf8c645647403d">HW_SDHC_STATUS_ERROR_RESPONSE_6</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa6ab8816109676d40dae67597bc402db5">HW_SDHC_STATUS_ERROR_TIMEOUT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa275e6f45111959e543af6577ee151c2d">HW_SDHC_STATUS_ERROR_TIMEOUT_STOP_SD_CLK</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa9d8e592522b6065de15eb88456b66cf0">HW_SDHC_STATUS_ERROR_TIMEOUT_CMD_LINE</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affabb1063467d468c241335e661cef0b13f">HW_SDHC_STATUS_ERROR_TIMEOUT_DATA_LINE</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa41b96578c57b1fe8d671ef1df7f22a42">HW_SDHC_STATUS_ERROR_CMD_TOUT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affaf8b4c182e7e00d9236014bb1c98d4e89">HW_SDHC_STATUS_ERROR_CMD_CRC</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affacb22d597ae38f2426ea04c523c0a0d0d">HW_SDHC_STATUS_ERROR_CMD_END_BIT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affadf0beb88bd1da929f9b0f5f5c79f8a3f">HW_SDHC_STATUS_ERROR_CMD_IDX</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affada9bf94420bb98bd912e7254c9b95408">HW_SDHC_STATUS_ERROR_DATA_TOUT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa44099ed09cf22ca012f494ecfb0f2388">HW_SDHC_STATUS_ERROR_DATA_CRC</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa10fb3ec202ea5c848d90b76f254920c2">HW_SDHC_STATUS_ERROR_DATA_END_BIT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affadab87f28869f5b10af7cdf2e5a32f0bd">HW_SDHC_STATUS_ERROR_CUR_LMT</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa0ba820899e0e271cfda8650795757502">HW_SDHC_STATUS_ERROR_AUTO_CMD</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa588ce7eb5854a7e3126dc911cdcdd379">HW_SDHC_STATUS_ERROR_ADMA_ERR</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affad81ed3ac5e0bc3d9cec4710e153d25f4">HW_SDHC_STATUS_ERROR_RESP_ERR</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affabe42f0c9f987d43241a1cf06e3f1a284">HW_SDHC_STATUS_ERROR_INT_STAT_R</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa3f438db7373dec515d020d4742eec22a">HW_SDHC_STATUS_ERROR_PAGE_BOUNDARY</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa662ac205b334216dc23e9a5c71d9c112">HW_SDHC_STATUS_ERROR_CARD_STATUS_SWITCH</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa3fdf5ef0c0fbaf15dda32e0831681ee4">HW_SDHC_STATUS_ERROR_CARD_STATUS_ERASE_RESET</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa0b4152a342680f92a5dd640350ecce92">HW_SDHC_STATUS_ERROR_CARD_STATUS_WP_ERASE_SKIP</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affaada1806aad22011119862d4af7312324">HW_SDHC_STATUS_ERROR_CARD_STATUS_CID_CSD_OVRWR</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa3f17db92b9158d0b478e09c01281e362">HW_SDHC_STATUS_ERROR_CARD_STATUS_GEN_ERROR</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa4b5e8f63df6ea0dc7e419a6ae73105b7">HW_SDHC_STATUS_ERROR_CARD_STATUS_CC</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affae4d67fdc72a5e4df1ff9667a62240938">HW_SDHC_STATUS_ERROR_CARD_STATUS_ECC</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa8f74a220bc7aeebdb0b90f8d6e9ff13a">HW_SDHC_STATUS_ERROR_CARD_STATUS_ILLEGAL_CMD</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa138c83c4b8b5f869852744e971f1abf4">HW_SDHC_STATUS_ERROR_CARD_STATUS_COM_CRC</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affabdc9d1dd7ff3f7659257582504900ff1">HW_SDHC_STATUS_ERROR_CARD_STATUS_LOCK_UNLOCK_FAIL</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa0583fc9a50e1dd51c35f342a262b20d8">HW_SDHC_STATUS_ERROR_CARD_STATUS_CARD_IS_LOCKED</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa49568dc62d4ea0dbfaa0d495626a0bef">HW_SDHC_STATUS_ERROR_CARD_STATUS_WP_VIOLATION</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa6f94dcc74998c06c47b82902dc1212ae">HW_SDHC_STATUS_ERROR_CARD_STATUS_ERASE_PARAM</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa9cf7fa14fabd17895d68aebbcaacd27f">HW_SDHC_STATUS_ERROR_CARD_STATUS_ERASE_SEQ</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa123639db16941386a04c75abe84ee8fa">HW_SDHC_STATUS_ERROR_CARD_STATUS_BLOCK_LEN</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa94a1e4ff579a2b05940dd7675be61391">HW_SDHC_STATUS_ERROR_CARD_STATUS_ADDRESS_MISALIGN</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa6348c662b6bbaaf42f9e7a1fa18433a9">HW_SDHC_STATUS_ERROR_CARD_STATUS_ADDR_OUT_OF_RANGE</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga43065846673170f731a9b1babb869affa8b946aae29064eeffea2d66310f1f463">HW_SDHC_STATUS_ERROR_CARD_STATUS_ERRORS</a>
<br />
 }</td></tr>
<tr class="memdesc:ga43065846673170f731a9b1babb869aff"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC return status codes.  <a href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">More...</a><br /></td></tr>
<tr class="separator:ga43065846673170f731a9b1babb869aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8289540678cf1ce1798cc0f9691f1a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gabc8289540678cf1ce1798cc0f9691f1a">HW_SDHC_EVENT</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa3243e3f3ed27d9b623a471b1a740e850">HW_SDHC_EVENT_NONE</a> = (0UL), 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa733cc20d94fa94fdd55c0550fa97fa42">HW_SDHC_EVENT_CMD_COMPLETE</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aaf0c31f5f662f58b5a0d17cbae9eecbc0">HW_SDHC_EVENT_XFER_COMPLETE</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa8f5a8534099eadee2426a72689c53bd9">HW_SDHC_EVENT_BGAP_EVENT</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa183830992d1825bd9ca561a3208d50d3">HW_SDHC_EVENT_DMA_INTERRUPT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa36954b4a926b5c9d98d6b4466bcd68da">HW_SDHC_EVENT_BUF_WR_READY</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa0561d6dcdbaac5378e6954a6b237bfa4">HW_SDHC_EVENT_BUF_RD_READY</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aac0801eecaff32ce97dc9883bd13fb177">HW_SDHC_EVENT_CARD_INSERTION</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa655fc608a1b6b60025200e6b29dcd042">HW_SDHC_EVENT_CARD_REMOVAL</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa1e6302df4fe2682cb3083358258ee17a">HW_SDHC_EVENT_CARD_INTERRUPT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa23e60cf99ac0d0c433551548f844e79c">HW_SDHC_EVENT_INT_A</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aaefb7cf95e6fa07e7ae197eefdb03d4b2">HW_SDHC_EVENT_INT_B</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa4e2b8ab4f88943b3b63a405b2ac43421">HW_SDHC_EVENT_INT_C</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa07799f8e22043a1072f61c58747e9d00">HW_SDHC_EVENT_RE_TUNE_EVENT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aabbffc1d99e9b760d7ee659acf87605f1">HW_SDHC_EVENT_FX_EVENT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa7038bdc6645057fbfe5a4b6e7554e9e1">HW_SDHC_EVENT_CQE_EVENT</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aae9cf418d8f2c69670dac99edc121ea5f">HW_SDHC_EVENT_ERR_INTERRUPT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa736b3e45e1715aabd8e94598e5af1d61">HW_SDHC_EVENT_ALL_INTERRUPTS</a> = (0xFFFFUL), 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa3a9421769ae6b1ed2e204963d14879af">HW_SDHC_EVENT_BUF_RD_ENABLE_TIMEOUT</a> = (1UL &lt;&lt; 16UL), 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa0e88f5c7edf0274636bf2c93468231ea">HW_SDHC_EVENT_BUF_WR_ENABLE_TIMEOUT</a> = (1UL &lt;&lt; 17UL), 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa97b03a879cafb6ca23d901d8d0e7156d">HW_SDHC_EVENT_ADMA2_ERROR</a> = (1UL &lt;&lt; 18UL), 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aaede1b2ead6edfb694063eff63d92a63e">HW_SDHC_EVENT_ERROR_RECOVERY_ERROR</a> = (1UL &lt;&lt; 19UL), 
<a class="el" href="group___h_w___s_d_h_c.html#ggabc8289540678cf1ce1798cc0f9691f1aa4ade76c7392739050c64dad2fedbc636">HW_SDHC_EVENT_NON_RECOVERABLE_ERROR</a> = (1UL &lt;&lt; 20UL)
<br />
 }</td></tr>
<tr class="memdesc:gabc8289540678cf1ce1798cc0f9691f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Events that trigger the event handler These events come from the NORMAL_INT_STAT_R_REG and software defined events.  <a href="group___h_w___s_d_h_c.html#gabc8289540678cf1ce1798cc0f9691f1a">More...</a><br /></td></tr>
<tr class="separator:gabc8289540678cf1ce1798cc0f9691f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62d9539f076293731f47b4d7676e3b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaf62d9539f076293731f47b4d7676e3b9">HW_SDHC_CARD_STATUS_CURRENT_STATE</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggaf62d9539f076293731f47b4d7676e3b9adcee4375fc6ccb3b3b256f4f61dec40a">HW_SDHC_CARD_STATUS_CURRENT_STATE_IDLE</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggaf62d9539f076293731f47b4d7676e3b9a992b9a425c197edd9f218e824cac22b5">HW_SDHC_CARD_STATUS_CURRENT_STATE_READY</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggaf62d9539f076293731f47b4d7676e3b9a9568d9b79b19e85b4666b7b7bf8094f6">HW_SDHC_CARD_STATUS_CURRENT_STATE_IDENT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggaf62d9539f076293731f47b4d7676e3b9adea59da5cceb897691c245fd25416f01">HW_SDHC_CARD_STATUS_CURRENT_STATE_STBY</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggaf62d9539f076293731f47b4d7676e3b9a529bbc320a83c242ddad04b436844399">HW_SDHC_CARD_STATUS_CURRENT_STATE_TRAN</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggaf62d9539f076293731f47b4d7676e3b9a69142f3042abf8e4057555c8d0585f5e">HW_SDHC_CARD_STATUS_CURRENT_STATE_DATA</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggaf62d9539f076293731f47b4d7676e3b9ad4fd57897ecc3618d201260e957f61ac">HW_SDHC_CARD_STATUS_CURRENT_STATE_RCV</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggaf62d9539f076293731f47b4d7676e3b9ad9d0ca37f08c35e963fdf5c74af7e431">HW_SDHC_CARD_STATUS_CURRENT_STATE_PRG</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggaf62d9539f076293731f47b4d7676e3b9a71bfd2d257a64636b14960798fe487dc">HW_SDHC_CARD_STATUS_CURRENT_STATE_DIS</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggaf62d9539f076293731f47b4d7676e3b9a3ca14577d9f5175361c7a6c45a64d7a4">HW_SDHC_CARD_STATUS_CURRENT_STATE_BTST</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggaf62d9539f076293731f47b4d7676e3b9a9b1eb19de5012bc23e9b7c0297040c7e">HW_SDHC_CARD_STATUS_CURRENT_STATE_SLP</a>
<br />
 }</td></tr>
<tr class="memdesc:gaf62d9539f076293731f47b4d7676e3b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current state of card status.  <a href="group___h_w___s_d_h_c.html#gaf62d9539f076293731f47b4d7676e3b9">More...</a><br /></td></tr>
<tr class="separator:gaf62d9539f076293731f47b4d7676e3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22320a170d94f3eb20eb36894febfb5b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga22320a170d94f3eb20eb36894febfb5b">HW_SDHC_SD_PWR_CTRL_R_BUS_VOL_VDD1</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga22320a170d94f3eb20eb36894febfb5ba6a4871cd293a10a10ea75d26e193a391">HW_SDHC_SD_BUS_VOL_VDD1_RSVD0</a> = 0x0UL, 
<a class="el" href="group___h_w___s_d_h_c.html#gga22320a170d94f3eb20eb36894febfb5ba9e27bb34dc36b74abde18ca0d501b395">HW_SDHC_SD_BUS_VOL_VDD1_1V8</a> = 0x5UL, 
<a class="el" href="group___h_w___s_d_h_c.html#gga22320a170d94f3eb20eb36894febfb5ba33f3ab7aa4e243ca7fd6e8cd01893d90">HW_SDHC_SD_BUS_VOL_VDD1_3V0</a> = 0x6UL, 
<a class="el" href="group___h_w___s_d_h_c.html#gga22320a170d94f3eb20eb36894febfb5ba06c7bc8c43d44765124cd1f9474053fc">HW_SDHC_SD_BUS_VOL_VDD1_3V3</a> = 0x7UL
 }</td></tr>
<tr class="memdesc:ga22320a170d94f3eb20eb36894febfb5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD Bus Voltage Select for VDD1.  <a href="group___h_w___s_d_h_c.html#ga22320a170d94f3eb20eb36894febfb5b">More...</a><br /></td></tr>
<tr class="separator:ga22320a170d94f3eb20eb36894febfb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1842af74200658601688c41c28e8408f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga1842af74200658601688c41c28e8408f">HW_SDHC_EMMC_PWR_CTRL_R_BUS_VOL_VDD1</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga1842af74200658601688c41c28e8408fa103a18988b9aae348dd2070d67e91c05">HW_SDHC_EMMC_BUS_VOL_VDD1_RSVD0</a> = 0x0UL, 
<a class="el" href="group___h_w___s_d_h_c.html#gga1842af74200658601688c41c28e8408faefbe460d8af8420adbdcb063b6352a31">HW_SDHC_EMMC_BUS_VOL_VDD1_1V2</a> = 0x5UL, 
<a class="el" href="group___h_w___s_d_h_c.html#gga1842af74200658601688c41c28e8408fad87a32f22428ed92edb1326f6885c894">HW_SDHC_EMMC_BUS_VOL_VDD1_1V8</a> = 0x6UL, 
<a class="el" href="group___h_w___s_d_h_c.html#gga1842af74200658601688c41c28e8408fad6aee2485333a2196f933cc9a1e66b21">HW_SDHC_EMMC_BUS_VOL_VDD1_3V3</a> = 0x7UL
 }</td></tr>
<tr class="memdesc:ga1842af74200658601688c41c28e8408f"><td class="mdescLeft">&#160;</td><td class="mdescRight">eMMC Bus Voltage Select for VDD  <a href="group___h_w___s_d_h_c.html#ga1842af74200658601688c41c28e8408f">More...</a><br /></td></tr>
<tr class="separator:ga1842af74200658601688c41c28e8408f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ceec0a736ca42a7178af1e31202cf1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga95ceec0a736ca42a7178af1e31202cf1">HW_SDHC_CMD_R_CMD_TYPE</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga95ceec0a736ca42a7178af1e31202cf1a810e75a34751e8afb2f8c4743519047e">HW_SDHC_CMD_TYPE_NORMAL</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga95ceec0a736ca42a7178af1e31202cf1ad935159ed7c124195552a74b462abf07">HW_SDHC_CMD_TYPE_SUSPEND</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga95ceec0a736ca42a7178af1e31202cf1a662ba08d8fa9fc372173143ce5f1407f">HW_SDHC_CMD_TYPE_RESUME</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga95ceec0a736ca42a7178af1e31202cf1ac0029d00913a0c2c8ee9d3873242ad9c">HW_SDHC_CMD_TYPE_ABORT</a>
 }</td></tr>
<tr class="memdesc:ga95ceec0a736ca42a7178af1e31202cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the command types.  <a href="group___h_w___s_d_h_c.html#ga95ceec0a736ca42a7178af1e31202cf1">More...</a><br /></td></tr>
<tr class="separator:ga95ceec0a736ca42a7178af1e31202cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9ab09a18876358d3e6f587fcc8ef0e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga1c9ab09a18876358d3e6f587fcc8ef0e">HW_SDHC_CMD_R_SUB_CMD_FLAG</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga1c9ab09a18876358d3e6f587fcc8ef0ea835d3b16f046b38e2db7f4502378f6d7">HW_SDHC_SUB_CMD_FLAG_MAIN</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga1c9ab09a18876358d3e6f587fcc8ef0ea87e04968a14408df158d77ed5f8d4e97">HW_SDHC_SUB_CMD_FLAG_SUB</a>
 }</td></tr>
<tr class="memdesc:ga1c9ab09a18876358d3e6f587fcc8ef0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Distinguish between main and sub-command types.  <a href="group___h_w___s_d_h_c.html#ga1c9ab09a18876358d3e6f587fcc8ef0e">More...</a><br /></td></tr>
<tr class="separator:ga1c9ab09a18876358d3e6f587fcc8ef0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87837845fd52bf244d0394d591f9c36"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab87837845fd52bf244d0394d591f9c36">HW_SDHC_CMD_R_RESP_TYPE_SELECT</a> { <a class="el" href="group___h_w___s_d_h_c.html#ggab87837845fd52bf244d0394d591f9c36a3d5f685346435bb474d9c8a218281eb3">HW_SDHC_RESP_TYPE_SELECT_NO_RESP</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggab87837845fd52bf244d0394d591f9c36ace439a8ed1435ff31d809effe50dc7bc">HW_SDHC_RESP_TYPE_SELECT_RESP_LEN_136</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggab87837845fd52bf244d0394d591f9c36a97dfeb8203f67979b651cbc41a119873">HW_SDHC_RESP_TYPE_SELECT_RESP_LEN_48</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggab87837845fd52bf244d0394d591f9c36af838417137dd155aa9aa1b65a2b1c97a">HW_SDHC_RESP_TYPE_SELECT_RESP_LEN_48B</a>
 }</td></tr>
<tr class="memdesc:gab87837845fd52bf244d0394d591f9c36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the types of response expected from the card.  <a href="group___h_w___s_d_h_c.html#gab87837845fd52bf244d0394d591f9c36">More...</a><br /></td></tr>
<tr class="separator:gab87837845fd52bf244d0394d591f9c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427ec0fe5b436a22a97e3b074ff25f42"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga427ec0fe5b436a22a97e3b074ff25f42">HW_SDHC_HOST_CTRL2_R_UHS_BUS_SPEED_MODE_SEL</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga427ec0fe5b436a22a97e3b074ff25f42a9a6ec2e7e31281842d1d6a81fae83973">HW_SDHC_UHS_BUS_SPEED_MODE_SEL_SDR12</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga427ec0fe5b436a22a97e3b074ff25f42abb4577c8b9a72999c87de1457d223070">HW_SDHC_UHS_BUS_SPEED_MODE_SEL_SDR25</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga427ec0fe5b436a22a97e3b074ff25f42ab748974c572c34039c16cce926f3f5e6">HW_SDHC_UHS_BUS_SPEED_MODE_SEL_SDR50</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga427ec0fe5b436a22a97e3b074ff25f42a2dfcc91d5f8588d024841ffdaa9bc8a1">HW_SDHC_UHS_BUS_SPEED_MODE_SEL_SDR104</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga427ec0fe5b436a22a97e3b074ff25f42ae6f9ea33a01c06cb464dbe68c83253c9">HW_SDHC_UHS_BUS_SPEED_MODE_SEL_DDR50</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga427ec0fe5b436a22a97e3b074ff25f42a7d5c898cd8dd3678c62e57d08ad59395">HW_SDHC_UHS_BUS_SPEED_MODE_SEL_RES1</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga427ec0fe5b436a22a97e3b074ff25f42a0913602b257b88573dbf6f9d54a3a102">HW_SDHC_UHS_BUS_SPEED_MODE_SEL_RES2</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga427ec0fe5b436a22a97e3b074ff25f42a69eb3936cbd84b4286e124d7a522c33c">HW_SDHC_UHS_BUS_SPEED_MODE_SEL_UHS2</a>
<br />
 }</td></tr>
<tr class="memdesc:ga427ec0fe5b436a22a97e3b074ff25f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">UHS bus speed modes.  <a href="group___h_w___s_d_h_c.html#ga427ec0fe5b436a22a97e3b074ff25f42">More...</a><br /></td></tr>
<tr class="separator:ga427ec0fe5b436a22a97e3b074ff25f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e34aea1311fd36bc4eaafc83c49922"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gae0e34aea1311fd36bc4eaafc83c49922">HW_SDHC_HOST_CTRL2_R_EMMC_BUS_SPEED_MODE_SEL</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggae0e34aea1311fd36bc4eaafc83c49922acd1d7cea9e56d9045c31b25eb89a17f7">HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_LEGACY</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggae0e34aea1311fd36bc4eaafc83c49922ab46b22a892cf5d4259c3467e95bf112c">HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_HS_SDR</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggae0e34aea1311fd36bc4eaafc83c49922aede7be6cfb762a87dfd536bb0b112596">HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_RES1</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggae0e34aea1311fd36bc4eaafc83c49922ac5477f6d241eff5a512f3eb11ed894d5">HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_HS200</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggae0e34aea1311fd36bc4eaafc83c49922a1be714e2e33e85a0a3768a6b6202bf11">HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_HS_DDR</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggae0e34aea1311fd36bc4eaafc83c49922afe24bc38c5a935adcb67a2a1f5201524">HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_RES2</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggae0e34aea1311fd36bc4eaafc83c49922a8546c91e27403184abd1f826a9a06abd">HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_RES3</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggae0e34aea1311fd36bc4eaafc83c49922a12cf47cb7235687c2baf00be6bd4d9d0">HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_HS400</a>
<br />
 }</td></tr>
<tr class="memdesc:gae0e34aea1311fd36bc4eaafc83c49922"><td class="mdescLeft">&#160;</td><td class="mdescRight">eMMC bus speed modes  <a href="group___h_w___s_d_h_c.html#gae0e34aea1311fd36bc4eaafc83c49922">More...</a><br /></td></tr>
<tr class="separator:gae0e34aea1311fd36bc4eaafc83c49922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e196fcbc0facf4e72027488e47113d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gad2e196fcbc0facf4e72027488e47113d">HW_SDHC_HOST_CTRL1_R_DMA_SEL</a> { <a class="el" href="group___h_w___s_d_h_c.html#ggad2e196fcbc0facf4e72027488e47113dacf5f74e28aa9a9bbcab4b210273f600b">HW_SDHC_DMA_SEL_SDMA</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggad2e196fcbc0facf4e72027488e47113da485767acaad1ea0984e177d6c2cd9ac3">HW_SDHC_DMA_SEL_RES</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggad2e196fcbc0facf4e72027488e47113dafda83fcca9f28390a3cf9e64ed27e249">HW_SDHC_DMA_SEL_ADMA2</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggad2e196fcbc0facf4e72027488e47113da194aa0fc8fcf7d823b6c7c833602cf9c">HW_SDHC_DMA_SEL_SDMA2_3</a>
 }</td></tr>
<tr class="memdesc:gad2e196fcbc0facf4e72027488e47113d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA modes.  <a href="group___h_w___s_d_h_c.html#gad2e196fcbc0facf4e72027488e47113d">More...</a><br /></td></tr>
<tr class="separator:gad2e196fcbc0facf4e72027488e47113d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6dd0c2f156357caaa76231fba10eb91"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gac6dd0c2f156357caaa76231fba10eb91">HW_SDHC_BLOCKSIZE_R_SDMA_BUF_BDARY</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggac6dd0c2f156357caaa76231fba10eb91ab4dc4258acd007218279d9f7c5a88a3f">HW_SDHC_SDMA_BUF_BDARY_4KB</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggac6dd0c2f156357caaa76231fba10eb91a882c19f4b5710d70255f010ea8178517">HW_SDHC_SDMA_BUF_BDARY_8KB</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggac6dd0c2f156357caaa76231fba10eb91a130dd62b0adcc59bed344fb2153de650">HW_SDHC_SDMA_BUF_BDARY_16KB</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggac6dd0c2f156357caaa76231fba10eb91ad8c6e3509e89497e61510234aab5ec84">HW_SDHC_SDMA_BUF_BDARY_32KB</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggac6dd0c2f156357caaa76231fba10eb91a24ded8023c8f7b827e67814ddbb16a32">HW_SDHC_SDMA_BUF_BDARY_64KB</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggac6dd0c2f156357caaa76231fba10eb91ab39f69a18008efa1246ce03b700af1c8">HW_SDHC_SDMA_BUF_BDARY_128KB</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggac6dd0c2f156357caaa76231fba10eb91a2f6a2cf8b246458a33a0712f583d8992">HW_SDHC_SDMA_BUF_BDARY_256KB</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggac6dd0c2f156357caaa76231fba10eb91aa2ef1589d2ef8c70ac739c153ec0ba5e">HW_SDHC_SDMA_BUF_BDARY_512KB</a>
<br />
 }</td></tr>
<tr class="memdesc:gac6dd0c2f156357caaa76231fba10eb91"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDMA Buffer Boundary.  <a href="group___h_w___s_d_h_c.html#gac6dd0c2f156357caaa76231fba10eb91">More...</a><br /></td></tr>
<tr class="separator:gac6dd0c2f156357caaa76231fba10eb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6530b0c3e203f76db52fe1b93c23283"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaf6530b0c3e203f76db52fe1b93c23283">HW_SDHC_ADMA2_ACT</a> { <a class="el" href="group___h_w___s_d_h_c.html#ggaf6530b0c3e203f76db52fe1b93c23283a619409a4516ac997b60a673210f69b38">HW_SDHC_ADMA2_ACT_NOP</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggaf6530b0c3e203f76db52fe1b93c23283aec88707ac9d608de7e91a39296d8f00f">HW_SDHC_ADMA2_ACT_RSVD</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggaf6530b0c3e203f76db52fe1b93c23283a4cb6168aa9ba751f5f41291550462a3f">HW_SDHC_ADMA2_ACT_TRAN</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggaf6530b0c3e203f76db52fe1b93c23283a3e5c776b24a93dae8f381d4fd77e2ee0">HW_SDHC_ADMA2_ACT_LINK</a>
 }</td></tr>
<tr class="memdesc:gaf6530b0c3e203f76db52fe1b93c23283"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADMA2 Descriptor table actions enumeration.  <a href="group___h_w___s_d_h_c.html#gaf6530b0c3e203f76db52fe1b93c23283">More...</a><br /></td></tr>
<tr class="separator:gaf6530b0c3e203f76db52fe1b93c23283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a07e9088e62f5ca20e58b7782d4b239"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga9a07e9088e62f5ca20e58b7782d4b239">HW_SDHC_ADMA2_LEN_MODE</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga9a07e9088e62f5ca20e58b7782d4b239a3d49901a8091760799448318af0ba331">HW_SDHC_ADMA2_LEN_MODE_16BIT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga9a07e9088e62f5ca20e58b7782d4b239a7f1c00432458ed70d266f980bcfe8bde">HW_SDHC_ADMA2_LEN_MODE_26BIT</a>
 }</td></tr>
<tr class="memdesc:ga9a07e9088e62f5ca20e58b7782d4b239"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADMA2 Descriptor table length mode enumeration.  <a href="group___h_w___s_d_h_c.html#ga9a07e9088e62f5ca20e58b7782d4b239">More...</a><br /></td></tr>
<tr class="separator:ga9a07e9088e62f5ca20e58b7782d4b239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09abe27c0c3bddfdc16227305863b769"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga09abe27c0c3bddfdc16227305863b769">HW_SDHC_HOST_CTRL2_R_DRV_STRENGTH_SEL</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga09abe27c0c3bddfdc16227305863b769af3c1e02170f6a6fd25d1474ed728e2cb">HW_SDHC_DRV_STRENGTH_SEL_TYPEB</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga09abe27c0c3bddfdc16227305863b769a5f67248e315d3ed28e8332811de43018">HW_SDHC_DRV_STRENGTH_SEL_TYPEA</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga09abe27c0c3bddfdc16227305863b769a4de2499e955004538450731d28c36798">HW_SDHC_DRV_STRENGTH_SEL_TYPEC</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga09abe27c0c3bddfdc16227305863b769a53d3c62f31635058eef3ebc211e4bb1e">HW_SDHC_DRV_STRENGTH_SEL_TYPED</a>
 }</td></tr>
<tr class="memdesc:ga09abe27c0c3bddfdc16227305863b769"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host Controller output driver in 1.8V signaling UHS-I/eMMC speed modes.  <a href="group___h_w___s_d_h_c.html#ga09abe27c0c3bddfdc16227305863b769">More...</a><br /></td></tr>
<tr class="separator:ga09abe27c0c3bddfdc16227305863b769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b16d7a0368f09228191c8aa4ac00c6b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga8b16d7a0368f09228191c8aa4ac00c6b">HW_SDHC_XFER_MODE_R_AUTO_CMD_ENABLE</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga8b16d7a0368f09228191c8aa4ac00c6ba398737b8da247b5fb9ac14bb09e4b14d">HW_SDHC_AUTO_CMD_ENABLE_DISABLED</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga8b16d7a0368f09228191c8aa4ac00c6badcf5a29bae850332a6aa91d9aaf0a49e">HW_SDHC_AUTO_CMD_ENABLE_CMD12</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga8b16d7a0368f09228191c8aa4ac00c6ba71821580151ed5db2f0391db2b513fe5">HW_SDHC_AUTO_CMD_ENABLE_CMD23</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga8b16d7a0368f09228191c8aa4ac00c6ba5c5705a6dcbbbc55db61e4c27b5fab62">HW_SDHC_AUTO_CMD_ENABLE_AUTO_SEL</a>
 }</td></tr>
<tr class="memdesc:ga8b16d7a0368f09228191c8aa4ac00c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines use of Auto Command functions.  <a href="group___h_w___s_d_h_c.html#ga8b16d7a0368f09228191c8aa4ac00c6b">More...</a><br /></td></tr>
<tr class="separator:ga8b16d7a0368f09228191c8aa4ac00c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1140eaa68126a21d21b0dbe4259105"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga8f1140eaa68126a21d21b0dbe4259105">HW_SDHC_XFER_MODE_R_DATA_XFER_DIR</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga8f1140eaa68126a21d21b0dbe4259105a304475562c0e6b0556aca2168de2b319">HW_SDHC_DATA_XFER_DIR_WRITE</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga8f1140eaa68126a21d21b0dbe4259105a9daa1f888595ebf745bd7896dbe36d1c">HW_SDHC_DATA_XFER_DIR_READ</a>
 }</td></tr>
<tr class="memdesc:ga8f1140eaa68126a21d21b0dbe4259105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data transfer direction.  <a href="group___h_w___s_d_h_c.html#ga8f1140eaa68126a21d21b0dbe4259105">More...</a><br /></td></tr>
<tr class="separator:ga8f1140eaa68126a21d21b0dbe4259105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368db860541bc2c2e64e7e30e6f51d37"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga368db860541bc2c2e64e7e30e6f51d37">HW_SDHC_STATE</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga368db860541bc2c2e64e7e30e6f51d37aaea18292d36bb914812f09c46eb140df">HW_SDHC_STATE_FREE</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga368db860541bc2c2e64e7e30e6f51d37a18578ec7f42079ee96f8bfef0e4f43c9">HW_SDHC_STATE_IDLE</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga368db860541bc2c2e64e7e30e6f51d37ac94460c619c24eb7625aca754109bf57">HW_SDHC_STATE_WAIT_CMD_COMPLETE</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga368db860541bc2c2e64e7e30e6f51d37ab6b291dadccbee8d25f3696a7e8add73">HW_SDHC_STATE_WAIT_DATA_XFER_COMPLETE</a>
 }</td></tr>
<tr class="memdesc:ga368db860541bc2c2e64e7e30e6f51d37"><td class="mdescLeft">&#160;</td><td class="mdescRight">HC LLD state saved in context data.  <a href="group___h_w___s_d_h_c.html#ga368db860541bc2c2e64e7e30e6f51d37">More...</a><br /></td></tr>
<tr class="separator:ga368db860541bc2c2e64e7e30e6f51d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4eb21ec1769b6938b16eab15e2372d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga7c4eb21ec1769b6938b16eab15e2372d">HW_SDHC_BUS_WIDTH</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga7c4eb21ec1769b6938b16eab15e2372da83181c1ae98bedae02f2756f04b4691e">HW_SDHC_BUS_WIDTH_1_BIT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga7c4eb21ec1769b6938b16eab15e2372da822843869eae0a2f11f9068145e1b6e1">HW_SDHC_BUS_WIDTH_4_BIT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga7c4eb21ec1769b6938b16eab15e2372dab4b31e201ad5d28831f1973a0f68fc4f">HW_SDHC_BUS_WIDTH_8_BIT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga7c4eb21ec1769b6938b16eab15e2372da4105aef1cbc5d3274dbc923b4e03b68a">HW_SDHC_BUS_WIDTH_RSVD1</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga7c4eb21ec1769b6938b16eab15e2372da441286dcfe4387b0189fcd23c416dc55">HW_SDHC_BUS_WIDTH_RSVD2</a>
<br />
 }</td></tr>
<tr class="memdesc:ga7c4eb21ec1769b6938b16eab15e2372d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration used in bus configuration.  <a href="group___h_w___s_d_h_c.html#ga7c4eb21ec1769b6938b16eab15e2372d">More...</a><br /></td></tr>
<tr class="separator:ga7c4eb21ec1769b6938b16eab15e2372d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0dade988954919a4db3f6fe06a6bc98"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab0dade988954919a4db3f6fe06a6bc98">HW_SDHC_CMD6_ACCESS</a> { <a class="el" href="group___h_w___s_d_h_c.html#ggab0dade988954919a4db3f6fe06a6bc98a4b0f756dc8dd564734b7adc99912265f">HW_SDHC_CMD6_ACCESS_CMD_SET</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggab0dade988954919a4db3f6fe06a6bc98aaaaf9cb28572a40601ec3aaf32bf0a72">HW_SDHC_CMD6_ACCESS_SET_BITS</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggab0dade988954919a4db3f6fe06a6bc98a66737b1aa95d9f6827171142cbbcc01d">HW_SDHC_CMD6_ACCESS_CLR_BITS</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggab0dade988954919a4db3f6fe06a6bc98a181af3f04c2bd8233725aa945f97dff7">HW_SDHC_CMD6_ACCESS_WRITE_BYTE</a>
 }</td></tr>
<tr class="memdesc:gab0dade988954919a4db3f6fe06a6bc98"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMD6 access type enumeration.  <a href="group___h_w___s_d_h_c.html#gab0dade988954919a4db3f6fe06a6bc98">More...</a><br /></td></tr>
<tr class="separator:gab0dade988954919a4db3f6fe06a6bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3482113ce1287aa1de3c16109f1c62"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga0c3482113ce1287aa1de3c16109f1c62">HW_SDHC_CMD_R_CMD_INDEX</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ac8b9c608b0d9d92eb2dd81ce91dfac98">HW_SDHC_CMD_INDEX_CMD0</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ae9188fef9f366e9cb6050d0495e59215">HW_SDHC_CMD_INDEX_CMD1</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a2e1df10301ee4d0dd3ceb75e7b37c9bc">HW_SDHC_CMD_INDEX_CMD2</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a4e35f5daf83db8483287384678ca9a2a">HW_SDHC_CMD_INDEX_CMD3</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ae3b544781a644109ef7104696382bd46">HW_SDHC_CMD_INDEX_CMD4</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a31d2c96899bcfc44f0ed8da29af7efc1">HW_SDHC_CMD_INDEX_CMD5</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a2ce8bfb18552b8703b29d8eea248cae8">HW_SDHC_CMD_INDEX_CMD6</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62aa0f0d86720eba4687a3097da262b09aa">HW_SDHC_CMD_INDEX_CMD7</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62aa4ad63142aef92dae29624f5a181e300">HW_SDHC_CMD_INDEX_CMD8</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ae1660d9155491ffc08a2c5ddf669f5cb">HW_SDHC_CMD_INDEX_CMD9</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a8545e1e9595101d872c5e538ed091321">HW_SDHC_CMD_INDEX_CMD10</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a05952e27b1061c86f59f0b2e4784881b">HW_SDHC_CMD_INDEX_CMD11</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a283d193c4d34fb6a9d45a18b9ba13fe6">HW_SDHC_CMD_INDEX_CMD12</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a9b86c64533a257453f52bc5a3f154880">HW_SDHC_CMD_INDEX_CMD13</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a5305d19273a3741415c97f67e57c4a0b">HW_SDHC_CMD_INDEX_CMD14</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a78133708f37f6980b25674be4ede16eb">HW_SDHC_CMD_INDEX_CMD15</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a0dfa57f17672b8dd3da48feed6473220">HW_SDHC_CMD_INDEX_CMD16</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a1cb608ce058e889300b3e99574dd7176">HW_SDHC_CMD_INDEX_CMD17</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a4a6e4729eebfb95a72b9d2a3298af245">HW_SDHC_CMD_INDEX_CMD18</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62af53e01c22faaa3731dd0070b0fd943f1">HW_SDHC_CMD_INDEX_CMD19</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a8d63f9ce23f6c069402c74d3af2e250a">HW_SDHC_CMD_INDEX_CMD20</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a743c3cc960a6d380fde93bc417bf6959">HW_SDHC_CMD_INDEX_CMD21</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a0e043cac5abd072ec8ce13955cfb29eb">HW_SDHC_CMD_INDEX_CMD22</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62af44f3e530720b68fd1c14fa1790e2457">HW_SDHC_CMD_INDEX_CMD23</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a0d953dd99300a93ec171481fa5f4eb75">HW_SDHC_CMD_INDEX_CMD24</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a2a0b9c61f9db34a44e2bb343d44f8f6b">HW_SDHC_CMD_INDEX_CMD25</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62aebd572b2ba0f88a057fa35eab6395d51">HW_SDHC_CMD_INDEX_CMD26</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a844b1d6972c4016ca7e1221d71cdd107">HW_SDHC_CMD_INDEX_CMD27</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ab4a869faace0588d024e82d71d3766d0">HW_SDHC_CMD_INDEX_CMD28</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a23aea0b3f07716d5252c31b620bada77">HW_SDHC_CMD_INDEX_CMD29</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a911660a0e3d372dde3b16ff2004baac6">HW_SDHC_CMD_INDEX_CMD30</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62abcd1ad340cd00fc253f5331f9960ca14">HW_SDHC_CMD_INDEX_CMD31</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a0a95e70a56b4bd9f879d86d0314e2eee">HW_SDHC_CMD_INDEX_CMD32</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a3624b0a67f9d4509fd482f0bd69c9fcf">HW_SDHC_CMD_INDEX_CMD33</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ae51ebcc1527a42b678557e69d6a9e0b7">HW_SDHC_CMD_INDEX_CMD34</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a468bcc61ec666c087db45a01fb81eb99">HW_SDHC_CMD_INDEX_CMD35</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a4d2f336c72cf87ee073753b727c8fa15">HW_SDHC_CMD_INDEX_CMD36</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62aa6f76d9f03b7c28a61a09ffe5ad775a6">HW_SDHC_CMD_INDEX_CMD37</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ab31d24e132740a4d80a2083c311a6407">HW_SDHC_CMD_INDEX_CMD38</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ac9e857fe549e5137563a52be3f894c4c">HW_SDHC_CMD_INDEX_CMD39</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ab16d82712116182985b9700c017c45d9">HW_SDHC_CMD_INDEX_CMD40</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ac2a24f4469c1ed4bf7963c828ccec601">HW_SDHC_CMD_INDEX_CMD41</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62afbd72d541cd7fa2fe718eb1975adc66c">HW_SDHC_CMD_INDEX_CMD42</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a8c2db813b2bcfb257ccb629fa8e2082d">HW_SDHC_CMD_INDEX_CMD43</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a09664049708072be9f29cde9c9d612eb">HW_SDHC_CMD_INDEX_CMD44</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a6922c47652fedd9f8335b07bc08dd194">HW_SDHC_CMD_INDEX_CMD45</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ae4e7eb6b021ffbf0b4b136bac83a1021">HW_SDHC_CMD_INDEX_CMD46</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ad4054325755a6e16a5e5e9c1d9e9b5ab">HW_SDHC_CMD_INDEX_CMD47</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a57579ce879e24e43ed7ca96afa65109d">HW_SDHC_CMD_INDEX_CMD48</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a79af97bf746c176ecf0a423176968f2d">HW_SDHC_CMD_INDEX_CMD49</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ad447df1bb0cba0f562edffe1d0edcf48">HW_SDHC_CMD_INDEX_CMD50</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a927f843603c5126b12ae5ae08740b188">HW_SDHC_CMD_INDEX_CMD51</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a20a694f65b6367aefd590e3c3b43d88a">HW_SDHC_CMD_INDEX_CMD52</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a0656bf9b9f733756ffef15848227fd7b">HW_SDHC_CMD_INDEX_CMD53</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a563a307fc2d41e03bda723161587e04a">HW_SDHC_CMD_INDEX_CMD54</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a484f4874ce94d2f68b54e0367a0b8a77">HW_SDHC_CMD_INDEX_CMD55</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62ad642cd501b0e76e7227dadaf25a24046">HW_SDHC_CMD_INDEX_CMD56</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a0552a0939eaa3b1bd84ebef7bbb21516">HW_SDHC_CMD_INDEX_CMD57</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a95198b77c31ecdbca7ad0e513cf90bc4">HW_SDHC_CMD_INDEX_CMD58</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a76f5a12f9c5b0a8889467720540b8517">HW_SDHC_CMD_INDEX_CMD59</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a863441470b76e0231914f398f89204f0">HW_SDHC_CMD_INDEX_CMD60</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a82d36fe201f226d15f91036e7c926095">HW_SDHC_CMD_INDEX_CMD61</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62aaae1f2398af8fc18c3c96911697276c2">HW_SDHC_CMD_INDEX_CMD62</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga0c3482113ce1287aa1de3c16109f1c62a52d491474e37eca827381e4373e324e1">HW_SDHC_CMD_INDEX_CMD63</a>
<br />
 }</td></tr>
<tr class="memdesc:ga0c3482113ce1287aa1de3c16109f1c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMD_R: command index codes.  <a href="group___h_w___s_d_h_c.html#ga0c3482113ce1287aa1de3c16109f1c62">More...</a><br /></td></tr>
<tr class="separator:ga0c3482113ce1287aa1de3c16109f1c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4f54b184b7a6aecee7b6b34ba4070a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaca4f54b184b7a6aecee7b6b34ba4070a">HW_SDHC_XFER_MODE_R_RESP_TYPE</a> { <a class="el" href="group___h_w___s_d_h_c.html#ggaca4f54b184b7a6aecee7b6b34ba4070aac9c3bb3c5bd94c3c8f4e892d82924c69">HW_SDHC_RESP_TYPE_R1_MEMORY</a>
 }</td></tr>
<tr class="memdesc:gaca4f54b184b7a6aecee7b6b34ba4070a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define R1 or R5 as a response type when the Response Error Check is selected.  <a href="group___h_w___s_d_h_c.html#gaca4f54b184b7a6aecee7b6b34ba4070a">More...</a><br /></td></tr>
<tr class="separator:gaca4f54b184b7a6aecee7b6b34ba4070a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac924eb47a92c34b1f22beeb59d92b465"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gac924eb47a92c34b1f22beeb59d92b465">HW_SDHC_CAPABILITIES1_R_TOUT_CLK_UNIT</a> { <a class="el" href="group___h_w___s_d_h_c.html#ggac924eb47a92c34b1f22beeb59d92b465a0d189e116932213e6e03c9ba77880d43">HW_SDHC_TOUT_CLK_UNIT_KHZ</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggac924eb47a92c34b1f22beeb59d92b465a669217dac2781c5ea2901578e27990ee">HW_SDHC_TOUT_CLK_UNIT_MHZ</a>
 }</td></tr>
<tr class="memdesc:gac924eb47a92c34b1f22beeb59d92b465"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timeout Clock Unit.  <a href="group___h_w___s_d_h_c.html#gac924eb47a92c34b1f22beeb59d92b465">More...</a><br /></td></tr>
<tr class="separator:gac924eb47a92c34b1f22beeb59d92b465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b9a745c84e7841a263c28808bef3c6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga90b9a745c84e7841a263c28808bef3c6">HW_SDHC_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga90b9a745c84e7841a263c28808bef3c6a09f016b56f9c4be1ef0dd4ac6b397d84">HW_SDHC_SPEC_VERSION_1_00</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga90b9a745c84e7841a263c28808bef3c6ababd8490a61c7e3ac48619a446946423">HW_SDHC_SPEC_VERSION_2_00</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga90b9a745c84e7841a263c28808bef3c6a9d9dcade8e6bb4dfe9a133d089b31f25">HW_SDHC_SPEC_VERSION_3_00</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga90b9a745c84e7841a263c28808bef3c6a9b65318147d17089aede3d087e61fd96">HW_SDHC_SPEC_VERSION_4_00</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga90b9a745c84e7841a263c28808bef3c6aefb090131ef6a6610b48b6e90f846678">HW_SDHC_SPEC_VERSION_4_10</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga90b9a745c84e7841a263c28808bef3c6ae258f61ff8817f8837aae49e9bbd30ad">HW_SDHC_SPEC_VERSION_4_20</a>
<br />
 }</td></tr>
<tr class="memdesc:ga90b9a745c84e7841a263c28808bef3c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specification Version Number.  <a href="group___h_w___s_d_h_c.html#ga90b9a745c84e7841a263c28808bef3c6">More...</a><br /></td></tr>
<tr class="separator:ga90b9a745c84e7841a263c28808bef3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e21abe4ade7d341b12f8cf3a23d9bd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga24e21abe4ade7d341b12f8cf3a23d9bd">HW_SDHC_HOST_CTRL1_R_DAT_XFER_WIDTH</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga24e21abe4ade7d341b12f8cf3a23d9bdaf7cd3532d9dcca9d3273b74526c7b6aa">HW_SDHC_DAT_XFER_WIDTH_1BIT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga24e21abe4ade7d341b12f8cf3a23d9bda0c5e1e3b7b72a84a371ed50e525a82e4">HW_SDHC_DAT_XFER_WIDTH_4BIT</a>
 }</td></tr>
<tr class="memdesc:ga24e21abe4ade7d341b12f8cf3a23d9bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data transfer bus width.  <a href="group___h_w___s_d_h_c.html#ga24e21abe4ade7d341b12f8cf3a23d9bd">More...</a><br /></td></tr>
<tr class="separator:ga24e21abe4ade7d341b12f8cf3a23d9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886e4da62cad82e66701c613a9c305ed"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga886e4da62cad82e66701c613a9c305ed">HW_SDHC_HOST_CTRL1_R_CARD_DETECT_SIG_SEL</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga886e4da62cad82e66701c613a9c305eda914fc589ffce87f5eaf01439fd4c6497">HW_SDHC_CARD_DETECT_SIG_SEL_SDCD_PIN</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga886e4da62cad82e66701c613a9c305eda586a822ad2f251f20a4b8897f3348fef">HW_SDHC_CARD_DETECT_SIG_SEL_CARD_DT_TEST_LEVEL</a>
 }</td></tr>
<tr class="memdesc:ga886e4da62cad82e66701c613a9c305ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Card Detect signal selection.  <a href="group___h_w___s_d_h_c.html#ga886e4da62cad82e66701c613a9c305ed">More...</a><br /></td></tr>
<tr class="separator:ga886e4da62cad82e66701c613a9c305ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd767eb200ffbbe6fb84927048e10dc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gacbd767eb200ffbbe6fb84927048e10dc">HW_SDHC_HOST_CTRL1_R_CARD_DETECT_TEST_LVL</a> { <a class="el" href="group___h_w___s_d_h_c.html#ggacbd767eb200ffbbe6fb84927048e10dcaec329bdc1a03aa47091b5e221c363a22">HW_SDHC_CARD_DETECT_TEST_LVL_NO_CARD</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#ggacbd767eb200ffbbe6fb84927048e10dcad404d53bc89e040b0938fc4798b132cb">HW_SDHC_CARD_DETECT_TEST_LVL_CARD_IN</a>
 }</td></tr>
<tr class="memdesc:gacbd767eb200ffbbe6fb84927048e10dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Card Detect test level.  <a href="group___h_w___s_d_h_c.html#gacbd767eb200ffbbe6fb84927048e10dc">More...</a><br /></td></tr>
<tr class="separator:gacbd767eb200ffbbe6fb84927048e10dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b89e2e886621b993f0c495de379c59"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga71b89e2e886621b993f0c495de379c59">HW_SDHC_HOST_CTRL1_R_EXT_DAT_XFER</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga71b89e2e886621b993f0c495de379c59a1a41ce0a94dd01da56592e845f7d4454">HW_SDHC_EXT_DAT_XFER_DEFAULT</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga71b89e2e886621b993f0c495de379c59a74dee823ce5b0fee5e5b9e78be4fc52b">HW_SDHC_EXT_DAT_XFER_8BIT</a>
 }</td></tr>
<tr class="memdesc:ga71b89e2e886621b993f0c495de379c59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Data Transfer bus width.  <a href="group___h_w___s_d_h_c.html#ga71b89e2e886621b993f0c495de379c59">More...</a><br /></td></tr>
<tr class="separator:ga71b89e2e886621b993f0c495de379c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d4fa791994e3dd66c28570367a5e60"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga32d4fa791994e3dd66c28570367a5e60">HW_SDHC_CAPABILITIES1_R_MAX_BLK_LEN</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga32d4fa791994e3dd66c28570367a5e60a552887cebb7d4bff6ed707a7a248a630">HW_SDHC_CAP1_R_MAX_BLK_LEN_512B</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga32d4fa791994e3dd66c28570367a5e60a6049f801bbdb3d2cca71db872b399bb6">HW_SDHC_CAP1_R_MAX_BLK_LEN_1024B</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga32d4fa791994e3dd66c28570367a5e60a36d7c1109fb26a5b3ffb82ec4b7acf52">HW_SDHC_CAP1_R_MAX_BLK_LEN_2048B</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga32d4fa791994e3dd66c28570367a5e60a40b9fe4869078d85f0643a69d835db19">HW_SDHC_CAP1_R_MAX_BLK_LEN_RESVD</a>
 }</td></tr>
<tr class="separator:ga32d4fa791994e3dd66c28570367a5e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8ec08c73664aa4547459662dba029a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga4f8ec08c73664aa4547459662dba029a">HW_SDHC_ABORT_METHOD</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga4f8ec08c73664aa4547459662dba029aa779d5767e4f9869130b3f4aa8636161f">HW_SDHC_ABORT_METHOD_SYNC</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga4f8ec08c73664aa4547459662dba029aae904052769fc4a513d553f9a75b986a5">HW_SDHC_ABORT_METHOD_ASYNC</a>
 }</td></tr>
<tr class="memdesc:ga4f8ec08c73664aa4547459662dba029a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data transfer Abort methods.  <a href="group___h_w___s_d_h_c.html#ga4f8ec08c73664aa4547459662dba029a">More...</a><br /></td></tr>
<tr class="separator:ga4f8ec08c73664aa4547459662dba029a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6290b4964c0917dbb19da2256ddd9505"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga6290b4964c0917dbb19da2256ddd9505">HW_SDHC_PROGRAM_CID_CSD</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga6290b4964c0917dbb19da2256ddd9505a792bd8179fde8b804b993c05ef288df9">HW_SDHC_PROGRAM_CID</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga6290b4964c0917dbb19da2256ddd9505a1775d5c77df110f8541746c106efc338">HW_SDHC_PROGRAM_CSD</a>
 }</td></tr>
<tr class="memdesc:ga6290b4964c0917dbb19da2256ddd9505"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program CID or CSD register.  <a href="group___h_w___s_d_h_c.html#ga6290b4964c0917dbb19da2256ddd9505">More...</a><br /></td></tr>
<tr class="separator:ga6290b4964c0917dbb19da2256ddd9505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef806923ff5f09193f0cdf0db0747e5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga6ef806923ff5f09193f0cdf0db0747e5">HW_SDHC_WRITE_PROTECTION_TYPE</a> { <a class="el" href="group___h_w___s_d_h_c.html#gga6ef806923ff5f09193f0cdf0db0747e5a6313881fca0f66cc0cc80c2173e866f3">HW_SDHC_WRITE_PROTECTION_TYPE_NONE</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga6ef806923ff5f09193f0cdf0db0747e5a03ecb8d4e85328ec6748f380d49e0ed3">HW_SDHC_WRITE_PROTECTION_TYPE_TEMP</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga6ef806923ff5f09193f0cdf0db0747e5ab6143d823467512cee2d3730bb4a277e">HW_SDHC_WRITE_PROTECTION_TYPE_PWRON</a>, 
<a class="el" href="group___h_w___s_d_h_c.html#gga6ef806923ff5f09193f0cdf0db0747e5a7617c6c01679082d8cb07ef0eaa4bb45">HW_SDHC_WRITE_PROTECTION_TYPE_PERM</a>
 }</td></tr>
<tr class="memdesc:ga6ef806923ff5f09193f0cdf0db0747e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write protection type.  <a href="group___h_w___s_d_h_c.html#ga6ef806923ff5f09193f0cdf0db0747e5">More...</a><br /></td></tr>
<tr class="separator:ga6ef806923ff5f09193f0cdf0db0747e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9592eeca16b8bf7f34488a566495b60"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gad9592eeca16b8bf7f34488a566495b60">HW_SDHC_CMD38_ARG</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggad9592eeca16b8bf7f34488a566495b60ace482b60074aac7d7b3bfc9f339780b1">HW_SDHC_CMD38_ARG_ERASE</a> = 0x00000000UL, 
<a class="el" href="group___h_w___s_d_h_c.html#ggad9592eeca16b8bf7f34488a566495b60ab3ad97e4d1fc299276b4fc3251c60835">HW_SDHC_CMD38_ARG_TRIM</a> = 0x00000001UL, 
<a class="el" href="group___h_w___s_d_h_c.html#ggad9592eeca16b8bf7f34488a566495b60a7629624e7e1b76d02778c0dc8fbedf82">HW_SDHC_CMD38_ARG_SECURE_ERASE</a> = 0x80000000UL, 
<a class="el" href="group___h_w___s_d_h_c.html#ggad9592eeca16b8bf7f34488a566495b60a93676bbd528408d2542856e88addb8fd">HW_SDHC_CMD38_ARG_SECURE_TRIM_STEP_1</a> = 0x80000001UL, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#ggad9592eeca16b8bf7f34488a566495b60aa21a3069b3b60e36b8952bb33aaa66b8">HW_SDHC_CMD38_ARG_SECURE_TRIM_STEP_2</a> = 0x80008000UL
<br />
 }</td></tr>
<tr class="memdesc:gad9592eeca16b8bf7f34488a566495b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase command (CMD38) Valid arguments.  <a href="group___h_w___s_d_h_c.html#gad9592eeca16b8bf7f34488a566495b60">More...</a><br /></td></tr>
<tr class="separator:gad9592eeca16b8bf7f34488a566495b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602920768b384fbabadc9d4ff0d22e88"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga602920768b384fbabadc9d4ff0d22e88">HW_SDHC_CMD42_CMD</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga602920768b384fbabadc9d4ff0d22e88a2f4084d18b2014d0b61be826686b7f48">HW_SDHC_CMD42_CMD_UNLOCK</a> = (uint8_t) 0x00, 
<a class="el" href="group___h_w___s_d_h_c.html#gga602920768b384fbabadc9d4ff0d22e88a6dea59addbd56e7e0f0e73898f11e0bd">HW_SDHC_CMD42_CMD_SET_PWD</a> = (uint8_t) BIT0, 
<a class="el" href="group___h_w___s_d_h_c.html#gga602920768b384fbabadc9d4ff0d22e88a144379ae538100478e248db87c8edab7">HW_SDHC_CMD42_CMD_CLR_PWD</a> = (uint8_t) BIT1, 
<a class="el" href="group___h_w___s_d_h_c.html#gga602920768b384fbabadc9d4ff0d22e88a6cdb63493be90f0c2e172a853109e845">HW_SDHC_CMD42_CMD_LOCK</a> = (uint8_t) BIT2, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_d_h_c.html#gga602920768b384fbabadc9d4ff0d22e88aa31f44a4183f4d9f665f53b6ae2d9cbe">HW_SDHC_CMD42_CMD_ERASE</a> = (uint8_t) BIT3
<br />
 }</td></tr>
<tr class="memdesc:ga602920768b384fbabadc9d4ff0d22e88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock/unlock command (CMD42) Valid arguments.  <a href="group___h_w___s_d_h_c.html#ga602920768b384fbabadc9d4ff0d22e88">More...</a><br /></td></tr>
<tr class="separator:ga602920768b384fbabadc9d4ff0d22e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gacf3e41ed721ddb5f577eb86a83df20ee"><td class="memItemLeft" align="right" valign="top"><a id="gacf3e41ed721ddb5f577eb86a83df20ee"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gacf3e41ed721ddb5f577eb86a83df20ee">hw_sdhc_set_clk_ctrl_r_internal_clk_en</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, bool val)</td></tr>
<tr class="memdesc:gacf3e41ed721ddb5f577eb86a83df20ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register CLK_CTRL_R. <br /></td></tr>
<tr class="separator:gacf3e41ed721ddb5f577eb86a83df20ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4547960d9a761d3a710b2297ac52666"><td class="memItemLeft" align="right" valign="top"><a id="gab4547960d9a761d3a710b2297ac52666"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab4547960d9a761d3a710b2297ac52666">hw_sdhc_set_pwr_ctrl_r_sd_bus_vol_vdd1</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint8_t val)</td></tr>
<tr class="memdesc:gab4547960d9a761d3a710b2297ac52666"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register PWR_CTRL_R. <br /></td></tr>
<tr class="separator:gab4547960d9a761d3a710b2297ac52666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261ec5cebe97754af7ff3afb7e2e5f40"><td class="memItemLeft" align="right" valign="top"><a id="ga261ec5cebe97754af7ff3afb7e2e5f40"></a>
__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga261ec5cebe97754af7ff3afb7e2e5f40">hw_sdhc_get_pstate_dat_3_0</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:ga261ec5cebe97754af7ff3afb7e2e5f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register PSTATE. <br /></td></tr>
<tr class="separator:ga261ec5cebe97754af7ff3afb7e2e5f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6602f8ad93adf9b5fa0172fe02b7b3a3"><td class="memItemLeft" align="right" valign="top"><a id="ga6602f8ad93adf9b5fa0172fe02b7b3a3"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga6602f8ad93adf9b5fa0172fe02b7b3a3">hw_sdhc_set_blocksize_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t val)</td></tr>
<tr class="memdesc:ga6602f8ad93adf9b5fa0172fe02b7b3a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register BLOCKSIZE_R. <br /></td></tr>
<tr class="separator:ga6602f8ad93adf9b5fa0172fe02b7b3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fd0ff0cba50beab9d2a3e06a4879f8"><td class="memItemLeft" align="right" valign="top"><a id="ga30fd0ff0cba50beab9d2a3e06a4879f8"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga30fd0ff0cba50beab9d2a3e06a4879f8">hw_sdhc_set_blockcount_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t val)</td></tr>
<tr class="memdesc:ga30fd0ff0cba50beab9d2a3e06a4879f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register BLOCKCOUNT_R. <br /></td></tr>
<tr class="separator:ga30fd0ff0cba50beab9d2a3e06a4879f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b98ccd581d746aaa2514902f20e09bb"><td class="memItemLeft" align="right" valign="top"><a id="ga8b98ccd581d746aaa2514902f20e09bb"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga8b98ccd581d746aaa2514902f20e09bb">hw_sdhc_set_argument_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t val)</td></tr>
<tr class="memdesc:ga8b98ccd581d746aaa2514902f20e09bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register ARGUMENT_R. <br /></td></tr>
<tr class="separator:ga8b98ccd581d746aaa2514902f20e09bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb1a4719bc0a29da2aa01c3eb7ade60"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaafb1a4719bc0a29da2aa01c3eb7ade60">hw_sdhc_set_cmd_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t val)</td></tr>
<tr class="memdesc:gaafb1a4719bc0a29da2aa01c3eb7ade60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register CMD_R.  <a href="group___h_w___s_d_h_c.html#gaafb1a4719bc0a29da2aa01c3eb7ade60">More...</a><br /></td></tr>
<tr class="separator:gaafb1a4719bc0a29da2aa01c3eb7ade60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514512b380a150691d61f221ebdd5c40"><td class="memItemLeft" align="right" valign="top"><a id="ga514512b380a150691d61f221ebdd5c40"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga514512b380a150691d61f221ebdd5c40">hw_sdhc_set_host_ctrl1_r_dat_xfer_width</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, <a class="el" href="group___h_w___s_d_h_c.html#ga24e21abe4ade7d341b12f8cf3a23d9bd">HW_SDHC_HOST_CTRL1_R_DAT_XFER_WIDTH</a> val)</td></tr>
<tr class="memdesc:ga514512b380a150691d61f221ebdd5c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register HOST_CTRL1_R. <br /></td></tr>
<tr class="separator:ga514512b380a150691d61f221ebdd5c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd60eff66d06b11de807bd350bed581"><td class="memItemLeft" align="right" valign="top"><a id="gaebd60eff66d06b11de807bd350bed581"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaebd60eff66d06b11de807bd350bed581">hw_sdhc_set_xfer_mode_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t val)</td></tr>
<tr class="memdesc:gaebd60eff66d06b11de807bd350bed581"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register XFER_MODE_R. <br /></td></tr>
<tr class="separator:gaebd60eff66d06b11de807bd350bed581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0846015e8ff027bbe8f871261f4f92f"><td class="memItemLeft" align="right" valign="top"><a id="gaa0846015e8ff027bbe8f871261f4f92f"></a>
__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaa0846015e8ff027bbe8f871261f4f92f">hw_sdhc_get_capabilities1_r_base_clk_freq</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gaa0846015e8ff027bbe8f871261f4f92f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register CAPABILITIES1_R. <br /></td></tr>
<tr class="separator:gaa0846015e8ff027bbe8f871261f4f92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf394c967425a857f36f56c088f5913"><td class="memItemLeft" align="right" valign="top"><a id="ga6bf394c967425a857f36f56c088f5913"></a>
__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga6bf394c967425a857f36f56c088f5913">hw_sdhc_get_capabilities2_r_clk_mul</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:ga6bf394c967425a857f36f56c088f5913"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register CAPABILITIES2_R. <br /></td></tr>
<tr class="separator:ga6bf394c967425a857f36f56c088f5913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589802cfb510cc263860daeaac44a441"><td class="memItemLeft" align="right" valign="top"><a id="ga589802cfb510cc263860daeaac44a441"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga589802cfb510cc263860daeaac44a441">hw_sdhc_set_sw_rst_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint8_t val)</td></tr>
<tr class="memdesc:ga589802cfb510cc263860daeaac44a441"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register SW_RST_R. <br /></td></tr>
<tr class="separator:ga589802cfb510cc263860daeaac44a441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ddbf127d2f16c577474d6d4c106529"><td class="memItemLeft" align="right" valign="top"><a id="ga38ddbf127d2f16c577474d6d4c106529"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga38ddbf127d2f16c577474d6d4c106529">hw_sdhc_set_bgap_ctrl_r_stop_bg_req</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, bool val)</td></tr>
<tr class="memdesc:ga38ddbf127d2f16c577474d6d4c106529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register BGAP_CTRL_R. <br /></td></tr>
<tr class="separator:ga38ddbf127d2f16c577474d6d4c106529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4034dc784b8dfc2bce130a2d6877b96"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gac4034dc784b8dfc2bce130a2d6877b96">hw_sdhc_set_error_int_stat_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t val)</td></tr>
<tr class="memdesc:gac4034dc784b8dfc2bce130a2d6877b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register ERROR_INT_STAT_R.  <a href="group___h_w___s_d_h_c.html#gac4034dc784b8dfc2bce130a2d6877b96">More...</a><br /></td></tr>
<tr class="separator:gac4034dc784b8dfc2bce130a2d6877b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd32962f5016d5bb12947b766beaee31"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gacd32962f5016d5bb12947b766beaee31">hw_sdhc_set_error_int_stat_en_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t val)</td></tr>
<tr class="memdesc:gacd32962f5016d5bb12947b766beaee31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register ERROR_INT_STAT_EN_R.  <a href="group___h_w___s_d_h_c.html#gacd32962f5016d5bb12947b766beaee31">More...</a><br /></td></tr>
<tr class="separator:gacd32962f5016d5bb12947b766beaee31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58857a337663b9dbd07a66ff49e26ff4"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga58857a337663b9dbd07a66ff49e26ff4">hw_sdhc_set_error_int_signal_en_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t val)</td></tr>
<tr class="memdesc:ga58857a337663b9dbd07a66ff49e26ff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register ERROR_INT_SIGNAL_EN_R.  <a href="group___h_w___s_d_h_c.html#ga58857a337663b9dbd07a66ff49e26ff4">More...</a><br /></td></tr>
<tr class="separator:ga58857a337663b9dbd07a66ff49e26ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf509d35263149e1cbe9eac3f4f52232d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaf509d35263149e1cbe9eac3f4f52232d">hw_sdhc_get_adma_err_stat_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gaf509d35263149e1cbe9eac3f4f52232d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register ADMA_ERR_STAT_R.  <a href="group___h_w___s_d_h_c.html#gaf509d35263149e1cbe9eac3f4f52232d">More...</a><br /></td></tr>
<tr class="separator:gaf509d35263149e1cbe9eac3f4f52232d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ccc9f9f1f4cf9d392752472b0a43cc"><td class="memItemLeft" align="right" valign="top"><a id="ga31ccc9f9f1f4cf9d392752472b0a43cc"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga31ccc9f9f1f4cf9d392752472b0a43cc">hw_sdhc_set_sdmasa_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t val)</td></tr>
<tr class="memdesc:ga31ccc9f9f1f4cf9d392752472b0a43cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register SDMASA_R. <br /></td></tr>
<tr class="separator:ga31ccc9f9f1f4cf9d392752472b0a43cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd99195d1f8e253443504fdb5a8de2b9"><td class="memItemLeft" align="right" valign="top"><a id="gabd99195d1f8e253443504fdb5a8de2b9"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gabd99195d1f8e253443504fdb5a8de2b9">hw_sdhc_set_adma_sa_low_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t val)</td></tr>
<tr class="memdesc:gabd99195d1f8e253443504fdb5a8de2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register ADMA_SA_LOW_R. <br /></td></tr>
<tr class="separator:gabd99195d1f8e253443504fdb5a8de2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdef29db763fb5e0f837b70f1b8ceeff"><td class="memItemLeft" align="right" valign="top"><a id="gacdef29db763fb5e0f837b70f1b8ceeff"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gacdef29db763fb5e0f837b70f1b8ceeff">hw_sdhc_set_buf_dat_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t val)</td></tr>
<tr class="memdesc:gacdef29db763fb5e0f837b70f1b8ceeff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register BUF_DAT_R. <br /></td></tr>
<tr class="separator:gacdef29db763fb5e0f837b70f1b8ceeff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad752071fdcf6fa1aa0952ce06ccbab13"><td class="memItemLeft" align="right" valign="top"><a id="gad752071fdcf6fa1aa0952ce06ccbab13"></a>
__STATIC_FORCEINLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gad752071fdcf6fa1aa0952ce06ccbab13">hw_sdhc_get_resp01_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gad752071fdcf6fa1aa0952ce06ccbab13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register RESP01_R. <br /></td></tr>
<tr class="separator:gad752071fdcf6fa1aa0952ce06ccbab13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed09fc814c1b4216c3b40d0f55ad8a06"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaed09fc814c1b4216c3b40d0f55ad8a06">hw_sdhc_get_resp23_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="separator:gaed09fc814c1b4216c3b40d0f55ad8a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8eefffb4b80b56091d5084631adc715"><td class="memItemLeft" align="right" valign="top"><a id="gab8eefffb4b80b56091d5084631adc715"></a>
__STATIC_FORCEINLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab8eefffb4b80b56091d5084631adc715">hw_sdhc_get_resp45_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gab8eefffb4b80b56091d5084631adc715"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register RESP45_R. <br /></td></tr>
<tr class="separator:gab8eefffb4b80b56091d5084631adc715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92c451719123876b695a4e2057af7e9"><td class="memItemLeft" align="right" valign="top"><a id="gaa92c451719123876b695a4e2057af7e9"></a>
__STATIC_FORCEINLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaa92c451719123876b695a4e2057af7e9">hw_sdhc_get_resp67_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gaa92c451719123876b695a4e2057af7e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register RESP67_R. <br /></td></tr>
<tr class="separator:gaa92c451719123876b695a4e2057af7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cd3606b69749eed95395259b57188c"><td class="memItemLeft" align="right" valign="top"><a id="ga54cd3606b69749eed95395259b57188c"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga54cd3606b69749eed95395259b57188c">hw_sdhc_set_normal_int_signal_en_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t val)</td></tr>
<tr class="memdesc:ga54cd3606b69749eed95395259b57188c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register NORMAL_INT_SIGNAL_EN_R. <br /></td></tr>
<tr class="separator:ga54cd3606b69749eed95395259b57188c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fa209a6b8a64d3a673319ffab839a1"><td class="memItemLeft" align="right" valign="top"><a id="gaa4fa209a6b8a64d3a673319ffab839a1"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaa4fa209a6b8a64d3a673319ffab839a1">hw_sdhc_set_normal_int_stat_en_r</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t val)</td></tr>
<tr class="memdesc:gaa4fa209a6b8a64d3a673319ffab839a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register NORMAL_INT_STAT_EN_R. <br /></td></tr>
<tr class="separator:gaa4fa209a6b8a64d3a673319ffab839a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf337cb3c5c1f6ecf27441ec421a925b"><td class="memItemLeft" align="right" valign="top"><a id="gaaf337cb3c5c1f6ecf27441ec421a925b"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaaf337cb3c5c1f6ecf27441ec421a925b">hw_sdhc_set_tout_ctrl_r_tout_cnt</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint8_t val)</td></tr>
<tr class="memdesc:gaaf337cb3c5c1f6ecf27441ec421a925b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register TOUT_CTRL_R. <br /></td></tr>
<tr class="separator:gaaf337cb3c5c1f6ecf27441ec421a925b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee14690420539a255338d5a55831038"><td class="memItemLeft" align="right" valign="top"><a id="gadee14690420539a255338d5a55831038"></a>
__STATIC_FORCEINLINE <a class="el" href="group___h_w___s_d_h_c.html#ga90b9a745c84e7841a263c28808bef3c6">HW_SDHC_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gadee14690420539a255338d5a55831038">hw_sdhc_get_host_ctrl_vers_r_spec_version_num</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gadee14690420539a255338d5a55831038"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register HOST_CNTRL_VERS_R. <br /></td></tr>
<tr class="separator:gadee14690420539a255338d5a55831038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25aa1b3cd43a1aea68543ebf7bb964f"><td class="memItemLeft" align="right" valign="top"><a id="gac25aa1b3cd43a1aea68543ebf7bb964f"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gac25aa1b3cd43a1aea68543ebf7bb964f">hw_sdhc_set_host_ctrl2_r_signaling_en</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, bool val)</td></tr>
<tr class="memdesc:gac25aa1b3cd43a1aea68543ebf7bb964f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register HOST_CTRL2_R. <br /></td></tr>
<tr class="separator:gac25aa1b3cd43a1aea68543ebf7bb964f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456cfe279cd49a3c7f09e23c62f2038f"><td class="memItemLeft" align="right" valign="top"><a id="ga456cfe279cd49a3c7f09e23c62f2038f"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga456cfe279cd49a3c7f09e23c62f2038f">hw_sdhc_set_emmc_ctrl_r_card_is_emmc</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, bool val)</td></tr>
<tr class="memdesc:ga456cfe279cd49a3c7f09e23c62f2038f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register EMMC_CTRL_R. <br /></td></tr>
<tr class="separator:ga456cfe279cd49a3c7f09e23c62f2038f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296a132c6cd9e41a846ea340122bb509"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga296a132c6cd9e41a846ea340122bb509">hw_sdhc_is_busy</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:ga296a132c6cd9e41a846ea340122bb509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if data transfer is active.  <a href="group___h_w___s_d_h_c.html#ga296a132c6cd9e41a846ea340122bb509">More...</a><br /></td></tr>
<tr class="separator:ga296a132c6cd9e41a846ea340122bb509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86fbec3461530b79c9ea4836f76a19b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga86fbec3461530b79c9ea4836f76a19b2">hw_sdhc_wait_while_card_is_busy</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga86fbec3461530b79c9ea4836f76a19b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait while the card is busy, DAT0 is low, until timeout.  <a href="group___h_w___s_d_h_c.html#ga86fbec3461530b79c9ea4836f76a19b2">More...</a><br /></td></tr>
<tr class="separator:ga86fbec3461530b79c9ea4836f76a19b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf80cd8d8e100a858af4ea54ee59d9a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gabf80cd8d8e100a858af4ea54ee59d9a9">hw_sdhc_send_command</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, const <a class="el" href="structhw__sdhc__cmd__config__t.html">hw_sdhc_cmd_config_t</a> *cmd_config, uint32_t *response)</td></tr>
<tr class="memdesc:gabf80cd8d8e100a858af4ea54ee59d9a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send Command.  <a href="group___h_w___s_d_h_c.html#gabf80cd8d8e100a858af4ea54ee59d9a9">More...</a><br /></td></tr>
<tr class="separator:gabf80cd8d8e100a858af4ea54ee59d9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c2cd8fb7c733d0d7216984dad940f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab7c2cd8fb7c733d0d7216984dad940f1">hw_sdhc_wait_cmd_complete_event</a> (const <a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gab7c2cd8fb7c733d0d7216984dad940f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for CMD_COMPLETE event after sending a command.  <a href="group___h_w___s_d_h_c.html#gab7c2cd8fb7c733d0d7216984dad940f1">More...</a><br /></td></tr>
<tr class="separator:gab7c2cd8fb7c733d0d7216984dad940f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76201764e880345555e799bba4ab461"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaa76201764e880345555e799bba4ab461">hw_sdhc_wait_cmd_line_not_inhibited</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gaa76201764e880345555e799bba4ab461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for a timeout while the CMD line is inhibited.  <a href="group___h_w___s_d_h_c.html#gaa76201764e880345555e799bba4ab461">More...</a><br /></td></tr>
<tr class="separator:gaa76201764e880345555e799bba4ab461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0696a09892400a08b40c560279bc263e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga0696a09892400a08b40c560279bc263e">hw_sdhc_wait_data_line_not_inhibited</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:ga0696a09892400a08b40c560279bc263e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for a timeout while either DAT line is active or Read transfer is active.  <a href="group___h_w___s_d_h_c.html#ga0696a09892400a08b40c560279bc263e">More...</a><br /></td></tr>
<tr class="separator:ga0696a09892400a08b40c560279bc263e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4720ca36e208650b2b01bc8ba11b7e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gac4720ca36e208650b2b01bc8ba11b7e6">hw_sdhc_interrupt_handler</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gac4720ca36e208650b2b01bc8ba11b7e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt handler.  <a href="group___h_w___s_d_h_c.html#gac4720ca36e208650b2b01bc8ba11b7e6">More...</a><br /></td></tr>
<tr class="separator:gac4720ca36e208650b2b01bc8ba11b7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a179f6c6f026b61d63db54ed7ebc80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaa0a179f6c6f026b61d63db54ed7ebc80">hw_sdhc_data_xfer_init</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *config)</td></tr>
<tr class="memdesc:gaa0a179f6c6f026b61d63db54ed7ebc80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize data transfer.  <a href="group___h_w___s_d_h_c.html#gaa0a179f6c6f026b61d63db54ed7ebc80">More...</a><br /></td></tr>
<tr class="separator:gaa0a179f6c6f026b61d63db54ed7ebc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3fdcc9ed76ef6625afffd92809db18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga5d3fdcc9ed76ef6625afffd92809db18">hw_sdhc_set_xfer_registers</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *config)</td></tr>
<tr class="memdesc:ga5d3fdcc9ed76ef6625afffd92809db18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize transfer related registers: SDMASA_R BLOCKSIZE_R BLOCKCOUNT_R ADMA_SA_LOW_R.  <a href="group___h_w___s_d_h_c.html#ga5d3fdcc9ed76ef6625afffd92809db18">More...</a><br /></td></tr>
<tr class="separator:ga5d3fdcc9ed76ef6625afffd92809db18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b334135231236ad2085f0a2eb1c0bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga43b334135231236ad2085f0a2eb1c0bb">hw_sdhc_data_xfer_send_cmd</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *config)</td></tr>
<tr class="memdesc:ga43b334135231236ad2085f0a2eb1c0bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send command to issue data transfer.  <a href="group___h_w___s_d_h_c.html#ga43b334135231236ad2085f0a2eb1c0bb">More...</a><br /></td></tr>
<tr class="separator:ga43b334135231236ad2085f0a2eb1c0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfcf59c3e50d0b34d47c0a86cc8325f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gacfcf59c3e50d0b34d47c0a86cc8325f2">hw_sdhc_data_xfer_start_non_dma_blocking</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *config)</td></tr>
<tr class="memdesc:gacfcf59c3e50d0b34d47c0a86cc8325f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start non-DMA and blocking data transfer.  <a href="group___h_w___s_d_h_c.html#gacfcf59c3e50d0b34d47c0a86cc8325f2">More...</a><br /></td></tr>
<tr class="separator:gacfcf59c3e50d0b34d47c0a86cc8325f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7c36948663502f86e392079eaddc4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga8a7c36948663502f86e392079eaddc4d">hw_sdhc_data_xfer_start_non_dma_non_blocking</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *config)</td></tr>
<tr class="memdesc:ga8a7c36948663502f86e392079eaddc4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start non-DMA and non-blocking data transfer.  <a href="group___h_w___s_d_h_c.html#ga8a7c36948663502f86e392079eaddc4d">More...</a><br /></td></tr>
<tr class="separator:ga8a7c36948663502f86e392079eaddc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9313827df4ee63411472a85ede5daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga8e9313827df4ee63411472a85ede5daa">hw_sdhc_data_xfer_start_dma_blocking</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *config)</td></tr>
<tr class="memdesc:ga8e9313827df4ee63411472a85ede5daa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start DMA and blocking data transfer.  <a href="group___h_w___s_d_h_c.html#ga8e9313827df4ee63411472a85ede5daa">More...</a><br /></td></tr>
<tr class="separator:ga8e9313827df4ee63411472a85ede5daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81206584056330714015715d8f5b13e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gad81206584056330714015715d8f5b13e">hw_sdhc_data_xfer_start_dma_non_blocking</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *config)</td></tr>
<tr class="memdesc:gad81206584056330714015715d8f5b13e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start DMA and non-blocking data transfer.  <a href="group___h_w___s_d_h_c.html#gad81206584056330714015715d8f5b13e">More...</a><br /></td></tr>
<tr class="separator:gad81206584056330714015715d8f5b13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c5608d2ff80b21db81ef7eb786c371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga12c5608d2ff80b21db81ef7eb786c371">hw_sdhc_wait_xfer_complete_event</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t tout)</td></tr>
<tr class="memdesc:ga12c5608d2ff80b21db81ef7eb786c371"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for a timeout while data transfer is not complete.  <a href="group___h_w___s_d_h_c.html#ga12c5608d2ff80b21db81ef7eb786c371">More...</a><br /></td></tr>
<tr class="separator:ga12c5608d2ff80b21db81ef7eb786c371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d97b324b389d522b3fb20af4b4a2824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga7d97b324b389d522b3fb20af4b4a2824">hw_sdhc_wait_buf_rd_ready</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:ga7d97b324b389d522b3fb20af4b4a2824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for a timeout while data read buffer is not ready.  <a href="group___h_w___s_d_h_c.html#ga7d97b324b389d522b3fb20af4b4a2824">More...</a><br /></td></tr>
<tr class="separator:ga7d97b324b389d522b3fb20af4b4a2824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f23dad17ca620ae2ad91b7ed241ede8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga5f23dad17ca620ae2ad91b7ed241ede8">hw_sdhc_wait_buf_rd_enable</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:ga5f23dad17ca620ae2ad91b7ed241ede8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for a timeout while data read buffer is not enabled Wait for valid data in the data buffer.  <a href="group___h_w___s_d_h_c.html#ga5f23dad17ca620ae2ad91b7ed241ede8">More...</a><br /></td></tr>
<tr class="separator:ga5f23dad17ca620ae2ad91b7ed241ede8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3e8ef11dc0801fa27b783b881fccdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gafd3e8ef11dc0801fa27b783b881fccdd">hw_sdhc_wait_buf_wr_ready</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gafd3e8ef11dc0801fa27b783b881fccdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for a timeout while data write buffer is not ready.  <a href="group___h_w___s_d_h_c.html#gafd3e8ef11dc0801fa27b783b881fccdd">More...</a><br /></td></tr>
<tr class="separator:gafd3e8ef11dc0801fa27b783b881fccdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a31d213994045acb5de0deca347192"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga85a31d213994045acb5de0deca347192">hw_sdhc_wait_buf_wr_enable</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:ga85a31d213994045acb5de0deca347192"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for a timeout while data write buffer is not enabled Wait for valid data in the data buffer.  <a href="group___h_w___s_d_h_c.html#ga85a31d213994045acb5de0deca347192">More...</a><br /></td></tr>
<tr class="separator:ga85a31d213994045acb5de0deca347192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba9e7a28f243236f14a262b06dfe7b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga3ba9e7a28f243236f14a262b06dfe7b8">hw_sdhc_wait_xfer_complete</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t tout)</td></tr>
<tr class="memdesc:ga3ba9e7a28f243236f14a262b06dfe7b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for a timeout while data transfer is not complete.  <a href="group___h_w___s_d_h_c.html#ga3ba9e7a28f243236f14a262b06dfe7b8">More...</a><br /></td></tr>
<tr class="separator:ga3ba9e7a28f243236f14a262b06dfe7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab084038461810f4117895d1c0a693f03"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gab084038461810f4117895d1c0a693f03">hw_sdhc_evt_complete</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t events)</td></tr>
<tr class="memdesc:gab084038461810f4117895d1c0a693f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command or Data transfer (read/write) event handling is complete.  <a href="group___h_w___s_d_h_c.html#gab084038461810f4117895d1c0a693f03">More...</a><br /></td></tr>
<tr class="separator:gab084038461810f4117895d1c0a693f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846bb19055b39a8bfa12c779fd59534a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga846bb19055b39a8bfa12c779fd59534a">hw_sdhc_abort_xfer_sync</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga846bb19055b39a8bfa12c779fd59534a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abort data transfer synchronously.  <a href="group___h_w___s_d_h_c.html#ga846bb19055b39a8bfa12c779fd59534a">More...</a><br /></td></tr>
<tr class="separator:ga846bb19055b39a8bfa12c779fd59534a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca5c5569c13de6c043a52253d97dd4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga1ca5c5569c13de6c043a52253d97dd4c">hw_sdhc_abort_xfer_async</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga1ca5c5569c13de6c043a52253d97dd4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abort data transfer asynchronously.  <a href="group___h_w___s_d_h_c.html#ga1ca5c5569c13de6c043a52253d97dd4c">More...</a><br /></td></tr>
<tr class="separator:ga1ca5c5569c13de6c043a52253d97dd4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9be26af796f714b0f7ee07c69d9443"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaee9be26af796f714b0f7ee07c69d9443">hw_sdhc_error_recovery</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t tout_ms)</td></tr>
<tr class="memdesc:gaee9be26af796f714b0f7ee07c69d9443"><td class="mdescLeft">&#160;</td><td class="mdescRight">It is called after error interrupts are triggered.  <a href="group___h_w___s_d_h_c.html#gaee9be26af796f714b0f7ee07c69d9443">More...</a><br /></td></tr>
<tr class="separator:gaee9be26af796f714b0f7ee07c69d9443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499e0f4eb84abcc2e7e546ce06b924bd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga499e0f4eb84abcc2e7e546ce06b924bd">hw_sdhc_assert_bus_speed</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t bus_speed)</td></tr>
<tr class="memdesc:ga499e0f4eb84abcc2e7e546ce06b924bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assert bus speed.  <a href="group___h_w___s_d_h_c.html#ga499e0f4eb84abcc2e7e546ce06b924bd">More...</a><br /></td></tr>
<tr class="separator:ga499e0f4eb84abcc2e7e546ce06b924bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d09879d1104f730a07496a736f4223"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga12d09879d1104f730a07496a736f4223">hw_sdhc_assert_clk_div</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint8_t clk_div)</td></tr>
<tr class="memdesc:ga12d09879d1104f730a07496a736f4223"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assert clock divider has a valid value.  <a href="group___h_w___s_d_h_c.html#ga12d09879d1104f730a07496a736f4223">More...</a><br /></td></tr>
<tr class="separator:ga12d09879d1104f730a07496a736f4223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6154258491c4d10bc3f9b0d924d223"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga1a6154258491c4d10bc3f9b0d924d223">hw_sdhc_assert_bus_width_and_speed_mode</a> (const <a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, <a class="el" href="group___h_w___s_d_h_c.html#ga7c4eb21ec1769b6938b16eab15e2372d">HW_SDHC_BUS_WIDTH</a> bus_width, uint8_t speed_mode)</td></tr>
<tr class="memdesc:ga1a6154258491c4d10bc3f9b0d924d223"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assert bus width and bus speed mode.  <a href="group___h_w___s_d_h_c.html#ga1a6154258491c4d10bc3f9b0d924d223">More...</a><br /></td></tr>
<tr class="separator:ga1a6154258491c4d10bc3f9b0d924d223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd65989849c7db7c80fea99121be27f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga0dd65989849c7db7c80fea99121be27f">hw_sdhc_assert_bus_speed_and_speed_mode</a> (const <a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t bus_speed, uint8_t speed_mode)</td></tr>
<tr class="memdesc:ga0dd65989849c7db7c80fea99121be27f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assert bus speed and bus speed mode.  <a href="group___h_w___s_d_h_c.html#ga0dd65989849c7db7c80fea99121be27f">More...</a><br /></td></tr>
<tr class="separator:ga0dd65989849c7db7c80fea99121be27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3ec918fa092a20abab227999179aad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga2f3ec918fa092a20abab227999179aad">hw_sdhc_register_context</a> (const <a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, <a class="el" href="structhw__sdhc__context__data__t.html">hw_sdhc_context_data_t</a> *context)</td></tr>
<tr class="memdesc:ga2f3ec918fa092a20abab227999179aad"><td class="mdescLeft">&#160;</td><td class="mdescRight">eMMC driver registers its context to the SD HC driver  <a href="group___h_w___s_d_h_c.html#ga2f3ec918fa092a20abab227999179aad">More...</a><br /></td></tr>
<tr class="separator:ga2f3ec918fa092a20abab227999179aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0154cf678c599b26549950347df25c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaad0154cf678c599b26549950347df25c">hw_sdhc_unregister_context</a> (const <a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gaad0154cf678c599b26549950347df25c"><td class="mdescLeft">&#160;</td><td class="mdescRight">eMMC driver unregisters its context to the SD HC driver  <a href="group___h_w___s_d_h_c.html#gaad0154cf678c599b26549950347df25c">More...</a><br /></td></tr>
<tr class="separator:gaad0154cf678c599b26549950347df25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c39e7639b585bea8bcb6da4161204a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gae6c39e7639b585bea8bcb6da4161204a">hw_sdhc_set_active_interrupts_mask</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t normal_int_mask, uint16_t error_int_mask)</td></tr>
<tr class="memdesc:gae6c39e7639b585bea8bcb6da4161204a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set normal and error interrupts mask.  <a href="group___h_w___s_d_h_c.html#gae6c39e7639b585bea8bcb6da4161204a">More...</a><br /></td></tr>
<tr class="separator:gae6c39e7639b585bea8bcb6da4161204a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5f9c29dcede6187e445c0594cb565f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga5b5f9c29dcede6187e445c0594cb565f">hw_sdhc_set_and_wait_sw_rst_dat</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:ga5b5f9c29dcede6187e445c0594cb565f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset for DAT line.  <a href="group___h_w___s_d_h_c.html#ga5b5f9c29dcede6187e445c0594cb565f">More...</a><br /></td></tr>
<tr class="separator:ga5b5f9c29dcede6187e445c0594cb565f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13f6991e83b5f524253e29dbf4a8870"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaa13f6991e83b5f524253e29dbf4a8870">hw_sdhc_set_and_wait_sw_rst_cmd</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gaa13f6991e83b5f524253e29dbf4a8870"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset for CMD line.  <a href="group___h_w___s_d_h_c.html#gaa13f6991e83b5f524253e29dbf4a8870">More...</a><br /></td></tr>
<tr class="separator:gaa13f6991e83b5f524253e29dbf4a8870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccba74fed4735b85749cf484f4fa0505"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaccba74fed4735b85749cf484f4fa0505">hw_sdhc_wait_power_ramp_up</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t bus_speed)</td></tr>
<tr class="memdesc:gaccba74fed4735b85749cf484f4fa0505"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for power ramp-up.  <a href="group___h_w___s_d_h_c.html#gaccba74fed4735b85749cf484f4fa0505">More...</a><br /></td></tr>
<tr class="separator:gaccba74fed4735b85749cf484f4fa0505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa115968d2796875f0e97538634ecac5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaa115968d2796875f0e97538634ecac5d">hw_sdhc_stop_sd_clock</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:gaa115968d2796875f0e97538634ecac5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD Stop Clock Sequence.  <a href="group___h_w___s_d_h_c.html#gaa115968d2796875f0e97538634ecac5d">More...</a><br /></td></tr>
<tr class="separator:gaa115968d2796875f0e97538634ecac5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565b39e1580f9aa134a311da10e84e01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga565b39e1580f9aa134a311da10e84e01">hw_sdhc_timeout_setting</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t tout)</td></tr>
<tr class="separator:ga565b39e1580f9aa134a311da10e84e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205f6f407708a01af38d35fa8886c4fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga205f6f407708a01af38d35fa8886c4fc">hw_sdhc_internal_clk_enable</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:ga205f6f407708a01af38d35fa8886c4fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable internal clock and wait for it to be stable.  <a href="group___h_w___s_d_h_c.html#ga205f6f407708a01af38d35fa8886c4fc">More...</a><br /></td></tr>
<tr class="separator:ga205f6f407708a01af38d35fa8886c4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdad38493aebe8a36439fffc4442ca9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga1bdad38493aebe8a36439fffc4442ca9">hw_sdhc_set_frequency</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t frequency)</td></tr>
<tr class="memdesc:ga1bdad38493aebe8a36439fffc4442ca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Host Controller and bus speed frequency (Hz), SD clock is enabled.  <a href="group___h_w___s_d_h_c.html#ga1bdad38493aebe8a36439fffc4442ca9">More...</a><br /></td></tr>
<tr class="separator:ga1bdad38493aebe8a36439fffc4442ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9407c3f0f80eb300546ebc52848f2c78"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga9407c3f0f80eb300546ebc52848f2c78">hw_sdhc_set_bus_width_at_host</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, <a class="el" href="group___h_w___s_d_h_c.html#ga7c4eb21ec1769b6938b16eab15e2372d">HW_SDHC_BUS_WIDTH</a> bus_width)</td></tr>
<tr class="memdesc:ga9407c3f0f80eb300546ebc52848f2c78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bus width at Host Controller.  <a href="group___h_w___s_d_h_c.html#ga9407c3f0f80eb300546ebc52848f2c78">More...</a><br /></td></tr>
<tr class="separator:ga9407c3f0f80eb300546ebc52848f2c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c849c7e0caec69169ea9b5ecb7be027"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga4c849c7e0caec69169ea9b5ecb7be027">hw_sdhc_go_idle_state_CMD0</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id)</td></tr>
<tr class="memdesc:ga4c849c7e0caec69169ea9b5ecb7be027"><td class="mdescLeft">&#160;</td><td class="mdescRight">GO_IDLE_STATE, reset card.  <a href="group___h_w___s_d_h_c.html#ga4c849c7e0caec69169ea9b5ecb7be027">More...</a><br /></td></tr>
<tr class="separator:ga4c849c7e0caec69169ea9b5ecb7be027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4535754f215d864138a97c89f8c807eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga4535754f215d864138a97c89f8c807eb">hw_sdhc_select_deselect_card_CMD7</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t rca, bool wait_for_busy, uint32_t busy_tout_ms)</td></tr>
<tr class="memdesc:ga4535754f215d864138a97c89f8c807eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SELECT/DESELECT_CARD, toggle a card between stand-by and transfer states or between programming and disconnect states.  <a href="group___h_w___s_d_h_c.html#ga4535754f215d864138a97c89f8c807eb">More...</a><br /></td></tr>
<tr class="separator:ga4535754f215d864138a97c89f8c807eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239c46887b7474f3852b29fa4ad823cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga239c46887b7474f3852b29fa4ad823cd">hw_sdhc_send_op_cond_CMD1</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t *ocr, uint32_t cmd_arg)</td></tr>
<tr class="memdesc:ga239c46887b7474f3852b29fa4ad823cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SEND_OP_COND, send eMMC operation condition command. Asks Device, in idle state, to send its Operating Conditions Register contents.  <a href="group___h_w___s_d_h_c.html#ga239c46887b7474f3852b29fa4ad823cd">More...</a><br /></td></tr>
<tr class="separator:ga239c46887b7474f3852b29fa4ad823cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90cfacdd497701ec8469ad550f2156d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gaf90cfacdd497701ec8469ad550f2156d">hw_sdhc_all_send_cid_CMD2</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t *cid)</td></tr>
<tr class="memdesc:gaf90cfacdd497701ec8469ad550f2156d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALL_SEND_CID, asks any card to send the CID numbers on the CMD line Card Identification Register (CID)  <a href="group___h_w___s_d_h_c.html#gaf90cfacdd497701ec8469ad550f2156d">More...</a><br /></td></tr>
<tr class="separator:gaf90cfacdd497701ec8469ad550f2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380002444b2c284afe43f800230670b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga380002444b2c284afe43f800230670b4">hw_sdhc_set_relative_address_CMD3</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t rca)</td></tr>
<tr class="memdesc:ga380002444b2c284afe43f800230670b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SET_RELATIVE_ADDR, assigns to the card a Relative Card Address (RCA) The card goes from Identification to Stand-by state Response: R1.  <a href="group___h_w___s_d_h_c.html#ga380002444b2c284afe43f800230670b4">More...</a><br /></td></tr>
<tr class="separator:ga380002444b2c284afe43f800230670b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb5d3a14a2740f707271ce3bbfe7060d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gacb5d3a14a2740f707271ce3bbfe7060d">hw_sdhc_set_dsr_CMD4</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t dsr)</td></tr>
<tr class="memdesc:gacb5d3a14a2740f707271ce3bbfe7060d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SET_DSR, Programs the 16-bit Driver Stage Register (DSR) of the card DSR is used to configure the card output drivers (bus). It is OPTIONAL. The CSD register carries the information about the DSR register usage, whether the card has implemented or not this function. The default value of the DSR register is 0x404.  <a href="group___h_w___s_d_h_c.html#gacb5d3a14a2740f707271ce3bbfe7060d">More...</a><br /></td></tr>
<tr class="separator:gacb5d3a14a2740f707271ce3bbfe7060d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d69c6f9353d30f1056268cec4199aac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga8d69c6f9353d30f1056268cec4199aac">hw_sdhc_emmc_sleep_awake_CMD5</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t rca, bool sleep, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga8d69c6f9353d30f1056268cec4199aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch an eMMC card between a Sleep and a Standby state, using the command SLEEP_AWAKE (CMD5)  <a href="group___h_w___s_d_h_c.html#ga8d69c6f9353d30f1056268cec4199aac">More...</a><br /></td></tr>
<tr class="separator:ga8d69c6f9353d30f1056268cec4199aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae70e70c5af87f254a662658b6c559e9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gae70e70c5af87f254a662658b6c559e9b">hw_sdhc_emmc_switch_CMD6</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, const <a class="el" href="structhw__sdhc__switch__cmd6__config__t.html">hw_sdhc_switch_cmd6_config_t</a> *config)</td></tr>
<tr class="memdesc:gae70e70c5af87f254a662658b6c559e9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWITCH, switches the card operation mode or modifies the EXT_CSD register.  <a href="group___h_w___s_d_h_c.html#gae70e70c5af87f254a662658b6c559e9b">More...</a><br /></td></tr>
<tr class="separator:gae70e70c5af87f254a662658b6c559e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7f433c368a87c223a1e410a011d2fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gadd7f433c368a87c223a1e410a011d2fd">hw_sdhc_set_emmc_speed_mode_CMD6</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, <a class="el" href="group___h_w___s_d_h_c.html#gae0e34aea1311fd36bc4eaafc83c49922">HW_SDHC_HOST_CTRL2_R_EMMC_BUS_SPEED_MODE_SEL</a> speed_mode, uint8_t hs_timing, uint32_t tout_ms)</td></tr>
<tr class="memdesc:gadd7f433c368a87c223a1e410a011d2fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWITCH, switches the card operation mode or modifies the EXT_CSD register Change Bus Speed mode for an eMMC Device.  <a href="group___h_w___s_d_h_c.html#gadd7f433c368a87c223a1e410a011d2fd">More...</a><br /></td></tr>
<tr class="separator:gadd7f433c368a87c223a1e410a011d2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159c454af722e68c0cba3e502850c850"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga159c454af722e68c0cba3e502850c850">hw_sdhc_set_emmc_data_bus_width_CMD6</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, <a class="el" href="group___h_w___s_d_h_c.html#ga7c4eb21ec1769b6938b16eab15e2372d">HW_SDHC_BUS_WIDTH</a> bus_width, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga159c454af722e68c0cba3e502850c850"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWITCH, switches the card operation mode or modifies the EXT_CSD register Change Data Bus Width for an eMMC Device.  <a href="group___h_w___s_d_h_c.html#ga159c454af722e68c0cba3e502850c850">More...</a><br /></td></tr>
<tr class="separator:ga159c454af722e68c0cba3e502850c850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9940339c1dba9e351c221df7ccb05e17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga9940339c1dba9e351c221df7ccb05e17">hw_sdhc_emmc_send_ext_csd_CMD8</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t rca, uint8_t *ext_csd)</td></tr>
<tr class="memdesc:ga9940339c1dba9e351c221df7ccb05e17"><td class="mdescLeft">&#160;</td><td class="mdescRight">SEND_EXT_CSD.  <a href="group___h_w___s_d_h_c.html#ga9940339c1dba9e351c221df7ccb05e17">More...</a><br /></td></tr>
<tr class="separator:ga9940339c1dba9e351c221df7ccb05e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf795d18f44d711c4f9deff3343d6a37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gabf795d18f44d711c4f9deff3343d6a37">hw_sdhc_send_csd_CMD9</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t rca, uint32_t *csd)</td></tr>
<tr class="memdesc:gabf795d18f44d711c4f9deff3343d6a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">SEND_CSD, addressed card sends its Card Specific Data (CSD) on the CMD line.  <a href="group___h_w___s_d_h_c.html#gabf795d18f44d711c4f9deff3343d6a37">More...</a><br /></td></tr>
<tr class="separator:gabf795d18f44d711c4f9deff3343d6a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb263c8dc78e95ada5684c0f11ada9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga4eb263c8dc78e95ada5684c0f11ada9d">hw_sdhc_send_cid_CMD10</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t rca, uint32_t *cid)</td></tr>
<tr class="memdesc:ga4eb263c8dc78e95ada5684c0f11ada9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SEND_CID, asks addressed card to send the CID numbers on the CMD line Card Identification Register (CID)  <a href="group___h_w___s_d_h_c.html#ga4eb263c8dc78e95ada5684c0f11ada9d">More...</a><br /></td></tr>
<tr class="separator:ga4eb263c8dc78e95ada5684c0f11ada9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887db9f53035bfdb3764a33896341085"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga887db9f53035bfdb3764a33896341085">hw_sdhc_stop_transmission_CMD12</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t rca, bool hpi, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga887db9f53035bfdb3764a33896341085"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop either an infinite or a multiple block transaction.  <a href="group___h_w___s_d_h_c.html#ga887db9f53035bfdb3764a33896341085">More...</a><br /></td></tr>
<tr class="separator:ga887db9f53035bfdb3764a33896341085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d426fd119f8d35abdb263d9b44d4141"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga4d426fd119f8d35abdb263d9b44d4141">hw_sdhc_send_status_CMD13</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t rca, bool hpi, uint32_t *card_status)</td></tr>
<tr class="memdesc:ga4d426fd119f8d35abdb263d9b44d4141"><td class="mdescLeft">&#160;</td><td class="mdescRight">SEND_STATUS: addressed card sends its status register.  <a href="group___h_w___s_d_h_c.html#ga4d426fd119f8d35abdb263d9b44d4141">More...</a><br /></td></tr>
<tr class="separator:ga4d426fd119f8d35abdb263d9b44d4141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fca6d751a08e35d5bc1fb5c336f07c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga2fca6d751a08e35d5bc1fb5c336f07c4">hw_sdhc_go_inactive_state_CMD15</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint16_t rca)</td></tr>
<tr class="memdesc:ga2fca6d751a08e35d5bc1fb5c336f07c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GO_INACTVE_STATE: sets the addressed card to Inactive state After the command GO_INACTVE_STATE, the device does not accept CMD0 The card will reset to Pre-idle state with power cycle.  <a href="group___h_w___s_d_h_c.html#ga2fca6d751a08e35d5bc1fb5c336f07c4">More...</a><br /></td></tr>
<tr class="separator:ga2fca6d751a08e35d5bc1fb5c336f07c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c8979bd8d31566ae990bd4f288a1d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gad4c8979bd8d31566ae990bd4f288a1d9">hw_sdhc_set_blocklen_CMD16</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t blk_len)</td></tr>
<tr class="memdesc:gad4c8979bd8d31566ae990bd4f288a1d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SET_BLOCKLEN: Sets the block length (in bytes) for all following block commands (read and write). Default block length is specified in the CSD.  <a href="group___h_w___s_d_h_c.html#gad4c8979bd8d31566ae990bd4f288a1d9">More...</a><br /></td></tr>
<tr class="separator:gad4c8979bd8d31566ae990bd4f288a1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0f6c5633f28d1ca5dd18336a6a8fe5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga7b0f6c5633f28d1ca5dd18336a6a8fe5">hw_sdhc_set_block_count_CMD23</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, bool reliable_wr, uint32_t blk_cnt)</td></tr>
<tr class="memdesc:ga7b0f6c5633f28d1ca5dd18336a6a8fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SET_BLOCK_COUNT, specify block count for CMD18 and CMD25 (read/write multiple blocks)  <a href="group___h_w___s_d_h_c.html#ga7b0f6c5633f28d1ca5dd18336a6a8fe5">More...</a><br /></td></tr>
<tr class="separator:ga7b0f6c5633f28d1ca5dd18336a6a8fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b24fd6de503538395572b190cc082c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga8b24fd6de503538395572b190cc082c3">hw_sdhc_program_cid_CMD26</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, const uint8_t *buf, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga8b24fd6de503538395572b190cc082c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PROGRAM_CID (CMD26)  <a href="group___h_w___s_d_h_c.html#ga8b24fd6de503538395572b190cc082c3">More...</a><br /></td></tr>
<tr class="separator:ga8b24fd6de503538395572b190cc082c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81f2aff5dedfea5102261a0e3a82bcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gad81f2aff5dedfea5102261a0e3a82bcd">hw_sdhc_program_csd_CMD27</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, const uint8_t *buf, uint32_t tout_ms)</td></tr>
<tr class="memdesc:gad81f2aff5dedfea5102261a0e3a82bcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PROGRAM_CSD (CMD27)  <a href="group___h_w___s_d_h_c.html#gad81f2aff5dedfea5102261a0e3a82bcd">More...</a><br /></td></tr>
<tr class="separator:gad81f2aff5dedfea5102261a0e3a82bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1908ce740bdc7f12a13bc8095a91f8be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga1908ce740bdc7f12a13bc8095a91f8be">hw_sdhc_set_write_prot_CMD28</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t data_addr, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga1908ce740bdc7f12a13bc8095a91f8be"><td class="mdescLeft">&#160;</td><td class="mdescRight">SET_WRITE_PROT (CMD28)  <a href="group___h_w___s_d_h_c.html#ga1908ce740bdc7f12a13bc8095a91f8be">More...</a><br /></td></tr>
<tr class="separator:ga1908ce740bdc7f12a13bc8095a91f8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b5bb6b5ecf23e483a541e0fa7f8063"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga64b5bb6b5ecf23e483a541e0fa7f8063">hw_sdhc_clr_write_prot_CMD29</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t data_addr, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga64b5bb6b5ecf23e483a541e0fa7f8063"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLR_WRITE_PROT (CMD29)  <a href="group___h_w___s_d_h_c.html#ga64b5bb6b5ecf23e483a541e0fa7f8063">More...</a><br /></td></tr>
<tr class="separator:ga64b5bb6b5ecf23e483a541e0fa7f8063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfac6c0f3999427522dee141e2581a27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#gadfac6c0f3999427522dee141e2581a27">hw_sdhc_send_write_prot_CMD30</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t wp_addr, uint32_t *wp_status, uint32_t tout_ms)</td></tr>
<tr class="memdesc:gadfac6c0f3999427522dee141e2581a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">SEND_WRITE_PROT (CMD30)  <a href="group___h_w___s_d_h_c.html#gadfac6c0f3999427522dee141e2581a27">More...</a><br /></td></tr>
<tr class="separator:gadfac6c0f3999427522dee141e2581a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee28eb74c14d150312acdf2706cae21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga6ee28eb74c14d150312acdf2706cae21">hw_sdhc_send_write_prot_type_CMD31</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t wp_addr, uint64_t *wp_type, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga6ee28eb74c14d150312acdf2706cae21"><td class="mdescLeft">&#160;</td><td class="mdescRight">SEND_WRITE_PROT_TYPE (CMD31)  <a href="group___h_w___s_d_h_c.html#ga6ee28eb74c14d150312acdf2706cae21">More...</a><br /></td></tr>
<tr class="separator:ga6ee28eb74c14d150312acdf2706cae21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67b00f8febec461069f5aa2a697229d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga67b00f8febec461069f5aa2a697229d5">hw_sdhc_erase_group_start_CMD35</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t data_addr)</td></tr>
<tr class="memdesc:ga67b00f8febec461069f5aa2a697229d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ERASE_GROUP_START (CMD35)  <a href="group___h_w___s_d_h_c.html#ga67b00f8febec461069f5aa2a697229d5">More...</a><br /></td></tr>
<tr class="separator:ga67b00f8febec461069f5aa2a697229d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1ee9063310b133776661f750fb353c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga0e1ee9063310b133776661f750fb353c">hw_sdhc_erase_group_end_CMD36</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t data_addr)</td></tr>
<tr class="memdesc:ga0e1ee9063310b133776661f750fb353c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ERASE_GROUP_END (CMD36)  <a href="group___h_w___s_d_h_c.html#ga0e1ee9063310b133776661f750fb353c">More...</a><br /></td></tr>
<tr class="separator:ga0e1ee9063310b133776661f750fb353c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acad06e657d3f29d1bbb6e5c398ed79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga4acad06e657d3f29d1bbb6e5c398ed79">hw_sdhc_erase_CMD38</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, <a class="el" href="group___h_w___s_d_h_c.html#gad9592eeca16b8bf7f34488a566495b60">HW_SDHC_CMD38_ARG</a> arg, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga4acad06e657d3f29d1bbb6e5c398ed79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ERASE (CMD38)  <a href="group___h_w___s_d_h_c.html#ga4acad06e657d3f29d1bbb6e5c398ed79">More...</a><br /></td></tr>
<tr class="separator:ga4acad06e657d3f29d1bbb6e5c398ed79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715b8f557cfba43190181e1ad9be0b5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_d_h_c.html#ga715b8f557cfba43190181e1ad9be0b5c">hw_sdhc_lock_unlock_CMD42</a> (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint8_t len, uint8_t *data, uint32_t tout_ms)</td></tr>
<tr class="memdesc:ga715b8f557cfba43190181e1ad9be0b5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LOCK_UNLOCK (CMD42)  <a href="group___h_w___s_d_h_c.html#ga715b8f557cfba43190181e1ad9be0b5c">More...</a><br /></td></tr>
<tr class="separator:ga715b8f557cfba43190181e1ad9be0b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SD Host Controller. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gabd2f491114979de978177ba2ec859d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd2f491114979de978177ba2ec859d53">&#9670;&nbsp;</a></span>HW_SDHC_1KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_1KHZ&#160;&#160;&#160;(1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency definition of 1kHz, in Hz </p>

</div>
</div>
<a id="ga1897f911695d59b511d46a00e7c1a40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1897f911695d59b511d46a00e7c1a40a">&#9670;&nbsp;</a></span>HW_SDHC_1MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_1MHZ&#160;&#160;&#160;(<a class="el" href="group___h_w___s_d_h_c.html#gabd2f491114979de978177ba2ec859d53">HW_SDHC_1KHZ</a> * <a class="el" href="group___h_w___s_d_h_c.html#gabd2f491114979de978177ba2ec859d53">HW_SDHC_1KHZ</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency definition of 1MHz, in Hz </p>

</div>
</div>
<a id="gaa5257c603cd4c23e18fdda974df913de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5257c603cd4c23e18fdda974df913de">&#9670;&nbsp;</a></span>HW_SDHC_ADMA2_MAX_DATA_LEN_MODE_16BIT_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_ADMA2_MAX_DATA_LEN_MODE_16BIT_BYTES&#160;&#160;&#160;(1UL &lt;&lt; 16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADMA2 max data length mode: 16-bytes </p>

</div>
</div>
<a id="gacf21fe8bff5cdfcab5ca7e1213a197b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf21fe8bff5cdfcab5ca7e1213a197b5">&#9670;&nbsp;</a></span>HW_SDHC_ADMA2_MAX_DATA_LEN_MODE_26BIT_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_ADMA2_MAX_DATA_LEN_MODE_26BIT_BYTES&#160;&#160;&#160;(1UL &lt;&lt; 26UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADMA2 max data length mode: 26-bytes </p>

</div>
</div>
<a id="gab19bccb9d902409750c086cfb18e6c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab19bccb9d902409750c086cfb18e6c2f">&#9670;&nbsp;</a></span>HW_SDHC_ADMA2_MAX_DESC_TABLE_LINES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_ADMA2_MAX_DESC_TABLE_LINES&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of ADMA2 descriptors used for transfer. Increasing this value above 4 doesn't improve performance for the usual case of SD memory cards (most data transfers are multiples of 512 bytes). Note that the current implementation uses only one line. </p>

</div>
</div>
<a id="ga7447c9af3166762c825eb78609c06cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7447c9af3166762c825eb78609c06cf0">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_ADDRESS_MISALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_ADDRESS_MISALIGN&#160;&#160;&#160;(1UL &lt;&lt; 30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: misaligned address error </p>

</div>
</div>
<a id="ga88c430c49eb4acc49d09fdef0bee5ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88c430c49eb4acc49d09fdef0bee5ac5">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_APP_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_APP_CMD&#160;&#160;&#160;(1UL &lt;&lt; 5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: an application command (ACMD) is expected </p>

</div>
</div>
<a id="ga9b0bb78a6a83ed0e301556c36242a282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b0bb78a6a83ed0e301556c36242a282">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_BASIC_ERRORS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_BASIC_ERRORS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group___h_w___s_d_h_c.html#gabab90b7efa2421588d5879562019e2c7">HW_SDHC_CARD_STATUS_ERROR</a> | \</div>
<div class="line">                                                         HW_SDHC_CARD_STATUS_CC_ERROR | \</div>
<div class="line">                                                         HW_SDHC_CARD_STATUS_ILLEGAL_COMMAND | \</div>
<div class="line">                                                         HW_SDHC_CARD_STATUS_COM_CRC_ERROR | \</div>
<div class="line">                                                         HW_SDHC_CARD_STATUS_WP_VIOLATION | \</div>
<div class="line">                                                         HW_SDHC_CARD_STATUS_BLOCK_LEN_ERROR | \</div>
<div class="line">                                                         HW_SDHC_CARD_STATUS_ADDRESS_ERROR | \</div>
<div class="line">                                                         HW_SDHC_CARD_STATUS_OUT_OF_RANGE)</div>
</div><!-- fragment --><p>Card status: basic errors mask </p>

</div>
</div>
<a id="gabc18c74ad74598dd843bb14736afd989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc18c74ad74598dd843bb14736afd989">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_BLOCK_LEN_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_BLOCK_LEN_ERROR&#160;&#160;&#160;(1UL &lt;&lt; 29UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: not allowed block length error </p>

</div>
</div>
<a id="ga63d680f61ad03c986e043c8e12729c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63d680f61ad03c986e043c8e12729c7d">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_CARD_ECC_FAILED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_CARD_ECC_FAILED&#160;&#160;&#160;(1UL &lt;&lt; 21UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: card internal ECC failed to correct the data </p>

</div>
</div>
<a id="ga971ba771d9f570d8eb17b5c2f54e64f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga971ba771d9f570d8eb17b5c2f54e64f1">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_CARD_IS_LOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_CARD_IS_LOCKED&#160;&#160;&#160;(1UL &lt;&lt; 25UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: card is locked </p>

</div>
</div>
<a id="ga4e76919ad99629d29704cef22307608c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e76919ad99629d29704cef22307608c">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_CC_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_CC_ERROR&#160;&#160;&#160;(1UL &lt;&lt; 20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: internal card controller error </p>

</div>
</div>
<a id="ga0e3da8810a24e27bec595ddcc5b14cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e3da8810a24e27bec595ddcc5b14cc5">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_CID_CSD_OVERWRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_CID_CSD_OVERWRITE&#160;&#160;&#160;(1UL &lt;&lt; 16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: CID/CSD overwrite error </p>

</div>
</div>
<a id="ga8ecec7a8769df771dc6c0d19071f261a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ecec7a8769df771dc6c0d19071f261a">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_COM_CRC_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_COM_CRC_ERROR&#160;&#160;&#160;(1UL &lt;&lt; 23UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: CRC error </p>

</div>
</div>
<a id="ga8bb100fd59fc18820b6d2ea10a2b5359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bb100fd59fc18820b6d2ea10a2b5359">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_CURRENT_STATE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_CURRENT_STATE_MASK&#160;&#160;&#160;(0X0FUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: current state mask </p>

</div>
</div>
<a id="gaf60bb3bd96619a28333b7ea996f0de55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf60bb3bd96619a28333b7ea996f0de55">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_CURRENT_STATE_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_CURRENT_STATE_POS&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: current state position </p>

</div>
</div>
<a id="gaf786f04b5433d803cbef554120721edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf786f04b5433d803cbef554120721edd">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_ERASE_ERRORS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_ERASE_ERRORS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group___h_w___s_d_h_c.html#ga047370c91562c2f8b996f2902631bdf2">HW_SDHC_CARD_STATUS_OUT_OF_RANGE</a> | \</div>
<div class="line">                                                         HW_SDHC_CARD_STATUS_ERASE_SEQ_ERROR | \</div>
<div class="line">                                                         HW_SDHC_CARD_STATUS_ERASE_PARAM | \</div>
<div class="line">                                                         HW_SDHC_CARD_STATUS_ERASE_RESET)</div>
</div><!-- fragment --><p>Card status: erase commands errors </p>

</div>
</div>
<a id="gaca92c97bef35a7e144b8b2b6f04d776d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca92c97bef35a7e144b8b2b6f04d776d">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_ERASE_PARAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_ERASE_PARAM&#160;&#160;&#160;(1UL &lt;&lt; 27UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: invalid selection of erase blocks </p>

</div>
</div>
<a id="ga94e5ec70fd4fc4ef8c2cb191af2d5e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94e5ec70fd4fc4ef8c2cb191af2d5e17">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_ERASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_ERASE_RESET&#160;&#160;&#160;(1UL &lt;&lt; 13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: erase sequence was cleared </p>

</div>
</div>
<a id="ga6744d52b19840eb24154d2254e6118d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6744d52b19840eb24154d2254e6118d3">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_ERASE_SEQ_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_ERASE_SEQ_ERROR&#160;&#160;&#160;(1UL &lt;&lt; 28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: erase commands sequence error </p>

</div>
</div>
<a id="gabab90b7efa2421588d5879562019e2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabab90b7efa2421588d5879562019e2c7">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_ERROR&#160;&#160;&#160;(1UL &lt;&lt; 19UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: general or unknown error occurred </p>

</div>
</div>
<a id="gae0cf0beb13bd835ff88a76dda55fdb42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0cf0beb13bd835ff88a76dda55fdb42">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_ILLEGAL_COMMAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_ILLEGAL_COMMAND&#160;&#160;&#160;(1UL &lt;&lt; 22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: illegal command at current card state </p>

</div>
</div>
<a id="ga1e8a26ae2790f23881656f99d1c78876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e8a26ae2790f23881656f99d1c78876">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_LOCK_UNLOCK_FAILED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_LOCK_UNLOCK_FAILED&#160;&#160;&#160;(1UL &lt;&lt; 24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: sequence or password error at lock/unlock </p>

</div>
</div>
<a id="ga047370c91562c2f8b996f2902631bdf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga047370c91562c2f8b996f2902631bdf2">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_OUT_OF_RANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_OUT_OF_RANGE&#160;&#160;&#160;(1UL &lt;&lt; 31UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: command argument was out-of-range </p>

</div>
</div>
<a id="gaafc7a19253c00b6968de36af9c9eb769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafc7a19253c00b6968de36af9c9eb769">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_OVERRUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_OVERRUN&#160;&#160;&#160;(1UL &lt;&lt; 17UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: the card could not sustain data programming in stream write mode </p>

</div>
</div>
<a id="ga40afa548c19f3232e23ff71a58ccf722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40afa548c19f3232e23ff71a58ccf722">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_READY_FOR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_READY_FOR_DATA&#160;&#160;&#160;(1UL &lt;&lt; 8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: buffer is empty and ready for data </p>

</div>
</div>
<a id="ga0c11c57a94423daee55c92158db80237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c11c57a94423daee55c92158db80237">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_RSVD14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_RSVD14&#160;&#160;&#160;(1UL &lt;&lt; 14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: reserved bit </p>

</div>
</div>
<a id="ga18952c389b49081e1685b3e85cf05494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18952c389b49081e1685b3e85cf05494">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_RSVD4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_RSVD4_0&#160;&#160;&#160;(0X1FUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: reserved bits </p>

</div>
</div>
<a id="gafeddf2bceb57d743a698759a32ff8e4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafeddf2bceb57d743a698759a32ff8e4c">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_SWITCH_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_SWITCH_ERROR&#160;&#160;&#160;(1UL &lt;&lt; 7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: SWITCH command error, the card did not switch to the expected mode </p>

</div>
</div>
<a id="ga957738a720ed21ae4009a1fab6a2a3a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga957738a720ed21ae4009a1fab6a2a3a0">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_UNDERRUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_UNDERRUN&#160;&#160;&#160;(1UL &lt;&lt; 18UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: the card could not sustain data transfer in stream read mode </p>

</div>
</div>
<a id="gab9dcd5ea873ed316352a1738133afc7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9dcd5ea873ed316352a1738133afc7c">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_URGENT_BKOPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_URGENT_BKOPS&#160;&#160;&#160;(1UL &lt;&lt; 6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: if set, device needs to perform background operations urgently </p>

</div>
</div>
<a id="ga9a9a271d985fefa490a8c7688bdaad20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a9a271d985fefa490a8c7688bdaad20">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_WP_ERASE_SKIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_WP_ERASE_SKIP&#160;&#160;&#160;(1UL &lt;&lt; 15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: erase was partial due to write protected area </p>

</div>
</div>
<a id="ga4b18a0dd73f34230271b5458b9261da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b18a0dd73f34230271b5458b9261da3">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_WP_VIOLATION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CARD_STATUS_WP_VIOLATION&#160;&#160;&#160;(1UL &lt;&lt; 26UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Card status: write protect violation </p>

</div>
</div>
<a id="ga87d8ea63f6598108c4184ed7b0c260e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87d8ea63f6598108c4184ed7b0c260e1">&#9670;&nbsp;</a></span>HW_SDHC_CID_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CID_SIZE&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The size of the CID register in bytes </p>

</div>
</div>
<a id="gabe5f3db5b264b17124a626e0e0f9534a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe5f3db5b264b17124a626e0e0f9534a">&#9670;&nbsp;</a></span>HW_SDHC_CLK_DIV_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CLK_DIV_MAX&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_PDCTRL_REG.CLK_DIV max value </p>

</div>
</div>
<a id="gab25520a5ea6794d193913b20b64d87ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab25520a5ea6794d193913b20b64d87ee">&#9670;&nbsp;</a></span>HW_SDHC_CMD1_OCR_1V70_1V95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD1_OCR_1V70_1V95&#160;&#160;&#160;(1UL &lt;&lt; 7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD1: 1V70 to 1V95 mask </p>

</div>
</div>
<a id="gab0a0b9b21e6e7e98f03c4a9597b09508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0a0b9b21e6e7e98f03c4a9597b09508">&#9670;&nbsp;</a></span>HW_SDHC_CMD1_OCR_2V7_3V6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD1_OCR_2V7_3V6&#160;&#160;&#160;(0x1FFUL &lt;&lt; 15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD1: 2V7 to 3V6 mask </p>

</div>
</div>
<a id="ga193b951f5a56dd467166c2daa3bae52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga193b951f5a56dd467166c2daa3bae52d">&#9670;&nbsp;</a></span>HW_SDHC_CMD1_OCR_ACCESS_MODE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD1_OCR_ACCESS_MODE_BYTE&#160;&#160;&#160;(0UL &lt;&lt; 29UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD1: Low Capacity access mode (bytes) bit </p>

</div>
</div>
<a id="ga147bc9fc200e6c471d98663345ca705a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga147bc9fc200e6c471d98663345ca705a">&#9670;&nbsp;</a></span>HW_SDHC_CMD1_OCR_ACCESS_MODE_SECTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD1_OCR_ACCESS_MODE_SECTOR&#160;&#160;&#160;(2UL &lt;&lt; 29UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD1: High Capacity access mode (sectors) bit </p>

</div>
</div>
<a id="gab838ab25c13ff57fe54947c42b65bd3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab838ab25c13ff57fe54947c42b65bd3c">&#9670;&nbsp;</a></span>HW_SDHC_CMD1_OCR_BUSY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD1_OCR_BUSY_MASK&#160;&#160;&#160;(1UL &lt;&lt; 31UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD1: OCR busy mask </p>

</div>
</div>
<a id="ga1aa274b0872a15b96db95d2408c9497b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aa274b0872a15b96db95d2408c9497b">&#9670;&nbsp;</a></span>HW_SDHC_CMD1_VOLTAGE_WINDOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD1_VOLTAGE_WINDOW</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group___h_w___s_d_h_c.html#ga147bc9fc200e6c471d98663345ca705a">HW_SDHC_CMD1_OCR_ACCESS_MODE_SECTOR</a> |       \</div>
<div class="line">                                                         HW_SDHC_CMD1_OCR_2V7_3V6 |                  \</div>
<div class="line">                                                         HW_SDHC_CMD1_OCR_1V70_1V95)</div>
</div><!-- fragment --><p>CMD1: access mode and full voltage window </p>

</div>
</div>
<a id="gad650c9d90d1cf98552a2ca0df9152b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad650c9d90d1cf98552a2ca0df9152b75">&#9670;&nbsp;</a></span>HW_SDHC_CMD42_LEN_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD42_LEN_MAX&#160;&#160;&#160;(2UL + 2UL * <a class="el" href="group___h_w___s_d_h_c.html#ga6205964496f20be3c7470a42c476b7c7">HW_SDHC_CMD42_PWD_LEN_MAX</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD42 maximum length in Bytes, in case of password replacement </p>

</div>
</div>
<a id="ga6205964496f20be3c7470a42c476b7c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6205964496f20be3c7470a42c476b7c7">&#9670;&nbsp;</a></span>HW_SDHC_CMD42_PWD_LEN_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD42_PWD_LEN_MAX&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD42 valid password length is 1 to 16 Bytes </p>

</div>
</div>
<a id="gaabf6c7098f379b4864f0fbcde577ed8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf6c7098f379b4864f0fbcde577ed8c">&#9670;&nbsp;</a></span>HW_SDHC_CMD6_ARG_ACCESS_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD6_ARG_ACCESS_POS&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD6 argument: access mode position </p>

</div>
</div>
<a id="gad28f763aa7e6737b168f5efe313a499a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad28f763aa7e6737b168f5efe313a499a">&#9670;&nbsp;</a></span>HW_SDHC_CMD6_ARG_CMD_SET_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD6_ARG_CMD_SET_POS&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD6 argument: command set position </p>

</div>
</div>
<a id="gabbef3d0356506648de4fc2e4c2e2b018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbef3d0356506648de4fc2e4c2e2b018">&#9670;&nbsp;</a></span>HW_SDHC_CMD6_ARG_INDEX_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD6_ARG_INDEX_POS&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD6 argument: index position </p>

</div>
</div>
<a id="gaf3ecb576f9ed1e1852531186194361fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ecb576f9ed1e1852531186194361fe">&#9670;&nbsp;</a></span>HW_SDHC_CMD6_ARG_VALUE_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD6_ARG_VALUE_POS&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD6 argument: value position </p>

</div>
</div>
<a id="gad891a03444471023ef109fa5fe602e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad891a03444471023ef109fa5fe602e16">&#9670;&nbsp;</a></span>HW_SDHC_CMD8_ARGUMENT_CHECK_PATTERN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD8_ARGUMENT_CHECK_PATTERN&#160;&#160;&#160;(0x00AAUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD8 argument: check pattern value </p>

</div>
</div>
<a id="gaf160bd97ef1d0aedfda3f10f99d14b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf160bd97ef1d0aedfda3f10f99d14b65">&#9670;&nbsp;</a></span>HW_SDHC_CMD8_ARGUMENT_VHS_2V7_3V3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD8_ARGUMENT_VHS_2V7_3V3&#160;&#160;&#160;(0x0100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD8 argument: VHS 2V7 to 3V3 value </p>

</div>
</div>
<a id="ga91c7a7c3debea6b8430e35b2ee57ba26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91c7a7c3debea6b8430e35b2ee57ba26">&#9670;&nbsp;</a></span>HW_SDHC_CMD8_CHECK_PATTERN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD8_CHECK_PATTERN_MASK&#160;&#160;&#160;(0x00FFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD8 argument: check pattern mask </p>

</div>
</div>
<a id="gad8d44b9922650ab3f60fc9190feeafaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8d44b9922650ab3f60fc9190feeafaa">&#9670;&nbsp;</a></span>HW_SDHC_CMD8_VHS_2V7_3V3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CMD8_VHS_2V7_3V3_MASK&#160;&#160;&#160;(0x0100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD8 argument: VHS 2V7 to 3V3 mask </p>

</div>
</div>
<a id="ga756247b31580a9d23b367eb4e704ccb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756247b31580a9d23b367eb4e704ccb8">&#9670;&nbsp;</a></span>HW_SDHC_CSD_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_CSD_SIZE&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The size of the CSD register in bytes </p>

</div>
</div>
<a id="ga4ffc168e251a4f05020036b12291558d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ffc168e251a4f05020036b12291558d">&#9670;&nbsp;</a></span>HW_SDHC_DEFAULT_BLOCK_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_DEFAULT_BLOCK_SIZE&#160;&#160;&#160;(512UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default block size in bytes </p>

</div>
</div>
<a id="ga21151e6ebfb6e9f913a268fd6fa1b988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21151e6ebfb6e9f913a268fd6fa1b988">&#9670;&nbsp;</a></span>HW_SDHC_DELAY_1MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_DELAY_1MS&#160;&#160;&#160;(1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay definition for 1ms, in us </p>

</div>
</div>
<a id="ga1a7bc29b2527b093f2d8dd35c091efea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a7bc29b2527b093f2d8dd35c091efea">&#9670;&nbsp;</a></span>HW_SDHC_DELAY_AFTER_CMD0_USEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_DELAY_AFTER_CMD0_USEC&#160;&#160;&#160;(100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay after CMD0, in us </p>

</div>
</div>
<a id="ga0613f881ee99a7710765fe8e70429657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0613f881ee99a7710765fe8e70429657">&#9670;&nbsp;</a></span>HW_SDHC_DELAY_CLR_CARD_INTR_US</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_DELAY_CLR_CARD_INTR_US&#160;&#160;&#160;(100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay waiting card interrupt to be clear, in us </p>

</div>
</div>
<a id="ga64da69e2ed07bf7e29a63b5f0998f55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64da69e2ed07bf7e29a63b5f0998f55c">&#9670;&nbsp;</a></span>HW_SDHC_DELAY_ERROR_RECOVERY_WAIT_DAT_LINE_US</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_DELAY_ERROR_RECOVERY_WAIT_DAT_LINE_US&#160;&#160;&#160;(40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay waiting data line after error recovery, in us. More than 40usec </p>

</div>
</div>
<a id="ga068edaee5314c77befd81ba51ae1f983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga068edaee5314c77befd81ba51ae1f983">&#9670;&nbsp;</a></span>HW_SDHC_DELAY_VOLTAGE_RAMP_UP_US</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_DELAY_VOLTAGE_RAMP_UP_US&#160;&#160;&#160;(1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay for voltage ramp up, in us </p>

</div>
</div>
<a id="gae4db97265b3647f954b71f5f3f1ee25b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4db97265b3647f954b71f5f3f1ee25b">&#9670;&nbsp;</a></span>HW_SDHC_DSR_CMD_ARG_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_DSR_CMD_ARG_POS&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of DSR in command argument </p>

</div>
</div>
<a id="ga1a2a71e49257d6762be5458142a227d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a2a71e49257d6762be5458142a227d5">&#9670;&nbsp;</a></span>HW_SDHC_EMMC_BUS_SPEED_HS_SDR_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_EMMC_BUS_SPEED_HS_SDR_MAX&#160;&#160;&#160;(52000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>eMMC max bus speed at High Speed SDR mode, in Hz </p>

</div>
</div>
<a id="ga359b984b5fe96a4a6229e30522036734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga359b984b5fe96a4a6229e30522036734">&#9670;&nbsp;</a></span>HW_SDHC_EMMC_BUS_SPEED_LEGACY_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_EMMC_BUS_SPEED_LEGACY_MAX&#160;&#160;&#160;(26000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>eMMC max bus speed at Legacy mode, in Hz </p>

</div>
</div>
<a id="ga3d29c1e41e28f080522ca21e4c91fd60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d29c1e41e28f080522ca21e4c91fd60">&#9670;&nbsp;</a></span>HW_SDHC_EMMC_EXT_CSD_BUS_WIDTH_IDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_EMMC_EXT_CSD_BUS_WIDTH_IDX&#160;&#160;&#160;(183UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXT_CSD: bus width index </p>

</div>
</div>
<a id="ga86920d4b4af9d81aa2340d35db65f1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86920d4b4af9d81aa2340d35db65f1e2">&#9670;&nbsp;</a></span>HW_SDHC_EMMC_EXT_CSD_HS_TIMING_IDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_EMMC_EXT_CSD_HS_TIMING_IDX&#160;&#160;&#160;(185UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXT_CSD: high-speed (HS) timing index </p>

</div>
</div>
<a id="ga006564191e5cd96525d6beb6b814250b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga006564191e5cd96525d6beb6b814250b">&#9670;&nbsp;</a></span>HW_SDHC_ERROR_INT_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_ERROR_INT_EN_MASK&#160;&#160;&#160;(0xFFFFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERROR_INT_EN mask </p>

</div>
</div>
<a id="ga65c222dd6376bd7e28423a5ed7eb5f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c222dd6376bd7e28423a5ed7eb5f60">&#9670;&nbsp;</a></span>HW_SDHC_EXT_CSD_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_EXT_CSD_SIZE&#160;&#160;&#160;(512UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The size of the EXT_CSD register in bytes </p>

</div>
</div>
<a id="gaf2ba256c5a754d8ec4f7030829cfe1fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2ba256c5a754d8ec4f7030829cfe1fc">&#9670;&nbsp;</a></span>HW_SDHC_FREQ_SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_FREQ_SEL_MASK&#160;&#160;&#160;(0x00FFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_CTRL_R: FREQ_SEL mask </p>

</div>
</div>
<a id="gabb9f5407a718205ad657038ec3cd4cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb9f5407a718205ad657038ec3cd4cfc">&#9670;&nbsp;</a></span>HW_SDHC_FREQ_SEL_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_FREQ_SEL_POS&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_CTRL_R: FREQ_SEL position </p>

</div>
</div>
<a id="ga5e3009f03e7e1677c6d4ccac47452d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e3009f03e7e1677c6d4ccac47452d89">&#9670;&nbsp;</a></span>HW_SDHC_HC_CLOCK_GENERATOR_SUPPORTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_HC_CLOCK_GENERATOR_SUPPORTED&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Host Controller does not support a programmable clock generator </p>

</div>
</div>
<a id="gab1a4ba1ab99dc6778fb55348b872cb38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a4ba1ab99dc6778fb55348b872cb38">&#9670;&nbsp;</a></span>HW_SDHC_MAX_UPPER_FREQ_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_MAX_UPPER_FREQ_SEL&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_CTRL_R: UPPER_FEQ_SEL max value </p>

</div>
</div>
<a id="ga53e8037a8a659d96657aef15536faa2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53e8037a8a659d96657aef15536faa2e">&#9670;&nbsp;</a></span>HW_SDHC_MAX_XFER_BLOCK_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_MAX_XFER_BLOCK_SIZE&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BLOCKSIZE_R: transfer block size max non-zero value in bytes </p>

</div>
</div>
<a id="ga5dbd5085d168aa2ba51c50f3fc79e660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dbd5085d168aa2ba51c50f3fc79e660">&#9670;&nbsp;</a></span>HW_SDHC_NORMAL_INT_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_NORMAL_INT_EN_MASK&#160;&#160;&#160;(0x7FFFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NORMAL_INT_EN mask </p>

</div>
</div>
<a id="gab54730f83e260cc3b55d7cdc3e4e7584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54730f83e260cc3b55d7cdc3e4e7584">&#9670;&nbsp;</a></span>HW_SDHC_PAGE_BDARY_BYTES_4K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_PAGE_BDARY_BYTES_4K&#160;&#160;&#160;(4UL * 1024UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMA page boundary 4K, Bytes </p>

</div>
</div>
<a id="ga54c154a311718c18dea5f81c61fe0131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c154a311718c18dea5f81c61fe0131">&#9670;&nbsp;</a></span>HW_SDHC_RCA_CMD_ARG_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_RCA_CMD_ARG_POS&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of RCA in command argument </p>

</div>
</div>
<a id="gae2679d93da968fd88254dab3ba3e6d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2679d93da968fd88254dab3ba3e6d5e">&#9670;&nbsp;</a></span>HW_SDHC_REG_GETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_REG_GETF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">field&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((id)-&gt;reg &amp; (EMMC_##reg##_##field##_Msk)) &gt;&gt; (EMMC_##reg##_##field##_Pos))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the value of an SDHC register field. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>the SDHC register </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">field</td><td>the SDHC register field</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___s_d_h_c.html#ga42e7031d8a007dfebcc7a7cbe68affdd" title="Write a value to an SDHC register field.">HW_SDHC_REG_SETF</a> </dd></dl>

</div>
</div>
<a id="ga42e7031d8a007dfebcc7a7cbe68affdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e7031d8a007dfebcc7a7cbe68affdd">&#9670;&nbsp;</a></span>HW_SDHC_REG_SETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_REG_SETF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">field, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(id)-&gt;reg = (((<span class="keywordtype">id</span>)-&gt;reg &amp; ~(EMMC_##reg##_##field##_Msk)) | \</div>
<div class="line">        ((EMMC_##reg##_##field##_Msk) &amp; ((val) &lt;&lt; (EMMC_##reg##_##field##_Pos))))</div>
</div><!-- fragment -->
<p>Write a value to an SDHC register field. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>the SDHC register </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">field</td><td>the SDHC register field </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>value to be written</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___s_d_h_c.html#gae2679d93da968fd88254dab3ba3e6d5e" title="Get the value of an SDHC register field.">HW_SDHC_REG_GETF</a> </dd></dl>

</div>
</div>
<a id="ga7fbeedb35d43a774ac7839dae979b229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fbeedb35d43a774ac7839dae979b229">&#9670;&nbsp;</a></span>HW_SDHC_SUPPORT_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_SUPPORT_DDR&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Host Controller does not support DDR </p>

</div>
</div>
<a id="ga8f78e12c67ac02ef7f119c8e6b5f329e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f78e12c67ac02ef7f119c8e6b5f329e">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_BUF_RD_ENABLE_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_BUF_RD_ENABLE_MS&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout for buffer read enable, in ms </p>

</div>
</div>
<a id="ga420745bd069e50f9c01caa17ff7b08e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga420745bd069e50f9c01caa17ff7b08e6">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_BUF_RD_READY_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_BUF_RD_READY_MS&#160;&#160;&#160;(150UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout for buffer read ready, in ms </p>

</div>
</div>
<a id="ga53d561155471095c2ea3862eaf3eb92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53d561155471095c2ea3862eaf3eb92d">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_BUF_WR_ENABLE_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_BUF_WR_ENABLE_MS&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout for buffer write enable, in ms </p>

</div>
</div>
<a id="gac99014184af2ad03f1e0d6eaa51f7d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac99014184af2ad03f1e0d6eaa51f7d8a">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_BUF_WR_READY_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_BUF_WR_READY_MS&#160;&#160;&#160;(150UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout for buffer write ready, in ms </p>

</div>
</div>
<a id="gaeda3faa486eb6b8ec70bcf9f3fd78077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeda3faa486eb6b8ec70bcf9f3fd78077">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_CMD_COMPLETE_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_CMD_COMPLETE_MS&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout for command to be completed, in ms </p>

</div>
</div>
<a id="gadc0f4046f78ea93403d98aaffb3b68af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc0f4046f78ea93403d98aaffb3b68af">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_CMD_INHIBIT_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_CMD_INHIBIT_MS&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout for command line to be not inhibited, in ms </p>

</div>
</div>
<a id="gac5a137b9f5a911fbde25816f49fce4ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a137b9f5a911fbde25816f49fce4ce">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_CNT_INVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_CNT_INVALID&#160;&#160;&#160;(0xFFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TOUT_CNT: invalid value </p>

</div>
</div>
<a id="ga9d13c72f82214b2f35fc350bce04b151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d13c72f82214b2f35fc350bce04b151">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_CNT_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_CNT_MAX&#160;&#160;&#160;(1UL &lt;&lt; 27UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TOUT_CNT: max value </p>

</div>
</div>
<a id="ga5cf53c05406d1406a76fa63013afcfd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf53c05406d1406a76fa63013afcfd9">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_CNT_MAX_REG_FIELD_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_CNT_MAX_REG_FIELD_VAL&#160;&#160;&#160;(0x0EUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TOUT_CNT: max value </p>

</div>
</div>
<a id="ga7b9b8d3f7903a5684413d3e7caf81559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b9b8d3f7903a5684413d3e7caf81559">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_CNT_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_CNT_MIN&#160;&#160;&#160;(1UL &lt;&lt; 13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TOUT_CNT: min value </p>

</div>
</div>
<a id="ga01fb9021eb47d5edddccffc127a89173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01fb9021eb47d5edddccffc127a89173">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_CNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_CNT_OFFSET&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TOUT_CNT: offset value </p>

</div>
</div>
<a id="ga5e3ecdd2ef3751ebf5893d61a611c278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e3ecdd2ef3751ebf5893d61a611c278">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_FORCE_ERASE_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_FORCE_ERASE_MS&#160;&#160;&#160;(3UL * 60UL * 1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The duration of the Force Erase command using CMD42 is specified to be a fixed time-out of 3 minutes </p>

</div>
</div>
<a id="gab7324112e810508551c059222d2d748e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7324112e810508551c059222d2d748e">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_INTERNAL_CLK_STABLE_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_INTERNAL_CLK_STABLE_MS&#160;&#160;&#160;(150UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout for internal clock to be stable, in ms </p>

</div>
</div>
<a id="gafe36e35db5d723df47ca1f656c8cd55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe36e35db5d723df47ca1f656c8cd55b">&#9670;&nbsp;</a></span>HW_SDHC_TOUT_SEND_OP_COND_CMD1_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_TOUT_SEND_OP_COND_CMD1_MS&#160;&#160;&#160;(1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout for response from CMD1, in ms </p>

</div>
</div>
<a id="gad0db574f8d4f8bd6e51287e776959b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0db574f8d4f8bd6e51287e776959b5d">&#9670;&nbsp;</a></span>HW_SDHC_UHS_BUS_SPEED_SDR12_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_UHS_BUS_SPEED_SDR12_MAX&#160;&#160;&#160;(25000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UHS max bus speed at SDR12 mode, in Hz </p>

</div>
</div>
<a id="gafd6ee61e02fbb1df17319c16e255034d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd6ee61e02fbb1df17319c16e255034d">&#9670;&nbsp;</a></span>HW_SDHC_UHS_BUS_SPEED_SDR25_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_UHS_BUS_SPEED_SDR25_MAX&#160;&#160;&#160;(50000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UHS max bus speed at SDR25 mode, in Hz </p>

</div>
</div>
<a id="ga5f6d7bfbf0cc74607387fe92b467bf32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f6d7bfbf0cc74607387fe92b467bf32">&#9670;&nbsp;</a></span>HW_SDHC_UPPER_FREQ_SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_UPPER_FREQ_SEL_MASK&#160;&#160;&#160;(0x0003UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_CTRL_R: UPPER_FREQ_SEL mask </p>

</div>
</div>
<a id="gac76e0f6046c8258eaf3644b99f13049b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac76e0f6046c8258eaf3644b99f13049b">&#9670;&nbsp;</a></span>HW_SDHC_UPPER_FREQ_SEL_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_SDHC_UPPER_FREQ_SEL_POS&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_CTRL_R: UPPER_FREQ_SEL position </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga84a087670ff3d4d323ef08b3f158305a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84a087670ff3d4d323ef08b3f158305a">&#9670;&nbsp;</a></span>hw_sdhc_abort_impl_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a>(* hw_sdhc_abort_impl_t) (<a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a> id, uint32_t tout_ms)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>typedef for the data transfer abort implementation function </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>timeout, in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gaa5bdf0ce65ec1315d33582ef70ce5808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5bdf0ce65ec1315d33582ef70ce5808">&#9670;&nbsp;</a></span>hw_sdhc_event_callback_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* hw_sdhc_event_callback_t) (<a class="el" href="group___h_w___s_d_h_c.html#gabc8289540678cf1ce1798cc0f9691f1a">HW_SDHC_EVENT</a> event)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Typedef for SDHC interrupt handler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>event identifier</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>: it is defined before </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__sdhc__context__data__t.html" title="Structure used for SD Host Controller saved data/context.">hw_sdhc_context_data_t</a> and after </dd>
<dd>
<a class="el" href="group___h_w___s_d_h_c.html#gabc8289540678cf1ce1798cc0f9691f1a" title="Events that trigger the event handler These events come from the NORMAL_INT_STAT_R_REG and software d...">HW_SDHC_EVENT</a> definitions </dd></dl>

</div>
</div>
<a id="ga0e5b3498231519f279bc2ec676337a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e5b3498231519f279bc2ec676337a97">&#9670;&nbsp;</a></span>HW_SDHC_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="struct_e_m_m_c___type.html">EMMC_Type</a>* <a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDHC Controller base address. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga4f8ec08c73664aa4547459662dba029a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f8ec08c73664aa4547459662dba029a">&#9670;&nbsp;</a></span>HW_SDHC_ABORT_METHOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga4f8ec08c73664aa4547459662dba029a">HW_SDHC_ABORT_METHOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data transfer Abort methods. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4f8ec08c73664aa4547459662dba029aa779d5767e4f9869130b3f4aa8636161f"></a>HW_SDHC_ABORT_METHOD_SYNC&#160;</td><td class="fielddoc"><p>Synchronous abort transaction </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4f8ec08c73664aa4547459662dba029aae904052769fc4a513d553f9a75b986a5"></a>HW_SDHC_ABORT_METHOD_ASYNC&#160;</td><td class="fielddoc"><p>Asynchronous abort transaction </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf6530b0c3e203f76db52fe1b93c23283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6530b0c3e203f76db52fe1b93c23283">&#9670;&nbsp;</a></span>HW_SDHC_ADMA2_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#gaf6530b0c3e203f76db52fe1b93c23283">HW_SDHC_ADMA2_ACT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADMA2 Descriptor table actions enumeration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf6530b0c3e203f76db52fe1b93c23283a619409a4516ac997b60a673210f69b38"></a>HW_SDHC_ADMA2_ACT_NOP&#160;</td><td class="fielddoc"><p>No Operation: do not execute current line and goto next one </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf6530b0c3e203f76db52fe1b93c23283aec88707ac9d608de7e91a39296d8f00f"></a>HW_SDHC_ADMA2_ACT_RSVD&#160;</td><td class="fielddoc"><p>Same as NOP: do not execute current line and goto next one </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf6530b0c3e203f76db52fe1b93c23283a4cb6168aa9ba751f5f41291550462a3f"></a>HW_SDHC_ADMA2_ACT_TRAN&#160;</td><td class="fielddoc"><p>Transfer data of current descriptor line </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf6530b0c3e203f76db52fe1b93c23283a3e5c776b24a93dae8f381d4fd77e2ee0"></a>HW_SDHC_ADMA2_ACT_LINK&#160;</td><td class="fielddoc"><p>Link (pointer) to another descriptor line </p>
</td></tr>
</table>

</div>
</div>
<a id="ga9a07e9088e62f5ca20e58b7782d4b239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a07e9088e62f5ca20e58b7782d4b239">&#9670;&nbsp;</a></span>HW_SDHC_ADMA2_LEN_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga9a07e9088e62f5ca20e58b7782d4b239">HW_SDHC_ADMA2_LEN_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADMA2 Descriptor table length mode enumeration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga9a07e9088e62f5ca20e58b7782d4b239a3d49901a8091760799448318af0ba331"></a>HW_SDHC_ADMA2_LEN_MODE_16BIT&#160;</td><td class="fielddoc"><p>16-bit ADMA2 Data Length Mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9a07e9088e62f5ca20e58b7782d4b239a7f1c00432458ed70d266f980bcfe8bde"></a>HW_SDHC_ADMA2_LEN_MODE_26BIT&#160;</td><td class="fielddoc"><p>26-bit ADMA2 Data Length Mode </p>
</td></tr>
</table>

</div>
</div>
<a id="gac6dd0c2f156357caaa76231fba10eb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6dd0c2f156357caaa76231fba10eb91">&#9670;&nbsp;</a></span>HW_SDHC_BLOCKSIZE_R_SDMA_BUF_BDARY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#gac6dd0c2f156357caaa76231fba10eb91">HW_SDHC_BLOCKSIZE_R_SDMA_BUF_BDARY</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDMA Buffer Boundary. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac6dd0c2f156357caaa76231fba10eb91ab4dc4258acd007218279d9f7c5a88a3f"></a>HW_SDHC_SDMA_BUF_BDARY_4KB&#160;</td><td class="fielddoc"><p>4K bytes SDMA Buffer Boundary </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac6dd0c2f156357caaa76231fba10eb91a882c19f4b5710d70255f010ea8178517"></a>HW_SDHC_SDMA_BUF_BDARY_8KB&#160;</td><td class="fielddoc"><p>8K bytes SDMA Buffer Boundary </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac6dd0c2f156357caaa76231fba10eb91a130dd62b0adcc59bed344fb2153de650"></a>HW_SDHC_SDMA_BUF_BDARY_16KB&#160;</td><td class="fielddoc"><p>16K bytes SDMA Buffer Boundary </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac6dd0c2f156357caaa76231fba10eb91ad8c6e3509e89497e61510234aab5ec84"></a>HW_SDHC_SDMA_BUF_BDARY_32KB&#160;</td><td class="fielddoc"><p>32K bytes SDMA Buffer Boundary </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac6dd0c2f156357caaa76231fba10eb91a24ded8023c8f7b827e67814ddbb16a32"></a>HW_SDHC_SDMA_BUF_BDARY_64KB&#160;</td><td class="fielddoc"><p>64K bytes SDMA Buffer Boundary </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac6dd0c2f156357caaa76231fba10eb91ab39f69a18008efa1246ce03b700af1c8"></a>HW_SDHC_SDMA_BUF_BDARY_128KB&#160;</td><td class="fielddoc"><p>128K bytes SDMA Buffer Boundary </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac6dd0c2f156357caaa76231fba10eb91a2f6a2cf8b246458a33a0712f583d8992"></a>HW_SDHC_SDMA_BUF_BDARY_256KB&#160;</td><td class="fielddoc"><p>256K bytes SDMA Buffer Boundary </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac6dd0c2f156357caaa76231fba10eb91aa2ef1589d2ef8c70ac739c153ec0ba5e"></a>HW_SDHC_SDMA_BUF_BDARY_512KB&#160;</td><td class="fielddoc"><p>512K bytes SDMA Buffer Boundary </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7c4eb21ec1769b6938b16eab15e2372d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c4eb21ec1769b6938b16eab15e2372d">&#9670;&nbsp;</a></span>HW_SDHC_BUS_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga7c4eb21ec1769b6938b16eab15e2372d">HW_SDHC_BUS_WIDTH</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration used in bus configuration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7c4eb21ec1769b6938b16eab15e2372da83181c1ae98bedae02f2756f04b4691e"></a>HW_SDHC_BUS_WIDTH_1_BIT&#160;</td><td class="fielddoc"><p>The 1-bit SDR mode data transfer width </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7c4eb21ec1769b6938b16eab15e2372da822843869eae0a2f11f9068145e1b6e1"></a>HW_SDHC_BUS_WIDTH_4_BIT&#160;</td><td class="fielddoc"><p>The 4-bit SDR mode data transfer width </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7c4eb21ec1769b6938b16eab15e2372dab4b31e201ad5d28831f1973a0f68fc4f"></a>HW_SDHC_BUS_WIDTH_8_BIT&#160;</td><td class="fielddoc"><p>The 8-bit SDR mode data transfer width </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7c4eb21ec1769b6938b16eab15e2372da4105aef1cbc5d3274dbc923b4e03b68a"></a>HW_SDHC_BUS_WIDTH_RSVD1&#160;</td><td class="fielddoc"><p>Reserved value </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7c4eb21ec1769b6938b16eab15e2372da441286dcfe4387b0189fcd23c416dc55"></a>HW_SDHC_BUS_WIDTH_RSVD2&#160;</td><td class="fielddoc"><p>Reserved value </p>
</td></tr>
</table>

</div>
</div>
<a id="ga32d4fa791994e3dd66c28570367a5e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32d4fa791994e3dd66c28570367a5e60">&#9670;&nbsp;</a></span>HW_SDHC_CAPABILITIES1_R_MAX_BLK_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga32d4fa791994e3dd66c28570367a5e60">HW_SDHC_CAPABILITIES1_R_MAX_BLK_LEN</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>brief Max Block Length </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga32d4fa791994e3dd66c28570367a5e60a552887cebb7d4bff6ed707a7a248a630"></a>HW_SDHC_CAP1_R_MAX_BLK_LEN_512B&#160;</td><td class="fielddoc"><p>Maximum block length: 512 Bytes </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32d4fa791994e3dd66c28570367a5e60a6049f801bbdb3d2cca71db872b399bb6"></a>HW_SDHC_CAP1_R_MAX_BLK_LEN_1024B&#160;</td><td class="fielddoc"><p>Maximum block length: 1024 Bytes </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32d4fa791994e3dd66c28570367a5e60a36d7c1109fb26a5b3ffb82ec4b7acf52"></a>HW_SDHC_CAP1_R_MAX_BLK_LEN_2048B&#160;</td><td class="fielddoc"><p>Maximum block length: 2048 Bytes </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32d4fa791994e3dd66c28570367a5e60a40b9fe4869078d85f0643a69d835db19"></a>HW_SDHC_CAP1_R_MAX_BLK_LEN_RESVD&#160;</td><td class="fielddoc"><p>Maximum block length: reserved </p>
</td></tr>
</table>

</div>
</div>
<a id="gac924eb47a92c34b1f22beeb59d92b465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac924eb47a92c34b1f22beeb59d92b465">&#9670;&nbsp;</a></span>HW_SDHC_CAPABILITIES1_R_TOUT_CLK_UNIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#gac924eb47a92c34b1f22beeb59d92b465">HW_SDHC_CAPABILITIES1_R_TOUT_CLK_UNIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timeout Clock Unit. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac924eb47a92c34b1f22beeb59d92b465a0d189e116932213e6e03c9ba77880d43"></a>HW_SDHC_TOUT_CLK_UNIT_KHZ&#160;</td><td class="fielddoc"><p>Timeout Clock Unit in KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac924eb47a92c34b1f22beeb59d92b465a669217dac2781c5ea2901578e27990ee"></a>HW_SDHC_TOUT_CLK_UNIT_MHZ&#160;</td><td class="fielddoc"><p>Timeout Clock Unit in MHz </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf62d9539f076293731f47b4d7676e3b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf62d9539f076293731f47b4d7676e3b9">&#9670;&nbsp;</a></span>HW_SDHC_CARD_STATUS_CURRENT_STATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#gaf62d9539f076293731f47b4d7676e3b9">HW_SDHC_CARD_STATUS_CURRENT_STATE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current state of card status. </p>
<p>Response R1 (normal response command) contains the Card Status which is coded in 32-bits. The Card Status has a 4-bit field which is the Current State of the card, coded as follows. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf62d9539f076293731f47b4d7676e3b9adcee4375fc6ccb3b3b256f4f61dec40a"></a>HW_SDHC_CARD_STATUS_CURRENT_STATE_IDLE&#160;</td><td class="fielddoc"><p>Card state is Idle </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf62d9539f076293731f47b4d7676e3b9a992b9a425c197edd9f218e824cac22b5"></a>HW_SDHC_CARD_STATUS_CURRENT_STATE_READY&#160;</td><td class="fielddoc"><p>Card state is Ready </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf62d9539f076293731f47b4d7676e3b9a9568d9b79b19e85b4666b7b7bf8094f6"></a>HW_SDHC_CARD_STATUS_CURRENT_STATE_IDENT&#160;</td><td class="fielddoc"><p>Card state is Identification </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf62d9539f076293731f47b4d7676e3b9adea59da5cceb897691c245fd25416f01"></a>HW_SDHC_CARD_STATUS_CURRENT_STATE_STBY&#160;</td><td class="fielddoc"><p>Card state is Stand-by </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf62d9539f076293731f47b4d7676e3b9a529bbc320a83c242ddad04b436844399"></a>HW_SDHC_CARD_STATUS_CURRENT_STATE_TRAN&#160;</td><td class="fielddoc"><p>Card state is Transfer </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf62d9539f076293731f47b4d7676e3b9a69142f3042abf8e4057555c8d0585f5e"></a>HW_SDHC_CARD_STATUS_CURRENT_STATE_DATA&#160;</td><td class="fielddoc"><p>Card state is Data-sending </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf62d9539f076293731f47b4d7676e3b9ad4fd57897ecc3618d201260e957f61ac"></a>HW_SDHC_CARD_STATUS_CURRENT_STATE_RCV&#160;</td><td class="fielddoc"><p>Card state is Receive-data </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf62d9539f076293731f47b4d7676e3b9ad9d0ca37f08c35e963fdf5c74af7e431"></a>HW_SDHC_CARD_STATUS_CURRENT_STATE_PRG&#160;</td><td class="fielddoc"><p>Card state is Programming </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf62d9539f076293731f47b4d7676e3b9a71bfd2d257a64636b14960798fe487dc"></a>HW_SDHC_CARD_STATUS_CURRENT_STATE_DIS&#160;</td><td class="fielddoc"><p>Card state is Disconnect </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf62d9539f076293731f47b4d7676e3b9a3ca14577d9f5175361c7a6c45a64d7a4"></a>HW_SDHC_CARD_STATUS_CURRENT_STATE_BTST&#160;</td><td class="fielddoc"><p>Card state is Bus test </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf62d9539f076293731f47b4d7676e3b9a9b1eb19de5012bc23e9b7c0297040c7e"></a>HW_SDHC_CARD_STATUS_CURRENT_STATE_SLP&#160;</td><td class="fielddoc"><p>Card state is Sleep </p>
</td></tr>
</table>

</div>
</div>
<a id="gad9592eeca16b8bf7f34488a566495b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9592eeca16b8bf7f34488a566495b60">&#9670;&nbsp;</a></span>HW_SDHC_CMD38_ARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#gad9592eeca16b8bf7f34488a566495b60">HW_SDHC_CMD38_ARG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Erase command (CMD38) Valid arguments. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad9592eeca16b8bf7f34488a566495b60ace482b60074aac7d7b3bfc9f339780b1"></a>HW_SDHC_CMD38_ARG_ERASE&#160;</td><td class="fielddoc"><p>CMD38 argument: Erase </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad9592eeca16b8bf7f34488a566495b60ab3ad97e4d1fc299276b4fc3251c60835"></a>HW_SDHC_CMD38_ARG_TRIM&#160;</td><td class="fielddoc"><p>CMD38 argument: Trim </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad9592eeca16b8bf7f34488a566495b60a7629624e7e1b76d02778c0dc8fbedf82"></a>HW_SDHC_CMD38_ARG_SECURE_ERASE&#160;</td><td class="fielddoc"><p>CMD38 argument: Secure Erase </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad9592eeca16b8bf7f34488a566495b60a93676bbd528408d2542856e88addb8fd"></a>HW_SDHC_CMD38_ARG_SECURE_TRIM_STEP_1&#160;</td><td class="fielddoc"><p>CMD38 argument: Secure Trim Step 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad9592eeca16b8bf7f34488a566495b60aa21a3069b3b60e36b8952bb33aaa66b8"></a>HW_SDHC_CMD38_ARG_SECURE_TRIM_STEP_2&#160;</td><td class="fielddoc"><p>CMD38 argument: Secure Trim Step 2 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga602920768b384fbabadc9d4ff0d22e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga602920768b384fbabadc9d4ff0d22e88">&#9670;&nbsp;</a></span>HW_SDHC_CMD42_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga602920768b384fbabadc9d4ff0d22e88">HW_SDHC_CMD42_CMD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock/unlock command (CMD42) Valid arguments. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga602920768b384fbabadc9d4ff0d22e88a2f4084d18b2014d0b61be826686b7f48"></a>HW_SDHC_CMD42_CMD_UNLOCK&#160;</td><td class="fielddoc"><p>CMD42 command byte: Unlock card </p>
</td></tr>
<tr><td class="fieldname"><a id="gga602920768b384fbabadc9d4ff0d22e88a6dea59addbd56e7e0f0e73898f11e0bd"></a>HW_SDHC_CMD42_CMD_SET_PWD&#160;</td><td class="fielddoc"><p>CMD42 command byte: Set Password </p>
</td></tr>
<tr><td class="fieldname"><a id="gga602920768b384fbabadc9d4ff0d22e88a144379ae538100478e248db87c8edab7"></a>HW_SDHC_CMD42_CMD_CLR_PWD&#160;</td><td class="fielddoc"><p>CMD42 command byte: Clear Password </p>
</td></tr>
<tr><td class="fieldname"><a id="gga602920768b384fbabadc9d4ff0d22e88a6cdb63493be90f0c2e172a853109e845"></a>HW_SDHC_CMD42_CMD_LOCK&#160;</td><td class="fielddoc"><p>CMD42 command byte: Lock card </p>
</td></tr>
<tr><td class="fieldname"><a id="gga602920768b384fbabadc9d4ff0d22e88aa31f44a4183f4d9f665f53b6ae2d9cbe"></a>HW_SDHC_CMD42_CMD_ERASE&#160;</td><td class="fielddoc"><p>CMD42 command byte: Force erase </p>
</td></tr>
</table>

</div>
</div>
<a id="gab0dade988954919a4db3f6fe06a6bc98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0dade988954919a4db3f6fe06a6bc98">&#9670;&nbsp;</a></span>HW_SDHC_CMD6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#gab0dade988954919a4db3f6fe06a6bc98">HW_SDHC_CMD6_ACCESS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CMD6 access type enumeration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab0dade988954919a4db3f6fe06a6bc98a4b0f756dc8dd564734b7adc99912265f"></a>HW_SDHC_CMD6_ACCESS_CMD_SET&#160;</td><td class="fielddoc"><p>CMD6 Access Mode: Command Set. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab0dade988954919a4db3f6fe06a6bc98aaaaf9cb28572a40601ec3aaf32bf0a72"></a>HW_SDHC_CMD6_ACCESS_SET_BITS&#160;</td><td class="fielddoc"><p>CMD6 Access Mode: Set Bits. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab0dade988954919a4db3f6fe06a6bc98a66737b1aa95d9f6827171142cbbcc01d"></a>HW_SDHC_CMD6_ACCESS_CLR_BITS&#160;</td><td class="fielddoc"><p>CMD6 Access Mode: Clear Bits. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab0dade988954919a4db3f6fe06a6bc98a181af3f04c2bd8233725aa945f97dff7"></a>HW_SDHC_CMD6_ACCESS_WRITE_BYTE&#160;</td><td class="fielddoc"><p>CMD6 Access Mode: Write Byte. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga0c3482113ce1287aa1de3c16109f1c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c3482113ce1287aa1de3c16109f1c62">&#9670;&nbsp;</a></span>HW_SDHC_CMD_R_CMD_INDEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga0c3482113ce1287aa1de3c16109f1c62">HW_SDHC_CMD_R_CMD_INDEX</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CMD_R: command index codes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ac8b9c608b0d9d92eb2dd81ce91dfac98"></a>HW_SDHC_CMD_INDEX_CMD0&#160;</td><td class="fielddoc"><p>GO_IDLE_STATE, GO_PRE_IDLE_STATE, BOOT_INITIATION </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ae9188fef9f366e9cb6050d0495e59215"></a>HW_SDHC_CMD_INDEX_CMD1&#160;</td><td class="fielddoc"><p>SEND_OP_COND </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a2e1df10301ee4d0dd3ceb75e7b37c9bc"></a>HW_SDHC_CMD_INDEX_CMD2&#160;</td><td class="fielddoc"><p>ALL_SEND_CID </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a4e35f5daf83db8483287384678ca9a2a"></a>HW_SDHC_CMD_INDEX_CMD3&#160;</td><td class="fielddoc"><p>SET_RELATIVE_ADDR </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ae3b544781a644109ef7104696382bd46"></a>HW_SDHC_CMD_INDEX_CMD4&#160;</td><td class="fielddoc"><p>SET_DSR </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a31d2c96899bcfc44f0ed8da29af7efc1"></a>HW_SDHC_CMD_INDEX_CMD5&#160;</td><td class="fielddoc"><p>SLEEP_AWAKE </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a2ce8bfb18552b8703b29d8eea248cae8"></a>HW_SDHC_CMD_INDEX_CMD6&#160;</td><td class="fielddoc"><p>SWITCH </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62aa0f0d86720eba4687a3097da262b09aa"></a>HW_SDHC_CMD_INDEX_CMD7&#160;</td><td class="fielddoc"><p>SELECT/DESELECT_CARD </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62aa4ad63142aef92dae29624f5a181e300"></a>HW_SDHC_CMD_INDEX_CMD8&#160;</td><td class="fielddoc"><p>SEND_EXT_CSD </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ae1660d9155491ffc08a2c5ddf669f5cb"></a>HW_SDHC_CMD_INDEX_CMD9&#160;</td><td class="fielddoc"><p>SEND_CSD </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a8545e1e9595101d872c5e538ed091321"></a>HW_SDHC_CMD_INDEX_CMD10&#160;</td><td class="fielddoc"><p>SEND_CID </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a05952e27b1061c86f59f0b2e4784881b"></a>HW_SDHC_CMD_INDEX_CMD11&#160;</td><td class="fielddoc"><p>READ_DAT_UNTIL_STOP </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a283d193c4d34fb6a9d45a18b9ba13fe6"></a>HW_SDHC_CMD_INDEX_CMD12&#160;</td><td class="fielddoc"><p>STOP_TRANSMISSION </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a9b86c64533a257453f52bc5a3f154880"></a>HW_SDHC_CMD_INDEX_CMD13&#160;</td><td class="fielddoc"><p>SEND_STATUS </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a5305d19273a3741415c97f67e57c4a0b"></a>HW_SDHC_CMD_INDEX_CMD14&#160;</td><td class="fielddoc"><p>BUSTEST_R </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a78133708f37f6980b25674be4ede16eb"></a>HW_SDHC_CMD_INDEX_CMD15&#160;</td><td class="fielddoc"><p>GO_INACTIVE_STATE </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a0dfa57f17672b8dd3da48feed6473220"></a>HW_SDHC_CMD_INDEX_CMD16&#160;</td><td class="fielddoc"><p>SET_BLOCKLEN </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a1cb608ce058e889300b3e99574dd7176"></a>HW_SDHC_CMD_INDEX_CMD17&#160;</td><td class="fielddoc"><p>READ_SINGLE_BLOCK </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a4a6e4729eebfb95a72b9d2a3298af245"></a>HW_SDHC_CMD_INDEX_CMD18&#160;</td><td class="fielddoc"><p>READ_MULTIPLE_BLOCK </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62af53e01c22faaa3731dd0070b0fd943f1"></a>HW_SDHC_CMD_INDEX_CMD19&#160;</td><td class="fielddoc"><p>BUSTEST_W </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a8d63f9ce23f6c069402c74d3af2e250a"></a>HW_SDHC_CMD_INDEX_CMD20&#160;</td><td class="fielddoc"><p>WRITE_DAT_UNTIL_STOP </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a743c3cc960a6d380fde93bc417bf6959"></a>HW_SDHC_CMD_INDEX_CMD21&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a0e043cac5abd072ec8ce13955cfb29eb"></a>HW_SDHC_CMD_INDEX_CMD22&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62af44f3e530720b68fd1c14fa1790e2457"></a>HW_SDHC_CMD_INDEX_CMD23&#160;</td><td class="fielddoc"><p>SET_BLOCK_COUNT </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a0d953dd99300a93ec171481fa5f4eb75"></a>HW_SDHC_CMD_INDEX_CMD24&#160;</td><td class="fielddoc"><p>WRITE_SINGLE_BLOCK </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a2a0b9c61f9db34a44e2bb343d44f8f6b"></a>HW_SDHC_CMD_INDEX_CMD25&#160;</td><td class="fielddoc"><p>WRITE_MULTIPLE_BLOCK </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62aebd572b2ba0f88a057fa35eab6395d51"></a>HW_SDHC_CMD_INDEX_CMD26&#160;</td><td class="fielddoc"><p>PROGRAM_CID </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a844b1d6972c4016ca7e1221d71cdd107"></a>HW_SDHC_CMD_INDEX_CMD27&#160;</td><td class="fielddoc"><p>PROGRAM_CSD </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ab4a869faace0588d024e82d71d3766d0"></a>HW_SDHC_CMD_INDEX_CMD28&#160;</td><td class="fielddoc"><p>SET_WRITE_PROT </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a23aea0b3f07716d5252c31b620bada77"></a>HW_SDHC_CMD_INDEX_CMD29&#160;</td><td class="fielddoc"><p>CLR_WRITE_PROT </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a911660a0e3d372dde3b16ff2004baac6"></a>HW_SDHC_CMD_INDEX_CMD30&#160;</td><td class="fielddoc"><p>SEND_WRITE_PROT </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62abcd1ad340cd00fc253f5331f9960ca14"></a>HW_SDHC_CMD_INDEX_CMD31&#160;</td><td class="fielddoc"><p>SEND_WRITE_PROT_TYPE </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a0a95e70a56b4bd9f879d86d0314e2eee"></a>HW_SDHC_CMD_INDEX_CMD32&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a3624b0a67f9d4509fd482f0bd69c9fcf"></a>HW_SDHC_CMD_INDEX_CMD33&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ae51ebcc1527a42b678557e69d6a9e0b7"></a>HW_SDHC_CMD_INDEX_CMD34&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a468bcc61ec666c087db45a01fb81eb99"></a>HW_SDHC_CMD_INDEX_CMD35&#160;</td><td class="fielddoc"><p>ERASE_GROUP_START </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a4d2f336c72cf87ee073753b727c8fa15"></a>HW_SDHC_CMD_INDEX_CMD36&#160;</td><td class="fielddoc"><p>ERASE_GROUP_END </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62aa6f76d9f03b7c28a61a09ffe5ad775a6"></a>HW_SDHC_CMD_INDEX_CMD37&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ab31d24e132740a4d80a2083c311a6407"></a>HW_SDHC_CMD_INDEX_CMD38&#160;</td><td class="fielddoc"><p>ERASE </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ac9e857fe549e5137563a52be3f894c4c"></a>HW_SDHC_CMD_INDEX_CMD39&#160;</td><td class="fielddoc"><p>FAST_IO </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ab16d82712116182985b9700c017c45d9"></a>HW_SDHC_CMD_INDEX_CMD40&#160;</td><td class="fielddoc"><p>GO_IRQ_STATE </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ac2a24f4469c1ed4bf7963c828ccec601"></a>HW_SDHC_CMD_INDEX_CMD41&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62afbd72d541cd7fa2fe718eb1975adc66c"></a>HW_SDHC_CMD_INDEX_CMD42&#160;</td><td class="fielddoc"><p>LOCK_UNLOCK </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a8c2db813b2bcfb257ccb629fa8e2082d"></a>HW_SDHC_CMD_INDEX_CMD43&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a09664049708072be9f29cde9c9d612eb"></a>HW_SDHC_CMD_INDEX_CMD44&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a6922c47652fedd9f8335b07bc08dd194"></a>HW_SDHC_CMD_INDEX_CMD45&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ae4e7eb6b021ffbf0b4b136bac83a1021"></a>HW_SDHC_CMD_INDEX_CMD46&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ad4054325755a6e16a5e5e9c1d9e9b5ab"></a>HW_SDHC_CMD_INDEX_CMD47&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a57579ce879e24e43ed7ca96afa65109d"></a>HW_SDHC_CMD_INDEX_CMD48&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a79af97bf746c176ecf0a423176968f2d"></a>HW_SDHC_CMD_INDEX_CMD49&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ad447df1bb0cba0f562edffe1d0edcf48"></a>HW_SDHC_CMD_INDEX_CMD50&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a927f843603c5126b12ae5ae08740b188"></a>HW_SDHC_CMD_INDEX_CMD51&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a20a694f65b6367aefd590e3c3b43d88a"></a>HW_SDHC_CMD_INDEX_CMD52&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a0656bf9b9f733756ffef15848227fd7b"></a>HW_SDHC_CMD_INDEX_CMD53&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a563a307fc2d41e03bda723161587e04a"></a>HW_SDHC_CMD_INDEX_CMD54&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a484f4874ce94d2f68b54e0367a0b8a77"></a>HW_SDHC_CMD_INDEX_CMD55&#160;</td><td class="fielddoc"><p>APP_CMD </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62ad642cd501b0e76e7227dadaf25a24046"></a>HW_SDHC_CMD_INDEX_CMD56&#160;</td><td class="fielddoc"><p>GEN_CMD </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a0552a0939eaa3b1bd84ebef7bbb21516"></a>HW_SDHC_CMD_INDEX_CMD57&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a95198b77c31ecdbca7ad0e513cf90bc4"></a>HW_SDHC_CMD_INDEX_CMD58&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a76f5a12f9c5b0a8889467720540b8517"></a>HW_SDHC_CMD_INDEX_CMD59&#160;</td><td class="fielddoc"><p>Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a863441470b76e0231914f398f89204f0"></a>HW_SDHC_CMD_INDEX_CMD60&#160;</td><td class="fielddoc"><p>Reserved for manufacturer </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a82d36fe201f226d15f91036e7c926095"></a>HW_SDHC_CMD_INDEX_CMD61&#160;</td><td class="fielddoc"><p>Reserved for manufacturer </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62aaae1f2398af8fc18c3c96911697276c2"></a>HW_SDHC_CMD_INDEX_CMD62&#160;</td><td class="fielddoc"><p>Reserved for manufacturer </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c3482113ce1287aa1de3c16109f1c62a52d491474e37eca827381e4373e324e1"></a>HW_SDHC_CMD_INDEX_CMD63&#160;</td><td class="fielddoc"><p>Reserved for manufacturer </p>
</td></tr>
</table>

</div>
</div>
<a id="ga95ceec0a736ca42a7178af1e31202cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95ceec0a736ca42a7178af1e31202cf1">&#9670;&nbsp;</a></span>HW_SDHC_CMD_R_CMD_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga95ceec0a736ca42a7178af1e31202cf1">HW_SDHC_CMD_R_CMD_TYPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define the command types. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga95ceec0a736ca42a7178af1e31202cf1a810e75a34751e8afb2f8c4743519047e"></a>HW_SDHC_CMD_TYPE_NORMAL&#160;</td><td class="fielddoc"><p>Command Type: Normal </p>
</td></tr>
<tr><td class="fieldname"><a id="gga95ceec0a736ca42a7178af1e31202cf1ad935159ed7c124195552a74b462abf07"></a>HW_SDHC_CMD_TYPE_SUSPEND&#160;</td><td class="fielddoc"><p>Command Type: Suspend </p>
</td></tr>
<tr><td class="fieldname"><a id="gga95ceec0a736ca42a7178af1e31202cf1a662ba08d8fa9fc372173143ce5f1407f"></a>HW_SDHC_CMD_TYPE_RESUME&#160;</td><td class="fielddoc"><p>Command Type: Resume </p>
</td></tr>
<tr><td class="fieldname"><a id="gga95ceec0a736ca42a7178af1e31202cf1ac0029d00913a0c2c8ee9d3873242ad9c"></a>HW_SDHC_CMD_TYPE_ABORT&#160;</td><td class="fielddoc"><p>Command Type: Abort </p>
</td></tr>
</table>

</div>
</div>
<a id="gab87837845fd52bf244d0394d591f9c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab87837845fd52bf244d0394d591f9c36">&#9670;&nbsp;</a></span>HW_SDHC_CMD_R_RESP_TYPE_SELECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#gab87837845fd52bf244d0394d591f9c36">HW_SDHC_CMD_R_RESP_TYPE_SELECT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define the types of response expected from the card. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab87837845fd52bf244d0394d591f9c36a3d5f685346435bb474d9c8a218281eb3"></a>HW_SDHC_RESP_TYPE_SELECT_NO_RESP&#160;</td><td class="fielddoc"><p>Card Response Type Select : No response </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab87837845fd52bf244d0394d591f9c36ace439a8ed1435ff31d809effe50dc7bc"></a>HW_SDHC_RESP_TYPE_SELECT_RESP_LEN_136&#160;</td><td class="fielddoc"><p>Card Response Type Select : Response 136 bits </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab87837845fd52bf244d0394d591f9c36a97dfeb8203f67979b651cbc41a119873"></a>HW_SDHC_RESP_TYPE_SELECT_RESP_LEN_48&#160;</td><td class="fielddoc"><p>Card Response Type Select : Response 48 bits </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab87837845fd52bf244d0394d591f9c36af838417137dd155aa9aa1b65a2b1c97a"></a>HW_SDHC_RESP_TYPE_SELECT_RESP_LEN_48B&#160;</td><td class="fielddoc"><p>Card Response Type Select : Response 48 bits; Check Busy after response </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1c9ab09a18876358d3e6f587fcc8ef0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c9ab09a18876358d3e6f587fcc8ef0e">&#9670;&nbsp;</a></span>HW_SDHC_CMD_R_SUB_CMD_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga1c9ab09a18876358d3e6f587fcc8ef0e">HW_SDHC_CMD_R_SUB_CMD_FLAG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Distinguish between main and sub-command types. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1c9ab09a18876358d3e6f587fcc8ef0ea835d3b16f046b38e2db7f4502378f6d7"></a>HW_SDHC_SUB_CMD_FLAG_MAIN&#160;</td><td class="fielddoc"><p>Sub Command Flag: Main </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1c9ab09a18876358d3e6f587fcc8ef0ea87e04968a14408df158d77ed5f8d4e97"></a>HW_SDHC_SUB_CMD_FLAG_SUB&#160;</td><td class="fielddoc"><p>Sub Command Flag: Sub-command </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1842af74200658601688c41c28e8408f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1842af74200658601688c41c28e8408f">&#9670;&nbsp;</a></span>HW_SDHC_EMMC_PWR_CTRL_R_BUS_VOL_VDD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga1842af74200658601688c41c28e8408f">HW_SDHC_EMMC_PWR_CTRL_R_BUS_VOL_VDD1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>eMMC Bus Voltage Select for VDD </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1842af74200658601688c41c28e8408fa103a18988b9aae348dd2070d67e91c05"></a>HW_SDHC_EMMC_BUS_VOL_VDD1_RSVD0&#160;</td><td class="fielddoc"><p>SD Bus Voltage: Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1842af74200658601688c41c28e8408faefbe460d8af8420adbdcb063b6352a31"></a>HW_SDHC_EMMC_BUS_VOL_VDD1_1V2&#160;</td><td class="fielddoc"><p>SD Bus Voltage: 1.2V (Typical) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1842af74200658601688c41c28e8408fad87a32f22428ed92edb1326f6885c894"></a>HW_SDHC_EMMC_BUS_VOL_VDD1_1V8&#160;</td><td class="fielddoc"><p>SD Bus Voltage: 1.8V (Typical) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1842af74200658601688c41c28e8408fad6aee2485333a2196f933cc9a1e66b21"></a>HW_SDHC_EMMC_BUS_VOL_VDD1_3V3&#160;</td><td class="fielddoc"><p>SD Bus Voltage: 3.3V (Typical) </p>
</td></tr>
</table>

</div>
</div>
<a id="gabc8289540678cf1ce1798cc0f9691f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc8289540678cf1ce1798cc0f9691f1a">&#9670;&nbsp;</a></span>HW_SDHC_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#gabc8289540678cf1ce1798cc0f9691f1a">HW_SDHC_EVENT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Events that trigger the event handler These events come from the NORMAL_INT_STAT_R_REG and software defined events. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa3243e3f3ed27d9b623a471b1a740e850"></a>HW_SDHC_EVENT_NONE&#160;</td><td class="fielddoc"><p>No event </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa733cc20d94fa94fdd55c0550fa97fa42"></a>HW_SDHC_EVENT_CMD_COMPLETE&#160;</td><td class="fielddoc"><p>Command Complete </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aaf0c31f5f662f58b5a0d17cbae9eecbc0"></a>HW_SDHC_EVENT_XFER_COMPLETE&#160;</td><td class="fielddoc"><p>Host read/write transfer is complete </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa8f5a8534099eadee2426a72689c53bd9"></a>HW_SDHC_EVENT_BGAP_EVENT&#160;</td><td class="fielddoc"><p>This bit is set when both read/write transaction is stopped at the block gap </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa183830992d1825bd9ca561a3208d50d3"></a>HW_SDHC_EVENT_DMA_INTERRUPT&#160;</td><td class="fielddoc"><p>Host controller detects an SDMA Buffer Boundary during transfer </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa36954b4a926b5c9d98d6b4466bcd68da"></a>HW_SDHC_EVENT_BUF_WR_READY&#160;</td><td class="fielddoc"><p>This bit is set if the Buffer Write Enable changes from 0 to 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa0561d6dcdbaac5378e6954a6b237bfa4"></a>HW_SDHC_EVENT_BUF_RD_READY&#160;</td><td class="fielddoc"><p>This bit is set if the Buffer Read Enable changes from 0 to 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aac0801eecaff32ce97dc9883bd13fb177"></a>HW_SDHC_EVENT_CARD_INSERTION&#160;</td><td class="fielddoc"><p>This bit is set if the Card Inserted in the Present State register changes from 0 to 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa655fc608a1b6b60025200e6b29dcd042"></a>HW_SDHC_EVENT_CARD_REMOVAL&#160;</td><td class="fielddoc"><p>This bit is set if the Card Inserted in the Present State register changes from 1 to 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa1e6302df4fe2682cb3083358258ee17a"></a>HW_SDHC_EVENT_CARD_INTERRUPT&#160;</td><td class="fielddoc"><p>The synchronized value of the DAT[1] interrupt input for SD mode </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa23e60cf99ac0d0c433551548f844e79c"></a>HW_SDHC_EVENT_INT_A&#160;</td><td class="fielddoc"><p>This bit is set if INT_A is enabled and if INT_A# pin is in low level. The INT_A# pin is not supported </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aaefb7cf95e6fa07e7ae197eefdb03d4b2"></a>HW_SDHC_EVENT_INT_B&#160;</td><td class="fielddoc"><p>This bit is set if INT_B is enabled and if INT_B# pin is in low level. The INT_B# pin is not supported </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa4e2b8ab4f88943b3b63a405b2ac43421"></a>HW_SDHC_EVENT_INT_C&#160;</td><td class="fielddoc"><p>This bit is set if INT_C is enabled and if INT_C# pin is in low level. The INT_C# pin is not supported </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa07799f8e22043a1072f61c58747e9d00"></a>HW_SDHC_EVENT_RE_TUNE_EVENT&#160;</td><td class="fielddoc"><p>This bit is set if the Re-Tuning Request changes from 0 to 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aabbffc1d99e9b760d7ee659acf87605f1"></a>HW_SDHC_EVENT_FX_EVENT&#160;</td><td class="fielddoc"><p>This status is set when R[14] of response register is set to 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa7038bdc6645057fbfe5a4b6e7554e9e1"></a>HW_SDHC_EVENT_CQE_EVENT&#160;</td><td class="fielddoc"><p>This status is set if Command Queuing/Crypto event has occurred </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aae9cf418d8f2c69670dac99edc121ea5f"></a>HW_SDHC_EVENT_ERR_INTERRUPT&#160;</td><td class="fielddoc"><p>This status is set if any of the bits in the Error Interrupt Status register is set </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa736b3e45e1715aabd8e94598e5af1d61"></a>HW_SDHC_EVENT_ALL_INTERRUPTS&#160;</td><td class="fielddoc"><p>This is used to enable/disable all interrupts </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa3a9421769ae6b1ed2e204963d14879af"></a>HW_SDHC_EVENT_BUF_RD_ENABLE_TIMEOUT&#160;</td><td class="fielddoc"><p>This bit is set upon a buffer read enable timeout </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa0e88f5c7edf0274636bf2c93468231ea"></a>HW_SDHC_EVENT_BUF_WR_ENABLE_TIMEOUT&#160;</td><td class="fielddoc"><p>This bit is set upon a buffer write enable timeout </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa97b03a879cafb6ca23d901d8d0e7156d"></a>HW_SDHC_EVENT_ADMA2_ERROR&#160;</td><td class="fielddoc"><p>This bit is set upon a ADMA2 error </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aaede1b2ead6edfb694063eff63d92a63e"></a>HW_SDHC_EVENT_ERROR_RECOVERY_ERROR&#160;</td><td class="fielddoc"><p>This bit is set upon a general error-recovery error </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabc8289540678cf1ce1798cc0f9691f1aa4ade76c7392739050c64dad2fedbc636"></a>HW_SDHC_EVENT_NON_RECOVERABLE_ERROR&#160;</td><td class="fielddoc"><p>This bit is set upon a non-recoverable error-recovery error </p>
</td></tr>
</table>

</div>
</div>
<a id="ga90b9a745c84e7841a263c28808bef3c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90b9a745c84e7841a263c28808bef3c6">&#9670;&nbsp;</a></span>HW_SDHC_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga90b9a745c84e7841a263c28808bef3c6">HW_SDHC_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specification Version Number. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga90b9a745c84e7841a263c28808bef3c6a09f016b56f9c4be1ef0dd4ac6b397d84"></a>HW_SDHC_SPEC_VERSION_1_00&#160;</td><td class="fielddoc"><p>SD Host Controller Specification Version 1.00 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga90b9a745c84e7841a263c28808bef3c6ababd8490a61c7e3ac48619a446946423"></a>HW_SDHC_SPEC_VERSION_2_00&#160;</td><td class="fielddoc"><p>SD Host Controller Specification Version 2.00 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga90b9a745c84e7841a263c28808bef3c6a9d9dcade8e6bb4dfe9a133d089b31f25"></a>HW_SDHC_SPEC_VERSION_3_00&#160;</td><td class="fielddoc"><p>SD Host Controller Specification Version 3.00 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga90b9a745c84e7841a263c28808bef3c6a9b65318147d17089aede3d087e61fd96"></a>HW_SDHC_SPEC_VERSION_4_00&#160;</td><td class="fielddoc"><p>SD Host Controller Specification Version 4.00 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga90b9a745c84e7841a263c28808bef3c6aefb090131ef6a6610b48b6e90f846678"></a>HW_SDHC_SPEC_VERSION_4_10&#160;</td><td class="fielddoc"><p>SD Host Controller Specification Version 4.10 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga90b9a745c84e7841a263c28808bef3c6ae258f61ff8817f8837aae49e9bbd30ad"></a>HW_SDHC_SPEC_VERSION_4_20&#160;</td><td class="fielddoc"><p>SD Host Controller Specification Version 4.20 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga886e4da62cad82e66701c613a9c305ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga886e4da62cad82e66701c613a9c305ed">&#9670;&nbsp;</a></span>HW_SDHC_HOST_CTRL1_R_CARD_DETECT_SIG_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga886e4da62cad82e66701c613a9c305ed">HW_SDHC_HOST_CTRL1_R_CARD_DETECT_SIG_SEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Card Detect signal selection. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga886e4da62cad82e66701c613a9c305eda914fc589ffce87f5eaf01439fd4c6497"></a>HW_SDHC_CARD_DETECT_SIG_SEL_SDCD_PIN&#160;</td><td class="fielddoc"><p>SDCD# (card_detect_n signal) is selected (for normal use) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga886e4da62cad82e66701c613a9c305eda586a822ad2f251f20a4b8897f3348fef"></a>HW_SDHC_CARD_DETECT_SIG_SEL_CARD_DT_TEST_LEVEL&#160;</td><td class="fielddoc"><p>Card Detect Test Level is selected (for test purpose) </p>
</td></tr>
</table>

</div>
</div>
<a id="gacbd767eb200ffbbe6fb84927048e10dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbd767eb200ffbbe6fb84927048e10dc">&#9670;&nbsp;</a></span>HW_SDHC_HOST_CTRL1_R_CARD_DETECT_TEST_LVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#gacbd767eb200ffbbe6fb84927048e10dc">HW_SDHC_HOST_CTRL1_R_CARD_DETECT_TEST_LVL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Card Detect test level. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggacbd767eb200ffbbe6fb84927048e10dcaec329bdc1a03aa47091b5e221c363a22"></a>HW_SDHC_CARD_DETECT_TEST_LVL_NO_CARD&#160;</td><td class="fielddoc"><p>No Card </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacbd767eb200ffbbe6fb84927048e10dcad404d53bc89e040b0938fc4798b132cb"></a>HW_SDHC_CARD_DETECT_TEST_LVL_CARD_IN&#160;</td><td class="fielddoc"><p>Card Inserted </p>
</td></tr>
</table>

</div>
</div>
<a id="ga24e21abe4ade7d341b12f8cf3a23d9bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24e21abe4ade7d341b12f8cf3a23d9bd">&#9670;&nbsp;</a></span>HW_SDHC_HOST_CTRL1_R_DAT_XFER_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga24e21abe4ade7d341b12f8cf3a23d9bd">HW_SDHC_HOST_CTRL1_R_DAT_XFER_WIDTH</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data transfer bus width. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga24e21abe4ade7d341b12f8cf3a23d9bdaf7cd3532d9dcca9d3273b74526c7b6aa"></a>HW_SDHC_DAT_XFER_WIDTH_1BIT&#160;</td><td class="fielddoc"><p>Data Transfer Width: 1-bit mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga24e21abe4ade7d341b12f8cf3a23d9bda0c5e1e3b7b72a84a371ed50e525a82e4"></a>HW_SDHC_DAT_XFER_WIDTH_4BIT&#160;</td><td class="fielddoc"><p>Data Transfer Width: 4-bit mode </p>
</td></tr>
</table>

</div>
</div>
<a id="gad2e196fcbc0facf4e72027488e47113d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e196fcbc0facf4e72027488e47113d">&#9670;&nbsp;</a></span>HW_SDHC_HOST_CTRL1_R_DMA_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#gad2e196fcbc0facf4e72027488e47113d">HW_SDHC_HOST_CTRL1_R_DMA_SEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad2e196fcbc0facf4e72027488e47113dacf5f74e28aa9a9bbcab4b210273f600b"></a>HW_SDHC_DMA_SEL_SDMA&#160;</td><td class="fielddoc"><p>DMA Select: SDMA </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad2e196fcbc0facf4e72027488e47113da485767acaad1ea0984e177d6c2cd9ac3"></a>HW_SDHC_DMA_SEL_RES&#160;</td><td class="fielddoc"><p>DMA Select: Reserved bit </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad2e196fcbc0facf4e72027488e47113dafda83fcca9f28390a3cf9e64ed27e249"></a>HW_SDHC_DMA_SEL_ADMA2&#160;</td><td class="fielddoc"><p>DMA Select: ADMA2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad2e196fcbc0facf4e72027488e47113da194aa0fc8fcf7d823b6c7c833602cf9c"></a>HW_SDHC_DMA_SEL_SDMA2_3&#160;</td><td class="fielddoc"><p>DMA Select: ADMA2 or ADMA3 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga71b89e2e886621b993f0c495de379c59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71b89e2e886621b993f0c495de379c59">&#9670;&nbsp;</a></span>HW_SDHC_HOST_CTRL1_R_EXT_DAT_XFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga71b89e2e886621b993f0c495de379c59">HW_SDHC_HOST_CTRL1_R_EXT_DAT_XFER</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Extended Data Transfer bus width. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga71b89e2e886621b993f0c495de379c59a1a41ce0a94dd01da56592e845f7d4454"></a>HW_SDHC_EXT_DAT_XFER_DEFAULT&#160;</td><td class="fielddoc"><p>Embedded device Bus Width is selected by the Data Transfer Width </p>
</td></tr>
<tr><td class="fieldname"><a id="gga71b89e2e886621b993f0c495de379c59a74dee823ce5b0fee5e5b9e78be4fc52b"></a>HW_SDHC_EXT_DAT_XFER_8BIT&#160;</td><td class="fielddoc"><p>Embedded device Bus Width is extended to 8-bits </p>
</td></tr>
</table>

</div>
</div>
<a id="ga09abe27c0c3bddfdc16227305863b769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09abe27c0c3bddfdc16227305863b769">&#9670;&nbsp;</a></span>HW_SDHC_HOST_CTRL2_R_DRV_STRENGTH_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga09abe27c0c3bddfdc16227305863b769">HW_SDHC_HOST_CTRL2_R_DRV_STRENGTH_SEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Host Controller output driver in 1.8V signaling UHS-I/eMMC speed modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga09abe27c0c3bddfdc16227305863b769af3c1e02170f6a6fd25d1474ed728e2cb"></a>HW_SDHC_DRV_STRENGTH_SEL_TYPEB&#160;</td><td class="fielddoc"><p>Driver TYPEB is selected </p>
</td></tr>
<tr><td class="fieldname"><a id="gga09abe27c0c3bddfdc16227305863b769a5f67248e315d3ed28e8332811de43018"></a>HW_SDHC_DRV_STRENGTH_SEL_TYPEA&#160;</td><td class="fielddoc"><p>Driver TYPEA is selected </p>
</td></tr>
<tr><td class="fieldname"><a id="gga09abe27c0c3bddfdc16227305863b769a4de2499e955004538450731d28c36798"></a>HW_SDHC_DRV_STRENGTH_SEL_TYPEC&#160;</td><td class="fielddoc"><p>Driver TYPEC is selected </p>
</td></tr>
<tr><td class="fieldname"><a id="gga09abe27c0c3bddfdc16227305863b769a53d3c62f31635058eef3ebc211e4bb1e"></a>HW_SDHC_DRV_STRENGTH_SEL_TYPED&#160;</td><td class="fielddoc"><p>Driver TYPED is selected </p>
</td></tr>
</table>

</div>
</div>
<a id="gae0e34aea1311fd36bc4eaafc83c49922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0e34aea1311fd36bc4eaafc83c49922">&#9670;&nbsp;</a></span>HW_SDHC_HOST_CTRL2_R_EMMC_BUS_SPEED_MODE_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#gae0e34aea1311fd36bc4eaafc83c49922">HW_SDHC_HOST_CTRL2_R_EMMC_BUS_SPEED_MODE_SEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>eMMC bus speed modes </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae0e34aea1311fd36bc4eaafc83c49922acd1d7cea9e56d9045c31b25eb89a17f7"></a>HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_LEGACY&#160;</td><td class="fielddoc"><p>eMMC Mode: Legacy </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae0e34aea1311fd36bc4eaafc83c49922ab46b22a892cf5d4259c3467e95bf112c"></a>HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_HS_SDR&#160;</td><td class="fielddoc"><p>eMMC Mode: High Speed SDR </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae0e34aea1311fd36bc4eaafc83c49922aede7be6cfb762a87dfd536bb0b112596"></a>HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_RES1&#160;</td><td class="fielddoc"><p>eMMC Mode: Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae0e34aea1311fd36bc4eaafc83c49922ac5477f6d241eff5a512f3eb11ed894d5"></a>HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_HS200&#160;</td><td class="fielddoc"><p>eMMC Mode: HS200 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae0e34aea1311fd36bc4eaafc83c49922a1be714e2e33e85a0a3768a6b6202bf11"></a>HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_HS_DDR&#160;</td><td class="fielddoc"><p>eMMC Mode: High Speed DDR </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae0e34aea1311fd36bc4eaafc83c49922afe24bc38c5a935adcb67a2a1f5201524"></a>HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_RES2&#160;</td><td class="fielddoc"><p>eMMC Mode: Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae0e34aea1311fd36bc4eaafc83c49922a8546c91e27403184abd1f826a9a06abd"></a>HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_RES3&#160;</td><td class="fielddoc"><p>eMMC Mode: Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae0e34aea1311fd36bc4eaafc83c49922a12cf47cb7235687c2baf00be6bd4d9d0"></a>HW_SDHC_EMMC_BUS_SPEED_MODE_SEL_HS400&#160;</td><td class="fielddoc"><p>eMMC Mode: HS400 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga427ec0fe5b436a22a97e3b074ff25f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga427ec0fe5b436a22a97e3b074ff25f42">&#9670;&nbsp;</a></span>HW_SDHC_HOST_CTRL2_R_UHS_BUS_SPEED_MODE_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga427ec0fe5b436a22a97e3b074ff25f42">HW_SDHC_HOST_CTRL2_R_UHS_BUS_SPEED_MODE_SEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UHS bus speed modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga427ec0fe5b436a22a97e3b074ff25f42a9a6ec2e7e31281842d1d6a81fae83973"></a>HW_SDHC_UHS_BUS_SPEED_MODE_SEL_SDR12&#160;</td><td class="fielddoc"><p>UHS Mode (SD/UHS-II mode only): SDR12 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga427ec0fe5b436a22a97e3b074ff25f42abb4577c8b9a72999c87de1457d223070"></a>HW_SDHC_UHS_BUS_SPEED_MODE_SEL_SDR25&#160;</td><td class="fielddoc"><p>UHS Mode (SD/UHS-II mode only): SDR25 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga427ec0fe5b436a22a97e3b074ff25f42ab748974c572c34039c16cce926f3f5e6"></a>HW_SDHC_UHS_BUS_SPEED_MODE_SEL_SDR50&#160;</td><td class="fielddoc"><p>UHS Mode (SD/UHS-II mode only): SDR50 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga427ec0fe5b436a22a97e3b074ff25f42a2dfcc91d5f8588d024841ffdaa9bc8a1"></a>HW_SDHC_UHS_BUS_SPEED_MODE_SEL_SDR104&#160;</td><td class="fielddoc"><p>UHS Mode (SD/UHS-II mode only): SDR104 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga427ec0fe5b436a22a97e3b074ff25f42ae6f9ea33a01c06cb464dbe68c83253c9"></a>HW_SDHC_UHS_BUS_SPEED_MODE_SEL_DDR50&#160;</td><td class="fielddoc"><p>UHS Mode (SD/UHS-II mode only): DDR50 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga427ec0fe5b436a22a97e3b074ff25f42a7d5c898cd8dd3678c62e57d08ad59395"></a>HW_SDHC_UHS_BUS_SPEED_MODE_SEL_RES1&#160;</td><td class="fielddoc"><p>UHS Mode (SD/UHS-II mode only): Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga427ec0fe5b436a22a97e3b074ff25f42a0913602b257b88573dbf6f9d54a3a102"></a>HW_SDHC_UHS_BUS_SPEED_MODE_SEL_RES2&#160;</td><td class="fielddoc"><p>UHS Mode (SD/UHS-II mode only): Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga427ec0fe5b436a22a97e3b074ff25f42a69eb3936cbd84b4286e124d7a522c33c"></a>HW_SDHC_UHS_BUS_SPEED_MODE_SEL_UHS2&#160;</td><td class="fielddoc"><p>UHS Mode (SD/UHS-II mode only): UHS2 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6290b4964c0917dbb19da2256ddd9505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6290b4964c0917dbb19da2256ddd9505">&#9670;&nbsp;</a></span>HW_SDHC_PROGRAM_CID_CSD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga6290b4964c0917dbb19da2256ddd9505">HW_SDHC_PROGRAM_CID_CSD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program CID or CSD register. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6290b4964c0917dbb19da2256ddd9505a792bd8179fde8b804b993c05ef288df9"></a>HW_SDHC_PROGRAM_CID&#160;</td><td class="fielddoc"><p>Program CID register </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6290b4964c0917dbb19da2256ddd9505a1775d5c77df110f8541746c106efc338"></a>HW_SDHC_PROGRAM_CSD&#160;</td><td class="fielddoc"><p>Program CSD register </p>
</td></tr>
</table>

</div>
</div>
<a id="ga22320a170d94f3eb20eb36894febfb5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22320a170d94f3eb20eb36894febfb5b">&#9670;&nbsp;</a></span>HW_SDHC_SD_PWR_CTRL_R_BUS_VOL_VDD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga22320a170d94f3eb20eb36894febfb5b">HW_SDHC_SD_PWR_CTRL_R_BUS_VOL_VDD1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SD Bus Voltage Select for VDD1. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga22320a170d94f3eb20eb36894febfb5ba6a4871cd293a10a10ea75d26e193a391"></a>HW_SDHC_SD_BUS_VOL_VDD1_RSVD0&#160;</td><td class="fielddoc"><p>SD Bus Voltage: Reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22320a170d94f3eb20eb36894febfb5ba9e27bb34dc36b74abde18ca0d501b395"></a>HW_SDHC_SD_BUS_VOL_VDD1_1V8&#160;</td><td class="fielddoc"><p>SD Bus Voltage: 1.8V (Typical) for Embedded </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22320a170d94f3eb20eb36894febfb5ba33f3ab7aa4e243ca7fd6e8cd01893d90"></a>HW_SDHC_SD_BUS_VOL_VDD1_3V0&#160;</td><td class="fielddoc"><p>SD Bus Voltage: 3.0V (Typical) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22320a170d94f3eb20eb36894febfb5ba06c7bc8c43d44765124cd1f9474053fc"></a>HW_SDHC_SD_BUS_VOL_VDD1_3V3&#160;</td><td class="fielddoc"><p>SD Bus Voltage: 3.3V (Typical) </p>
</td></tr>
</table>

</div>
</div>
<a id="ga368db860541bc2c2e64e7e30e6f51d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga368db860541bc2c2e64e7e30e6f51d37">&#9670;&nbsp;</a></span>HW_SDHC_STATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga368db860541bc2c2e64e7e30e6f51d37">HW_SDHC_STATE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HC LLD state saved in context data. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga368db860541bc2c2e64e7e30e6f51d37aaea18292d36bb914812f09c46eb140df"></a>HW_SDHC_STATE_FREE&#160;</td><td class="fielddoc"><p>Host Controller State: Free </p>
</td></tr>
<tr><td class="fieldname"><a id="gga368db860541bc2c2e64e7e30e6f51d37a18578ec7f42079ee96f8bfef0e4f43c9"></a>HW_SDHC_STATE_IDLE&#160;</td><td class="fielddoc"><p>Host Controller State: Idle </p>
</td></tr>
<tr><td class="fieldname"><a id="gga368db860541bc2c2e64e7e30e6f51d37ac94460c619c24eb7625aca754109bf57"></a>HW_SDHC_STATE_WAIT_CMD_COMPLETE&#160;</td><td class="fielddoc"><p>Host Controller State: Wait command complete event </p>
</td></tr>
<tr><td class="fieldname"><a id="gga368db860541bc2c2e64e7e30e6f51d37ab6b291dadccbee8d25f3696a7e8add73"></a>HW_SDHC_STATE_WAIT_DATA_XFER_COMPLETE&#160;</td><td class="fielddoc"><p>Host Controller State: Wait data transfer complete event </p>
</td></tr>
</table>

</div>
</div>
<a id="ga43065846673170f731a9b1babb869aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43065846673170f731a9b1babb869aff">&#9670;&nbsp;</a></span>HW_SDHC_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDHC return status codes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affad316ef409a9359c62487418b49637d5a"></a>HW_SDHC_STATUS_SUCCESS&#160;</td><td class="fielddoc"><p>Success </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affab39f715a49400aeac86aa319f08307c2"></a>HW_SDHC_STATUS_ERROR&#160;</td><td class="fielddoc"><p>General error code </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa1131ac7aa38176e9c07d4818cdcc15bd"></a>HW_SDHC_STATUS_ERROR_INVALID_PARAMETER&#160;</td><td class="fielddoc"><p>A function argument is not valid </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa6a93783ebd90033aad9a9fb1a4c3fffe"></a>HW_SDHC_STATUS_ERROR_STATE_NOT_FREE&#160;</td><td class="fielddoc"><p>Host Controller state is not free, i.e. it is occupied </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa321a8803170850dc0ddaff4b56738b53"></a>HW_SDHC_STATUS_ERROR_OPERATION_IN_PROGRESS&#160;</td><td class="fielddoc"><p>Operation is still in progress </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affad3cca97a8949cad95ed893e79a9c2e35"></a>HW_SDHC_STATUS_HC_INVALID_VERSION&#160;</td><td class="fielddoc"><p>Host Controller version is invalid/unexpected </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affaa6e333870d7a719492e087247692be69"></a>HW_SDHC_STATUS_RECOVERABLE_ERROR&#160;</td><td class="fielddoc"><p>Error recovery sequence returns a recoverable error status </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affada0d16399485913a7603ae88a7df40dc"></a>HW_SDHC_STATUS_NON_RECOVERABLE_ERROR&#160;</td><td class="fielddoc"><p>Error recovery sequence returns a non-recoverable error status </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa4abfdfbf11ea08e4292cd59bc50b403b"></a>HW_SDHC_STATUS_ERROR_UNUSABLE_CARD&#160;</td><td class="fielddoc"><p>The card is unusable </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa42318170439f614f1505e16933304b71"></a>HW_SDHC_STATUS_ERROR_SUPPLIED_VOLTAGE&#160;</td><td class="fielddoc"><p>Supplied voltage does not match with voltage window of card </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affadc602796b44e35736ad28b6ddde4919c"></a>HW_SDHC_STATUS_ERROR_CARD_IS_COMBO&#160;</td><td class="fielddoc"><p>Card is combo (memory and I/O) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa305f586fdb678fa82b73fc50ada45564"></a>HW_SDHC_STATUS_ERROR_1V8&#160;</td><td class="fielddoc"><p>Card does not support 1V8 bus signaling level </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa1eb76e155807e815ece6c940e4eeb1ea"></a>HW_SDHC_STATUS_ERROR_VOLTAGE_SWITCH&#160;</td><td class="fielddoc"><p>Voltage switch error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa21331bbce373107c653e27b97a3f1ca3"></a>HW_SDHC_STATUS_ERROR_CARD_REG_VAL_NOT_RECOGNIZED&#160;</td><td class="fielddoc"><p>Card register value is not recognized </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa4679fb872d3a41a4c60162a7d111d854"></a>HW_SDHC_STATUS_ERROR_RESPONSE_5&#160;</td><td class="fielddoc"><p>Command response (R5) error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa2b1e73c023659824f1cf8c645647403d"></a>HW_SDHC_STATUS_ERROR_RESPONSE_6&#160;</td><td class="fielddoc"><p>Command response (R6) error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa6ab8816109676d40dae67597bc402db5"></a>HW_SDHC_STATUS_ERROR_TIMEOUT&#160;</td><td class="fielddoc"><p>A Time Out error occurred </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa275e6f45111959e543af6577ee151c2d"></a>HW_SDHC_STATUS_ERROR_TIMEOUT_STOP_SD_CLK&#160;</td><td class="fielddoc"><p>SD Clock stop timeout </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa9d8e592522b6065de15eb88456b66cf0"></a>HW_SDHC_STATUS_ERROR_TIMEOUT_CMD_LINE&#160;</td><td class="fielddoc"><p>CMD line de-activation timeout </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affabb1063467d468c241335e661cef0b13f"></a>HW_SDHC_STATUS_ERROR_TIMEOUT_DATA_LINE&#160;</td><td class="fielddoc"><p>DAT line de-activation timeout </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa41b96578c57b1fe8d671ef1df7f22a42"></a>HW_SDHC_STATUS_ERROR_CMD_TOUT&#160;</td><td class="fielddoc"><p>Command timeout error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affaf8b4c182e7e00d9236014bb1c98d4e89"></a>HW_SDHC_STATUS_ERROR_CMD_CRC&#160;</td><td class="fielddoc"><p>Command CRC error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affacb22d597ae38f2426ea04c523c0a0d0d"></a>HW_SDHC_STATUS_ERROR_CMD_END_BIT&#160;</td><td class="fielddoc"><p>Command end bit error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affadf0beb88bd1da929f9b0f5f5c79f8a3f"></a>HW_SDHC_STATUS_ERROR_CMD_IDX&#160;</td><td class="fielddoc"><p>Command index error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affada9bf94420bb98bd912e7254c9b95408"></a>HW_SDHC_STATUS_ERROR_DATA_TOUT&#160;</td><td class="fielddoc"><p>Data timeout error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa44099ed09cf22ca012f494ecfb0f2388"></a>HW_SDHC_STATUS_ERROR_DATA_CRC&#160;</td><td class="fielddoc"><p>Data CRC error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa10fb3ec202ea5c848d90b76f254920c2"></a>HW_SDHC_STATUS_ERROR_DATA_END_BIT&#160;</td><td class="fielddoc"><p>Data end bit error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affadab87f28869f5b10af7cdf2e5a32f0bd"></a>HW_SDHC_STATUS_ERROR_CUR_LMT&#160;</td><td class="fielddoc"><p>Current limit error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa0ba820899e0e271cfda8650795757502"></a>HW_SDHC_STATUS_ERROR_AUTO_CMD&#160;</td><td class="fielddoc"><p>Auto command error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa588ce7eb5854a7e3126dc911cdcdd379"></a>HW_SDHC_STATUS_ERROR_ADMA_ERR&#160;</td><td class="fielddoc"><p>Error during ADMA-based data transfer </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affad81ed3ac5e0bc3d9cec4710e153d25f4"></a>HW_SDHC_STATUS_ERROR_RESP_ERR&#160;</td><td class="fielddoc"><p>Host Controller response error check </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affabe42f0c9f987d43241a1cf06e3f1a284"></a>HW_SDHC_STATUS_ERROR_INT_STAT_R&#160;</td><td class="fielddoc"><p>Not-supported Error in Interrupt Status Register </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa3f438db7373dec515d020d4742eec22a"></a>HW_SDHC_STATUS_ERROR_PAGE_BOUNDARY&#160;</td><td class="fielddoc"><p>SDMA Page Boundary error (DMA_INTERRUPT) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa662ac205b334216dc23e9a5c71d9c112"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_SWITCH&#160;</td><td class="fielddoc"><p>Card status error: If set, the card did not switch to the expected mode as requested by the SWITCH command </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa3fdf5ef0c0fbaf15dda32e0831681ee4"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_ERASE_RESET&#160;</td><td class="fielddoc"><p>Card status error: An erase sequence was cleared before executing because an out of erase sequence command was received </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa0b4152a342680f92a5dd640350ecce92"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_WP_ERASE_SKIP&#160;</td><td class="fielddoc"><p>Card status error: Only partial address space was erased due to existing write protected blocks </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affaada1806aad22011119862d4af7312324"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_CID_CSD_OVRWR&#160;</td><td class="fielddoc"><p>Card status error: CID/CSD program error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa3f17db92b9158d0b478e09c01281e362"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_GEN_ERROR&#160;</td><td class="fielddoc"><p>Card status error: A generic card error related to the (and detected during) execution of the last host command (Undefined by the standard) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa4b5e8f63df6ea0dc7e419a6ae73105b7"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_CC&#160;</td><td class="fielddoc"><p>Card status error: A card error occurred, which is not related to the host command (Undefined by the standard) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affae4d67fdc72a5e4df1ff9667a62240938"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_ECC&#160;</td><td class="fielddoc"><p>Card status error: Card internal ECC was applied but failed to correct the data </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa8f74a220bc7aeebdb0b90f8d6e9ff13a"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_ILLEGAL_CMD&#160;</td><td class="fielddoc"><p>Card status error: Command not legal for the card state </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa138c83c4b8b5f869852744e971f1abf4"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_COM_CRC&#160;</td><td class="fielddoc"><p>Card status error: The CRC check of the previous command failed </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affabdc9d1dd7ff3f7659257582504900ff1"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_LOCK_UNLOCK_FAIL&#160;</td><td class="fielddoc"><p>Card status error: Set when a sequence or password error has been detected in lock/unlock card command </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa0583fc9a50e1dd51c35f342a262b20d8"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_CARD_IS_LOCKED&#160;</td><td class="fielddoc"><p>Card status error: When set, signals that the card is locked by the host </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa49568dc62d4ea0dbfaa0d495626a0bef"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_WP_VIOLATION&#160;</td><td class="fielddoc"><p>Card status error: Attempt to program a write protected block </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa6f94dcc74998c06c47b82902dc1212ae"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_ERASE_PARAM&#160;</td><td class="fielddoc"><p>Card status error: An invalid selection of erase groups for erase occurred </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa9cf7fa14fabd17895d68aebbcaacd27f"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_ERASE_SEQ&#160;</td><td class="fielddoc"><p>Card status error: An error in the sequence of erase commands occurred </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa123639db16941386a04c75abe84ee8fa"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_BLOCK_LEN&#160;</td><td class="fielddoc"><p>Card status error: Block length error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa94a1e4ff579a2b05940dd7675be61391"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_ADDRESS_MISALIGN&#160;</td><td class="fielddoc"><p>Card status error: Address misalign error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa6348c662b6bbaaf42f9e7a1fa18433a9"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_ADDR_OUT_OF_RANGE&#160;</td><td class="fielddoc"><p>Card status error: Address out of range error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga43065846673170f731a9b1babb869affa8b946aae29064eeffea2d66310f1f463"></a>HW_SDHC_STATUS_ERROR_CARD_STATUS_ERRORS&#160;</td><td class="fielddoc"><p>Errors are found in card status </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6ef806923ff5f09193f0cdf0db0747e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ef806923ff5f09193f0cdf0db0747e5">&#9670;&nbsp;</a></span>HW_SDHC_WRITE_PROTECTION_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga6ef806923ff5f09193f0cdf0db0747e5">HW_SDHC_WRITE_PROTECTION_TYPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write protection type. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6ef806923ff5f09193f0cdf0db0747e5a6313881fca0f66cc0cc80c2173e866f3"></a>HW_SDHC_WRITE_PROTECTION_TYPE_NONE&#160;</td><td class="fielddoc"><p>Write protection group not protected </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6ef806923ff5f09193f0cdf0db0747e5a03ecb8d4e85328ec6748f380d49e0ed3"></a>HW_SDHC_WRITE_PROTECTION_TYPE_TEMP&#160;</td><td class="fielddoc"><p>Write protection group is protected by temporary write protection </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6ef806923ff5f09193f0cdf0db0747e5ab6143d823467512cee2d3730bb4a277e"></a>HW_SDHC_WRITE_PROTECTION_TYPE_PWRON&#160;</td><td class="fielddoc"><p>Write protection group is protected by power-on write protection </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6ef806923ff5f09193f0cdf0db0747e5a7617c6c01679082d8cb07ef0eaa4bb45"></a>HW_SDHC_WRITE_PROTECTION_TYPE_PERM&#160;</td><td class="fielddoc"><p>Write protection group is protected by permanent write protection </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8b16d7a0368f09228191c8aa4ac00c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b16d7a0368f09228191c8aa4ac00c6b">&#9670;&nbsp;</a></span>HW_SDHC_XFER_MODE_R_AUTO_CMD_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga8b16d7a0368f09228191c8aa4ac00c6b">HW_SDHC_XFER_MODE_R_AUTO_CMD_ENABLE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determines use of Auto Command functions. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8b16d7a0368f09228191c8aa4ac00c6ba398737b8da247b5fb9ac14bb09e4b14d"></a>HW_SDHC_AUTO_CMD_ENABLE_DISABLED&#160;</td><td class="fielddoc"><p>Auto Command Disabled </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8b16d7a0368f09228191c8aa4ac00c6badcf5a29bae850332a6aa91d9aaf0a49e"></a>HW_SDHC_AUTO_CMD_ENABLE_CMD12&#160;</td><td class="fielddoc"><p>Auto CMD12 Enabled </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8b16d7a0368f09228191c8aa4ac00c6ba71821580151ed5db2f0391db2b513fe5"></a>HW_SDHC_AUTO_CMD_ENABLE_CMD23&#160;</td><td class="fielddoc"><p>Auto CMD23 Enabled </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8b16d7a0368f09228191c8aa4ac00c6ba5c5705a6dcbbbc55db61e4c27b5fab62"></a>HW_SDHC_AUTO_CMD_ENABLE_AUTO_SEL&#160;</td><td class="fielddoc"><p>Auto CMD Auto Select </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8f1140eaa68126a21d21b0dbe4259105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f1140eaa68126a21d21b0dbe4259105">&#9670;&nbsp;</a></span>HW_SDHC_XFER_MODE_R_DATA_XFER_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#ga8f1140eaa68126a21d21b0dbe4259105">HW_SDHC_XFER_MODE_R_DATA_XFER_DIR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data transfer direction. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8f1140eaa68126a21d21b0dbe4259105a304475562c0e6b0556aca2168de2b319"></a>HW_SDHC_DATA_XFER_DIR_WRITE&#160;</td><td class="fielddoc"><p>Data Transfer Direction Select: Write Host to Card </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8f1140eaa68126a21d21b0dbe4259105a9daa1f888595ebf745bd7896dbe36d1c"></a>HW_SDHC_DATA_XFER_DIR_READ&#160;</td><td class="fielddoc"><p>Data Transfer Direction Select: Read Card to Host </p>
</td></tr>
</table>

</div>
</div>
<a id="gaca4f54b184b7a6aecee7b6b34ba4070a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4f54b184b7a6aecee7b6b34ba4070a">&#9670;&nbsp;</a></span>HW_SDHC_XFER_MODE_R_RESP_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___s_d_h_c.html#gaca4f54b184b7a6aecee7b6b34ba4070a">HW_SDHC_XFER_MODE_R_RESP_TYPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define R1 or R5 as a response type when the Response Error Check is selected. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaca4f54b184b7a6aecee7b6b34ba4070aac9c3bb3c5bd94c3c8f4e892d82924c69"></a>HW_SDHC_RESP_TYPE_R1_MEMORY&#160;</td><td class="fielddoc"><p>Response Type: R1 (Memory) </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga1ca5c5569c13de6c043a52253d97dd4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca5c5569c13de6c043a52253d97dd4c">&#9670;&nbsp;</a></span>hw_sdhc_abort_xfer_async()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_abort_xfer_async </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Abort data transfer asynchronously. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>timeout, in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga846bb19055b39a8bfa12c779fd59534a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga846bb19055b39a8bfa12c779fd59534a">&#9670;&nbsp;</a></span>hw_sdhc_abort_xfer_sync()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_abort_xfer_sync </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Abort data transfer synchronously. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>timeout, in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gaf90cfacdd497701ec8469ad550f2156d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf90cfacdd497701ec8469ad550f2156d">&#9670;&nbsp;</a></span>hw_sdhc_all_send_cid_CMD2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_all_send_cid_CMD2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cid</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ALL_SEND_CID, asks any card to send the CID numbers on the CMD line Card Identification Register (CID) </p>
<p>Response: R2</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">cid</td><td>Card Identification register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga499e0f4eb84abcc2e7e546ce06b924bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga499e0f4eb84abcc2e7e546ce06b924bd">&#9670;&nbsp;</a></span>hw_sdhc_assert_bus_speed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_sdhc_assert_bus_speed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bus_speed</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Assert bus speed. </p>
<p>Bus speed should be less than the max speed the IP is configured and greater than the card identification frequency</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_speed</td><td>Bus speed in Hz</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if OK </dd></dl>

</div>
</div>
<a id="ga0dd65989849c7db7c80fea99121be27f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dd65989849c7db7c80fea99121be27f">&#9670;&nbsp;</a></span>hw_sdhc_assert_bus_speed_and_speed_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_sdhc_assert_bus_speed_and_speed_mode </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bus_speed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>speed_mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Assert bus speed and bus speed mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_speed</td><td>Bus speed in Hz </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">speed_mode</td><td>Speed mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if OK </dd></dl>

</div>
</div>
<a id="ga1a6154258491c4d10bc3f9b0d924d223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a6154258491c4d10bc3f9b0d924d223">&#9670;&nbsp;</a></span>hw_sdhc_assert_bus_width_and_speed_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_sdhc_assert_bus_width_and_speed_mode </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga7c4eb21ec1769b6938b16eab15e2372d">HW_SDHC_BUS_WIDTH</a>&#160;</td>
          <td class="paramname"><em>bus_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>speed_mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Assert bus width and bus speed mode. </p>
<p>DDR mode is valid only when bus width is more than one</p>
<dl class="section note"><dt>Note</dt><dd>: DDR mode is not currently supported</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_width</td><td>Bus width </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">speed_mode</td><td>Speed mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if OK </dd></dl>

</div>
</div>
<a id="ga12d09879d1104f730a07496a736f4223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12d09879d1104f730a07496a736f4223">&#9670;&nbsp;</a></span>hw_sdhc_assert_clk_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_sdhc_assert_clk_div </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>clk_div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Assert clock divider has a valid value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_div</td><td>Clock divider</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if OK </dd></dl>

</div>
</div>
<a id="ga64b5bb6b5ecf23e483a541e0fa7f8063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64b5bb6b5ecf23e483a541e0fa7f8063">&#9670;&nbsp;</a></span>hw_sdhc_clr_write_prot_CMD29()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_clr_write_prot_CMD29 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CLR_WRITE_PROT (CMD29) </p>
<p>If the card provides write protection features, this command clears the write protection bit of the addressed group.</p>
<p>The supported Card Command Classes (CCC) are coded in the CSD register of each card, providing the host with information on how to access the card. A card supports write protection commands if it is Class 6, i.e. bit 6 of CSD:CCC is set.</p>
<p>Response: R1b (wait for busy)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_addr</td><td>Data address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>timeout for state transition, in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Data address for media =&lt;2GB is a 32bit byte address and data address for media &gt; 2GB is a 32bit sector (512B) address. </dd></dl>

</div>
</div>
<a id="gaa0a179f6c6f026b61d63db54ed7ebc80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0a179f6c6f026b61d63db54ed7ebc80">&#9670;&nbsp;</a></span>hw_sdhc_data_xfer_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_data_xfer_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize data transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Data transfer configuration structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga43b334135231236ad2085f0a2eb1c0bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43b334135231236ad2085f0a2eb1c0bb">&#9670;&nbsp;</a></span>hw_sdhc_data_xfer_send_cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_data_xfer_send_cmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send command to issue data transfer. </p>
<p>Wait for response R1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Data transfer configuration structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga8e9313827df4ee63411472a85ede5daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e9313827df4ee63411472a85ede5daa">&#9670;&nbsp;</a></span>hw_sdhc_data_xfer_start_dma_blocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_data_xfer_start_dma_blocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start DMA and blocking data transfer. </p>
<p>Blocking: wait for data transfer events without interrupt handling</p>
<dl class="section note"><dt>Note</dt><dd>: In cases of error, error recovery function and/or abort data transfer are called</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">config</td><td>Data transfer configuration structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Parameter config should be valid until the transaction is complete, since it contains the data read or written. </dd></dl>

</div>
</div>
<a id="gad81206584056330714015715d8f5b13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad81206584056330714015715d8f5b13e">&#9670;&nbsp;</a></span>hw_sdhc_data_xfer_start_dma_non_blocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_data_xfer_start_dma_non_blocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start DMA and non-blocking data transfer. </p>
<p>Non-Blocking: the interrupt handler is called when data transfer is complete</p>
<dl class="section note"><dt>Note</dt><dd>: In cases of error, error recovery function is called</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">config</td><td>Data transfer configuration structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Parameter config should be valid until the transaction is complete, since it contains the data read or written. </dd></dl>

</div>
</div>
<a id="gacfcf59c3e50d0b34d47c0a86cc8325f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfcf59c3e50d0b34d47c0a86cc8325f2">&#9670;&nbsp;</a></span>hw_sdhc_data_xfer_start_non_dma_blocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_data_xfer_start_non_dma_blocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start non-DMA and blocking data transfer. </p>
<p>Blocking: wait for data transfer events without interrupt handling</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">config</td><td>Data transfer configuration structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Parameter config should be valid until the transaction is complete, since it contains the data read or written. </dd></dl>

</div>
</div>
<a id="ga8a7c36948663502f86e392079eaddc4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a7c36948663502f86e392079eaddc4d">&#9670;&nbsp;</a></span>hw_sdhc_data_xfer_start_non_dma_non_blocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_data_xfer_start_non_dma_non_blocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start non-DMA and non-blocking data transfer. </p>
<p>Non-Blocking: the interrupt handler is called when data transfer is complete</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">config</td><td>Data transfer configuration structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Parameter config should be valid until the transaction is complete, since it contains the data read or written. </dd></dl>

</div>
</div>
<a id="ga9940339c1dba9e351c221df7ccb05e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9940339c1dba9e351c221df7ccb05e17">&#9670;&nbsp;</a></span>hw_sdhc_emmc_send_ext_csd_CMD8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_emmc_send_ext_csd_CMD8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rca</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>ext_csd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SEND_EXT_CSD. </p>
<dl class="section note"><dt>Note</dt><dd>The card sends its EXT_CSD register as a block of data</dd></dl>
<p>Response: R1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rca</td><td>Relative Card Address </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">ext_csd</td><td>Extended CSD register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga8d69c6f9353d30f1056268cec4199aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d69c6f9353d30f1056268cec4199aac">&#9670;&nbsp;</a></span>hw_sdhc_emmc_sleep_awake_CMD5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_emmc_sleep_awake_CMD5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rca</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sleep</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch an eMMC card between a Sleep and a Standby state, using the command SLEEP_AWAKE (CMD5) </p>
<dl class="section note"><dt>Note</dt><dd>If the card is not in Standby state, it cannot execute the sleep command If the card is in Sleep state, it reacts only to the commands RESET (CMD0) and AWAKE (CMD5)</dd></dl>
<p>Response: R1b</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rca</td><td>Relative Card Address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sleep</td><td>Execute sleep command if true, otherwise execute awake command </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>timeout for state transition, in ms. The maximum value of tout_ms is defined in EXT_CSD[217] = S_A_TIMEOUT</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gae70e70c5af87f254a662658b6c559e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae70e70c5af87f254a662658b6c559e9b">&#9670;&nbsp;</a></span>hw_sdhc_emmc_switch_CMD6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_emmc_switch_CMD6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__sdhc__switch__cmd6__config__t.html">hw_sdhc_switch_cmd6_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SWITCH, switches the card operation mode or modifies the EXT_CSD register. </p>
<dl class="section note"><dt>Note</dt><dd>SWITCH command is effective only during transfer state.</dd></dl>
<p>CMD6 Argument: Cmd Set [2:0] Reserved [7:3] = 0 Value [15:8] Index [23:16] Access [25:24] Reserved [31:26] = 0</p>
<dl class="section note"><dt>Note</dt><dd>Data_strobe is used for HS400 mode, not supported</dd></dl>
<p>Response: R1b</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>configuration of SWITCH command</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga4acad06e657d3f29d1bbb6e5c398ed79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4acad06e657d3f29d1bbb6e5c398ed79">&#9670;&nbsp;</a></span>hw_sdhc_erase_CMD38()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_erase_CMD38 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#gad9592eeca16b8bf7f34488a566495b60">HW_SDHC_CMD38_ARG</a>&#160;</td>
          <td class="paramname"><em>arg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ERASE (CMD38) </p>
<p>Erases all previously selected write blocks according to argument bits</p>
<p>The supported Card Command Classes (CCC) are coded in the CSD register of each card, providing the host with information on how to access the card. A card supports erase commands if it is Class 5, i.e. bit 5 of CSD:CCC is set.</p>
<p>Response: R1b (wait for busy)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">arg</td><td>argument of CMD38 to select erase, trim, simple or secure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>timeout of CMD38, in ms This value should be calculated for all groups to be erased</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>It is required to read EXT_CSD[231] = SEC_FEATURE_SUPPORT</dd>
<dd>
Data address for media =&lt;2GB is a 32bit byte address and data address for media &gt; 2GB is a 32bit sector (512B) address. </dd></dl>

</div>
</div>
<a id="ga0e1ee9063310b133776661f750fb353c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e1ee9063310b133776661f750fb353c">&#9670;&nbsp;</a></span>hw_sdhc_erase_group_end_CMD36()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_erase_group_end_CMD36 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data_addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ERASE_GROUP_END (CMD36) </p>
<p>Sets the address of the last erase group or block (trim) within a continuous range to be selected for erase</p>
<p>The supported Card Command Classes (CCC) are coded in the CSD register of each card, providing the host with information on how to access the card. A card supports erase commands if it is Class 5, i.e. bit 5 of CSD:CCC is set.</p>
<p>Response: R1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_addr</td><td>last data address to be erased</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Data address for media =&lt;2GB is a 32bit byte address and data address for media &gt; 2GB is a 32bit sector (512B) address. </dd></dl>

</div>
</div>
<a id="ga67b00f8febec461069f5aa2a697229d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67b00f8febec461069f5aa2a697229d5">&#9670;&nbsp;</a></span>hw_sdhc_erase_group_start_CMD35()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_erase_group_start_CMD35 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data_addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ERASE_GROUP_START (CMD35) </p>
<p>Sets the address of the first erase group or block (trim) within a range to be selected for erase.</p>
<p>The supported Card Command Classes (CCC) are coded in the CSD register of each card, providing the host with information on how to access the card. A card supports erase commands if it is Class 5, i.e. bit 5 of CSD:CCC is set.</p>
<p>Response: R1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_addr</td><td>start data address to be erased</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Data address for media =&lt;2GB is a 32bit byte address and data address for media &gt; 2GB is a 32bit sector (512B) address. </dd></dl>

</div>
</div>
<a id="gaee9be26af796f714b0f7ee07c69d9443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee9be26af796f714b0f7ee07c69d9443">&#9670;&nbsp;</a></span>hw_sdhc_error_recovery()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_error_recovery </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>It is called after error interrupts are triggered. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>timeout, in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Instead of HW_SDHC_STATUS_RECOVERABLE_ERROR, return HW_SDHC_STATUS_SUCCESS to be consistent with other API functions return values </dd></dl>

</div>
</div>
<a id="gab084038461810f4117895d1c0a693f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab084038461810f4117895d1c0a693f03">&#9670;&nbsp;</a></span>hw_sdhc_evt_complete()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_sdhc_evt_complete </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>events</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command or Data transfer (read/write) event handling is complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">events</td><td>events occurred at transaction </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf509d35263149e1cbe9eac3f4f52232d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf509d35263149e1cbe9eac3f4f52232d">&#9670;&nbsp;</a></span>hw_sdhc_get_adma_err_stat_r()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t hw_sdhc_get_adma_err_stat_r </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register ADMA_ERR_STAT_R. </p>

</div>
</div>
<a id="gaed09fc814c1b4216c3b40d0f55ad8a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed09fc814c1b4216c3b40d0f55ad8a06">&#9670;&nbsp;</a></span>hw_sdhc_get_resp23_r()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint32_t hw_sdhc_get_resp23_r </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register RESP23_R </p>

</div>
</div>
<a id="ga4c849c7e0caec69169ea9b5ecb7be027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c849c7e0caec69169ea9b5ecb7be027">&#9670;&nbsp;</a></span>hw_sdhc_go_idle_state_CMD0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_go_idle_state_CMD0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GO_IDLE_STATE, reset card. </p>
<p>CMD0 is a special command. It is required for the card initialization. However, CMD_COMPLETE is not received so do not wait for it. A delay is added after CMD0 which is required before CMD1.</p>
<dl class="section note"><dt>Note</dt><dd>: it is an ABORT command type.</dd>
<dd>
: wait for No response</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga2fca6d751a08e35d5bc1fb5c336f07c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fca6d751a08e35d5bc1fb5c336f07c4">&#9670;&nbsp;</a></span>hw_sdhc_go_inactive_state_CMD15()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_go_inactive_state_CMD15 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rca</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GO_INACTVE_STATE: sets the addressed card to Inactive state After the command GO_INACTVE_STATE, the device does not accept CMD0 The card will reset to Pre-idle state with power cycle. </p>
<p>Response: No response</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rca</td><td>Relative Card Address</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga205f6f407708a01af38d35fa8886c4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga205f6f407708a01af38d35fa8886c4fc">&#9670;&nbsp;</a></span>hw_sdhc_internal_clk_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_internal_clk_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable internal clock and wait for it to be stable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gac4720ca36e208650b2b01bc8ba11b7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4720ca36e208650b2b01bc8ba11b7e6">&#9670;&nbsp;</a></span>hw_sdhc_interrupt_handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_sdhc_interrupt_handler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt handler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga296a132c6cd9e41a846ea340122bb509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga296a132c6cd9e41a846ea340122bb509">&#9670;&nbsp;</a></span>hw_sdhc_is_busy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_sdhc_is_busy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if data transfer is active. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if transfer is in progress </dd></dl>

</div>
</div>
<a id="ga715b8f557cfba43190181e1ad9be0b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga715b8f557cfba43190181e1ad9be0b5c">&#9670;&nbsp;</a></span>hw_sdhc_lock_unlock_CMD42()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_lock_unlock_CMD42 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>len</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LOCK_UNLOCK (CMD42) </p>
<p>Sets/resets the password, locks/unlocks the card or forces a card erase.</p>
<p>The card lock/unlock command (CMD42) has the structure and bus transaction type of a regular single block write command.</p>
<p>The data block structure of CMD42 is as follows:</p><ul>
<li>Byte 0: card lock/unlock mode, i.e. ERASE, LOCK, UNLOCK, CLR_PWD, SET_PWD.</li>
<li>Byte 1: password length (PWD_LEN)</li>
<li>Byte 2 to N: password data In case a single password is included in the data block, PWD_LEN = 1 to 16 and N = 2 to 17 In case of password replacement where both passwords (the old and the new one) are included in the data block, PWD_LEN = 2 to 32 and N = 3 to 33.</li>
</ul>
<p>The size (N+1) of the data block is set by the SET_BLOCK_LEN (CMD16) command that should be called first. The card should be selected (CMD7) before calling CMD16 and CMD42, i.e. should be in Transfer State.</p>
<p>In case of ERASE, Byte 0 is only sent and the data block size is 1 (CMD16). The ERASE operation can be executed only when the card is locked.</p>
<p>A locked card cannot execute data transfer commands and in such case the CARD_IS_LOCKED (bit 25) is set in the status register.</p>
<p>An attempt to use password protection features (CMD42) on a card having password permanently disabled will fail and the LOCK_UNLOCK_FAILED (bit 24) error bit will be set in the status register. The password protection feature can be disabled permanently by setting the permanent password disable bit (PERM_PSWD_DIS bit in the EXT_CSD byte [171]).</p>
<p>The LOCK_UNLOCK_FAILED bit in the status register (bit 24) is set when a sequence or password error has been detected in lock/unlock card command.</p>
<p>CMD42 is an illegal command in Dual Data Rate (DDR) mode.</p>
<p>The supported Card Command Classes (CCC) are coded in the CSD register of each card, providing the host with information on how to access the card. A card supports lock/unlock commands if it is Class 7, i.e. bit 7 of CSD:CCC is set.</p>
<p>Response: R1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>data block length </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data block </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>data transfer timeout, in ms In case of force erase, tout_ms should be set at 3 minutes</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga8b24fd6de503538395572b190cc082c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b24fd6de503538395572b190cc082c3">&#9670;&nbsp;</a></span>hw_sdhc_program_cid_CMD26()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_program_cid_CMD26 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PROGRAM_CID (CMD26) </p>
<p>Programming of the card identification register. This command shall be issued at most once. The card contains hardware to prevent this operation after the first programming. Normally this command is reserved for the manufacturer.</p>
<p>Response: R1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">buf</td><td>data buffer as long as the CID register (16 bytes) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>data transfer timeout in msec</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Returns success even if the registers are not programmed. Therefore, send CMD13 to read card status and check bit HW_SDHC_CARD_STATUS_CID_CSD_OVERWRITE </dd></dl>

</div>
</div>
<a id="gad81f2aff5dedfea5102261a0e3a82bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad81f2aff5dedfea5102261a0e3a82bcd">&#9670;&nbsp;</a></span>hw_sdhc_program_csd_CMD27()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_program_csd_CMD27 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PROGRAM_CSD (CMD27) </p>
<p>Programming of the programmable bits of the CSD. The read-only part of the CSD should match the card content.</p>
<p>Response: R1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">buf</td><td>data buffer as long as the CSD register (16 bytes) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>data transfer timeout in msec</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Returns success even if the registers are not programmed. Therefore, send CMD13 to read card status and check bit HW_SDHC_CARD_STATUS_CID_CSD_OVERWRITE </dd></dl>

</div>
</div>
<a id="ga2f3ec918fa092a20abab227999179aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f3ec918fa092a20abab227999179aad">&#9670;&nbsp;</a></span>hw_sdhc_register_context()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_register_context </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structhw__sdhc__context__data__t.html">hw_sdhc_context_data_t</a> *&#160;</td>
          <td class="paramname"><em>context</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>eMMC driver registers its context to the SD HC driver </p>
<dl class="section note"><dt>Note</dt><dd>: This function SHOULD be called when eMMC driver is in FREE state</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">context</td><td>Pointer to the eMMC context data</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The parameter context must stay valid until </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___s_d_h_c.html#gaad0154cf678c599b26549950347df25c" title="eMMC driver unregisters its context to the SD HC driver">hw_sdhc_unregister_context()</a> is called </dd></dl>

</div>
</div>
<a id="ga4535754f215d864138a97c89f8c807eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4535754f215d864138a97c89f8c807eb">&#9670;&nbsp;</a></span>hw_sdhc_select_deselect_card_CMD7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_select_deselect_card_CMD7 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rca</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>wait_for_busy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>busy_tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SELECT/DESELECT_CARD, toggle a card between stand-by and transfer states or between programming and disconnect states. </p>
<p>When de-selecting the card, should not check the return value.</p>
<p>Response: R1/R1b (wait for busy)</p>
<p>R1 while selecting from Stand-By State to Transfer State R1b (wait for busy) while selecting from Disconnected State to Programming State</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rca</td><td>Relative Card address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wait_for_busy</td><td>if true wait for busy </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">busy_tout_ms</td><td>busy timeout in msec</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga4eb263c8dc78e95ada5684c0f11ada9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4eb263c8dc78e95ada5684c0f11ada9d">&#9670;&nbsp;</a></span>hw_sdhc_send_cid_CMD10()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_send_cid_CMD10 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rca</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cid</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SEND_CID, asks addressed card to send the CID numbers on the CMD line Card Identification Register (CID) </p>
<dl class="section note"><dt>Note</dt><dd>Should be called in Standby state</dd></dl>
<p>Response: R2</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rca</td><td>Relative Card Address </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cid</td><td>Card Identification register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gabf80cd8d8e100a858af4ea54ee59d9a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf80cd8d8e100a858af4ea54ee59d9a9">&#9670;&nbsp;</a></span>hw_sdhc_send_command()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_send_command </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__sdhc__cmd__config__t.html">hw_sdhc_cmd_config_t</a> *&#160;</td>
          <td class="paramname"><em>cmd_config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>response</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send Command. </p>
<p>Programming sequence for issuing CMD without Data Transfer</p>
<p>Registers NORMAL_INT_SIGNAL_EN_R and NORMAL_INT_STAT_EN_R are set to enable CMD_COMPLETE event and the registered driver context is set accordingly</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cmd_config</td><td>Command Configuration structure </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">response</td><td>Pointer to response from card</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: response must be valid until the end of the transaction, i.e. even after the function returns. If the caller allocated response in the stack, it might become invalid.</dd>
<dd>
response might be NULL, in case no response is expected from the command sent </dd></dl>

</div>
</div>
<a id="gabf795d18f44d711c4f9deff3343d6a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf795d18f44d711c4f9deff3343d6a37">&#9670;&nbsp;</a></span>hw_sdhc_send_csd_CMD9()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_send_csd_CMD9 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rca</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>csd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SEND_CSD, addressed card sends its Card Specific Data (CSD) on the CMD line. </p>
<p>Response: R2</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rca</td><td>Relative Card Address </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">csd</td><td>CSD register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga239c46887b7474f3852b29fa4ad823cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga239c46887b7474f3852b29fa4ad823cd">&#9670;&nbsp;</a></span>hw_sdhc_send_op_cond_CMD1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_send_op_cond_CMD1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>ocr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cmd_arg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SEND_OP_COND, send eMMC operation condition command. Asks Device, in idle state, to send its Operating Conditions Register contents. </p>
<p>Response: R3 (OCR)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">ocr</td><td>Operating Conditions Register </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cmd_arg</td><td>Command Argument</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga4d426fd119f8d35abdb263d9b44d4141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d426fd119f8d35abdb263d9b44d4141">&#9670;&nbsp;</a></span>hw_sdhc_send_status_CMD13()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_send_status_CMD13 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rca</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>hpi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>card_status</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SEND_STATUS: addressed card sends its status register. </p>
<p>CMD13 Argument: HPI [0] = If set, the device shall interrupt its internal operation in a well defined manner Stuff bits [15:1] = 0 RCA [31:16] = relative Card Address</p>
<p>Response: R1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rca</td><td>Relative Card Address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">hpi</td><td>HPI flag </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">card_status</td><td>Card status</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gadfac6c0f3999427522dee141e2581a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfac6c0f3999427522dee141e2581a27">&#9670;&nbsp;</a></span>hw_sdhc_send_write_prot_CMD30()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_send_write_prot_CMD30 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wp_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>wp_status</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SEND_WRITE_PROT (CMD30) </p>
<p>If the card provides write protection features, this command asks the card to send the status of the write protection bits.</p>
<p>32 write protection bits (representing 32 write protect groups starting at the specified address) followed by 16 CRC bits are transferred in a payload format via the data lines. The last (least significant) bit of the protection bits corresponds to the first addressed group. If the addresses of the last groups are outside the valid range, then the corresponding write protection bits shall be set to zero.</p>
<p>The supported Card Command Classes (CCC) are coded in the CSD register of each card, providing the host with information on how to access the card. A card supports write protection commands if it is Class 6, i.e. bit 6 of CSD:CCC is set.</p>
<p>Response: R1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wp_addr</td><td>write protect data address </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">wp_status</td><td>status of the write protection bits </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>data transfer timeout, in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Data address for media =&lt;2GB is a 32bit byte address and data address for media &gt; 2GB is a 32bit sector (512B) address. </dd></dl>

</div>
</div>
<a id="ga6ee28eb74c14d150312acdf2706cae21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ee28eb74c14d150312acdf2706cae21">&#9670;&nbsp;</a></span>hw_sdhc_send_write_prot_type_CMD31()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_send_write_prot_type_CMD31 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wp_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>wp_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SEND_WRITE_PROT_TYPE (CMD31) </p>
<p>This command sends the type of write protection that is set for the different write protection groups.</p>
<p>64 write protection bits (representing 32 write protect groups starting at the specified address) followed by 16 CRC bits are transferred in a payload format via the data lines. Each set of two protection bits shows the type of protection set for each of the write protection groups. The definition of the different bit settings are shown below. The last (least significant) two bits of the protection bits correspond to the first addressed group. If the addresses of the last groups are outside the valid range, then the corresponding write protection bits shall be set to zero. "00" Write protection group is not protected "01" Write protection group is protected by temporary write protection "10" Write protection group is protected by power-on write protection "11" Write protection group is protected by permanent write protection</p>
<p>The supported Card Command Classes (CCC) are coded in the CSD register of each card, providing the host with information on how to access the card. A card supports write protection commands if it is Class 6, i.e. bit 6 of CSD:CCC is set.</p>
<p>Response: R1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wp_addr</td><td>write protect data address </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">wp_type</td><td>type of the write protection bits </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>data transfer timeout, in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Data address for media =&lt;2GB is a 32bit byte address and data address for media &gt; 2GB is a 32bit sector (512B) address. </dd></dl>

</div>
</div>
<a id="gae6c39e7639b585bea8bcb6da4161204a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6c39e7639b585bea8bcb6da4161204a">&#9670;&nbsp;</a></span>hw_sdhc_set_active_interrupts_mask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_set_active_interrupts_mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>normal_int_mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>error_int_mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set normal and error interrupts mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">normal_int_mask</td><td>Normal interrupts mask </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">error_int_mask</td><td>Error interrupts mask</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gaa13f6991e83b5f524253e29dbf4a8870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa13f6991e83b5f524253e29dbf4a8870">&#9670;&nbsp;</a></span>hw_sdhc_set_and_wait_sw_rst_cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_set_and_wait_sw_rst_cmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software reset for CMD line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga5b5f9c29dcede6187e445c0594cb565f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b5f9c29dcede6187e445c0594cb565f">&#9670;&nbsp;</a></span>hw_sdhc_set_and_wait_sw_rst_dat()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_set_and_wait_sw_rst_dat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software reset for DAT line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga7b0f6c5633f28d1ca5dd18336a6a8fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b0f6c5633f28d1ca5dd18336a6a8fe5">&#9670;&nbsp;</a></span>hw_sdhc_set_block_count_CMD23()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_set_block_count_CMD23 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>reliable_wr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>blk_cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SET_BLOCK_COUNT, specify block count for CMD18 and CMD25 (read/write multiple blocks) </p>
<p>Response: R1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reliable_wr</td><td>Reliable write </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">blk_cnt</td><td>Block count</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gad4c8979bd8d31566ae990bd4f288a1d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4c8979bd8d31566ae990bd4f288a1d9">&#9670;&nbsp;</a></span>hw_sdhc_set_blocklen_CMD16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_set_blocklen_CMD16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>blk_len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SET_BLOCKLEN: Sets the block length (in bytes) for all following block commands (read and write). Default block length is specified in the CSD. </p>
<dl class="section note"><dt>Note</dt><dd>At Dual Data Rate (DDR) operating mode, this command becomes illegal</dd></dl>
<p>Response: R1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">blk_len</td><td>Block length</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga9407c3f0f80eb300546ebc52848f2c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9407c3f0f80eb300546ebc52848f2c78">&#9670;&nbsp;</a></span>hw_sdhc_set_bus_width_at_host()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_sdhc_set_bus_width_at_host </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga7c4eb21ec1769b6938b16eab15e2372d">HW_SDHC_BUS_WIDTH</a>&#160;</td>
          <td class="paramname"><em>bus_width</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set bus width at Host Controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_width</td><td>Bus width </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaafb1a4719bc0a29da2aa01c3eb7ade60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafb1a4719bc0a29da2aa01c3eb7ade60">&#9670;&nbsp;</a></span>hw_sdhc_set_cmd_r()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_sdhc_set_cmd_r </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register CMD_R. </p>
<p>Writing on the upper byte of Command register (i.e. CMD_INDEX) shall trigger issuance of the an SD command. </p>

</div>
</div>
<a id="gacb5d3a14a2740f707271ce3bbfe7060d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb5d3a14a2740f707271ce3bbfe7060d">&#9670;&nbsp;</a></span>hw_sdhc_set_dsr_CMD4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_set_dsr_CMD4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>dsr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SET_DSR, Programs the 16-bit Driver Stage Register (DSR) of the card DSR is used to configure the card output drivers (bus). It is OPTIONAL. The CSD register carries the information about the DSR register usage, whether the card has implemented or not this function. The default value of the DSR register is 0x404. </p>
<p>Response: No response</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dsr</td><td>DSR value</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga159c454af722e68c0cba3e502850c850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga159c454af722e68c0cba3e502850c850">&#9670;&nbsp;</a></span>hw_sdhc_set_emmc_data_bus_width_CMD6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_set_emmc_data_bus_width_CMD6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga7c4eb21ec1769b6938b16eab15e2372d">HW_SDHC_BUS_WIDTH</a>&#160;</td>
          <td class="paramname"><em>bus_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SWITCH, switches the card operation mode or modifies the EXT_CSD register Change Data Bus Width for an eMMC Device. </p>
<dl class="section note"><dt>Note</dt><dd>SWITCH command is effective only during transfer state.</dd></dl>
<p>CMD6 Argument: Cmd Set [2:0] = 0 Reserved [7:3] = 0 Value [15:8] = HW_SDHC_BUS_WIDTH_1_BIT=0, HW_SDHC_BUS_WIDTH_4_BIT=1, or HW_SDHC_BUS_WIDTH_8_BIT=2 Index [23:16] = 183 for Bus Width. Index of EXT_CSD table. Access [25:24] = 0 (Cmd Set), 1 (Set Bits), 2 (Clear bits), 3 (Write Byte) Reserved [31:26] = 0</p>
<p>Response: R1b</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_width</td><td>Bus width </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>Response busy timeout in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gadd7f433c368a87c223a1e410a011d2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd7f433c368a87c223a1e410a011d2fd">&#9670;&nbsp;</a></span>hw_sdhc_set_emmc_speed_mode_CMD6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_set_emmc_speed_mode_CMD6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#gae0e34aea1311fd36bc4eaafc83c49922">HW_SDHC_HOST_CTRL2_R_EMMC_BUS_SPEED_MODE_SEL</a>&#160;</td>
          <td class="paramname"><em>speed_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>hs_timing</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SWITCH, switches the card operation mode or modifies the EXT_CSD register Change Bus Speed mode for an eMMC Device. </p>
<dl class="section note"><dt>Note</dt><dd>SWITCH command is effective only during transfer state.</dd></dl>
<p>CMD6 Argument: Cmd Set [2:0] = 0 Reserved [7:3] = 0 Value [15:8] = speed mode Index [23:16] = 185 for HS Timing. Index of EXT_CSD table. Access [25:24] = 0 (Cmd Set), 1 (Set Bits), 2 (Clear bits), 3 (Write Byte) Reserved [31:26] = 0</p>
<dl class="section note"><dt>Note</dt><dd>Data_strobe is used for HS400 mode, not supported</dd></dl>
<p>Response: R1b</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">speed_mode</td><td>Speed mode </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">hs_timing</td><td>high speed timing, based on CSD:SPEC_VER and speed mode </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>Response busy timeout in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga58857a337663b9dbd07a66ff49e26ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58857a337663b9dbd07a66ff49e26ff4">&#9670;&nbsp;</a></span>hw_sdhc_set_error_int_signal_en_r()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_sdhc_set_error_int_signal_en_r </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register ERROR_INT_SIGNAL_EN_R. </p>

</div>
</div>
<a id="gacd32962f5016d5bb12947b766beaee31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd32962f5016d5bb12947b766beaee31">&#9670;&nbsp;</a></span>hw_sdhc_set_error_int_stat_en_r()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_sdhc_set_error_int_stat_en_r </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register ERROR_INT_STAT_EN_R. </p>

</div>
</div>
<a id="gac4034dc784b8dfc2bce130a2d6877b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4034dc784b8dfc2bce130a2d6877b96">&#9670;&nbsp;</a></span>hw_sdhc_set_error_int_stat_r()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_sdhc_set_error_int_stat_r </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register ERROR_INT_STAT_R. </p>

</div>
</div>
<a id="ga1bdad38493aebe8a36439fffc4442ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bdad38493aebe8a36439fffc4442ca9">&#9670;&nbsp;</a></span>hw_sdhc_set_frequency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_set_frequency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>frequency</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Host Controller and bus speed frequency (Hz), SD clock is enabled. </p>
<dl class="section note"><dt>Note</dt><dd>If the frequency has been already set, then return</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">frequency</td><td>HC and bus speed frequency in Hz</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga380002444b2c284afe43f800230670b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga380002444b2c284afe43f800230670b4">&#9670;&nbsp;</a></span>hw_sdhc_set_relative_address_CMD3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_set_relative_address_CMD3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rca</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SET_RELATIVE_ADDR, assigns to the card a Relative Card Address (RCA) The card goes from Identification to Stand-by state Response: R1. </p>
<dl class="section note"><dt>Note</dt><dd>Relative card address 0x0000 is reserved</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rca</td><td>Assigned Relative Card Address (RCA)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga1908ce740bdc7f12a13bc8095a91f8be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1908ce740bdc7f12a13bc8095a91f8be">&#9670;&nbsp;</a></span>hw_sdhc_set_write_prot_CMD28()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_set_write_prot_CMD28 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SET_WRITE_PROT (CMD28) </p>
<p>If the card has write protection features, this command sets the write protection bit of the addressed group. The properties of write protection are coded in the CSD:WP_GRP_SIZE or EXT_CSD:HC_WP_GRP_SIZE.</p>
<p>The supported Card Command Classes (CCC) are coded in the CSD register of each card, providing the host with information on how to access the card. A card supports write protection commands if it is Class 6, i.e. bit 6 of CSD:CCC is set.</p>
<p>Response: R1b (wait for busy)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data_addr</td><td>Data address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>timeout for state transition, in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Data address for media =&lt;2GB is a 32bit byte address and data address for media &gt; 2GB is a 32bit sector (512B) address. </dd></dl>

</div>
</div>
<a id="ga5d3fdcc9ed76ef6625afffd92809db18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d3fdcc9ed76ef6625afffd92809db18">&#9670;&nbsp;</a></span>hw_sdhc_set_xfer_registers()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_set_xfer_registers </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structhw__sdhc__data__transfer__config__t.html">hw_sdhc_data_transfer_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize transfer related registers: SDMASA_R BLOCKSIZE_R BLOCKCOUNT_R ADMA_SA_LOW_R. </p>
<p>Note: SDMASA_R, BLOCKSIZE_R and BLOCKCOUNT_R are not stable and change their value during data xfer. Therefore the Host Driver should not read them.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Data transfer configuration structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gaa115968d2796875f0e97538634ecac5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa115968d2796875f0e97538634ecac5d">&#9670;&nbsp;</a></span>hw_sdhc_stop_sd_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_stop_sd_clock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SD Stop Clock Sequence. </p>
<dl class="section note"><dt>Note</dt><dd>Wait while an SD transaction is executing in the SD bus before stopping the SD clock</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga887db9f53035bfdb3764a33896341085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga887db9f53035bfdb3764a33896341085">&#9670;&nbsp;</a></span>hw_sdhc_stop_transmission_CMD12()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_stop_transmission_CMD12 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rca</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>hpi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop either an infinite or a multiple block transaction. </p>
<p>CMD12 Argument: HPI [0] = If set, the device shall interrupt its internal operation in a well defined manner Stuff bits [15:1] = 0 RCA [31:16] = relative Card Address</p>
<p>Response: R1/R1b</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rca</td><td>Relative Card Address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">hpi</td><td>HPI flag </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>card busy timeout, in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga565b39e1580f9aa134a311da10e84e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga565b39e1580f9aa134a311da10e84e01">&#9670;&nbsp;</a></span>hw_sdhc_timeout_setting()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_timeout_setting </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout Setting There are 14 discrete (coarse) values for TOUT_CNT.</p>
<ul>
<li>If unit is in MHz then tout should be in usec.</li>
<li>If unit is in kHz then tout should be in msec. If tout was in usec, when unit is kHz then: tout = tout_cnt x (1000 / F_KHZ) =&gt; tout(min) = 2^13 x (1000 / 32) = 2^8 x 1000 = 256 ms tout(max) = 2^27 x (1000 / 32) = 2^22 x 1000 = 4.194.304 ms</li>
</ul>
<p>tout = tout_cnt x (1/F) =&gt; tout_cnt = tout x F</p>
<p>If F = tout_clk_freq = 32 MHz = 2^5 MHZ =&gt; tout(min) = 2^13 x (1/32) = 2^8 MHZ = 256 us tout(max) = 2^27 x (1/32) = 2^22 MHZ= 4.194.304 us ~ 4,2 sec</p>
<p>Pseudo-code: tout_cnt = (8*sizeof(uint32_t) - __CLZ(tout x F_MHZ)) - 1; if (2^tout_cnt &lt; tout x F_MHZ) then tout_cnt++; TOUT_CNT = tout_cnt - 13; Actual tout = 2^tout_cnt/F</p>
<p>Examples:</p><ol type="1">
<li>tout=256 usec =&gt; tout_cnt=(32 - __CLZ(256x32))=13. But 2^13==256x32=&gt; TOUT_CNT=13-13=0 Actual tout=2^13/32=256 usec</li>
<li>tout=300 usec =&gt; tout_cnt=(32 - __CLZ(300x32))=13. But 2^13&lt;300x32=&gt; TOUT_CNT=14-13=1 Actual tout=2^14/32=512 usec</li>
</ol>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout</td><td>Timeout value</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gaad0154cf678c599b26549950347df25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad0154cf678c599b26549950347df25c">&#9670;&nbsp;</a></span>hw_sdhc_unregister_context()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_unregister_context </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>eMMC driver unregisters its context to the SD HC driver </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga5f23dad17ca620ae2ad91b7ed241ede8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f23dad17ca620ae2ad91b7ed241ede8">&#9670;&nbsp;</a></span>hw_sdhc_wait_buf_rd_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_wait_buf_rd_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for a timeout while data read buffer is not enabled Wait for valid data in the data buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga7d97b324b389d522b3fb20af4b4a2824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d97b324b389d522b3fb20af4b4a2824">&#9670;&nbsp;</a></span>hw_sdhc_wait_buf_rd_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_wait_buf_rd_ready </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for a timeout while data read buffer is not ready. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga85a31d213994045acb5de0deca347192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85a31d213994045acb5de0deca347192">&#9670;&nbsp;</a></span>hw_sdhc_wait_buf_wr_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_wait_buf_wr_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for a timeout while data write buffer is not enabled Wait for valid data in the data buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gafd3e8ef11dc0801fa27b783b881fccdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd3e8ef11dc0801fa27b783b881fccdd">&#9670;&nbsp;</a></span>hw_sdhc_wait_buf_wr_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_wait_buf_wr_ready </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for a timeout while data write buffer is not ready. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gab7c2cd8fb7c733d0d7216984dad940f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7c2cd8fb7c733d0d7216984dad940f1">&#9670;&nbsp;</a></span>hw_sdhc_wait_cmd_complete_event()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_wait_cmd_complete_event </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for CMD_COMPLETE event after sending a command. </p>
<p>Handle error events as well</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___s_d_h_c.html#gabf80cd8d8e100a858af4ea54ee59d9a9" title="Send Command.">hw_sdhc_send_command</a> </dd></dl>

</div>
</div>
<a id="gaa76201764e880345555e799bba4ab461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa76201764e880345555e799bba4ab461">&#9670;&nbsp;</a></span>hw_sdhc_wait_cmd_line_not_inhibited()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_wait_cmd_line_not_inhibited </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for a timeout while the CMD line is inhibited. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga0696a09892400a08b40c560279bc263e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0696a09892400a08b40c560279bc263e">&#9670;&nbsp;</a></span>hw_sdhc_wait_data_line_not_inhibited()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_wait_data_line_not_inhibited </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for a timeout while either DAT line is active or Read transfer is active. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="gaccba74fed4735b85749cf484f4fa0505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccba74fed4735b85749cf484f4fa0505">&#9670;&nbsp;</a></span>hw_sdhc_wait_power_ramp_up()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_sdhc_wait_power_ramp_up </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bus_speed</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for power ramp-up. </p>
<p>Ramp-up time = MAX {1ms, 74 clk cycles, Card supply ramp-up time, boot operation period} = 1ms Max 74 clk cycles delay = 74 x (1/125kHz) = 592 usec Card supply ramp-up time = 0, since devices are embedded Boot operation period = 0, since boot is not implemented yet</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_speed</td><td>Bus speed in Hz</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga86fbec3461530b79c9ea4836f76a19b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86fbec3461530b79c9ea4836f76a19b2">&#9670;&nbsp;</a></span>hw_sdhc_wait_while_card_is_busy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_wait_while_card_is_busy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait while the card is busy, DAT0 is low, until timeout. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout_ms</td><td>timeout, in ms timeout of zero implies 1ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id. </dd></dl>

</div>
</div>
<a id="ga3ba9e7a28f243236f14a262b06dfe7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ba9e7a28f243236f14a262b06dfe7b8">&#9670;&nbsp;</a></span>hw_sdhc_wait_xfer_complete()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_wait_xfer_complete </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for a timeout while data transfer is not complete. </p>
<dl class="section note"><dt>Note</dt><dd>This timeout is fixed and defined the same for both read and write transfers</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout</td><td>timeout, in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section see"><dt>See also</dt><dd>HW_SDHC_XFER_COMPLETE_TOUT_MS </dd></dl>

</div>
</div>
<a id="ga12c5608d2ff80b21db81ef7eb786c371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12c5608d2ff80b21db81ef7eb786c371">&#9670;&nbsp;</a></span>hw_sdhc_wait_xfer_complete_event()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___s_d_h_c.html#ga43065846673170f731a9b1babb869aff">HW_SDHC_STATUS</a> hw_sdhc_wait_xfer_complete_event </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___s_d_h_c.html#ga0e5b3498231519f279bc2ec676337a97">HW_SDHC_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for a timeout while data transfer is not complete. </p>
<dl class="section note"><dt>Note</dt><dd>This timeout is fixed and defined the same for both read and write transfers</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>SDHC controller instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tout</td><td>timeout, in ms</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_SDHC_STATUS_SUCCESS if OK. Otherwise, an error id.</dd></dl>
<dl class="section see"><dt>See also</dt><dd>HW_SDHC_XFER_COMPLETE_TOUT_MS </dd></dl>

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="agroup___h_w___s_d_h_c_html_ga147bc9fc200e6c471d98663345ca705a"><div class="ttname"><a href="group___h_w___s_d_h_c.html#ga147bc9fc200e6c471d98663345ca705a">HW_SDHC_CMD1_OCR_ACCESS_MODE_SECTOR</a></div><div class="ttdeci">#define HW_SDHC_CMD1_OCR_ACCESS_MODE_SECTOR</div><div class="ttdef"><b>Definition:</b> hw_sdhc.h:1068</div></div>
<div class="ttc" id="agroup___h_w___s_d_h_c_html_gabab90b7efa2421588d5879562019e2c7"><div class="ttname"><a href="group___h_w___s_d_h_c.html#gabab90b7efa2421588d5879562019e2c7">HW_SDHC_CARD_STATUS_ERROR</a></div><div class="ttdeci">#define HW_SDHC_CARD_STATUS_ERROR</div><div class="ttdef"><b>Definition:</b> hw_sdhc.h:1104</div></div>
<div class="ttc" id="agroup___h_w___s_d_h_c_html_ga047370c91562c2f8b996f2902631bdf2"><div class="ttname"><a href="group___h_w___s_d_h_c.html#ga047370c91562c2f8b996f2902631bdf2">HW_SDHC_CARD_STATUS_OUT_OF_RANGE</a></div><div class="ttdeci">#define HW_SDHC_CARD_STATUS_OUT_OF_RANGE</div><div class="ttdef"><b>Definition:</b> hw_sdhc.h:1092</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:42 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
