
Control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002924  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  00002924  000029b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000007  0080007a  0080007a  000029d2  2**0
                  ALLOC
  3 .stab         00002d6c  00000000  00000000  000029d4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000015a4  00000000  00000000  00005740  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00006ce4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00006e24  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00006f94  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00008bdd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00009ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000a878  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a9d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000ac65  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b433  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 3d 10 	jmp	0x207a	; 0x207a <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 70 10 	jmp	0x20e0	; 0x20e0 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e2       	ldi	r30, 0x24	; 36
      68:	f9 e2       	ldi	r31, 0x29	; 41
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 37       	cpi	r26, 0x7A	; 122
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e7       	ldi	r26, 0x7A	; 122
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a1 38       	cpi	r26, 0x81	; 129
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 90 14 	jmp	0x2920	; 0x2920 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 14 14 	jmp	0x2828	; 0x2828 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 30 14 	jmp	0x2860	; 0x2860 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 20 14 	jmp	0x2840	; 0x2840 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 3c 14 	jmp	0x2878	; 0x2878 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 20 14 	jmp	0x2840	; 0x2840 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 3c 14 	jmp	0x2878	; 0x2878 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 14 14 	jmp	0x2828	; 0x2828 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 30 14 	jmp	0x2860	; 0x2860 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 20 14 	jmp	0x2840	; 0x2840 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 3c 14 	jmp	0x2878	; 0x2878 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 20 14 	jmp	0x2840	; 0x2840 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 3c 14 	jmp	0x2878	; 0x2878 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 20 14 	jmp	0x2840	; 0x2840 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 3c 14 	jmp	0x2878	; 0x2878 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 24 14 	jmp	0x2848	; 0x2848 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 40 14 	jmp	0x2880	; 0x2880 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:

/*******************************************************************************
 *                          ECU Main function                                  *
 *******************************************************************************/

int main(void) {
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	a0 97       	sbiw	r28, 0x20	; 32
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61

	uint8 option = 0;
     b5a:	1b 82       	std	Y+3, r1	; 0x03
	UART_configType UART_config = { ONE_STOP_BIT, CHAR_SIZE_8, NO_PARITY,NO_INT, 14400 };
     b5c:	9e 01       	movw	r18, r28
     b5e:	2c 5f       	subi	r18, 0xFC	; 252
     b60:	3f 4f       	sbci	r19, 0xFF	; 255
     b62:	38 8f       	std	Y+24, r19	; 0x18
     b64:	2f 8b       	std	Y+23, r18	; 0x17
     b66:	8d e6       	ldi	r24, 0x6D	; 109
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	9a 8f       	std	Y+26, r25	; 0x1a
     b6c:	89 8f       	std	Y+25, r24	; 0x19
     b6e:	98 e0       	ldi	r25, 0x08	; 8
     b70:	9b 8f       	std	Y+27, r25	; 0x1b
     b72:	e9 8d       	ldd	r30, Y+25	; 0x19
     b74:	fa 8d       	ldd	r31, Y+26	; 0x1a
     b76:	00 80       	ld	r0, Z
     b78:	29 8d       	ldd	r18, Y+25	; 0x19
     b7a:	3a 8d       	ldd	r19, Y+26	; 0x1a
     b7c:	2f 5f       	subi	r18, 0xFF	; 255
     b7e:	3f 4f       	sbci	r19, 0xFF	; 255
     b80:	3a 8f       	std	Y+26, r19	; 0x1a
     b82:	29 8f       	std	Y+25, r18	; 0x19
     b84:	ef 89       	ldd	r30, Y+23	; 0x17
     b86:	f8 8d       	ldd	r31, Y+24	; 0x18
     b88:	00 82       	st	Z, r0
     b8a:	2f 89       	ldd	r18, Y+23	; 0x17
     b8c:	38 8d       	ldd	r19, Y+24	; 0x18
     b8e:	2f 5f       	subi	r18, 0xFF	; 255
     b90:	3f 4f       	sbci	r19, 0xFF	; 255
     b92:	38 8f       	std	Y+24, r19	; 0x18
     b94:	2f 8b       	std	Y+23, r18	; 0x17
     b96:	3b 8d       	ldd	r19, Y+27	; 0x1b
     b98:	31 50       	subi	r19, 0x01	; 1
     b9a:	3b 8f       	std	Y+27, r19	; 0x1b
     b9c:	8b 8d       	ldd	r24, Y+27	; 0x1b
     b9e:	88 23       	and	r24, r24
     ba0:	41 f7       	brne	.-48     	; 0xb72 <main+0x2c>
	TWI_configType TWI_config = { 100000, 5 };
     ba2:	fe 01       	movw	r30, r28
     ba4:	3c 96       	adiw	r30, 0x0c	; 12
     ba6:	fd 8f       	std	Y+29, r31	; 0x1d
     ba8:	ec 8f       	std	Y+28, r30	; 0x1c
     baa:	28 e6       	ldi	r18, 0x68	; 104
     bac:	30 e0       	ldi	r19, 0x00	; 0
     bae:	3f 8f       	std	Y+31, r19	; 0x1f
     bb0:	2e 8f       	std	Y+30, r18	; 0x1e
     bb2:	35 e0       	ldi	r19, 0x05	; 5
     bb4:	38 a3       	std	Y+32, r19	; 0x20
     bb6:	ee 8d       	ldd	r30, Y+30	; 0x1e
     bb8:	ff 8d       	ldd	r31, Y+31	; 0x1f
     bba:	00 80       	ld	r0, Z
     bbc:	2e 8d       	ldd	r18, Y+30	; 0x1e
     bbe:	3f 8d       	ldd	r19, Y+31	; 0x1f
     bc0:	2f 5f       	subi	r18, 0xFF	; 255
     bc2:	3f 4f       	sbci	r19, 0xFF	; 255
     bc4:	3f 8f       	std	Y+31, r19	; 0x1f
     bc6:	2e 8f       	std	Y+30, r18	; 0x1e
     bc8:	ec 8d       	ldd	r30, Y+28	; 0x1c
     bca:	fd 8d       	ldd	r31, Y+29	; 0x1d
     bcc:	00 82       	st	Z, r0
     bce:	2c 8d       	ldd	r18, Y+28	; 0x1c
     bd0:	3d 8d       	ldd	r19, Y+29	; 0x1d
     bd2:	2f 5f       	subi	r18, 0xFF	; 255
     bd4:	3f 4f       	sbci	r19, 0xFF	; 255
     bd6:	3d 8f       	std	Y+29, r19	; 0x1d
     bd8:	2c 8f       	std	Y+28, r18	; 0x1c
     bda:	38 a1       	ldd	r19, Y+32	; 0x20
     bdc:	31 50       	subi	r19, 0x01	; 1
     bde:	38 a3       	std	Y+32, r19	; 0x20
     be0:	88 a1       	ldd	r24, Y+32	; 0x20
     be2:	88 23       	and	r24, r24
     be4:	41 f7       	brne	.-48     	; 0xbb6 <main+0x70>
	SREG |= (1 << 7);
     be6:	af e5       	ldi	r26, 0x5F	; 95
     be8:	b0 e0       	ldi	r27, 0x00	; 0
     bea:	ef e5       	ldi	r30, 0x5F	; 95
     bec:	f0 e0       	ldi	r31, 0x00	; 0
     bee:	80 81       	ld	r24, Z
     bf0:	80 68       	ori	r24, 0x80	; 128
     bf2:	8c 93       	st	X, r24
	UART_init(&UART_config);
     bf4:	ce 01       	movw	r24, r28
     bf6:	04 96       	adiw	r24, 0x04	; 4
     bf8:	0e 94 2d 12 	call	0x245a	; 0x245a <UART_init>
	TWI_init(&TWI_config);
     bfc:	ce 01       	movw	r24, r28
     bfe:	0c 96       	adiw	r24, 0x0c	; 12
     c00:	0e 94 a6 11 	call	0x234c	; 0x234c <TWI_init>
	buzzer_init();
     c04:	0e 94 c3 06 	call	0xd86	; 0xd86 <buzzer_init>
	DcMotor_init();
     c08:	0e 94 e7 06 	call	0xdce	; 0xdce <DcMotor_init>
	LCD_init();
     c0c:	0e 94 81 0b 	call	0x1702	; 0x1702 <LCD_init>

	while (1) {

		switch (option) {
     c10:	8b 81       	ldd	r24, Y+3	; 0x03
     c12:	e8 2f       	mov	r30, r24
     c14:	f0 e0       	ldi	r31, 0x00	; 0
     c16:	fe 8b       	std	Y+22, r31	; 0x16
     c18:	ed 8b       	std	Y+21, r30	; 0x15
     c1a:	2d 89       	ldd	r18, Y+21	; 0x15
     c1c:	3e 89       	ldd	r19, Y+22	; 0x16
     c1e:	24 3f       	cpi	r18, 0xF4	; 244
     c20:	31 05       	cpc	r19, r1
     c22:	b9 f1       	breq	.+110    	; 0xc92 <main+0x14c>
     c24:	8d 89       	ldd	r24, Y+21	; 0x15
     c26:	9e 89       	ldd	r25, Y+22	; 0x16
     c28:	85 3f       	cpi	r24, 0xF5	; 245
     c2a:	91 05       	cpc	r25, r1
     c2c:	34 f4       	brge	.+12     	; 0xc3a <main+0xf4>
     c2e:	ed 89       	ldd	r30, Y+21	; 0x15
     c30:	fe 89       	ldd	r31, Y+22	; 0x16
     c32:	e1 3f       	cpi	r30, 0xF1	; 241
     c34:	f1 05       	cpc	r31, r1
     c36:	69 f0       	breq	.+26     	; 0xc52 <main+0x10c>
     c38:	6c c0       	rjmp	.+216    	; 0xd12 <main+0x1cc>
     c3a:	2d 89       	ldd	r18, Y+21	; 0x15
     c3c:	3e 89       	ldd	r19, Y+22	; 0x16
     c3e:	26 3f       	cpi	r18, 0xF6	; 246
     c40:	31 05       	cpc	r19, r1
     c42:	d9 f0       	breq	.+54     	; 0xc7a <main+0x134>
     c44:	8d 89       	ldd	r24, Y+21	; 0x15
     c46:	9e 89       	ldd	r25, Y+22	; 0x16
     c48:	89 3f       	cpi	r24, 0xF9	; 249
     c4a:	91 05       	cpc	r25, r1
     c4c:	09 f4       	brne	.+2      	; 0xc50 <main+0x10a>
     c4e:	50 c0       	rjmp	.+160    	; 0xcf0 <main+0x1aa>
     c50:	60 c0       	rjmp	.+192    	; 0xd12 <main+0x1cc>

		case REC_PASS: {
			uint32 pass;
			UART_sendByte(PASS_OK);
     c52:	83 ef       	ldi	r24, 0xF3	; 243
     c54:	90 e0       	ldi	r25, 0x00	; 0
     c56:	0e 94 c6 12 	call	0x258c	; 0x258c <UART_sendByte>
			UART_recieveLong(&pass);
     c5a:	ce 01       	movw	r24, r28
     c5c:	41 96       	adiw	r24, 0x11	; 17
     c5e:	0e 94 cb 13 	call	0x2796	; 0x2796 <UART_recieveLong>
			EEPROM_writeLong(pass, PASSWORD_ADDRESS);
     c62:	89 89       	ldd	r24, Y+17	; 0x11
     c64:	9a 89       	ldd	r25, Y+18	; 0x12
     c66:	ab 89       	ldd	r26, Y+19	; 0x13
     c68:	bc 89       	ldd	r27, Y+20	; 0x14
     c6a:	bc 01       	movw	r22, r24
     c6c:	cd 01       	movw	r24, r26
     c6e:	40 e0       	ldi	r20, 0x00	; 0
     c70:	53 e0       	ldi	r21, 0x03	; 3
     c72:	0e 94 c7 07 	call	0xf8e	; 0xf8e <EEPROM_writeLong>
		}
			option = 0;
     c76:	1b 82       	std	Y+3, r1	; 0x03
     c78:	cb cf       	rjmp	.-106    	; 0xc10 <main+0xca>
			break;

		case BUZZER_ON:
			buzzer_on();
     c7a:	0e 94 cf 06 	call	0xd9e	; 0xd9e <buzzer_on>
			delay_millis(60000);
     c7e:	60 e6       	ldi	r22, 0x60	; 96
     c80:	7a ee       	ldi	r23, 0xEA	; 234
     c82:	80 e0       	ldi	r24, 0x00	; 0
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	0e 94 18 11 	call	0x2230	; 0x2230 <delay_millis>
			buzzer_off();
     c8a:	0e 94 db 06 	call	0xdb6	; 0xdb6 <buzzer_off>
			option = 0;
     c8e:	1b 82       	std	Y+3, r1	; 0x03
     c90:	bf cf       	rjmp	.-130    	; 0xc10 <main+0xca>
			break;

		case OPEN_DOOR: {
			uint8 pass_state;
			pass_state = check_pass();
     c92:	0e 94 8d 06 	call	0xd1a	; 0xd1a <check_pass>
     c96:	8a 83       	std	Y+2, r24	; 0x02
			if (pass_state == RIGHT_PASS) {
     c98:	8a 81       	ldd	r24, Y+2	; 0x02
     c9a:	87 3f       	cpi	r24, 0xF7	; 247
     c9c:	19 f5       	brne	.+70     	; 0xce4 <main+0x19e>
				UART_sendByte(RIGHT_PASS);
     c9e:	87 ef       	ldi	r24, 0xF7	; 247
     ca0:	90 e0       	ldi	r25, 0x00	; 0
     ca2:	0e 94 c6 12 	call	0x258c	; 0x258c <UART_sendByte>
				DcMotor_Rotate(MOTOR_CW);
     ca6:	82 e0       	ldi	r24, 0x02	; 2
     ca8:	0e 94 02 07 	call	0xe04	; 0xe04 <DcMotor_Rotate>
				delay_millis(15000);
     cac:	68 e9       	ldi	r22, 0x98	; 152
     cae:	7a e3       	ldi	r23, 0x3A	; 58
     cb0:	80 e0       	ldi	r24, 0x00	; 0
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	0e 94 18 11 	call	0x2230	; 0x2230 <delay_millis>
				DcMotor_Rotate(MOTOR_OFF);
     cb8:	80 e0       	ldi	r24, 0x00	; 0
     cba:	0e 94 02 07 	call	0xe04	; 0xe04 <DcMotor_Rotate>
				delay_millis(3000);
     cbe:	68 eb       	ldi	r22, 0xB8	; 184
     cc0:	7b e0       	ldi	r23, 0x0B	; 11
     cc2:	80 e0       	ldi	r24, 0x00	; 0
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	0e 94 18 11 	call	0x2230	; 0x2230 <delay_millis>
				DcMotor_Rotate(MOTOR_ACW);
     cca:	81 e0       	ldi	r24, 0x01	; 1
     ccc:	0e 94 02 07 	call	0xe04	; 0xe04 <DcMotor_Rotate>
				delay_millis(15000);
     cd0:	68 e9       	ldi	r22, 0x98	; 152
     cd2:	7a e3       	ldi	r23, 0x3A	; 58
     cd4:	80 e0       	ldi	r24, 0x00	; 0
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	0e 94 18 11 	call	0x2230	; 0x2230 <delay_millis>
				DcMotor_Rotate(MOTOR_OFF);
     cdc:	80 e0       	ldi	r24, 0x00	; 0
     cde:	0e 94 02 07 	call	0xe04	; 0xe04 <DcMotor_Rotate>
     ce2:	04 c0       	rjmp	.+8      	; 0xcec <main+0x1a6>
			} else {
				UART_sendByte(WRONG_PASS);
     ce4:	88 ef       	ldi	r24, 0xF8	; 248
     ce6:	90 e0       	ldi	r25, 0x00	; 0
     ce8:	0e 94 c6 12 	call	0x258c	; 0x258c <UART_sendByte>
			}
		}
			option = 0;
     cec:	1b 82       	std	Y+3, r1	; 0x03
     cee:	90 cf       	rjmp	.-224    	; 0xc10 <main+0xca>
			break;

		case CHANGE_PASS: {
			uint8 pass_state;
			pass_state = check_pass();
     cf0:	0e 94 8d 06 	call	0xd1a	; 0xd1a <check_pass>
     cf4:	89 83       	std	Y+1, r24	; 0x01
		if (pass_state == RIGHT_PASS){
     cf6:	89 81       	ldd	r24, Y+1	; 0x01
     cf8:	87 3f       	cpi	r24, 0xF7	; 247
     cfa:	29 f4       	brne	.+10     	; 0xd06 <main+0x1c0>
			UART_sendByte(RIGHT_PASS);
     cfc:	87 ef       	ldi	r24, 0xF7	; 247
     cfe:	90 e0       	ldi	r25, 0x00	; 0
     d00:	0e 94 c6 12 	call	0x258c	; 0x258c <UART_sendByte>
     d04:	04 c0       	rjmp	.+8      	; 0xd0e <main+0x1c8>

		}else{
			UART_sendByte(WRONG_PASS);
     d06:	88 ef       	ldi	r24, 0xF8	; 248
     d08:	90 e0       	ldi	r25, 0x00	; 0
     d0a:	0e 94 c6 12 	call	0x258c	; 0x258c <UART_sendByte>
		}
	}
		option=0;
     d0e:	1b 82       	std	Y+3, r1	; 0x03
     d10:	7f cf       	rjmp	.-258    	; 0xc10 <main+0xca>
		break;
	default:
		option = UART_recieveByte();
     d12:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <UART_recieveByte>
     d16:	8b 83       	std	Y+3, r24	; 0x03
     d18:	7b cf       	rjmp	.-266    	; 0xc10 <main+0xca>

00000d1a <check_pass>:
}

/*******************************************************************************
 *                           Function definitions                              *
 *******************************************************************************/
uint8 check_pass(void) {
     d1a:	df 93       	push	r29
     d1c:	cf 93       	push	r28
     d1e:	cd b7       	in	r28, 0x3d	; 61
     d20:	de b7       	in	r29, 0x3e	; 62
     d22:	29 97       	sbiw	r28, 0x09	; 9
     d24:	0f b6       	in	r0, 0x3f	; 63
     d26:	f8 94       	cli
     d28:	de bf       	out	0x3e, r29	; 62
     d2a:	0f be       	out	0x3f, r0	; 63
     d2c:	cd bf       	out	0x3d, r28	; 61
	uint32 saved_pass, rec_pass;
	EEPROM_readLong(PASSWORD_ADDRESS, &saved_pass);
     d2e:	80 e0       	ldi	r24, 0x00	; 0
     d30:	93 e0       	ldi	r25, 0x03	; 3
     d32:	9e 01       	movw	r18, r28
     d34:	2f 5f       	subi	r18, 0xFF	; 255
     d36:	3f 4f       	sbci	r19, 0xFF	; 255
     d38:	b9 01       	movw	r22, r18
     d3a:	0e 94 07 08 	call	0x100e	; 0x100e <EEPROM_readLong>
	UART_sendByte(PASS_OK);
     d3e:	83 ef       	ldi	r24, 0xF3	; 243
     d40:	90 e0       	ldi	r25, 0x00	; 0
     d42:	0e 94 c6 12 	call	0x258c	; 0x258c <UART_sendByte>
	UART_recieveLong(&rec_pass);
     d46:	ce 01       	movw	r24, r28
     d48:	05 96       	adiw	r24, 0x05	; 5
     d4a:	0e 94 cb 13 	call	0x2796	; 0x2796 <UART_recieveLong>
	if (saved_pass == rec_pass) {
     d4e:	29 81       	ldd	r18, Y+1	; 0x01
     d50:	3a 81       	ldd	r19, Y+2	; 0x02
     d52:	4b 81       	ldd	r20, Y+3	; 0x03
     d54:	5c 81       	ldd	r21, Y+4	; 0x04
     d56:	8d 81       	ldd	r24, Y+5	; 0x05
     d58:	9e 81       	ldd	r25, Y+6	; 0x06
     d5a:	af 81       	ldd	r26, Y+7	; 0x07
     d5c:	b8 85       	ldd	r27, Y+8	; 0x08
     d5e:	28 17       	cp	r18, r24
     d60:	39 07       	cpc	r19, r25
     d62:	4a 07       	cpc	r20, r26
     d64:	5b 07       	cpc	r21, r27
     d66:	19 f4       	brne	.+6      	; 0xd6e <check_pass+0x54>
		return RIGHT_PASS;
     d68:	87 ef       	ldi	r24, 0xF7	; 247
     d6a:	89 87       	std	Y+9, r24	; 0x09
     d6c:	02 c0       	rjmp	.+4      	; 0xd72 <check_pass+0x58>
	} else {
		return WRONG_PASS;
     d6e:	88 ef       	ldi	r24, 0xF8	; 248
     d70:	89 87       	std	Y+9, r24	; 0x09
     d72:	89 85       	ldd	r24, Y+9	; 0x09
	}
}
     d74:	29 96       	adiw	r28, 0x09	; 9
     d76:	0f b6       	in	r0, 0x3f	; 63
     d78:	f8 94       	cli
     d7a:	de bf       	out	0x3e, r29	; 62
     d7c:	0f be       	out	0x3f, r0	; 63
     d7e:	cd bf       	out	0x3d, r28	; 61
     d80:	cf 91       	pop	r28
     d82:	df 91       	pop	r29
     d84:	08 95       	ret

00000d86 <buzzer_init>:
#include "gpio.h"
#include "buzzer.h"

void buzzer_init(void){
     d86:	df 93       	push	r29
     d88:	cf 93       	push	r28
     d8a:	cd b7       	in	r28, 0x3d	; 61
     d8c:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT,BUZZER_PIN,PIN_OUTPUT);
     d8e:	80 e0       	ldi	r24, 0x00	; 0
     d90:	60 e0       	ldi	r22, 0x00	; 0
     d92:	41 e0       	ldi	r20, 0x01	; 1
     d94:	0e 94 43 08 	call	0x1086	; 0x1086 <GPIO_setupPinDirection>
}
     d98:	cf 91       	pop	r28
     d9a:	df 91       	pop	r29
     d9c:	08 95       	ret

00000d9e <buzzer_on>:

void buzzer_on(void){
     d9e:	df 93       	push	r29
     da0:	cf 93       	push	r28
     da2:	cd b7       	in	r28, 0x3d	; 61
     da4:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_HIGH);
     da6:	80 e0       	ldi	r24, 0x00	; 0
     da8:	60 e0       	ldi	r22, 0x00	; 0
     daa:	41 e0       	ldi	r20, 0x01	; 1
     dac:	0e 94 2e 09 	call	0x125c	; 0x125c <GPIO_writePin>
}
     db0:	cf 91       	pop	r28
     db2:	df 91       	pop	r29
     db4:	08 95       	ret

00000db6 <buzzer_off>:

void buzzer_off(void){
     db6:	df 93       	push	r29
     db8:	cf 93       	push	r28
     dba:	cd b7       	in	r28, 0x3d	; 61
     dbc:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_LOW);
     dbe:	80 e0       	ldi	r24, 0x00	; 0
     dc0:	60 e0       	ldi	r22, 0x00	; 0
     dc2:	40 e0       	ldi	r20, 0x00	; 0
     dc4:	0e 94 2e 09 	call	0x125c	; 0x125c <GPIO_writePin>
}
     dc8:	cf 91       	pop	r28
     dca:	df 91       	pop	r29
     dcc:	08 95       	ret

00000dce <DcMotor_init>:

/*
 * Setting the DC motor direction pins as output and initialising them by 0
 */

void DcMotor_init(void){
     dce:	df 93       	push	r29
     dd0:	cf 93       	push	r28
     dd2:	cd b7       	in	r28, 0x3d	; 61
     dd4:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(DC_MOTOR_PORT ,DC_MOTOR_IN1_PIN ,PIN_OUTPUT);
     dd6:	83 e0       	ldi	r24, 0x03	; 3
     dd8:	66 e0       	ldi	r22, 0x06	; 6
     dda:	41 e0       	ldi	r20, 0x01	; 1
     ddc:	0e 94 43 08 	call	0x1086	; 0x1086 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_PORT ,DC_MOTOR_IN2_PIN ,PIN_OUTPUT);
     de0:	83 e0       	ldi	r24, 0x03	; 3
     de2:	67 e0       	ldi	r22, 0x07	; 7
     de4:	41 e0       	ldi	r20, 0x01	; 1
     de6:	0e 94 43 08 	call	0x1086	; 0x1086 <GPIO_setupPinDirection>
	GPIO_writePin(DC_MOTOR_PORT ,DC_MOTOR_IN1_PIN ,LOGIC_LOW);
     dea:	83 e0       	ldi	r24, 0x03	; 3
     dec:	66 e0       	ldi	r22, 0x06	; 6
     dee:	40 e0       	ldi	r20, 0x00	; 0
     df0:	0e 94 2e 09 	call	0x125c	; 0x125c <GPIO_writePin>
	GPIO_writePin(DC_MOTOR_PORT ,DC_MOTOR_IN2_PIN ,LOGIC_LOW);
     df4:	83 e0       	ldi	r24, 0x03	; 3
     df6:	67 e0       	ldi	r22, 0x07	; 7
     df8:	40 e0       	ldi	r20, 0x00	; 0
     dfa:	0e 94 2e 09 	call	0x125c	; 0x125c <GPIO_writePin>
}
     dfe:	cf 91       	pop	r28
     e00:	df 91       	pop	r29
     e02:	08 95       	ret

00000e04 <DcMotor_Rotate>:

/* Setting motor direction by writing state value to their port position*/
void DcMotor_Rotate(DcMotor_State state){
     e04:	df 93       	push	r29
     e06:	cf 93       	push	r28
     e08:	00 d0       	rcall	.+0      	; 0xe0a <DcMotor_Rotate+0x6>
     e0a:	cd b7       	in	r28, 0x3d	; 61
     e0c:	de b7       	in	r29, 0x3e	; 62
     e0e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 port_value ;
	port_value = GPIO_readPort(DC_MOTOR_PORT);
     e10:	83 e0       	ldi	r24, 0x03	; 3
     e12:	0e 94 3c 0b 	call	0x1678	; 0x1678 <GPIO_readPort>
     e16:	89 83       	std	Y+1, r24	; 0x01
	port_value = (port_value & 0x3F) | (state<<6);
     e18:	89 81       	ldd	r24, Y+1	; 0x01
     e1a:	28 2f       	mov	r18, r24
     e1c:	2f 73       	andi	r18, 0x3F	; 63
     e1e:	8a 81       	ldd	r24, Y+2	; 0x02
     e20:	88 2f       	mov	r24, r24
     e22:	90 e0       	ldi	r25, 0x00	; 0
     e24:	00 24       	eor	r0, r0
     e26:	96 95       	lsr	r25
     e28:	87 95       	ror	r24
     e2a:	07 94       	ror	r0
     e2c:	96 95       	lsr	r25
     e2e:	87 95       	ror	r24
     e30:	07 94       	ror	r0
     e32:	98 2f       	mov	r25, r24
     e34:	80 2d       	mov	r24, r0
     e36:	82 2b       	or	r24, r18
     e38:	89 83       	std	Y+1, r24	; 0x01
	GPIO_writePort (DC_MOTOR_PORT,port_value);
     e3a:	83 e0       	ldi	r24, 0x03	; 3
     e3c:	69 81       	ldd	r22, Y+1	; 0x01
     e3e:	0e 94 f8 0a 	call	0x15f0	; 0x15f0 <GPIO_writePort>
}
     e42:	0f 90       	pop	r0
     e44:	0f 90       	pop	r0
     e46:	cf 91       	pop	r28
     e48:	df 91       	pop	r29
     e4a:	08 95       	ret

00000e4c <EEPROM_writeByte>:
#include "external_eeprom.h"
#include "twi.h"
#include "timer_delay.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data) {
     e4c:	df 93       	push	r29
     e4e:	cf 93       	push	r28
     e50:	00 d0       	rcall	.+0      	; 0xe52 <EEPROM_writeByte+0x6>
     e52:	00 d0       	rcall	.+0      	; 0xe54 <EEPROM_writeByte+0x8>
     e54:	cd b7       	in	r28, 0x3d	; 61
     e56:	de b7       	in	r29, 0x3e	; 62
     e58:	9a 83       	std	Y+2, r25	; 0x02
     e5a:	89 83       	std	Y+1, r24	; 0x01
     e5c:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
	TWI_start();
     e5e:	0e 94 c6 11 	call	0x238c	; 0x238c <TWI_start>
	if (TWI_getStatus() != TWI_START)
     e62:	0e 94 1e 12 	call	0x243c	; 0x243c <TWI_getStatus>
     e66:	88 30       	cpi	r24, 0x08	; 8
     e68:	11 f0       	breq	.+4      	; 0xe6e <EEPROM_writeByte+0x22>
		return ERROR;
     e6a:	1c 82       	std	Y+4, r1	; 0x04
     e6c:	28 c0       	rjmp	.+80     	; 0xebe <EEPROM_writeByte+0x72>

	/* Send the device address, we need to get A8 A9 A10 address bits from the
	 * memory location address and R/W=0 (write) */
	TWI_writeByte((uint8) (0xA0 | ((u16addr & 0x0700) >> 7)));
     e6e:	89 81       	ldd	r24, Y+1	; 0x01
     e70:	9a 81       	ldd	r25, Y+2	; 0x02
     e72:	80 70       	andi	r24, 0x00	; 0
     e74:	97 70       	andi	r25, 0x07	; 7
     e76:	88 0f       	add	r24, r24
     e78:	89 2f       	mov	r24, r25
     e7a:	88 1f       	adc	r24, r24
     e7c:	99 0b       	sbc	r25, r25
     e7e:	91 95       	neg	r25
     e80:	80 6a       	ori	r24, 0xA0	; 160
     e82:	0e 94 e1 11 	call	0x23c2	; 0x23c2 <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
     e86:	0e 94 1e 12 	call	0x243c	; 0x243c <TWI_getStatus>
     e8a:	88 31       	cpi	r24, 0x18	; 24
     e8c:	11 f0       	breq	.+4      	; 0xe92 <EEPROM_writeByte+0x46>
		return ERROR;
     e8e:	1c 82       	std	Y+4, r1	; 0x04
     e90:	16 c0       	rjmp	.+44     	; 0xebe <EEPROM_writeByte+0x72>

	/* Send the required memory location address */
	TWI_writeByte((uint8) (u16addr));
     e92:	89 81       	ldd	r24, Y+1	; 0x01
     e94:	0e 94 e1 11 	call	0x23c2	; 0x23c2 <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_DATA_ACK)
     e98:	0e 94 1e 12 	call	0x243c	; 0x243c <TWI_getStatus>
     e9c:	88 32       	cpi	r24, 0x28	; 40
     e9e:	11 f0       	breq	.+4      	; 0xea4 <EEPROM_writeByte+0x58>
		return ERROR;
     ea0:	1c 82       	std	Y+4, r1	; 0x04
     ea2:	0d c0       	rjmp	.+26     	; 0xebe <EEPROM_writeByte+0x72>

	/* write byte to eeprom */
	TWI_writeByte(u8data);
     ea4:	8b 81       	ldd	r24, Y+3	; 0x03
     ea6:	0e 94 e1 11 	call	0x23c2	; 0x23c2 <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_DATA_ACK)
     eaa:	0e 94 1e 12 	call	0x243c	; 0x243c <TWI_getStatus>
     eae:	88 32       	cpi	r24, 0x28	; 40
     eb0:	11 f0       	breq	.+4      	; 0xeb6 <EEPROM_writeByte+0x6a>
		return ERROR;
     eb2:	1c 82       	std	Y+4, r1	; 0x04
     eb4:	04 c0       	rjmp	.+8      	; 0xebe <EEPROM_writeByte+0x72>

	/* Send the Stop Bit */
	TWI_stop();
     eb6:	0e 94 d6 11 	call	0x23ac	; 0x23ac <TWI_stop>

	return SUCCESS;
     eba:	81 e0       	ldi	r24, 0x01	; 1
     ebc:	8c 83       	std	Y+4, r24	; 0x04
     ebe:	8c 81       	ldd	r24, Y+4	; 0x04
}
     ec0:	0f 90       	pop	r0
     ec2:	0f 90       	pop	r0
     ec4:	0f 90       	pop	r0
     ec6:	0f 90       	pop	r0
     ec8:	cf 91       	pop	r28
     eca:	df 91       	pop	r29
     ecc:	08 95       	ret

00000ece <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data) {
     ece:	df 93       	push	r29
     ed0:	cf 93       	push	r28
     ed2:	00 d0       	rcall	.+0      	; 0xed4 <EEPROM_readByte+0x6>
     ed4:	00 d0       	rcall	.+0      	; 0xed6 <EEPROM_readByte+0x8>
     ed6:	0f 92       	push	r0
     ed8:	cd b7       	in	r28, 0x3d	; 61
     eda:	de b7       	in	r29, 0x3e	; 62
     edc:	9a 83       	std	Y+2, r25	; 0x02
     ede:	89 83       	std	Y+1, r24	; 0x01
     ee0:	7c 83       	std	Y+4, r23	; 0x04
     ee2:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
	TWI_start();
     ee4:	0e 94 c6 11 	call	0x238c	; 0x238c <TWI_start>
	if (TWI_getStatus() != TWI_START)
     ee8:	0e 94 1e 12 	call	0x243c	; 0x243c <TWI_getStatus>
     eec:	88 30       	cpi	r24, 0x08	; 8
     eee:	11 f0       	breq	.+4      	; 0xef4 <EEPROM_readByte+0x26>
		return ERROR;
     ef0:	1d 82       	std	Y+5, r1	; 0x05
     ef2:	44 c0       	rjmp	.+136    	; 0xf7c <EEPROM_readByte+0xae>


	/* Send the device address, we need to get A8 A9 A10 address bits from the
	 * memory location address and R/W=0 (write) */
	TWI_writeByte((uint8) ((0xA0) | ((u16addr & 0x0700) >> 7)));
     ef4:	89 81       	ldd	r24, Y+1	; 0x01
     ef6:	9a 81       	ldd	r25, Y+2	; 0x02
     ef8:	80 70       	andi	r24, 0x00	; 0
     efa:	97 70       	andi	r25, 0x07	; 7
     efc:	88 0f       	add	r24, r24
     efe:	89 2f       	mov	r24, r25
     f00:	88 1f       	adc	r24, r24
     f02:	99 0b       	sbc	r25, r25
     f04:	91 95       	neg	r25
     f06:	80 6a       	ori	r24, 0xA0	; 160
     f08:	0e 94 e1 11 	call	0x23c2	; 0x23c2 <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
     f0c:	0e 94 1e 12 	call	0x243c	; 0x243c <TWI_getStatus>
     f10:	88 31       	cpi	r24, 0x18	; 24
     f12:	11 f0       	breq	.+4      	; 0xf18 <EEPROM_readByte+0x4a>
		return ERROR;
     f14:	1d 82       	std	Y+5, r1	; 0x05
     f16:	32 c0       	rjmp	.+100    	; 0xf7c <EEPROM_readByte+0xae>


	/* Send the required memory location address */
	TWI_writeByte((uint8) (u16addr));
     f18:	89 81       	ldd	r24, Y+1	; 0x01
     f1a:	0e 94 e1 11 	call	0x23c2	; 0x23c2 <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_DATA_ACK)
     f1e:	0e 94 1e 12 	call	0x243c	; 0x243c <TWI_getStatus>
     f22:	88 32       	cpi	r24, 0x28	; 40
     f24:	11 f0       	breq	.+4      	; 0xf2a <EEPROM_readByte+0x5c>
		return ERROR;
     f26:	1d 82       	std	Y+5, r1	; 0x05
     f28:	29 c0       	rjmp	.+82     	; 0xf7c <EEPROM_readByte+0xae>


	/* Send the Repeated Start Bit */
	TWI_start();
     f2a:	0e 94 c6 11 	call	0x238c	; 0x238c <TWI_start>
	if (TWI_getStatus() != TWI_REP_START)
     f2e:	0e 94 1e 12 	call	0x243c	; 0x243c <TWI_getStatus>
     f32:	80 31       	cpi	r24, 0x10	; 16
     f34:	11 f0       	breq	.+4      	; 0xf3a <EEPROM_readByte+0x6c>
		return ERROR;
     f36:	1d 82       	std	Y+5, r1	; 0x05
     f38:	21 c0       	rjmp	.+66     	; 0xf7c <EEPROM_readByte+0xae>


	/* Send the device address, we need to get A8 A9 A10 address bits from the
	 * memory location address and R/W=1 (Read) */
	TWI_writeByte((uint8) ((0xA0) | ((u16addr & 0x0700) >> 7) | 1));
     f3a:	89 81       	ldd	r24, Y+1	; 0x01
     f3c:	9a 81       	ldd	r25, Y+2	; 0x02
     f3e:	80 70       	andi	r24, 0x00	; 0
     f40:	97 70       	andi	r25, 0x07	; 7
     f42:	88 0f       	add	r24, r24
     f44:	89 2f       	mov	r24, r25
     f46:	88 1f       	adc	r24, r24
     f48:	99 0b       	sbc	r25, r25
     f4a:	91 95       	neg	r25
     f4c:	81 6a       	ori	r24, 0xA1	; 161
     f4e:	0e 94 e1 11 	call	0x23c2	; 0x23c2 <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
     f52:	0e 94 1e 12 	call	0x243c	; 0x243c <TWI_getStatus>
     f56:	80 34       	cpi	r24, 0x40	; 64
     f58:	11 f0       	breq	.+4      	; 0xf5e <EEPROM_readByte+0x90>
		return ERROR;
     f5a:	1d 82       	std	Y+5, r1	; 0x05
     f5c:	0f c0       	rjmp	.+30     	; 0xf7c <EEPROM_readByte+0xae>


	/* Read Byte from Memory without send ACK */
	*u8data = TWI_readByteWithNACK();
     f5e:	0e 94 0b 12 	call	0x2416	; 0x2416 <TWI_readByteWithNACK>
     f62:	eb 81       	ldd	r30, Y+3	; 0x03
     f64:	fc 81       	ldd	r31, Y+4	; 0x04
     f66:	80 83       	st	Z, r24
	if (TWI_getStatus() != TWI_MR_DATA_NACK)
     f68:	0e 94 1e 12 	call	0x243c	; 0x243c <TWI_getStatus>
     f6c:	88 35       	cpi	r24, 0x58	; 88
     f6e:	11 f0       	breq	.+4      	; 0xf74 <EEPROM_readByte+0xa6>
		return ERROR;
     f70:	1d 82       	std	Y+5, r1	; 0x05
     f72:	04 c0       	rjmp	.+8      	; 0xf7c <EEPROM_readByte+0xae>


	/* Send the Stop Bit */
	TWI_stop();
     f74:	0e 94 d6 11 	call	0x23ac	; 0x23ac <TWI_stop>

	return SUCCESS;
     f78:	81 e0       	ldi	r24, 0x01	; 1
     f7a:	8d 83       	std	Y+5, r24	; 0x05
     f7c:	8d 81       	ldd	r24, Y+5	; 0x05
}
     f7e:	0f 90       	pop	r0
     f80:	0f 90       	pop	r0
     f82:	0f 90       	pop	r0
     f84:	0f 90       	pop	r0
     f86:	0f 90       	pop	r0
     f88:	cf 91       	pop	r28
     f8a:	df 91       	pop	r29
     f8c:	08 95       	ret

00000f8e <EEPROM_writeLong>:

void EEPROM_writeLong(uint32 data, uint16 address) {
     f8e:	df 93       	push	r29
     f90:	cf 93       	push	r28
     f92:	cd b7       	in	r28, 0x3d	; 61
     f94:	de b7       	in	r29, 0x3e	; 62
     f96:	29 97       	sbiw	r28, 0x09	; 9
     f98:	0f b6       	in	r0, 0x3f	; 63
     f9a:	f8 94       	cli
     f9c:	de bf       	out	0x3e, r29	; 62
     f9e:	0f be       	out	0x3f, r0	; 63
     fa0:	cd bf       	out	0x3d, r28	; 61
     fa2:	6c 83       	std	Y+4, r22	; 0x04
     fa4:	7d 83       	std	Y+5, r23	; 0x05
     fa6:	8e 83       	std	Y+6, r24	; 0x06
     fa8:	9f 83       	std	Y+7, r25	; 0x07
     faa:	59 87       	std	Y+9, r21	; 0x09
     fac:	48 87       	std	Y+8, r20	; 0x08
	uint8 *ptr, i;
	ptr = (uint8*) &data;
     fae:	ce 01       	movw	r24, r28
     fb0:	04 96       	adiw	r24, 0x04	; 4
     fb2:	9b 83       	std	Y+3, r25	; 0x03
     fb4:	8a 83       	std	Y+2, r24	; 0x02
	for (i = 0; i < 4; i++) {
     fb6:	19 82       	std	Y+1, r1	; 0x01
     fb8:	1e c0       	rjmp	.+60     	; 0xff6 <EEPROM_writeLong+0x68>
		EEPROM_writeByte( address+i,*(ptr+i));
     fba:	89 81       	ldd	r24, Y+1	; 0x01
     fbc:	28 2f       	mov	r18, r24
     fbe:	30 e0       	ldi	r19, 0x00	; 0
     fc0:	88 85       	ldd	r24, Y+8	; 0x08
     fc2:	99 85       	ldd	r25, Y+9	; 0x09
     fc4:	a9 01       	movw	r20, r18
     fc6:	48 0f       	add	r20, r24
     fc8:	59 1f       	adc	r21, r25
     fca:	89 81       	ldd	r24, Y+1	; 0x01
     fcc:	28 2f       	mov	r18, r24
     fce:	30 e0       	ldi	r19, 0x00	; 0
     fd0:	8a 81       	ldd	r24, Y+2	; 0x02
     fd2:	9b 81       	ldd	r25, Y+3	; 0x03
     fd4:	fc 01       	movw	r30, r24
     fd6:	e2 0f       	add	r30, r18
     fd8:	f3 1f       	adc	r31, r19
     fda:	20 81       	ld	r18, Z
     fdc:	ca 01       	movw	r24, r20
     fde:	62 2f       	mov	r22, r18
     fe0:	0e 94 26 07 	call	0xe4c	; 0xe4c <EEPROM_writeByte>
		delay_millis(200);
     fe4:	68 ec       	ldi	r22, 0xC8	; 200
     fe6:	70 e0       	ldi	r23, 0x00	; 0
     fe8:	80 e0       	ldi	r24, 0x00	; 0
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	0e 94 18 11 	call	0x2230	; 0x2230 <delay_millis>
}

void EEPROM_writeLong(uint32 data, uint16 address) {
	uint8 *ptr, i;
	ptr = (uint8*) &data;
	for (i = 0; i < 4; i++) {
     ff0:	89 81       	ldd	r24, Y+1	; 0x01
     ff2:	8f 5f       	subi	r24, 0xFF	; 255
     ff4:	89 83       	std	Y+1, r24	; 0x01
     ff6:	89 81       	ldd	r24, Y+1	; 0x01
     ff8:	84 30       	cpi	r24, 0x04	; 4
     ffa:	f8 f2       	brcs	.-66     	; 0xfba <EEPROM_writeLong+0x2c>
		EEPROM_writeByte( address+i,*(ptr+i));
		delay_millis(200);
	}

}
     ffc:	29 96       	adiw	r28, 0x09	; 9
     ffe:	0f b6       	in	r0, 0x3f	; 63
    1000:	f8 94       	cli
    1002:	de bf       	out	0x3e, r29	; 62
    1004:	0f be       	out	0x3f, r0	; 63
    1006:	cd bf       	out	0x3d, r28	; 61
    1008:	cf 91       	pop	r28
    100a:	df 91       	pop	r29
    100c:	08 95       	ret

0000100e <EEPROM_readLong>:

void EEPROM_readLong(uint16 address, uint32 *data) {
    100e:	df 93       	push	r29
    1010:	cf 93       	push	r28
    1012:	cd b7       	in	r28, 0x3d	; 61
    1014:	de b7       	in	r29, 0x3e	; 62
    1016:	27 97       	sbiw	r28, 0x07	; 7
    1018:	0f b6       	in	r0, 0x3f	; 63
    101a:	f8 94       	cli
    101c:	de bf       	out	0x3e, r29	; 62
    101e:	0f be       	out	0x3f, r0	; 63
    1020:	cd bf       	out	0x3d, r28	; 61
    1022:	9d 83       	std	Y+5, r25	; 0x05
    1024:	8c 83       	std	Y+4, r24	; 0x04
    1026:	7f 83       	std	Y+7, r23	; 0x07
    1028:	6e 83       	std	Y+6, r22	; 0x06
	uint8 *ptr, i;
	ptr = (uint8*) data;
    102a:	8e 81       	ldd	r24, Y+6	; 0x06
    102c:	9f 81       	ldd	r25, Y+7	; 0x07
    102e:	9b 83       	std	Y+3, r25	; 0x03
    1030:	8a 83       	std	Y+2, r24	; 0x02
	for (i = 0; i < 4; i++) {
    1032:	19 82       	std	Y+1, r1	; 0x01
    1034:	1c c0       	rjmp	.+56     	; 0x106e <EEPROM_readLong+0x60>
		EEPROM_readByte(address+i, ptr+i);
    1036:	89 81       	ldd	r24, Y+1	; 0x01
    1038:	28 2f       	mov	r18, r24
    103a:	30 e0       	ldi	r19, 0x00	; 0
    103c:	8c 81       	ldd	r24, Y+4	; 0x04
    103e:	9d 81       	ldd	r25, Y+5	; 0x05
    1040:	a9 01       	movw	r20, r18
    1042:	48 0f       	add	r20, r24
    1044:	59 1f       	adc	r21, r25
    1046:	89 81       	ldd	r24, Y+1	; 0x01
    1048:	28 2f       	mov	r18, r24
    104a:	30 e0       	ldi	r19, 0x00	; 0
    104c:	8a 81       	ldd	r24, Y+2	; 0x02
    104e:	9b 81       	ldd	r25, Y+3	; 0x03
    1050:	28 0f       	add	r18, r24
    1052:	39 1f       	adc	r19, r25
    1054:	ca 01       	movw	r24, r20
    1056:	b9 01       	movw	r22, r18
    1058:	0e 94 67 07 	call	0xece	; 0xece <EEPROM_readByte>
		delay_millis(200);
    105c:	68 ec       	ldi	r22, 0xC8	; 200
    105e:	70 e0       	ldi	r23, 0x00	; 0
    1060:	80 e0       	ldi	r24, 0x00	; 0
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	0e 94 18 11 	call	0x2230	; 0x2230 <delay_millis>
}

void EEPROM_readLong(uint16 address, uint32 *data) {
	uint8 *ptr, i;
	ptr = (uint8*) data;
	for (i = 0; i < 4; i++) {
    1068:	89 81       	ldd	r24, Y+1	; 0x01
    106a:	8f 5f       	subi	r24, 0xFF	; 255
    106c:	89 83       	std	Y+1, r24	; 0x01
    106e:	89 81       	ldd	r24, Y+1	; 0x01
    1070:	84 30       	cpi	r24, 0x04	; 4
    1072:	08 f3       	brcs	.-62     	; 0x1036 <EEPROM_readLong+0x28>
		EEPROM_readByte(address+i, ptr+i);
		delay_millis(200);
	}
}
    1074:	27 96       	adiw	r28, 0x07	; 7
    1076:	0f b6       	in	r0, 0x3f	; 63
    1078:	f8 94       	cli
    107a:	de bf       	out	0x3e, r29	; 62
    107c:	0f be       	out	0x3f, r0	; 63
    107e:	cd bf       	out	0x3d, r28	; 61
    1080:	cf 91       	pop	r28
    1082:	df 91       	pop	r29
    1084:	08 95       	ret

00001086 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1086:	df 93       	push	r29
    1088:	cf 93       	push	r28
    108a:	00 d0       	rcall	.+0      	; 0x108c <GPIO_setupPinDirection+0x6>
    108c:	00 d0       	rcall	.+0      	; 0x108e <GPIO_setupPinDirection+0x8>
    108e:	0f 92       	push	r0
    1090:	cd b7       	in	r28, 0x3d	; 61
    1092:	de b7       	in	r29, 0x3e	; 62
    1094:	89 83       	std	Y+1, r24	; 0x01
    1096:	6a 83       	std	Y+2, r22	; 0x02
    1098:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    109a:	8a 81       	ldd	r24, Y+2	; 0x02
    109c:	88 30       	cpi	r24, 0x08	; 8
    109e:	08 f0       	brcs	.+2      	; 0x10a2 <GPIO_setupPinDirection+0x1c>
    10a0:	d5 c0       	rjmp	.+426    	; 0x124c <GPIO_setupPinDirection+0x1c6>
    10a2:	89 81       	ldd	r24, Y+1	; 0x01
    10a4:	84 30       	cpi	r24, 0x04	; 4
    10a6:	08 f0       	brcs	.+2      	; 0x10aa <GPIO_setupPinDirection+0x24>
    10a8:	d1 c0       	rjmp	.+418    	; 0x124c <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    10aa:	89 81       	ldd	r24, Y+1	; 0x01
    10ac:	28 2f       	mov	r18, r24
    10ae:	30 e0       	ldi	r19, 0x00	; 0
    10b0:	3d 83       	std	Y+5, r19	; 0x05
    10b2:	2c 83       	std	Y+4, r18	; 0x04
    10b4:	8c 81       	ldd	r24, Y+4	; 0x04
    10b6:	9d 81       	ldd	r25, Y+5	; 0x05
    10b8:	81 30       	cpi	r24, 0x01	; 1
    10ba:	91 05       	cpc	r25, r1
    10bc:	09 f4       	brne	.+2      	; 0x10c0 <GPIO_setupPinDirection+0x3a>
    10be:	43 c0       	rjmp	.+134    	; 0x1146 <GPIO_setupPinDirection+0xc0>
    10c0:	2c 81       	ldd	r18, Y+4	; 0x04
    10c2:	3d 81       	ldd	r19, Y+5	; 0x05
    10c4:	22 30       	cpi	r18, 0x02	; 2
    10c6:	31 05       	cpc	r19, r1
    10c8:	2c f4       	brge	.+10     	; 0x10d4 <GPIO_setupPinDirection+0x4e>
    10ca:	8c 81       	ldd	r24, Y+4	; 0x04
    10cc:	9d 81       	ldd	r25, Y+5	; 0x05
    10ce:	00 97       	sbiw	r24, 0x00	; 0
    10d0:	71 f0       	breq	.+28     	; 0x10ee <GPIO_setupPinDirection+0x68>
    10d2:	bc c0       	rjmp	.+376    	; 0x124c <GPIO_setupPinDirection+0x1c6>
    10d4:	2c 81       	ldd	r18, Y+4	; 0x04
    10d6:	3d 81       	ldd	r19, Y+5	; 0x05
    10d8:	22 30       	cpi	r18, 0x02	; 2
    10da:	31 05       	cpc	r19, r1
    10dc:	09 f4       	brne	.+2      	; 0x10e0 <GPIO_setupPinDirection+0x5a>
    10de:	5f c0       	rjmp	.+190    	; 0x119e <GPIO_setupPinDirection+0x118>
    10e0:	8c 81       	ldd	r24, Y+4	; 0x04
    10e2:	9d 81       	ldd	r25, Y+5	; 0x05
    10e4:	83 30       	cpi	r24, 0x03	; 3
    10e6:	91 05       	cpc	r25, r1
    10e8:	09 f4       	brne	.+2      	; 0x10ec <GPIO_setupPinDirection+0x66>
    10ea:	85 c0       	rjmp	.+266    	; 0x11f6 <GPIO_setupPinDirection+0x170>
    10ec:	af c0       	rjmp	.+350    	; 0x124c <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    10ee:	8b 81       	ldd	r24, Y+3	; 0x03
    10f0:	81 30       	cpi	r24, 0x01	; 1
    10f2:	a1 f4       	brne	.+40     	; 0x111c <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    10f4:	aa e3       	ldi	r26, 0x3A	; 58
    10f6:	b0 e0       	ldi	r27, 0x00	; 0
    10f8:	ea e3       	ldi	r30, 0x3A	; 58
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	80 81       	ld	r24, Z
    10fe:	48 2f       	mov	r20, r24
    1100:	8a 81       	ldd	r24, Y+2	; 0x02
    1102:	28 2f       	mov	r18, r24
    1104:	30 e0       	ldi	r19, 0x00	; 0
    1106:	81 e0       	ldi	r24, 0x01	; 1
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	02 2e       	mov	r0, r18
    110c:	02 c0       	rjmp	.+4      	; 0x1112 <GPIO_setupPinDirection+0x8c>
    110e:	88 0f       	add	r24, r24
    1110:	99 1f       	adc	r25, r25
    1112:	0a 94       	dec	r0
    1114:	e2 f7       	brpl	.-8      	; 0x110e <GPIO_setupPinDirection+0x88>
    1116:	84 2b       	or	r24, r20
    1118:	8c 93       	st	X, r24
    111a:	98 c0       	rjmp	.+304    	; 0x124c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    111c:	aa e3       	ldi	r26, 0x3A	; 58
    111e:	b0 e0       	ldi	r27, 0x00	; 0
    1120:	ea e3       	ldi	r30, 0x3A	; 58
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	80 81       	ld	r24, Z
    1126:	48 2f       	mov	r20, r24
    1128:	8a 81       	ldd	r24, Y+2	; 0x02
    112a:	28 2f       	mov	r18, r24
    112c:	30 e0       	ldi	r19, 0x00	; 0
    112e:	81 e0       	ldi	r24, 0x01	; 1
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	02 2e       	mov	r0, r18
    1134:	02 c0       	rjmp	.+4      	; 0x113a <GPIO_setupPinDirection+0xb4>
    1136:	88 0f       	add	r24, r24
    1138:	99 1f       	adc	r25, r25
    113a:	0a 94       	dec	r0
    113c:	e2 f7       	brpl	.-8      	; 0x1136 <GPIO_setupPinDirection+0xb0>
    113e:	80 95       	com	r24
    1140:	84 23       	and	r24, r20
    1142:	8c 93       	st	X, r24
    1144:	83 c0       	rjmp	.+262    	; 0x124c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1146:	8b 81       	ldd	r24, Y+3	; 0x03
    1148:	81 30       	cpi	r24, 0x01	; 1
    114a:	a1 f4       	brne	.+40     	; 0x1174 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    114c:	a7 e3       	ldi	r26, 0x37	; 55
    114e:	b0 e0       	ldi	r27, 0x00	; 0
    1150:	e7 e3       	ldi	r30, 0x37	; 55
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	80 81       	ld	r24, Z
    1156:	48 2f       	mov	r20, r24
    1158:	8a 81       	ldd	r24, Y+2	; 0x02
    115a:	28 2f       	mov	r18, r24
    115c:	30 e0       	ldi	r19, 0x00	; 0
    115e:	81 e0       	ldi	r24, 0x01	; 1
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	02 2e       	mov	r0, r18
    1164:	02 c0       	rjmp	.+4      	; 0x116a <GPIO_setupPinDirection+0xe4>
    1166:	88 0f       	add	r24, r24
    1168:	99 1f       	adc	r25, r25
    116a:	0a 94       	dec	r0
    116c:	e2 f7       	brpl	.-8      	; 0x1166 <GPIO_setupPinDirection+0xe0>
    116e:	84 2b       	or	r24, r20
    1170:	8c 93       	st	X, r24
    1172:	6c c0       	rjmp	.+216    	; 0x124c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1174:	a7 e3       	ldi	r26, 0x37	; 55
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	e7 e3       	ldi	r30, 0x37	; 55
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	48 2f       	mov	r20, r24
    1180:	8a 81       	ldd	r24, Y+2	; 0x02
    1182:	28 2f       	mov	r18, r24
    1184:	30 e0       	ldi	r19, 0x00	; 0
    1186:	81 e0       	ldi	r24, 0x01	; 1
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	02 2e       	mov	r0, r18
    118c:	02 c0       	rjmp	.+4      	; 0x1192 <GPIO_setupPinDirection+0x10c>
    118e:	88 0f       	add	r24, r24
    1190:	99 1f       	adc	r25, r25
    1192:	0a 94       	dec	r0
    1194:	e2 f7       	brpl	.-8      	; 0x118e <GPIO_setupPinDirection+0x108>
    1196:	80 95       	com	r24
    1198:	84 23       	and	r24, r20
    119a:	8c 93       	st	X, r24
    119c:	57 c0       	rjmp	.+174    	; 0x124c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    119e:	8b 81       	ldd	r24, Y+3	; 0x03
    11a0:	81 30       	cpi	r24, 0x01	; 1
    11a2:	a1 f4       	brne	.+40     	; 0x11cc <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    11a4:	a4 e3       	ldi	r26, 0x34	; 52
    11a6:	b0 e0       	ldi	r27, 0x00	; 0
    11a8:	e4 e3       	ldi	r30, 0x34	; 52
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	80 81       	ld	r24, Z
    11ae:	48 2f       	mov	r20, r24
    11b0:	8a 81       	ldd	r24, Y+2	; 0x02
    11b2:	28 2f       	mov	r18, r24
    11b4:	30 e0       	ldi	r19, 0x00	; 0
    11b6:	81 e0       	ldi	r24, 0x01	; 1
    11b8:	90 e0       	ldi	r25, 0x00	; 0
    11ba:	02 2e       	mov	r0, r18
    11bc:	02 c0       	rjmp	.+4      	; 0x11c2 <GPIO_setupPinDirection+0x13c>
    11be:	88 0f       	add	r24, r24
    11c0:	99 1f       	adc	r25, r25
    11c2:	0a 94       	dec	r0
    11c4:	e2 f7       	brpl	.-8      	; 0x11be <GPIO_setupPinDirection+0x138>
    11c6:	84 2b       	or	r24, r20
    11c8:	8c 93       	st	X, r24
    11ca:	40 c0       	rjmp	.+128    	; 0x124c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    11cc:	a4 e3       	ldi	r26, 0x34	; 52
    11ce:	b0 e0       	ldi	r27, 0x00	; 0
    11d0:	e4 e3       	ldi	r30, 0x34	; 52
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	80 81       	ld	r24, Z
    11d6:	48 2f       	mov	r20, r24
    11d8:	8a 81       	ldd	r24, Y+2	; 0x02
    11da:	28 2f       	mov	r18, r24
    11dc:	30 e0       	ldi	r19, 0x00	; 0
    11de:	81 e0       	ldi	r24, 0x01	; 1
    11e0:	90 e0       	ldi	r25, 0x00	; 0
    11e2:	02 2e       	mov	r0, r18
    11e4:	02 c0       	rjmp	.+4      	; 0x11ea <GPIO_setupPinDirection+0x164>
    11e6:	88 0f       	add	r24, r24
    11e8:	99 1f       	adc	r25, r25
    11ea:	0a 94       	dec	r0
    11ec:	e2 f7       	brpl	.-8      	; 0x11e6 <GPIO_setupPinDirection+0x160>
    11ee:	80 95       	com	r24
    11f0:	84 23       	and	r24, r20
    11f2:	8c 93       	st	X, r24
    11f4:	2b c0       	rjmp	.+86     	; 0x124c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    11f6:	8b 81       	ldd	r24, Y+3	; 0x03
    11f8:	81 30       	cpi	r24, 0x01	; 1
    11fa:	a1 f4       	brne	.+40     	; 0x1224 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    11fc:	a1 e3       	ldi	r26, 0x31	; 49
    11fe:	b0 e0       	ldi	r27, 0x00	; 0
    1200:	e1 e3       	ldi	r30, 0x31	; 49
    1202:	f0 e0       	ldi	r31, 0x00	; 0
    1204:	80 81       	ld	r24, Z
    1206:	48 2f       	mov	r20, r24
    1208:	8a 81       	ldd	r24, Y+2	; 0x02
    120a:	28 2f       	mov	r18, r24
    120c:	30 e0       	ldi	r19, 0x00	; 0
    120e:	81 e0       	ldi	r24, 0x01	; 1
    1210:	90 e0       	ldi	r25, 0x00	; 0
    1212:	02 2e       	mov	r0, r18
    1214:	02 c0       	rjmp	.+4      	; 0x121a <GPIO_setupPinDirection+0x194>
    1216:	88 0f       	add	r24, r24
    1218:	99 1f       	adc	r25, r25
    121a:	0a 94       	dec	r0
    121c:	e2 f7       	brpl	.-8      	; 0x1216 <GPIO_setupPinDirection+0x190>
    121e:	84 2b       	or	r24, r20
    1220:	8c 93       	st	X, r24
    1222:	14 c0       	rjmp	.+40     	; 0x124c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1224:	a1 e3       	ldi	r26, 0x31	; 49
    1226:	b0 e0       	ldi	r27, 0x00	; 0
    1228:	e1 e3       	ldi	r30, 0x31	; 49
    122a:	f0 e0       	ldi	r31, 0x00	; 0
    122c:	80 81       	ld	r24, Z
    122e:	48 2f       	mov	r20, r24
    1230:	8a 81       	ldd	r24, Y+2	; 0x02
    1232:	28 2f       	mov	r18, r24
    1234:	30 e0       	ldi	r19, 0x00	; 0
    1236:	81 e0       	ldi	r24, 0x01	; 1
    1238:	90 e0       	ldi	r25, 0x00	; 0
    123a:	02 2e       	mov	r0, r18
    123c:	02 c0       	rjmp	.+4      	; 0x1242 <GPIO_setupPinDirection+0x1bc>
    123e:	88 0f       	add	r24, r24
    1240:	99 1f       	adc	r25, r25
    1242:	0a 94       	dec	r0
    1244:	e2 f7       	brpl	.-8      	; 0x123e <GPIO_setupPinDirection+0x1b8>
    1246:	80 95       	com	r24
    1248:	84 23       	and	r24, r20
    124a:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    124c:	0f 90       	pop	r0
    124e:	0f 90       	pop	r0
    1250:	0f 90       	pop	r0
    1252:	0f 90       	pop	r0
    1254:	0f 90       	pop	r0
    1256:	cf 91       	pop	r28
    1258:	df 91       	pop	r29
    125a:	08 95       	ret

0000125c <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    125c:	df 93       	push	r29
    125e:	cf 93       	push	r28
    1260:	00 d0       	rcall	.+0      	; 0x1262 <GPIO_writePin+0x6>
    1262:	00 d0       	rcall	.+0      	; 0x1264 <GPIO_writePin+0x8>
    1264:	0f 92       	push	r0
    1266:	cd b7       	in	r28, 0x3d	; 61
    1268:	de b7       	in	r29, 0x3e	; 62
    126a:	89 83       	std	Y+1, r24	; 0x01
    126c:	6a 83       	std	Y+2, r22	; 0x02
    126e:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1270:	8a 81       	ldd	r24, Y+2	; 0x02
    1272:	88 30       	cpi	r24, 0x08	; 8
    1274:	08 f0       	brcs	.+2      	; 0x1278 <GPIO_writePin+0x1c>
    1276:	d5 c0       	rjmp	.+426    	; 0x1422 <GPIO_writePin+0x1c6>
    1278:	89 81       	ldd	r24, Y+1	; 0x01
    127a:	84 30       	cpi	r24, 0x04	; 4
    127c:	08 f0       	brcs	.+2      	; 0x1280 <GPIO_writePin+0x24>
    127e:	d1 c0       	rjmp	.+418    	; 0x1422 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1280:	89 81       	ldd	r24, Y+1	; 0x01
    1282:	28 2f       	mov	r18, r24
    1284:	30 e0       	ldi	r19, 0x00	; 0
    1286:	3d 83       	std	Y+5, r19	; 0x05
    1288:	2c 83       	std	Y+4, r18	; 0x04
    128a:	8c 81       	ldd	r24, Y+4	; 0x04
    128c:	9d 81       	ldd	r25, Y+5	; 0x05
    128e:	81 30       	cpi	r24, 0x01	; 1
    1290:	91 05       	cpc	r25, r1
    1292:	09 f4       	brne	.+2      	; 0x1296 <GPIO_writePin+0x3a>
    1294:	43 c0       	rjmp	.+134    	; 0x131c <GPIO_writePin+0xc0>
    1296:	2c 81       	ldd	r18, Y+4	; 0x04
    1298:	3d 81       	ldd	r19, Y+5	; 0x05
    129a:	22 30       	cpi	r18, 0x02	; 2
    129c:	31 05       	cpc	r19, r1
    129e:	2c f4       	brge	.+10     	; 0x12aa <GPIO_writePin+0x4e>
    12a0:	8c 81       	ldd	r24, Y+4	; 0x04
    12a2:	9d 81       	ldd	r25, Y+5	; 0x05
    12a4:	00 97       	sbiw	r24, 0x00	; 0
    12a6:	71 f0       	breq	.+28     	; 0x12c4 <GPIO_writePin+0x68>
    12a8:	bc c0       	rjmp	.+376    	; 0x1422 <GPIO_writePin+0x1c6>
    12aa:	2c 81       	ldd	r18, Y+4	; 0x04
    12ac:	3d 81       	ldd	r19, Y+5	; 0x05
    12ae:	22 30       	cpi	r18, 0x02	; 2
    12b0:	31 05       	cpc	r19, r1
    12b2:	09 f4       	brne	.+2      	; 0x12b6 <GPIO_writePin+0x5a>
    12b4:	5f c0       	rjmp	.+190    	; 0x1374 <GPIO_writePin+0x118>
    12b6:	8c 81       	ldd	r24, Y+4	; 0x04
    12b8:	9d 81       	ldd	r25, Y+5	; 0x05
    12ba:	83 30       	cpi	r24, 0x03	; 3
    12bc:	91 05       	cpc	r25, r1
    12be:	09 f4       	brne	.+2      	; 0x12c2 <GPIO_writePin+0x66>
    12c0:	85 c0       	rjmp	.+266    	; 0x13cc <GPIO_writePin+0x170>
    12c2:	af c0       	rjmp	.+350    	; 0x1422 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    12c4:	8b 81       	ldd	r24, Y+3	; 0x03
    12c6:	81 30       	cpi	r24, 0x01	; 1
    12c8:	a1 f4       	brne	.+40     	; 0x12f2 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    12ca:	ab e3       	ldi	r26, 0x3B	; 59
    12cc:	b0 e0       	ldi	r27, 0x00	; 0
    12ce:	eb e3       	ldi	r30, 0x3B	; 59
    12d0:	f0 e0       	ldi	r31, 0x00	; 0
    12d2:	80 81       	ld	r24, Z
    12d4:	48 2f       	mov	r20, r24
    12d6:	8a 81       	ldd	r24, Y+2	; 0x02
    12d8:	28 2f       	mov	r18, r24
    12da:	30 e0       	ldi	r19, 0x00	; 0
    12dc:	81 e0       	ldi	r24, 0x01	; 1
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	02 2e       	mov	r0, r18
    12e2:	02 c0       	rjmp	.+4      	; 0x12e8 <GPIO_writePin+0x8c>
    12e4:	88 0f       	add	r24, r24
    12e6:	99 1f       	adc	r25, r25
    12e8:	0a 94       	dec	r0
    12ea:	e2 f7       	brpl	.-8      	; 0x12e4 <GPIO_writePin+0x88>
    12ec:	84 2b       	or	r24, r20
    12ee:	8c 93       	st	X, r24
    12f0:	98 c0       	rjmp	.+304    	; 0x1422 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    12f2:	ab e3       	ldi	r26, 0x3B	; 59
    12f4:	b0 e0       	ldi	r27, 0x00	; 0
    12f6:	eb e3       	ldi	r30, 0x3B	; 59
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	80 81       	ld	r24, Z
    12fc:	48 2f       	mov	r20, r24
    12fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1300:	28 2f       	mov	r18, r24
    1302:	30 e0       	ldi	r19, 0x00	; 0
    1304:	81 e0       	ldi	r24, 0x01	; 1
    1306:	90 e0       	ldi	r25, 0x00	; 0
    1308:	02 2e       	mov	r0, r18
    130a:	02 c0       	rjmp	.+4      	; 0x1310 <GPIO_writePin+0xb4>
    130c:	88 0f       	add	r24, r24
    130e:	99 1f       	adc	r25, r25
    1310:	0a 94       	dec	r0
    1312:	e2 f7       	brpl	.-8      	; 0x130c <GPIO_writePin+0xb0>
    1314:	80 95       	com	r24
    1316:	84 23       	and	r24, r20
    1318:	8c 93       	st	X, r24
    131a:	83 c0       	rjmp	.+262    	; 0x1422 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    131c:	8b 81       	ldd	r24, Y+3	; 0x03
    131e:	81 30       	cpi	r24, 0x01	; 1
    1320:	a1 f4       	brne	.+40     	; 0x134a <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1322:	a8 e3       	ldi	r26, 0x38	; 56
    1324:	b0 e0       	ldi	r27, 0x00	; 0
    1326:	e8 e3       	ldi	r30, 0x38	; 56
    1328:	f0 e0       	ldi	r31, 0x00	; 0
    132a:	80 81       	ld	r24, Z
    132c:	48 2f       	mov	r20, r24
    132e:	8a 81       	ldd	r24, Y+2	; 0x02
    1330:	28 2f       	mov	r18, r24
    1332:	30 e0       	ldi	r19, 0x00	; 0
    1334:	81 e0       	ldi	r24, 0x01	; 1
    1336:	90 e0       	ldi	r25, 0x00	; 0
    1338:	02 2e       	mov	r0, r18
    133a:	02 c0       	rjmp	.+4      	; 0x1340 <GPIO_writePin+0xe4>
    133c:	88 0f       	add	r24, r24
    133e:	99 1f       	adc	r25, r25
    1340:	0a 94       	dec	r0
    1342:	e2 f7       	brpl	.-8      	; 0x133c <GPIO_writePin+0xe0>
    1344:	84 2b       	or	r24, r20
    1346:	8c 93       	st	X, r24
    1348:	6c c0       	rjmp	.+216    	; 0x1422 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    134a:	a8 e3       	ldi	r26, 0x38	; 56
    134c:	b0 e0       	ldi	r27, 0x00	; 0
    134e:	e8 e3       	ldi	r30, 0x38	; 56
    1350:	f0 e0       	ldi	r31, 0x00	; 0
    1352:	80 81       	ld	r24, Z
    1354:	48 2f       	mov	r20, r24
    1356:	8a 81       	ldd	r24, Y+2	; 0x02
    1358:	28 2f       	mov	r18, r24
    135a:	30 e0       	ldi	r19, 0x00	; 0
    135c:	81 e0       	ldi	r24, 0x01	; 1
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	02 2e       	mov	r0, r18
    1362:	02 c0       	rjmp	.+4      	; 0x1368 <GPIO_writePin+0x10c>
    1364:	88 0f       	add	r24, r24
    1366:	99 1f       	adc	r25, r25
    1368:	0a 94       	dec	r0
    136a:	e2 f7       	brpl	.-8      	; 0x1364 <GPIO_writePin+0x108>
    136c:	80 95       	com	r24
    136e:	84 23       	and	r24, r20
    1370:	8c 93       	st	X, r24
    1372:	57 c0       	rjmp	.+174    	; 0x1422 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1374:	8b 81       	ldd	r24, Y+3	; 0x03
    1376:	81 30       	cpi	r24, 0x01	; 1
    1378:	a1 f4       	brne	.+40     	; 0x13a2 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    137a:	a5 e3       	ldi	r26, 0x35	; 53
    137c:	b0 e0       	ldi	r27, 0x00	; 0
    137e:	e5 e3       	ldi	r30, 0x35	; 53
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	48 2f       	mov	r20, r24
    1386:	8a 81       	ldd	r24, Y+2	; 0x02
    1388:	28 2f       	mov	r18, r24
    138a:	30 e0       	ldi	r19, 0x00	; 0
    138c:	81 e0       	ldi	r24, 0x01	; 1
    138e:	90 e0       	ldi	r25, 0x00	; 0
    1390:	02 2e       	mov	r0, r18
    1392:	02 c0       	rjmp	.+4      	; 0x1398 <GPIO_writePin+0x13c>
    1394:	88 0f       	add	r24, r24
    1396:	99 1f       	adc	r25, r25
    1398:	0a 94       	dec	r0
    139a:	e2 f7       	brpl	.-8      	; 0x1394 <GPIO_writePin+0x138>
    139c:	84 2b       	or	r24, r20
    139e:	8c 93       	st	X, r24
    13a0:	40 c0       	rjmp	.+128    	; 0x1422 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    13a2:	a5 e3       	ldi	r26, 0x35	; 53
    13a4:	b0 e0       	ldi	r27, 0x00	; 0
    13a6:	e5 e3       	ldi	r30, 0x35	; 53
    13a8:	f0 e0       	ldi	r31, 0x00	; 0
    13aa:	80 81       	ld	r24, Z
    13ac:	48 2f       	mov	r20, r24
    13ae:	8a 81       	ldd	r24, Y+2	; 0x02
    13b0:	28 2f       	mov	r18, r24
    13b2:	30 e0       	ldi	r19, 0x00	; 0
    13b4:	81 e0       	ldi	r24, 0x01	; 1
    13b6:	90 e0       	ldi	r25, 0x00	; 0
    13b8:	02 2e       	mov	r0, r18
    13ba:	02 c0       	rjmp	.+4      	; 0x13c0 <GPIO_writePin+0x164>
    13bc:	88 0f       	add	r24, r24
    13be:	99 1f       	adc	r25, r25
    13c0:	0a 94       	dec	r0
    13c2:	e2 f7       	brpl	.-8      	; 0x13bc <GPIO_writePin+0x160>
    13c4:	80 95       	com	r24
    13c6:	84 23       	and	r24, r20
    13c8:	8c 93       	st	X, r24
    13ca:	2b c0       	rjmp	.+86     	; 0x1422 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    13cc:	8b 81       	ldd	r24, Y+3	; 0x03
    13ce:	81 30       	cpi	r24, 0x01	; 1
    13d0:	a1 f4       	brne	.+40     	; 0x13fa <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    13d2:	a2 e3       	ldi	r26, 0x32	; 50
    13d4:	b0 e0       	ldi	r27, 0x00	; 0
    13d6:	e2 e3       	ldi	r30, 0x32	; 50
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	80 81       	ld	r24, Z
    13dc:	48 2f       	mov	r20, r24
    13de:	8a 81       	ldd	r24, Y+2	; 0x02
    13e0:	28 2f       	mov	r18, r24
    13e2:	30 e0       	ldi	r19, 0x00	; 0
    13e4:	81 e0       	ldi	r24, 0x01	; 1
    13e6:	90 e0       	ldi	r25, 0x00	; 0
    13e8:	02 2e       	mov	r0, r18
    13ea:	02 c0       	rjmp	.+4      	; 0x13f0 <GPIO_writePin+0x194>
    13ec:	88 0f       	add	r24, r24
    13ee:	99 1f       	adc	r25, r25
    13f0:	0a 94       	dec	r0
    13f2:	e2 f7       	brpl	.-8      	; 0x13ec <GPIO_writePin+0x190>
    13f4:	84 2b       	or	r24, r20
    13f6:	8c 93       	st	X, r24
    13f8:	14 c0       	rjmp	.+40     	; 0x1422 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    13fa:	a2 e3       	ldi	r26, 0x32	; 50
    13fc:	b0 e0       	ldi	r27, 0x00	; 0
    13fe:	e2 e3       	ldi	r30, 0x32	; 50
    1400:	f0 e0       	ldi	r31, 0x00	; 0
    1402:	80 81       	ld	r24, Z
    1404:	48 2f       	mov	r20, r24
    1406:	8a 81       	ldd	r24, Y+2	; 0x02
    1408:	28 2f       	mov	r18, r24
    140a:	30 e0       	ldi	r19, 0x00	; 0
    140c:	81 e0       	ldi	r24, 0x01	; 1
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	02 2e       	mov	r0, r18
    1412:	02 c0       	rjmp	.+4      	; 0x1418 <GPIO_writePin+0x1bc>
    1414:	88 0f       	add	r24, r24
    1416:	99 1f       	adc	r25, r25
    1418:	0a 94       	dec	r0
    141a:	e2 f7       	brpl	.-8      	; 0x1414 <GPIO_writePin+0x1b8>
    141c:	80 95       	com	r24
    141e:	84 23       	and	r24, r20
    1420:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1422:	0f 90       	pop	r0
    1424:	0f 90       	pop	r0
    1426:	0f 90       	pop	r0
    1428:	0f 90       	pop	r0
    142a:	0f 90       	pop	r0
    142c:	cf 91       	pop	r28
    142e:	df 91       	pop	r29
    1430:	08 95       	ret

00001432 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1432:	df 93       	push	r29
    1434:	cf 93       	push	r28
    1436:	00 d0       	rcall	.+0      	; 0x1438 <GPIO_readPin+0x6>
    1438:	00 d0       	rcall	.+0      	; 0x143a <GPIO_readPin+0x8>
    143a:	0f 92       	push	r0
    143c:	cd b7       	in	r28, 0x3d	; 61
    143e:	de b7       	in	r29, 0x3e	; 62
    1440:	8a 83       	std	Y+2, r24	; 0x02
    1442:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1444:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1446:	8b 81       	ldd	r24, Y+3	; 0x03
    1448:	88 30       	cpi	r24, 0x08	; 8
    144a:	08 f0       	brcs	.+2      	; 0x144e <GPIO_readPin+0x1c>
    144c:	84 c0       	rjmp	.+264    	; 0x1556 <GPIO_readPin+0x124>
    144e:	8a 81       	ldd	r24, Y+2	; 0x02
    1450:	84 30       	cpi	r24, 0x04	; 4
    1452:	08 f0       	brcs	.+2      	; 0x1456 <GPIO_readPin+0x24>
    1454:	80 c0       	rjmp	.+256    	; 0x1556 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1456:	8a 81       	ldd	r24, Y+2	; 0x02
    1458:	28 2f       	mov	r18, r24
    145a:	30 e0       	ldi	r19, 0x00	; 0
    145c:	3d 83       	std	Y+5, r19	; 0x05
    145e:	2c 83       	std	Y+4, r18	; 0x04
    1460:	4c 81       	ldd	r20, Y+4	; 0x04
    1462:	5d 81       	ldd	r21, Y+5	; 0x05
    1464:	41 30       	cpi	r20, 0x01	; 1
    1466:	51 05       	cpc	r21, r1
    1468:	79 f1       	breq	.+94     	; 0x14c8 <GPIO_readPin+0x96>
    146a:	8c 81       	ldd	r24, Y+4	; 0x04
    146c:	9d 81       	ldd	r25, Y+5	; 0x05
    146e:	82 30       	cpi	r24, 0x02	; 2
    1470:	91 05       	cpc	r25, r1
    1472:	34 f4       	brge	.+12     	; 0x1480 <GPIO_readPin+0x4e>
    1474:	2c 81       	ldd	r18, Y+4	; 0x04
    1476:	3d 81       	ldd	r19, Y+5	; 0x05
    1478:	21 15       	cp	r18, r1
    147a:	31 05       	cpc	r19, r1
    147c:	69 f0       	breq	.+26     	; 0x1498 <GPIO_readPin+0x66>
    147e:	6b c0       	rjmp	.+214    	; 0x1556 <GPIO_readPin+0x124>
    1480:	4c 81       	ldd	r20, Y+4	; 0x04
    1482:	5d 81       	ldd	r21, Y+5	; 0x05
    1484:	42 30       	cpi	r20, 0x02	; 2
    1486:	51 05       	cpc	r21, r1
    1488:	b9 f1       	breq	.+110    	; 0x14f8 <GPIO_readPin+0xc6>
    148a:	8c 81       	ldd	r24, Y+4	; 0x04
    148c:	9d 81       	ldd	r25, Y+5	; 0x05
    148e:	83 30       	cpi	r24, 0x03	; 3
    1490:	91 05       	cpc	r25, r1
    1492:	09 f4       	brne	.+2      	; 0x1496 <GPIO_readPin+0x64>
    1494:	49 c0       	rjmp	.+146    	; 0x1528 <GPIO_readPin+0xf6>
    1496:	5f c0       	rjmp	.+190    	; 0x1556 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1498:	e9 e3       	ldi	r30, 0x39	; 57
    149a:	f0 e0       	ldi	r31, 0x00	; 0
    149c:	80 81       	ld	r24, Z
    149e:	28 2f       	mov	r18, r24
    14a0:	30 e0       	ldi	r19, 0x00	; 0
    14a2:	8b 81       	ldd	r24, Y+3	; 0x03
    14a4:	88 2f       	mov	r24, r24
    14a6:	90 e0       	ldi	r25, 0x00	; 0
    14a8:	a9 01       	movw	r20, r18
    14aa:	02 c0       	rjmp	.+4      	; 0x14b0 <GPIO_readPin+0x7e>
    14ac:	55 95       	asr	r21
    14ae:	47 95       	ror	r20
    14b0:	8a 95       	dec	r24
    14b2:	e2 f7       	brpl	.-8      	; 0x14ac <GPIO_readPin+0x7a>
    14b4:	ca 01       	movw	r24, r20
    14b6:	81 70       	andi	r24, 0x01	; 1
    14b8:	90 70       	andi	r25, 0x00	; 0
    14ba:	88 23       	and	r24, r24
    14bc:	19 f0       	breq	.+6      	; 0x14c4 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    14be:	81 e0       	ldi	r24, 0x01	; 1
    14c0:	89 83       	std	Y+1, r24	; 0x01
    14c2:	49 c0       	rjmp	.+146    	; 0x1556 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    14c4:	19 82       	std	Y+1, r1	; 0x01
    14c6:	47 c0       	rjmp	.+142    	; 0x1556 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    14c8:	e6 e3       	ldi	r30, 0x36	; 54
    14ca:	f0 e0       	ldi	r31, 0x00	; 0
    14cc:	80 81       	ld	r24, Z
    14ce:	28 2f       	mov	r18, r24
    14d0:	30 e0       	ldi	r19, 0x00	; 0
    14d2:	8b 81       	ldd	r24, Y+3	; 0x03
    14d4:	88 2f       	mov	r24, r24
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	a9 01       	movw	r20, r18
    14da:	02 c0       	rjmp	.+4      	; 0x14e0 <GPIO_readPin+0xae>
    14dc:	55 95       	asr	r21
    14de:	47 95       	ror	r20
    14e0:	8a 95       	dec	r24
    14e2:	e2 f7       	brpl	.-8      	; 0x14dc <GPIO_readPin+0xaa>
    14e4:	ca 01       	movw	r24, r20
    14e6:	81 70       	andi	r24, 0x01	; 1
    14e8:	90 70       	andi	r25, 0x00	; 0
    14ea:	88 23       	and	r24, r24
    14ec:	19 f0       	breq	.+6      	; 0x14f4 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    14ee:	81 e0       	ldi	r24, 0x01	; 1
    14f0:	89 83       	std	Y+1, r24	; 0x01
    14f2:	31 c0       	rjmp	.+98     	; 0x1556 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    14f4:	19 82       	std	Y+1, r1	; 0x01
    14f6:	2f c0       	rjmp	.+94     	; 0x1556 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    14f8:	e3 e3       	ldi	r30, 0x33	; 51
    14fa:	f0 e0       	ldi	r31, 0x00	; 0
    14fc:	80 81       	ld	r24, Z
    14fe:	28 2f       	mov	r18, r24
    1500:	30 e0       	ldi	r19, 0x00	; 0
    1502:	8b 81       	ldd	r24, Y+3	; 0x03
    1504:	88 2f       	mov	r24, r24
    1506:	90 e0       	ldi	r25, 0x00	; 0
    1508:	a9 01       	movw	r20, r18
    150a:	02 c0       	rjmp	.+4      	; 0x1510 <GPIO_readPin+0xde>
    150c:	55 95       	asr	r21
    150e:	47 95       	ror	r20
    1510:	8a 95       	dec	r24
    1512:	e2 f7       	brpl	.-8      	; 0x150c <GPIO_readPin+0xda>
    1514:	ca 01       	movw	r24, r20
    1516:	81 70       	andi	r24, 0x01	; 1
    1518:	90 70       	andi	r25, 0x00	; 0
    151a:	88 23       	and	r24, r24
    151c:	19 f0       	breq	.+6      	; 0x1524 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    151e:	81 e0       	ldi	r24, 0x01	; 1
    1520:	89 83       	std	Y+1, r24	; 0x01
    1522:	19 c0       	rjmp	.+50     	; 0x1556 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1524:	19 82       	std	Y+1, r1	; 0x01
    1526:	17 c0       	rjmp	.+46     	; 0x1556 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1528:	e0 e3       	ldi	r30, 0x30	; 48
    152a:	f0 e0       	ldi	r31, 0x00	; 0
    152c:	80 81       	ld	r24, Z
    152e:	28 2f       	mov	r18, r24
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	8b 81       	ldd	r24, Y+3	; 0x03
    1534:	88 2f       	mov	r24, r24
    1536:	90 e0       	ldi	r25, 0x00	; 0
    1538:	a9 01       	movw	r20, r18
    153a:	02 c0       	rjmp	.+4      	; 0x1540 <GPIO_readPin+0x10e>
    153c:	55 95       	asr	r21
    153e:	47 95       	ror	r20
    1540:	8a 95       	dec	r24
    1542:	e2 f7       	brpl	.-8      	; 0x153c <GPIO_readPin+0x10a>
    1544:	ca 01       	movw	r24, r20
    1546:	81 70       	andi	r24, 0x01	; 1
    1548:	90 70       	andi	r25, 0x00	; 0
    154a:	88 23       	and	r24, r24
    154c:	19 f0       	breq	.+6      	; 0x1554 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    154e:	81 e0       	ldi	r24, 0x01	; 1
    1550:	89 83       	std	Y+1, r24	; 0x01
    1552:	01 c0       	rjmp	.+2      	; 0x1556 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1554:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1556:	89 81       	ldd	r24, Y+1	; 0x01
}
    1558:	0f 90       	pop	r0
    155a:	0f 90       	pop	r0
    155c:	0f 90       	pop	r0
    155e:	0f 90       	pop	r0
    1560:	0f 90       	pop	r0
    1562:	cf 91       	pop	r28
    1564:	df 91       	pop	r29
    1566:	08 95       	ret

00001568 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1568:	df 93       	push	r29
    156a:	cf 93       	push	r28
    156c:	00 d0       	rcall	.+0      	; 0x156e <GPIO_setupPortDirection+0x6>
    156e:	00 d0       	rcall	.+0      	; 0x1570 <GPIO_setupPortDirection+0x8>
    1570:	cd b7       	in	r28, 0x3d	; 61
    1572:	de b7       	in	r29, 0x3e	; 62
    1574:	89 83       	std	Y+1, r24	; 0x01
    1576:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1578:	89 81       	ldd	r24, Y+1	; 0x01
    157a:	84 30       	cpi	r24, 0x04	; 4
    157c:	90 f5       	brcc	.+100    	; 0x15e2 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    157e:	89 81       	ldd	r24, Y+1	; 0x01
    1580:	28 2f       	mov	r18, r24
    1582:	30 e0       	ldi	r19, 0x00	; 0
    1584:	3c 83       	std	Y+4, r19	; 0x04
    1586:	2b 83       	std	Y+3, r18	; 0x03
    1588:	8b 81       	ldd	r24, Y+3	; 0x03
    158a:	9c 81       	ldd	r25, Y+4	; 0x04
    158c:	81 30       	cpi	r24, 0x01	; 1
    158e:	91 05       	cpc	r25, r1
    1590:	d1 f0       	breq	.+52     	; 0x15c6 <GPIO_setupPortDirection+0x5e>
    1592:	2b 81       	ldd	r18, Y+3	; 0x03
    1594:	3c 81       	ldd	r19, Y+4	; 0x04
    1596:	22 30       	cpi	r18, 0x02	; 2
    1598:	31 05       	cpc	r19, r1
    159a:	2c f4       	brge	.+10     	; 0x15a6 <GPIO_setupPortDirection+0x3e>
    159c:	8b 81       	ldd	r24, Y+3	; 0x03
    159e:	9c 81       	ldd	r25, Y+4	; 0x04
    15a0:	00 97       	sbiw	r24, 0x00	; 0
    15a2:	61 f0       	breq	.+24     	; 0x15bc <GPIO_setupPortDirection+0x54>
    15a4:	1e c0       	rjmp	.+60     	; 0x15e2 <GPIO_setupPortDirection+0x7a>
    15a6:	2b 81       	ldd	r18, Y+3	; 0x03
    15a8:	3c 81       	ldd	r19, Y+4	; 0x04
    15aa:	22 30       	cpi	r18, 0x02	; 2
    15ac:	31 05       	cpc	r19, r1
    15ae:	81 f0       	breq	.+32     	; 0x15d0 <GPIO_setupPortDirection+0x68>
    15b0:	8b 81       	ldd	r24, Y+3	; 0x03
    15b2:	9c 81       	ldd	r25, Y+4	; 0x04
    15b4:	83 30       	cpi	r24, 0x03	; 3
    15b6:	91 05       	cpc	r25, r1
    15b8:	81 f0       	breq	.+32     	; 0x15da <GPIO_setupPortDirection+0x72>
    15ba:	13 c0       	rjmp	.+38     	; 0x15e2 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    15bc:	ea e3       	ldi	r30, 0x3A	; 58
    15be:	f0 e0       	ldi	r31, 0x00	; 0
    15c0:	8a 81       	ldd	r24, Y+2	; 0x02
    15c2:	80 83       	st	Z, r24
    15c4:	0e c0       	rjmp	.+28     	; 0x15e2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    15c6:	e7 e3       	ldi	r30, 0x37	; 55
    15c8:	f0 e0       	ldi	r31, 0x00	; 0
    15ca:	8a 81       	ldd	r24, Y+2	; 0x02
    15cc:	80 83       	st	Z, r24
    15ce:	09 c0       	rjmp	.+18     	; 0x15e2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    15d0:	e4 e3       	ldi	r30, 0x34	; 52
    15d2:	f0 e0       	ldi	r31, 0x00	; 0
    15d4:	8a 81       	ldd	r24, Y+2	; 0x02
    15d6:	80 83       	st	Z, r24
    15d8:	04 c0       	rjmp	.+8      	; 0x15e2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    15da:	e1 e3       	ldi	r30, 0x31	; 49
    15dc:	f0 e0       	ldi	r31, 0x00	; 0
    15de:	8a 81       	ldd	r24, Y+2	; 0x02
    15e0:	80 83       	st	Z, r24
			break;
		}
	}
}
    15e2:	0f 90       	pop	r0
    15e4:	0f 90       	pop	r0
    15e6:	0f 90       	pop	r0
    15e8:	0f 90       	pop	r0
    15ea:	cf 91       	pop	r28
    15ec:	df 91       	pop	r29
    15ee:	08 95       	ret

000015f0 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    15f0:	df 93       	push	r29
    15f2:	cf 93       	push	r28
    15f4:	00 d0       	rcall	.+0      	; 0x15f6 <GPIO_writePort+0x6>
    15f6:	00 d0       	rcall	.+0      	; 0x15f8 <GPIO_writePort+0x8>
    15f8:	cd b7       	in	r28, 0x3d	; 61
    15fa:	de b7       	in	r29, 0x3e	; 62
    15fc:	89 83       	std	Y+1, r24	; 0x01
    15fe:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1600:	89 81       	ldd	r24, Y+1	; 0x01
    1602:	84 30       	cpi	r24, 0x04	; 4
    1604:	90 f5       	brcc	.+100    	; 0x166a <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1606:	89 81       	ldd	r24, Y+1	; 0x01
    1608:	28 2f       	mov	r18, r24
    160a:	30 e0       	ldi	r19, 0x00	; 0
    160c:	3c 83       	std	Y+4, r19	; 0x04
    160e:	2b 83       	std	Y+3, r18	; 0x03
    1610:	8b 81       	ldd	r24, Y+3	; 0x03
    1612:	9c 81       	ldd	r25, Y+4	; 0x04
    1614:	81 30       	cpi	r24, 0x01	; 1
    1616:	91 05       	cpc	r25, r1
    1618:	d1 f0       	breq	.+52     	; 0x164e <GPIO_writePort+0x5e>
    161a:	2b 81       	ldd	r18, Y+3	; 0x03
    161c:	3c 81       	ldd	r19, Y+4	; 0x04
    161e:	22 30       	cpi	r18, 0x02	; 2
    1620:	31 05       	cpc	r19, r1
    1622:	2c f4       	brge	.+10     	; 0x162e <GPIO_writePort+0x3e>
    1624:	8b 81       	ldd	r24, Y+3	; 0x03
    1626:	9c 81       	ldd	r25, Y+4	; 0x04
    1628:	00 97       	sbiw	r24, 0x00	; 0
    162a:	61 f0       	breq	.+24     	; 0x1644 <GPIO_writePort+0x54>
    162c:	1e c0       	rjmp	.+60     	; 0x166a <GPIO_writePort+0x7a>
    162e:	2b 81       	ldd	r18, Y+3	; 0x03
    1630:	3c 81       	ldd	r19, Y+4	; 0x04
    1632:	22 30       	cpi	r18, 0x02	; 2
    1634:	31 05       	cpc	r19, r1
    1636:	81 f0       	breq	.+32     	; 0x1658 <GPIO_writePort+0x68>
    1638:	8b 81       	ldd	r24, Y+3	; 0x03
    163a:	9c 81       	ldd	r25, Y+4	; 0x04
    163c:	83 30       	cpi	r24, 0x03	; 3
    163e:	91 05       	cpc	r25, r1
    1640:	81 f0       	breq	.+32     	; 0x1662 <GPIO_writePort+0x72>
    1642:	13 c0       	rjmp	.+38     	; 0x166a <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1644:	eb e3       	ldi	r30, 0x3B	; 59
    1646:	f0 e0       	ldi	r31, 0x00	; 0
    1648:	8a 81       	ldd	r24, Y+2	; 0x02
    164a:	80 83       	st	Z, r24
    164c:	0e c0       	rjmp	.+28     	; 0x166a <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    164e:	e8 e3       	ldi	r30, 0x38	; 56
    1650:	f0 e0       	ldi	r31, 0x00	; 0
    1652:	8a 81       	ldd	r24, Y+2	; 0x02
    1654:	80 83       	st	Z, r24
    1656:	09 c0       	rjmp	.+18     	; 0x166a <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1658:	e5 e3       	ldi	r30, 0x35	; 53
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	8a 81       	ldd	r24, Y+2	; 0x02
    165e:	80 83       	st	Z, r24
    1660:	04 c0       	rjmp	.+8      	; 0x166a <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1662:	e2 e3       	ldi	r30, 0x32	; 50
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	8a 81       	ldd	r24, Y+2	; 0x02
    1668:	80 83       	st	Z, r24
			break;
		}
	}
}
    166a:	0f 90       	pop	r0
    166c:	0f 90       	pop	r0
    166e:	0f 90       	pop	r0
    1670:	0f 90       	pop	r0
    1672:	cf 91       	pop	r28
    1674:	df 91       	pop	r29
    1676:	08 95       	ret

00001678 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1678:	df 93       	push	r29
    167a:	cf 93       	push	r28
    167c:	00 d0       	rcall	.+0      	; 0x167e <GPIO_readPort+0x6>
    167e:	00 d0       	rcall	.+0      	; 0x1680 <GPIO_readPort+0x8>
    1680:	cd b7       	in	r28, 0x3d	; 61
    1682:	de b7       	in	r29, 0x3e	; 62
    1684:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1686:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1688:	8a 81       	ldd	r24, Y+2	; 0x02
    168a:	84 30       	cpi	r24, 0x04	; 4
    168c:	90 f5       	brcc	.+100    	; 0x16f2 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    168e:	8a 81       	ldd	r24, Y+2	; 0x02
    1690:	28 2f       	mov	r18, r24
    1692:	30 e0       	ldi	r19, 0x00	; 0
    1694:	3c 83       	std	Y+4, r19	; 0x04
    1696:	2b 83       	std	Y+3, r18	; 0x03
    1698:	8b 81       	ldd	r24, Y+3	; 0x03
    169a:	9c 81       	ldd	r25, Y+4	; 0x04
    169c:	81 30       	cpi	r24, 0x01	; 1
    169e:	91 05       	cpc	r25, r1
    16a0:	d1 f0       	breq	.+52     	; 0x16d6 <GPIO_readPort+0x5e>
    16a2:	2b 81       	ldd	r18, Y+3	; 0x03
    16a4:	3c 81       	ldd	r19, Y+4	; 0x04
    16a6:	22 30       	cpi	r18, 0x02	; 2
    16a8:	31 05       	cpc	r19, r1
    16aa:	2c f4       	brge	.+10     	; 0x16b6 <GPIO_readPort+0x3e>
    16ac:	8b 81       	ldd	r24, Y+3	; 0x03
    16ae:	9c 81       	ldd	r25, Y+4	; 0x04
    16b0:	00 97       	sbiw	r24, 0x00	; 0
    16b2:	61 f0       	breq	.+24     	; 0x16cc <GPIO_readPort+0x54>
    16b4:	1e c0       	rjmp	.+60     	; 0x16f2 <GPIO_readPort+0x7a>
    16b6:	2b 81       	ldd	r18, Y+3	; 0x03
    16b8:	3c 81       	ldd	r19, Y+4	; 0x04
    16ba:	22 30       	cpi	r18, 0x02	; 2
    16bc:	31 05       	cpc	r19, r1
    16be:	81 f0       	breq	.+32     	; 0x16e0 <GPIO_readPort+0x68>
    16c0:	8b 81       	ldd	r24, Y+3	; 0x03
    16c2:	9c 81       	ldd	r25, Y+4	; 0x04
    16c4:	83 30       	cpi	r24, 0x03	; 3
    16c6:	91 05       	cpc	r25, r1
    16c8:	81 f0       	breq	.+32     	; 0x16ea <GPIO_readPort+0x72>
    16ca:	13 c0       	rjmp	.+38     	; 0x16f2 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    16cc:	e9 e3       	ldi	r30, 0x39	; 57
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	80 81       	ld	r24, Z
    16d2:	89 83       	std	Y+1, r24	; 0x01
    16d4:	0e c0       	rjmp	.+28     	; 0x16f2 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    16d6:	e6 e3       	ldi	r30, 0x36	; 54
    16d8:	f0 e0       	ldi	r31, 0x00	; 0
    16da:	80 81       	ld	r24, Z
    16dc:	89 83       	std	Y+1, r24	; 0x01
    16de:	09 c0       	rjmp	.+18     	; 0x16f2 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    16e0:	e3 e3       	ldi	r30, 0x33	; 51
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	80 81       	ld	r24, Z
    16e6:	89 83       	std	Y+1, r24	; 0x01
    16e8:	04 c0       	rjmp	.+8      	; 0x16f2 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    16ea:	e0 e3       	ldi	r30, 0x30	; 48
    16ec:	f0 e0       	ldi	r31, 0x00	; 0
    16ee:	80 81       	ld	r24, Z
    16f0:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    16f2:	89 81       	ldd	r24, Y+1	; 0x01
}
    16f4:	0f 90       	pop	r0
    16f6:	0f 90       	pop	r0
    16f8:	0f 90       	pop	r0
    16fa:	0f 90       	pop	r0
    16fc:	cf 91       	pop	r28
    16fe:	df 91       	pop	r29
    1700:	08 95       	ret

00001702 <LCD_init>:
 * Initialize the LCD:
 * 1. Setup the LCD pins directions by use the GPIO driver.
 * 2. Setup the LCD Data Mode 4-bits or 8-bits.
 */
void LCD_init(void)
{
    1702:	df 93       	push	r29
    1704:	cf 93       	push	r28
    1706:	cd b7       	in	r28, 0x3d	; 61
    1708:	de b7       	in	r29, 0x3e	; 62
	/* Configure the direction for RS, RW and E pins as output pins */
	GPIO_setupPinDirection(LCD_RS_PORT_ID,LCD_RS_PIN_ID,PIN_OUTPUT);
    170a:	80 e0       	ldi	r24, 0x00	; 0
    170c:	64 e0       	ldi	r22, 0x04	; 4
    170e:	41 e0       	ldi	r20, 0x01	; 1
    1710:	0e 94 43 08 	call	0x1086	; 0x1086 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_RW_PORT_ID,LCD_RW_PIN_ID,PIN_OUTPUT);
    1714:	80 e0       	ldi	r24, 0x00	; 0
    1716:	65 e0       	ldi	r22, 0x05	; 5
    1718:	41 e0       	ldi	r20, 0x01	; 1
    171a:	0e 94 43 08 	call	0x1086	; 0x1086 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_E_PORT_ID,LCD_E_PIN_ID,PIN_OUTPUT);
    171e:	80 e0       	ldi	r24, 0x00	; 0
    1720:	66 e0       	ldi	r22, 0x06	; 6
    1722:	41 e0       	ldi	r20, 0x01	; 1
    1724:	0e 94 43 08 	call	0x1086	; 0x1086 <GPIO_setupPinDirection>

	/* Configure the data port as output port */
	GPIO_setupPortDirection(LCD_DATA_PORT_ID,PORT_OUTPUT);
    1728:	81 e0       	ldi	r24, 0x01	; 1
    172a:	6f ef       	ldi	r22, 0xFF	; 255
    172c:	0e 94 b4 0a 	call	0x1568	; 0x1568 <GPIO_setupPortDirection>

	LCD_sendCommand(LCD_TWO_LINES_EIGHT_BITS_MODE); /* use 2-line lcd + 8-bit Data Mode + 5*7 dot display Mode */
    1730:	88 e3       	ldi	r24, 0x38	; 56
    1732:	0e 94 a4 0b 	call	0x1748	; 0x1748 <LCD_sendCommand>
	
	LCD_sendCommand(LCD_CURSOR_OFF); /* cursor off */
    1736:	8c e0       	ldi	r24, 0x0C	; 12
    1738:	0e 94 a4 0b 	call	0x1748	; 0x1748 <LCD_sendCommand>
	
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* clear LCD at the beginning */
    173c:	81 e0       	ldi	r24, 0x01	; 1
    173e:	0e 94 a4 0b 	call	0x1748	; 0x1748 <LCD_sendCommand>
}
    1742:	cf 91       	pop	r28
    1744:	df 91       	pop	r29
    1746:	08 95       	ret

00001748 <LCD_sendCommand>:
/*
 * Description :
 * Send the required command to the screen
 */
void LCD_sendCommand(uint8 command)
{
    1748:	df 93       	push	r29
    174a:	cf 93       	push	r28
    174c:	cd b7       	in	r28, 0x3d	; 61
    174e:	de b7       	in	r29, 0x3e	; 62
    1750:	e9 97       	sbiw	r28, 0x39	; 57
    1752:	0f b6       	in	r0, 0x3f	; 63
    1754:	f8 94       	cli
    1756:	de bf       	out	0x3e, r29	; 62
    1758:	0f be       	out	0x3f, r0	; 63
    175a:	cd bf       	out	0x3d, r28	; 61
    175c:	89 af       	std	Y+57, r24	; 0x39
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_LOW); /* Instruction Mode RS=0 */
    175e:	80 e0       	ldi	r24, 0x00	; 0
    1760:	64 e0       	ldi	r22, 0x04	; 4
    1762:	40 e0       	ldi	r20, 0x00	; 0
    1764:	0e 94 2e 09 	call	0x125c	; 0x125c <GPIO_writePin>
	GPIO_writePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,LOGIC_LOW); /* write data to LCD so RW=0 */
    1768:	80 e0       	ldi	r24, 0x00	; 0
    176a:	65 e0       	ldi	r22, 0x05	; 5
    176c:	40 e0       	ldi	r20, 0x00	; 0
    176e:	0e 94 2e 09 	call	0x125c	; 0x125c <GPIO_writePin>
    1772:	80 e0       	ldi	r24, 0x00	; 0
    1774:	90 e0       	ldi	r25, 0x00	; 0
    1776:	a0 e8       	ldi	r26, 0x80	; 128
    1778:	bf e3       	ldi	r27, 0x3F	; 63
    177a:	8d ab       	std	Y+53, r24	; 0x35
    177c:	9e ab       	std	Y+54, r25	; 0x36
    177e:	af ab       	std	Y+55, r26	; 0x37
    1780:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1782:	6d a9       	ldd	r22, Y+53	; 0x35
    1784:	7e a9       	ldd	r23, Y+54	; 0x36
    1786:	8f a9       	ldd	r24, Y+55	; 0x37
    1788:	98 ad       	ldd	r25, Y+56	; 0x38
    178a:	20 e0       	ldi	r18, 0x00	; 0
    178c:	30 e0       	ldi	r19, 0x00	; 0
    178e:	4a ef       	ldi	r20, 0xFA	; 250
    1790:	54 e4       	ldi	r21, 0x44	; 68
    1792:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1796:	dc 01       	movw	r26, r24
    1798:	cb 01       	movw	r24, r22
    179a:	89 ab       	std	Y+49, r24	; 0x31
    179c:	9a ab       	std	Y+50, r25	; 0x32
    179e:	ab ab       	std	Y+51, r26	; 0x33
    17a0:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    17a2:	69 a9       	ldd	r22, Y+49	; 0x31
    17a4:	7a a9       	ldd	r23, Y+50	; 0x32
    17a6:	8b a9       	ldd	r24, Y+51	; 0x33
    17a8:	9c a9       	ldd	r25, Y+52	; 0x34
    17aa:	20 e0       	ldi	r18, 0x00	; 0
    17ac:	30 e0       	ldi	r19, 0x00	; 0
    17ae:	40 e8       	ldi	r20, 0x80	; 128
    17b0:	5f e3       	ldi	r21, 0x3F	; 63
    17b2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    17b6:	88 23       	and	r24, r24
    17b8:	2c f4       	brge	.+10     	; 0x17c4 <LCD_sendCommand+0x7c>
		__ticks = 1;
    17ba:	81 e0       	ldi	r24, 0x01	; 1
    17bc:	90 e0       	ldi	r25, 0x00	; 0
    17be:	98 ab       	std	Y+48, r25	; 0x30
    17c0:	8f a7       	std	Y+47, r24	; 0x2f
    17c2:	3f c0       	rjmp	.+126    	; 0x1842 <LCD_sendCommand+0xfa>
	else if (__tmp > 65535)
    17c4:	69 a9       	ldd	r22, Y+49	; 0x31
    17c6:	7a a9       	ldd	r23, Y+50	; 0x32
    17c8:	8b a9       	ldd	r24, Y+51	; 0x33
    17ca:	9c a9       	ldd	r25, Y+52	; 0x34
    17cc:	20 e0       	ldi	r18, 0x00	; 0
    17ce:	3f ef       	ldi	r19, 0xFF	; 255
    17d0:	4f e7       	ldi	r20, 0x7F	; 127
    17d2:	57 e4       	ldi	r21, 0x47	; 71
    17d4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    17d8:	18 16       	cp	r1, r24
    17da:	4c f5       	brge	.+82     	; 0x182e <LCD_sendCommand+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17dc:	6d a9       	ldd	r22, Y+53	; 0x35
    17de:	7e a9       	ldd	r23, Y+54	; 0x36
    17e0:	8f a9       	ldd	r24, Y+55	; 0x37
    17e2:	98 ad       	ldd	r25, Y+56	; 0x38
    17e4:	20 e0       	ldi	r18, 0x00	; 0
    17e6:	30 e0       	ldi	r19, 0x00	; 0
    17e8:	40 e2       	ldi	r20, 0x20	; 32
    17ea:	51 e4       	ldi	r21, 0x41	; 65
    17ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17f0:	dc 01       	movw	r26, r24
    17f2:	cb 01       	movw	r24, r22
    17f4:	bc 01       	movw	r22, r24
    17f6:	cd 01       	movw	r24, r26
    17f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17fc:	dc 01       	movw	r26, r24
    17fe:	cb 01       	movw	r24, r22
    1800:	98 ab       	std	Y+48, r25	; 0x30
    1802:	8f a7       	std	Y+47, r24	; 0x2f
    1804:	0f c0       	rjmp	.+30     	; 0x1824 <LCD_sendCommand+0xdc>
    1806:	88 ec       	ldi	r24, 0xC8	; 200
    1808:	90 e0       	ldi	r25, 0x00	; 0
    180a:	9e a7       	std	Y+46, r25	; 0x2e
    180c:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    180e:	8d a5       	ldd	r24, Y+45	; 0x2d
    1810:	9e a5       	ldd	r25, Y+46	; 0x2e
    1812:	01 97       	sbiw	r24, 0x01	; 1
    1814:	f1 f7       	brne	.-4      	; 0x1812 <LCD_sendCommand+0xca>
    1816:	9e a7       	std	Y+46, r25	; 0x2e
    1818:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    181a:	8f a5       	ldd	r24, Y+47	; 0x2f
    181c:	98 a9       	ldd	r25, Y+48	; 0x30
    181e:	01 97       	sbiw	r24, 0x01	; 1
    1820:	98 ab       	std	Y+48, r25	; 0x30
    1822:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1824:	8f a5       	ldd	r24, Y+47	; 0x2f
    1826:	98 a9       	ldd	r25, Y+48	; 0x30
    1828:	00 97       	sbiw	r24, 0x00	; 0
    182a:	69 f7       	brne	.-38     	; 0x1806 <LCD_sendCommand+0xbe>
    182c:	14 c0       	rjmp	.+40     	; 0x1856 <LCD_sendCommand+0x10e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    182e:	69 a9       	ldd	r22, Y+49	; 0x31
    1830:	7a a9       	ldd	r23, Y+50	; 0x32
    1832:	8b a9       	ldd	r24, Y+51	; 0x33
    1834:	9c a9       	ldd	r25, Y+52	; 0x34
    1836:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    183a:	dc 01       	movw	r26, r24
    183c:	cb 01       	movw	r24, r22
    183e:	98 ab       	std	Y+48, r25	; 0x30
    1840:	8f a7       	std	Y+47, r24	; 0x2f
    1842:	8f a5       	ldd	r24, Y+47	; 0x2f
    1844:	98 a9       	ldd	r25, Y+48	; 0x30
    1846:	9c a7       	std	Y+44, r25	; 0x2c
    1848:	8b a7       	std	Y+43, r24	; 0x2b
    184a:	8b a5       	ldd	r24, Y+43	; 0x2b
    184c:	9c a5       	ldd	r25, Y+44	; 0x2c
    184e:	01 97       	sbiw	r24, 0x01	; 1
    1850:	f1 f7       	brne	.-4      	; 0x184e <LCD_sendCommand+0x106>
    1852:	9c a7       	std	Y+44, r25	; 0x2c
    1854:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
    1856:	80 e0       	ldi	r24, 0x00	; 0
    1858:	66 e0       	ldi	r22, 0x06	; 6
    185a:	41 e0       	ldi	r20, 0x01	; 1
    185c:	0e 94 2e 09 	call	0x125c	; 0x125c <GPIO_writePin>
    1860:	80 e0       	ldi	r24, 0x00	; 0
    1862:	90 e0       	ldi	r25, 0x00	; 0
    1864:	a0 e8       	ldi	r26, 0x80	; 128
    1866:	bf e3       	ldi	r27, 0x3F	; 63
    1868:	8f a3       	std	Y+39, r24	; 0x27
    186a:	98 a7       	std	Y+40, r25	; 0x28
    186c:	a9 a7       	std	Y+41, r26	; 0x29
    186e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1870:	6f a1       	ldd	r22, Y+39	; 0x27
    1872:	78 a5       	ldd	r23, Y+40	; 0x28
    1874:	89 a5       	ldd	r24, Y+41	; 0x29
    1876:	9a a5       	ldd	r25, Y+42	; 0x2a
    1878:	20 e0       	ldi	r18, 0x00	; 0
    187a:	30 e0       	ldi	r19, 0x00	; 0
    187c:	4a ef       	ldi	r20, 0xFA	; 250
    187e:	54 e4       	ldi	r21, 0x44	; 68
    1880:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1884:	dc 01       	movw	r26, r24
    1886:	cb 01       	movw	r24, r22
    1888:	8b a3       	std	Y+35, r24	; 0x23
    188a:	9c a3       	std	Y+36, r25	; 0x24
    188c:	ad a3       	std	Y+37, r26	; 0x25
    188e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1890:	6b a1       	ldd	r22, Y+35	; 0x23
    1892:	7c a1       	ldd	r23, Y+36	; 0x24
    1894:	8d a1       	ldd	r24, Y+37	; 0x25
    1896:	9e a1       	ldd	r25, Y+38	; 0x26
    1898:	20 e0       	ldi	r18, 0x00	; 0
    189a:	30 e0       	ldi	r19, 0x00	; 0
    189c:	40 e8       	ldi	r20, 0x80	; 128
    189e:	5f e3       	ldi	r21, 0x3F	; 63
    18a0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    18a4:	88 23       	and	r24, r24
    18a6:	2c f4       	brge	.+10     	; 0x18b2 <LCD_sendCommand+0x16a>
		__ticks = 1;
    18a8:	81 e0       	ldi	r24, 0x01	; 1
    18aa:	90 e0       	ldi	r25, 0x00	; 0
    18ac:	9a a3       	std	Y+34, r25	; 0x22
    18ae:	89 a3       	std	Y+33, r24	; 0x21
    18b0:	3f c0       	rjmp	.+126    	; 0x1930 <LCD_sendCommand+0x1e8>
	else if (__tmp > 65535)
    18b2:	6b a1       	ldd	r22, Y+35	; 0x23
    18b4:	7c a1       	ldd	r23, Y+36	; 0x24
    18b6:	8d a1       	ldd	r24, Y+37	; 0x25
    18b8:	9e a1       	ldd	r25, Y+38	; 0x26
    18ba:	20 e0       	ldi	r18, 0x00	; 0
    18bc:	3f ef       	ldi	r19, 0xFF	; 255
    18be:	4f e7       	ldi	r20, 0x7F	; 127
    18c0:	57 e4       	ldi	r21, 0x47	; 71
    18c2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    18c6:	18 16       	cp	r1, r24
    18c8:	4c f5       	brge	.+82     	; 0x191c <LCD_sendCommand+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18ca:	6f a1       	ldd	r22, Y+39	; 0x27
    18cc:	78 a5       	ldd	r23, Y+40	; 0x28
    18ce:	89 a5       	ldd	r24, Y+41	; 0x29
    18d0:	9a a5       	ldd	r25, Y+42	; 0x2a
    18d2:	20 e0       	ldi	r18, 0x00	; 0
    18d4:	30 e0       	ldi	r19, 0x00	; 0
    18d6:	40 e2       	ldi	r20, 0x20	; 32
    18d8:	51 e4       	ldi	r21, 0x41	; 65
    18da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18de:	dc 01       	movw	r26, r24
    18e0:	cb 01       	movw	r24, r22
    18e2:	bc 01       	movw	r22, r24
    18e4:	cd 01       	movw	r24, r26
    18e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18ea:	dc 01       	movw	r26, r24
    18ec:	cb 01       	movw	r24, r22
    18ee:	9a a3       	std	Y+34, r25	; 0x22
    18f0:	89 a3       	std	Y+33, r24	; 0x21
    18f2:	0f c0       	rjmp	.+30     	; 0x1912 <LCD_sendCommand+0x1ca>
    18f4:	88 ec       	ldi	r24, 0xC8	; 200
    18f6:	90 e0       	ldi	r25, 0x00	; 0
    18f8:	98 a3       	std	Y+32, r25	; 0x20
    18fa:	8f 8f       	std	Y+31, r24	; 0x1f
    18fc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    18fe:	98 a1       	ldd	r25, Y+32	; 0x20
    1900:	01 97       	sbiw	r24, 0x01	; 1
    1902:	f1 f7       	brne	.-4      	; 0x1900 <LCD_sendCommand+0x1b8>
    1904:	98 a3       	std	Y+32, r25	; 0x20
    1906:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1908:	89 a1       	ldd	r24, Y+33	; 0x21
    190a:	9a a1       	ldd	r25, Y+34	; 0x22
    190c:	01 97       	sbiw	r24, 0x01	; 1
    190e:	9a a3       	std	Y+34, r25	; 0x22
    1910:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1912:	89 a1       	ldd	r24, Y+33	; 0x21
    1914:	9a a1       	ldd	r25, Y+34	; 0x22
    1916:	00 97       	sbiw	r24, 0x00	; 0
    1918:	69 f7       	brne	.-38     	; 0x18f4 <LCD_sendCommand+0x1ac>
    191a:	14 c0       	rjmp	.+40     	; 0x1944 <LCD_sendCommand+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    191c:	6b a1       	ldd	r22, Y+35	; 0x23
    191e:	7c a1       	ldd	r23, Y+36	; 0x24
    1920:	8d a1       	ldd	r24, Y+37	; 0x25
    1922:	9e a1       	ldd	r25, Y+38	; 0x26
    1924:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1928:	dc 01       	movw	r26, r24
    192a:	cb 01       	movw	r24, r22
    192c:	9a a3       	std	Y+34, r25	; 0x22
    192e:	89 a3       	std	Y+33, r24	; 0x21
    1930:	89 a1       	ldd	r24, Y+33	; 0x21
    1932:	9a a1       	ldd	r25, Y+34	; 0x22
    1934:	9e 8f       	std	Y+30, r25	; 0x1e
    1936:	8d 8f       	std	Y+29, r24	; 0x1d
    1938:	8d 8d       	ldd	r24, Y+29	; 0x1d
    193a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    193c:	01 97       	sbiw	r24, 0x01	; 1
    193e:	f1 f7       	brne	.-4      	; 0x193c <LCD_sendCommand+0x1f4>
    1940:	9e 8f       	std	Y+30, r25	; 0x1e
    1942:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */
	GPIO_writePort(LCD_DATA_PORT_ID,command); /* out the required command to the data bus D0 --> D7 */
    1944:	81 e0       	ldi	r24, 0x01	; 1
    1946:	69 ad       	ldd	r22, Y+57	; 0x39
    1948:	0e 94 f8 0a 	call	0x15f0	; 0x15f0 <GPIO_writePort>
    194c:	80 e0       	ldi	r24, 0x00	; 0
    194e:	90 e0       	ldi	r25, 0x00	; 0
    1950:	a0 e8       	ldi	r26, 0x80	; 128
    1952:	bf e3       	ldi	r27, 0x3F	; 63
    1954:	89 8f       	std	Y+25, r24	; 0x19
    1956:	9a 8f       	std	Y+26, r25	; 0x1a
    1958:	ab 8f       	std	Y+27, r26	; 0x1b
    195a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    195c:	69 8d       	ldd	r22, Y+25	; 0x19
    195e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1960:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1962:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1964:	20 e0       	ldi	r18, 0x00	; 0
    1966:	30 e0       	ldi	r19, 0x00	; 0
    1968:	4a ef       	ldi	r20, 0xFA	; 250
    196a:	54 e4       	ldi	r21, 0x44	; 68
    196c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1970:	dc 01       	movw	r26, r24
    1972:	cb 01       	movw	r24, r22
    1974:	8d 8b       	std	Y+21, r24	; 0x15
    1976:	9e 8b       	std	Y+22, r25	; 0x16
    1978:	af 8b       	std	Y+23, r26	; 0x17
    197a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    197c:	6d 89       	ldd	r22, Y+21	; 0x15
    197e:	7e 89       	ldd	r23, Y+22	; 0x16
    1980:	8f 89       	ldd	r24, Y+23	; 0x17
    1982:	98 8d       	ldd	r25, Y+24	; 0x18
    1984:	20 e0       	ldi	r18, 0x00	; 0
    1986:	30 e0       	ldi	r19, 0x00	; 0
    1988:	40 e8       	ldi	r20, 0x80	; 128
    198a:	5f e3       	ldi	r21, 0x3F	; 63
    198c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1990:	88 23       	and	r24, r24
    1992:	2c f4       	brge	.+10     	; 0x199e <LCD_sendCommand+0x256>
		__ticks = 1;
    1994:	81 e0       	ldi	r24, 0x01	; 1
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	9c 8b       	std	Y+20, r25	; 0x14
    199a:	8b 8b       	std	Y+19, r24	; 0x13
    199c:	3f c0       	rjmp	.+126    	; 0x1a1c <LCD_sendCommand+0x2d4>
	else if (__tmp > 65535)
    199e:	6d 89       	ldd	r22, Y+21	; 0x15
    19a0:	7e 89       	ldd	r23, Y+22	; 0x16
    19a2:	8f 89       	ldd	r24, Y+23	; 0x17
    19a4:	98 8d       	ldd	r25, Y+24	; 0x18
    19a6:	20 e0       	ldi	r18, 0x00	; 0
    19a8:	3f ef       	ldi	r19, 0xFF	; 255
    19aa:	4f e7       	ldi	r20, 0x7F	; 127
    19ac:	57 e4       	ldi	r21, 0x47	; 71
    19ae:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    19b2:	18 16       	cp	r1, r24
    19b4:	4c f5       	brge	.+82     	; 0x1a08 <LCD_sendCommand+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19b6:	69 8d       	ldd	r22, Y+25	; 0x19
    19b8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    19ba:	8b 8d       	ldd	r24, Y+27	; 0x1b
    19bc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    19be:	20 e0       	ldi	r18, 0x00	; 0
    19c0:	30 e0       	ldi	r19, 0x00	; 0
    19c2:	40 e2       	ldi	r20, 0x20	; 32
    19c4:	51 e4       	ldi	r21, 0x41	; 65
    19c6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19ca:	dc 01       	movw	r26, r24
    19cc:	cb 01       	movw	r24, r22
    19ce:	bc 01       	movw	r22, r24
    19d0:	cd 01       	movw	r24, r26
    19d2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19d6:	dc 01       	movw	r26, r24
    19d8:	cb 01       	movw	r24, r22
    19da:	9c 8b       	std	Y+20, r25	; 0x14
    19dc:	8b 8b       	std	Y+19, r24	; 0x13
    19de:	0f c0       	rjmp	.+30     	; 0x19fe <LCD_sendCommand+0x2b6>
    19e0:	88 ec       	ldi	r24, 0xC8	; 200
    19e2:	90 e0       	ldi	r25, 0x00	; 0
    19e4:	9a 8b       	std	Y+18, r25	; 0x12
    19e6:	89 8b       	std	Y+17, r24	; 0x11
    19e8:	89 89       	ldd	r24, Y+17	; 0x11
    19ea:	9a 89       	ldd	r25, Y+18	; 0x12
    19ec:	01 97       	sbiw	r24, 0x01	; 1
    19ee:	f1 f7       	brne	.-4      	; 0x19ec <LCD_sendCommand+0x2a4>
    19f0:	9a 8b       	std	Y+18, r25	; 0x12
    19f2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19f4:	8b 89       	ldd	r24, Y+19	; 0x13
    19f6:	9c 89       	ldd	r25, Y+20	; 0x14
    19f8:	01 97       	sbiw	r24, 0x01	; 1
    19fa:	9c 8b       	std	Y+20, r25	; 0x14
    19fc:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19fe:	8b 89       	ldd	r24, Y+19	; 0x13
    1a00:	9c 89       	ldd	r25, Y+20	; 0x14
    1a02:	00 97       	sbiw	r24, 0x00	; 0
    1a04:	69 f7       	brne	.-38     	; 0x19e0 <LCD_sendCommand+0x298>
    1a06:	14 c0       	rjmp	.+40     	; 0x1a30 <LCD_sendCommand+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a08:	6d 89       	ldd	r22, Y+21	; 0x15
    1a0a:	7e 89       	ldd	r23, Y+22	; 0x16
    1a0c:	8f 89       	ldd	r24, Y+23	; 0x17
    1a0e:	98 8d       	ldd	r25, Y+24	; 0x18
    1a10:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a14:	dc 01       	movw	r26, r24
    1a16:	cb 01       	movw	r24, r22
    1a18:	9c 8b       	std	Y+20, r25	; 0x14
    1a1a:	8b 8b       	std	Y+19, r24	; 0x13
    1a1c:	8b 89       	ldd	r24, Y+19	; 0x13
    1a1e:	9c 89       	ldd	r25, Y+20	; 0x14
    1a20:	98 8b       	std	Y+16, r25	; 0x10
    1a22:	8f 87       	std	Y+15, r24	; 0x0f
    1a24:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a26:	98 89       	ldd	r25, Y+16	; 0x10
    1a28:	01 97       	sbiw	r24, 0x01	; 1
    1a2a:	f1 f7       	brne	.-4      	; 0x1a28 <LCD_sendCommand+0x2e0>
    1a2c:	98 8b       	std	Y+16, r25	; 0x10
    1a2e:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
    1a30:	80 e0       	ldi	r24, 0x00	; 0
    1a32:	66 e0       	ldi	r22, 0x06	; 6
    1a34:	40 e0       	ldi	r20, 0x00	; 0
    1a36:	0e 94 2e 09 	call	0x125c	; 0x125c <GPIO_writePin>
    1a3a:	80 e0       	ldi	r24, 0x00	; 0
    1a3c:	90 e0       	ldi	r25, 0x00	; 0
    1a3e:	a0 e8       	ldi	r26, 0x80	; 128
    1a40:	bf e3       	ldi	r27, 0x3F	; 63
    1a42:	8b 87       	std	Y+11, r24	; 0x0b
    1a44:	9c 87       	std	Y+12, r25	; 0x0c
    1a46:	ad 87       	std	Y+13, r26	; 0x0d
    1a48:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a4a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a4c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a4e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a50:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a52:	20 e0       	ldi	r18, 0x00	; 0
    1a54:	30 e0       	ldi	r19, 0x00	; 0
    1a56:	4a ef       	ldi	r20, 0xFA	; 250
    1a58:	54 e4       	ldi	r21, 0x44	; 68
    1a5a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a5e:	dc 01       	movw	r26, r24
    1a60:	cb 01       	movw	r24, r22
    1a62:	8f 83       	std	Y+7, r24	; 0x07
    1a64:	98 87       	std	Y+8, r25	; 0x08
    1a66:	a9 87       	std	Y+9, r26	; 0x09
    1a68:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1a6a:	6f 81       	ldd	r22, Y+7	; 0x07
    1a6c:	78 85       	ldd	r23, Y+8	; 0x08
    1a6e:	89 85       	ldd	r24, Y+9	; 0x09
    1a70:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a72:	20 e0       	ldi	r18, 0x00	; 0
    1a74:	30 e0       	ldi	r19, 0x00	; 0
    1a76:	40 e8       	ldi	r20, 0x80	; 128
    1a78:	5f e3       	ldi	r21, 0x3F	; 63
    1a7a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1a7e:	88 23       	and	r24, r24
    1a80:	2c f4       	brge	.+10     	; 0x1a8c <LCD_sendCommand+0x344>
		__ticks = 1;
    1a82:	81 e0       	ldi	r24, 0x01	; 1
    1a84:	90 e0       	ldi	r25, 0x00	; 0
    1a86:	9e 83       	std	Y+6, r25	; 0x06
    1a88:	8d 83       	std	Y+5, r24	; 0x05
    1a8a:	3f c0       	rjmp	.+126    	; 0x1b0a <LCD_sendCommand+0x3c2>
	else if (__tmp > 65535)
    1a8c:	6f 81       	ldd	r22, Y+7	; 0x07
    1a8e:	78 85       	ldd	r23, Y+8	; 0x08
    1a90:	89 85       	ldd	r24, Y+9	; 0x09
    1a92:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a94:	20 e0       	ldi	r18, 0x00	; 0
    1a96:	3f ef       	ldi	r19, 0xFF	; 255
    1a98:	4f e7       	ldi	r20, 0x7F	; 127
    1a9a:	57 e4       	ldi	r21, 0x47	; 71
    1a9c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1aa0:	18 16       	cp	r1, r24
    1aa2:	4c f5       	brge	.+82     	; 0x1af6 <LCD_sendCommand+0x3ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1aa4:	6b 85       	ldd	r22, Y+11	; 0x0b
    1aa6:	7c 85       	ldd	r23, Y+12	; 0x0c
    1aa8:	8d 85       	ldd	r24, Y+13	; 0x0d
    1aaa:	9e 85       	ldd	r25, Y+14	; 0x0e
    1aac:	20 e0       	ldi	r18, 0x00	; 0
    1aae:	30 e0       	ldi	r19, 0x00	; 0
    1ab0:	40 e2       	ldi	r20, 0x20	; 32
    1ab2:	51 e4       	ldi	r21, 0x41	; 65
    1ab4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ab8:	dc 01       	movw	r26, r24
    1aba:	cb 01       	movw	r24, r22
    1abc:	bc 01       	movw	r22, r24
    1abe:	cd 01       	movw	r24, r26
    1ac0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ac4:	dc 01       	movw	r26, r24
    1ac6:	cb 01       	movw	r24, r22
    1ac8:	9e 83       	std	Y+6, r25	; 0x06
    1aca:	8d 83       	std	Y+5, r24	; 0x05
    1acc:	0f c0       	rjmp	.+30     	; 0x1aec <LCD_sendCommand+0x3a4>
    1ace:	88 ec       	ldi	r24, 0xC8	; 200
    1ad0:	90 e0       	ldi	r25, 0x00	; 0
    1ad2:	9c 83       	std	Y+4, r25	; 0x04
    1ad4:	8b 83       	std	Y+3, r24	; 0x03
    1ad6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad8:	9c 81       	ldd	r25, Y+4	; 0x04
    1ada:	01 97       	sbiw	r24, 0x01	; 1
    1adc:	f1 f7       	brne	.-4      	; 0x1ada <LCD_sendCommand+0x392>
    1ade:	9c 83       	std	Y+4, r25	; 0x04
    1ae0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ae2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ae4:	9e 81       	ldd	r25, Y+6	; 0x06
    1ae6:	01 97       	sbiw	r24, 0x01	; 1
    1ae8:	9e 83       	std	Y+6, r25	; 0x06
    1aea:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1aec:	8d 81       	ldd	r24, Y+5	; 0x05
    1aee:	9e 81       	ldd	r25, Y+6	; 0x06
    1af0:	00 97       	sbiw	r24, 0x00	; 0
    1af2:	69 f7       	brne	.-38     	; 0x1ace <LCD_sendCommand+0x386>
    1af4:	14 c0       	rjmp	.+40     	; 0x1b1e <LCD_sendCommand+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1af6:	6f 81       	ldd	r22, Y+7	; 0x07
    1af8:	78 85       	ldd	r23, Y+8	; 0x08
    1afa:	89 85       	ldd	r24, Y+9	; 0x09
    1afc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1afe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b02:	dc 01       	movw	r26, r24
    1b04:	cb 01       	movw	r24, r22
    1b06:	9e 83       	std	Y+6, r25	; 0x06
    1b08:	8d 83       	std	Y+5, r24	; 0x05
    1b0a:	8d 81       	ldd	r24, Y+5	; 0x05
    1b0c:	9e 81       	ldd	r25, Y+6	; 0x06
    1b0e:	9a 83       	std	Y+2, r25	; 0x02
    1b10:	89 83       	std	Y+1, r24	; 0x01
    1b12:	89 81       	ldd	r24, Y+1	; 0x01
    1b14:	9a 81       	ldd	r25, Y+2	; 0x02
    1b16:	01 97       	sbiw	r24, 0x01	; 1
    1b18:	f1 f7       	brne	.-4      	; 0x1b16 <LCD_sendCommand+0x3ce>
    1b1a:	9a 83       	std	Y+2, r25	; 0x02
    1b1c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
}
    1b1e:	e9 96       	adiw	r28, 0x39	; 57
    1b20:	0f b6       	in	r0, 0x3f	; 63
    1b22:	f8 94       	cli
    1b24:	de bf       	out	0x3e, r29	; 62
    1b26:	0f be       	out	0x3f, r0	; 63
    1b28:	cd bf       	out	0x3d, r28	; 61
    1b2a:	cf 91       	pop	r28
    1b2c:	df 91       	pop	r29
    1b2e:	08 95       	ret

00001b30 <LCD_displayCharacter>:
/*
 * Description :
 * Display the required character on the screen
 */
void LCD_displayCharacter(uint8 data)
{
    1b30:	df 93       	push	r29
    1b32:	cf 93       	push	r28
    1b34:	cd b7       	in	r28, 0x3d	; 61
    1b36:	de b7       	in	r29, 0x3e	; 62
    1b38:	e9 97       	sbiw	r28, 0x39	; 57
    1b3a:	0f b6       	in	r0, 0x3f	; 63
    1b3c:	f8 94       	cli
    1b3e:	de bf       	out	0x3e, r29	; 62
    1b40:	0f be       	out	0x3f, r0	; 63
    1b42:	cd bf       	out	0x3d, r28	; 61
    1b44:	89 af       	std	Y+57, r24	; 0x39
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_HIGH); /* Data Mode RS=1 */
    1b46:	80 e0       	ldi	r24, 0x00	; 0
    1b48:	64 e0       	ldi	r22, 0x04	; 4
    1b4a:	41 e0       	ldi	r20, 0x01	; 1
    1b4c:	0e 94 2e 09 	call	0x125c	; 0x125c <GPIO_writePin>
	GPIO_writePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,LOGIC_LOW); /* write data to LCD so RW=0 */
    1b50:	80 e0       	ldi	r24, 0x00	; 0
    1b52:	65 e0       	ldi	r22, 0x05	; 5
    1b54:	40 e0       	ldi	r20, 0x00	; 0
    1b56:	0e 94 2e 09 	call	0x125c	; 0x125c <GPIO_writePin>
    1b5a:	80 e0       	ldi	r24, 0x00	; 0
    1b5c:	90 e0       	ldi	r25, 0x00	; 0
    1b5e:	a0 e8       	ldi	r26, 0x80	; 128
    1b60:	bf e3       	ldi	r27, 0x3F	; 63
    1b62:	8d ab       	std	Y+53, r24	; 0x35
    1b64:	9e ab       	std	Y+54, r25	; 0x36
    1b66:	af ab       	std	Y+55, r26	; 0x37
    1b68:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b6a:	6d a9       	ldd	r22, Y+53	; 0x35
    1b6c:	7e a9       	ldd	r23, Y+54	; 0x36
    1b6e:	8f a9       	ldd	r24, Y+55	; 0x37
    1b70:	98 ad       	ldd	r25, Y+56	; 0x38
    1b72:	20 e0       	ldi	r18, 0x00	; 0
    1b74:	30 e0       	ldi	r19, 0x00	; 0
    1b76:	4a ef       	ldi	r20, 0xFA	; 250
    1b78:	54 e4       	ldi	r21, 0x44	; 68
    1b7a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b7e:	dc 01       	movw	r26, r24
    1b80:	cb 01       	movw	r24, r22
    1b82:	89 ab       	std	Y+49, r24	; 0x31
    1b84:	9a ab       	std	Y+50, r25	; 0x32
    1b86:	ab ab       	std	Y+51, r26	; 0x33
    1b88:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1b8a:	69 a9       	ldd	r22, Y+49	; 0x31
    1b8c:	7a a9       	ldd	r23, Y+50	; 0x32
    1b8e:	8b a9       	ldd	r24, Y+51	; 0x33
    1b90:	9c a9       	ldd	r25, Y+52	; 0x34
    1b92:	20 e0       	ldi	r18, 0x00	; 0
    1b94:	30 e0       	ldi	r19, 0x00	; 0
    1b96:	40 e8       	ldi	r20, 0x80	; 128
    1b98:	5f e3       	ldi	r21, 0x3F	; 63
    1b9a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1b9e:	88 23       	and	r24, r24
    1ba0:	2c f4       	brge	.+10     	; 0x1bac <LCD_displayCharacter+0x7c>
		__ticks = 1;
    1ba2:	81 e0       	ldi	r24, 0x01	; 1
    1ba4:	90 e0       	ldi	r25, 0x00	; 0
    1ba6:	98 ab       	std	Y+48, r25	; 0x30
    1ba8:	8f a7       	std	Y+47, r24	; 0x2f
    1baa:	3f c0       	rjmp	.+126    	; 0x1c2a <LCD_displayCharacter+0xfa>
	else if (__tmp > 65535)
    1bac:	69 a9       	ldd	r22, Y+49	; 0x31
    1bae:	7a a9       	ldd	r23, Y+50	; 0x32
    1bb0:	8b a9       	ldd	r24, Y+51	; 0x33
    1bb2:	9c a9       	ldd	r25, Y+52	; 0x34
    1bb4:	20 e0       	ldi	r18, 0x00	; 0
    1bb6:	3f ef       	ldi	r19, 0xFF	; 255
    1bb8:	4f e7       	ldi	r20, 0x7F	; 127
    1bba:	57 e4       	ldi	r21, 0x47	; 71
    1bbc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1bc0:	18 16       	cp	r1, r24
    1bc2:	4c f5       	brge	.+82     	; 0x1c16 <LCD_displayCharacter+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bc4:	6d a9       	ldd	r22, Y+53	; 0x35
    1bc6:	7e a9       	ldd	r23, Y+54	; 0x36
    1bc8:	8f a9       	ldd	r24, Y+55	; 0x37
    1bca:	98 ad       	ldd	r25, Y+56	; 0x38
    1bcc:	20 e0       	ldi	r18, 0x00	; 0
    1bce:	30 e0       	ldi	r19, 0x00	; 0
    1bd0:	40 e2       	ldi	r20, 0x20	; 32
    1bd2:	51 e4       	ldi	r21, 0x41	; 65
    1bd4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bd8:	dc 01       	movw	r26, r24
    1bda:	cb 01       	movw	r24, r22
    1bdc:	bc 01       	movw	r22, r24
    1bde:	cd 01       	movw	r24, r26
    1be0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1be4:	dc 01       	movw	r26, r24
    1be6:	cb 01       	movw	r24, r22
    1be8:	98 ab       	std	Y+48, r25	; 0x30
    1bea:	8f a7       	std	Y+47, r24	; 0x2f
    1bec:	0f c0       	rjmp	.+30     	; 0x1c0c <LCD_displayCharacter+0xdc>
    1bee:	88 ec       	ldi	r24, 0xC8	; 200
    1bf0:	90 e0       	ldi	r25, 0x00	; 0
    1bf2:	9e a7       	std	Y+46, r25	; 0x2e
    1bf4:	8d a7       	std	Y+45, r24	; 0x2d
    1bf6:	8d a5       	ldd	r24, Y+45	; 0x2d
    1bf8:	9e a5       	ldd	r25, Y+46	; 0x2e
    1bfa:	01 97       	sbiw	r24, 0x01	; 1
    1bfc:	f1 f7       	brne	.-4      	; 0x1bfa <LCD_displayCharacter+0xca>
    1bfe:	9e a7       	std	Y+46, r25	; 0x2e
    1c00:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c02:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c04:	98 a9       	ldd	r25, Y+48	; 0x30
    1c06:	01 97       	sbiw	r24, 0x01	; 1
    1c08:	98 ab       	std	Y+48, r25	; 0x30
    1c0a:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c0c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c0e:	98 a9       	ldd	r25, Y+48	; 0x30
    1c10:	00 97       	sbiw	r24, 0x00	; 0
    1c12:	69 f7       	brne	.-38     	; 0x1bee <LCD_displayCharacter+0xbe>
    1c14:	14 c0       	rjmp	.+40     	; 0x1c3e <LCD_displayCharacter+0x10e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c16:	69 a9       	ldd	r22, Y+49	; 0x31
    1c18:	7a a9       	ldd	r23, Y+50	; 0x32
    1c1a:	8b a9       	ldd	r24, Y+51	; 0x33
    1c1c:	9c a9       	ldd	r25, Y+52	; 0x34
    1c1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c22:	dc 01       	movw	r26, r24
    1c24:	cb 01       	movw	r24, r22
    1c26:	98 ab       	std	Y+48, r25	; 0x30
    1c28:	8f a7       	std	Y+47, r24	; 0x2f
    1c2a:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c2c:	98 a9       	ldd	r25, Y+48	; 0x30
    1c2e:	9c a7       	std	Y+44, r25	; 0x2c
    1c30:	8b a7       	std	Y+43, r24	; 0x2b
    1c32:	8b a5       	ldd	r24, Y+43	; 0x2b
    1c34:	9c a5       	ldd	r25, Y+44	; 0x2c
    1c36:	01 97       	sbiw	r24, 0x01	; 1
    1c38:	f1 f7       	brne	.-4      	; 0x1c36 <LCD_displayCharacter+0x106>
    1c3a:	9c a7       	std	Y+44, r25	; 0x2c
    1c3c:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
    1c3e:	80 e0       	ldi	r24, 0x00	; 0
    1c40:	66 e0       	ldi	r22, 0x06	; 6
    1c42:	41 e0       	ldi	r20, 0x01	; 1
    1c44:	0e 94 2e 09 	call	0x125c	; 0x125c <GPIO_writePin>
    1c48:	80 e0       	ldi	r24, 0x00	; 0
    1c4a:	90 e0       	ldi	r25, 0x00	; 0
    1c4c:	a0 e8       	ldi	r26, 0x80	; 128
    1c4e:	bf e3       	ldi	r27, 0x3F	; 63
    1c50:	8f a3       	std	Y+39, r24	; 0x27
    1c52:	98 a7       	std	Y+40, r25	; 0x28
    1c54:	a9 a7       	std	Y+41, r26	; 0x29
    1c56:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c58:	6f a1       	ldd	r22, Y+39	; 0x27
    1c5a:	78 a5       	ldd	r23, Y+40	; 0x28
    1c5c:	89 a5       	ldd	r24, Y+41	; 0x29
    1c5e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1c60:	20 e0       	ldi	r18, 0x00	; 0
    1c62:	30 e0       	ldi	r19, 0x00	; 0
    1c64:	4a ef       	ldi	r20, 0xFA	; 250
    1c66:	54 e4       	ldi	r21, 0x44	; 68
    1c68:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c6c:	dc 01       	movw	r26, r24
    1c6e:	cb 01       	movw	r24, r22
    1c70:	8b a3       	std	Y+35, r24	; 0x23
    1c72:	9c a3       	std	Y+36, r25	; 0x24
    1c74:	ad a3       	std	Y+37, r26	; 0x25
    1c76:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1c78:	6b a1       	ldd	r22, Y+35	; 0x23
    1c7a:	7c a1       	ldd	r23, Y+36	; 0x24
    1c7c:	8d a1       	ldd	r24, Y+37	; 0x25
    1c7e:	9e a1       	ldd	r25, Y+38	; 0x26
    1c80:	20 e0       	ldi	r18, 0x00	; 0
    1c82:	30 e0       	ldi	r19, 0x00	; 0
    1c84:	40 e8       	ldi	r20, 0x80	; 128
    1c86:	5f e3       	ldi	r21, 0x3F	; 63
    1c88:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c8c:	88 23       	and	r24, r24
    1c8e:	2c f4       	brge	.+10     	; 0x1c9a <LCD_displayCharacter+0x16a>
		__ticks = 1;
    1c90:	81 e0       	ldi	r24, 0x01	; 1
    1c92:	90 e0       	ldi	r25, 0x00	; 0
    1c94:	9a a3       	std	Y+34, r25	; 0x22
    1c96:	89 a3       	std	Y+33, r24	; 0x21
    1c98:	3f c0       	rjmp	.+126    	; 0x1d18 <LCD_displayCharacter+0x1e8>
	else if (__tmp > 65535)
    1c9a:	6b a1       	ldd	r22, Y+35	; 0x23
    1c9c:	7c a1       	ldd	r23, Y+36	; 0x24
    1c9e:	8d a1       	ldd	r24, Y+37	; 0x25
    1ca0:	9e a1       	ldd	r25, Y+38	; 0x26
    1ca2:	20 e0       	ldi	r18, 0x00	; 0
    1ca4:	3f ef       	ldi	r19, 0xFF	; 255
    1ca6:	4f e7       	ldi	r20, 0x7F	; 127
    1ca8:	57 e4       	ldi	r21, 0x47	; 71
    1caa:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1cae:	18 16       	cp	r1, r24
    1cb0:	4c f5       	brge	.+82     	; 0x1d04 <LCD_displayCharacter+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cb2:	6f a1       	ldd	r22, Y+39	; 0x27
    1cb4:	78 a5       	ldd	r23, Y+40	; 0x28
    1cb6:	89 a5       	ldd	r24, Y+41	; 0x29
    1cb8:	9a a5       	ldd	r25, Y+42	; 0x2a
    1cba:	20 e0       	ldi	r18, 0x00	; 0
    1cbc:	30 e0       	ldi	r19, 0x00	; 0
    1cbe:	40 e2       	ldi	r20, 0x20	; 32
    1cc0:	51 e4       	ldi	r21, 0x41	; 65
    1cc2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cc6:	dc 01       	movw	r26, r24
    1cc8:	cb 01       	movw	r24, r22
    1cca:	bc 01       	movw	r22, r24
    1ccc:	cd 01       	movw	r24, r26
    1cce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cd2:	dc 01       	movw	r26, r24
    1cd4:	cb 01       	movw	r24, r22
    1cd6:	9a a3       	std	Y+34, r25	; 0x22
    1cd8:	89 a3       	std	Y+33, r24	; 0x21
    1cda:	0f c0       	rjmp	.+30     	; 0x1cfa <LCD_displayCharacter+0x1ca>
    1cdc:	88 ec       	ldi	r24, 0xC8	; 200
    1cde:	90 e0       	ldi	r25, 0x00	; 0
    1ce0:	98 a3       	std	Y+32, r25	; 0x20
    1ce2:	8f 8f       	std	Y+31, r24	; 0x1f
    1ce4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1ce6:	98 a1       	ldd	r25, Y+32	; 0x20
    1ce8:	01 97       	sbiw	r24, 0x01	; 1
    1cea:	f1 f7       	brne	.-4      	; 0x1ce8 <LCD_displayCharacter+0x1b8>
    1cec:	98 a3       	std	Y+32, r25	; 0x20
    1cee:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cf0:	89 a1       	ldd	r24, Y+33	; 0x21
    1cf2:	9a a1       	ldd	r25, Y+34	; 0x22
    1cf4:	01 97       	sbiw	r24, 0x01	; 1
    1cf6:	9a a3       	std	Y+34, r25	; 0x22
    1cf8:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cfa:	89 a1       	ldd	r24, Y+33	; 0x21
    1cfc:	9a a1       	ldd	r25, Y+34	; 0x22
    1cfe:	00 97       	sbiw	r24, 0x00	; 0
    1d00:	69 f7       	brne	.-38     	; 0x1cdc <LCD_displayCharacter+0x1ac>
    1d02:	14 c0       	rjmp	.+40     	; 0x1d2c <LCD_displayCharacter+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d04:	6b a1       	ldd	r22, Y+35	; 0x23
    1d06:	7c a1       	ldd	r23, Y+36	; 0x24
    1d08:	8d a1       	ldd	r24, Y+37	; 0x25
    1d0a:	9e a1       	ldd	r25, Y+38	; 0x26
    1d0c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d10:	dc 01       	movw	r26, r24
    1d12:	cb 01       	movw	r24, r22
    1d14:	9a a3       	std	Y+34, r25	; 0x22
    1d16:	89 a3       	std	Y+33, r24	; 0x21
    1d18:	89 a1       	ldd	r24, Y+33	; 0x21
    1d1a:	9a a1       	ldd	r25, Y+34	; 0x22
    1d1c:	9e 8f       	std	Y+30, r25	; 0x1e
    1d1e:	8d 8f       	std	Y+29, r24	; 0x1d
    1d20:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1d22:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1d24:	01 97       	sbiw	r24, 0x01	; 1
    1d26:	f1 f7       	brne	.-4      	; 0x1d24 <LCD_displayCharacter+0x1f4>
    1d28:	9e 8f       	std	Y+30, r25	; 0x1e
    1d2a:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */
	GPIO_writePort(LCD_DATA_PORT_ID,data); /* out the required command to the data bus D0 --> D7 */
    1d2c:	81 e0       	ldi	r24, 0x01	; 1
    1d2e:	69 ad       	ldd	r22, Y+57	; 0x39
    1d30:	0e 94 f8 0a 	call	0x15f0	; 0x15f0 <GPIO_writePort>
    1d34:	80 e0       	ldi	r24, 0x00	; 0
    1d36:	90 e0       	ldi	r25, 0x00	; 0
    1d38:	a0 e8       	ldi	r26, 0x80	; 128
    1d3a:	bf e3       	ldi	r27, 0x3F	; 63
    1d3c:	89 8f       	std	Y+25, r24	; 0x19
    1d3e:	9a 8f       	std	Y+26, r25	; 0x1a
    1d40:	ab 8f       	std	Y+27, r26	; 0x1b
    1d42:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d44:	69 8d       	ldd	r22, Y+25	; 0x19
    1d46:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d48:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d4a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d4c:	20 e0       	ldi	r18, 0x00	; 0
    1d4e:	30 e0       	ldi	r19, 0x00	; 0
    1d50:	4a ef       	ldi	r20, 0xFA	; 250
    1d52:	54 e4       	ldi	r21, 0x44	; 68
    1d54:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d58:	dc 01       	movw	r26, r24
    1d5a:	cb 01       	movw	r24, r22
    1d5c:	8d 8b       	std	Y+21, r24	; 0x15
    1d5e:	9e 8b       	std	Y+22, r25	; 0x16
    1d60:	af 8b       	std	Y+23, r26	; 0x17
    1d62:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1d64:	6d 89       	ldd	r22, Y+21	; 0x15
    1d66:	7e 89       	ldd	r23, Y+22	; 0x16
    1d68:	8f 89       	ldd	r24, Y+23	; 0x17
    1d6a:	98 8d       	ldd	r25, Y+24	; 0x18
    1d6c:	20 e0       	ldi	r18, 0x00	; 0
    1d6e:	30 e0       	ldi	r19, 0x00	; 0
    1d70:	40 e8       	ldi	r20, 0x80	; 128
    1d72:	5f e3       	ldi	r21, 0x3F	; 63
    1d74:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d78:	88 23       	and	r24, r24
    1d7a:	2c f4       	brge	.+10     	; 0x1d86 <LCD_displayCharacter+0x256>
		__ticks = 1;
    1d7c:	81 e0       	ldi	r24, 0x01	; 1
    1d7e:	90 e0       	ldi	r25, 0x00	; 0
    1d80:	9c 8b       	std	Y+20, r25	; 0x14
    1d82:	8b 8b       	std	Y+19, r24	; 0x13
    1d84:	3f c0       	rjmp	.+126    	; 0x1e04 <LCD_displayCharacter+0x2d4>
	else if (__tmp > 65535)
    1d86:	6d 89       	ldd	r22, Y+21	; 0x15
    1d88:	7e 89       	ldd	r23, Y+22	; 0x16
    1d8a:	8f 89       	ldd	r24, Y+23	; 0x17
    1d8c:	98 8d       	ldd	r25, Y+24	; 0x18
    1d8e:	20 e0       	ldi	r18, 0x00	; 0
    1d90:	3f ef       	ldi	r19, 0xFF	; 255
    1d92:	4f e7       	ldi	r20, 0x7F	; 127
    1d94:	57 e4       	ldi	r21, 0x47	; 71
    1d96:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d9a:	18 16       	cp	r1, r24
    1d9c:	4c f5       	brge	.+82     	; 0x1df0 <LCD_displayCharacter+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d9e:	69 8d       	ldd	r22, Y+25	; 0x19
    1da0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1da2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1da4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1da6:	20 e0       	ldi	r18, 0x00	; 0
    1da8:	30 e0       	ldi	r19, 0x00	; 0
    1daa:	40 e2       	ldi	r20, 0x20	; 32
    1dac:	51 e4       	ldi	r21, 0x41	; 65
    1dae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1db2:	dc 01       	movw	r26, r24
    1db4:	cb 01       	movw	r24, r22
    1db6:	bc 01       	movw	r22, r24
    1db8:	cd 01       	movw	r24, r26
    1dba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1dbe:	dc 01       	movw	r26, r24
    1dc0:	cb 01       	movw	r24, r22
    1dc2:	9c 8b       	std	Y+20, r25	; 0x14
    1dc4:	8b 8b       	std	Y+19, r24	; 0x13
    1dc6:	0f c0       	rjmp	.+30     	; 0x1de6 <LCD_displayCharacter+0x2b6>
    1dc8:	88 ec       	ldi	r24, 0xC8	; 200
    1dca:	90 e0       	ldi	r25, 0x00	; 0
    1dcc:	9a 8b       	std	Y+18, r25	; 0x12
    1dce:	89 8b       	std	Y+17, r24	; 0x11
    1dd0:	89 89       	ldd	r24, Y+17	; 0x11
    1dd2:	9a 89       	ldd	r25, Y+18	; 0x12
    1dd4:	01 97       	sbiw	r24, 0x01	; 1
    1dd6:	f1 f7       	brne	.-4      	; 0x1dd4 <LCD_displayCharacter+0x2a4>
    1dd8:	9a 8b       	std	Y+18, r25	; 0x12
    1dda:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ddc:	8b 89       	ldd	r24, Y+19	; 0x13
    1dde:	9c 89       	ldd	r25, Y+20	; 0x14
    1de0:	01 97       	sbiw	r24, 0x01	; 1
    1de2:	9c 8b       	std	Y+20, r25	; 0x14
    1de4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1de6:	8b 89       	ldd	r24, Y+19	; 0x13
    1de8:	9c 89       	ldd	r25, Y+20	; 0x14
    1dea:	00 97       	sbiw	r24, 0x00	; 0
    1dec:	69 f7       	brne	.-38     	; 0x1dc8 <LCD_displayCharacter+0x298>
    1dee:	14 c0       	rjmp	.+40     	; 0x1e18 <LCD_displayCharacter+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1df0:	6d 89       	ldd	r22, Y+21	; 0x15
    1df2:	7e 89       	ldd	r23, Y+22	; 0x16
    1df4:	8f 89       	ldd	r24, Y+23	; 0x17
    1df6:	98 8d       	ldd	r25, Y+24	; 0x18
    1df8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1dfc:	dc 01       	movw	r26, r24
    1dfe:	cb 01       	movw	r24, r22
    1e00:	9c 8b       	std	Y+20, r25	; 0x14
    1e02:	8b 8b       	std	Y+19, r24	; 0x13
    1e04:	8b 89       	ldd	r24, Y+19	; 0x13
    1e06:	9c 89       	ldd	r25, Y+20	; 0x14
    1e08:	98 8b       	std	Y+16, r25	; 0x10
    1e0a:	8f 87       	std	Y+15, r24	; 0x0f
    1e0c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e0e:	98 89       	ldd	r25, Y+16	; 0x10
    1e10:	01 97       	sbiw	r24, 0x01	; 1
    1e12:	f1 f7       	brne	.-4      	; 0x1e10 <LCD_displayCharacter+0x2e0>
    1e14:	98 8b       	std	Y+16, r25	; 0x10
    1e16:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
    1e18:	80 e0       	ldi	r24, 0x00	; 0
    1e1a:	66 e0       	ldi	r22, 0x06	; 6
    1e1c:	40 e0       	ldi	r20, 0x00	; 0
    1e1e:	0e 94 2e 09 	call	0x125c	; 0x125c <GPIO_writePin>
    1e22:	80 e0       	ldi	r24, 0x00	; 0
    1e24:	90 e0       	ldi	r25, 0x00	; 0
    1e26:	a0 e8       	ldi	r26, 0x80	; 128
    1e28:	bf e3       	ldi	r27, 0x3F	; 63
    1e2a:	8b 87       	std	Y+11, r24	; 0x0b
    1e2c:	9c 87       	std	Y+12, r25	; 0x0c
    1e2e:	ad 87       	std	Y+13, r26	; 0x0d
    1e30:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e32:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e34:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e36:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e38:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e3a:	20 e0       	ldi	r18, 0x00	; 0
    1e3c:	30 e0       	ldi	r19, 0x00	; 0
    1e3e:	4a ef       	ldi	r20, 0xFA	; 250
    1e40:	54 e4       	ldi	r21, 0x44	; 68
    1e42:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e46:	dc 01       	movw	r26, r24
    1e48:	cb 01       	movw	r24, r22
    1e4a:	8f 83       	std	Y+7, r24	; 0x07
    1e4c:	98 87       	std	Y+8, r25	; 0x08
    1e4e:	a9 87       	std	Y+9, r26	; 0x09
    1e50:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1e52:	6f 81       	ldd	r22, Y+7	; 0x07
    1e54:	78 85       	ldd	r23, Y+8	; 0x08
    1e56:	89 85       	ldd	r24, Y+9	; 0x09
    1e58:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e5a:	20 e0       	ldi	r18, 0x00	; 0
    1e5c:	30 e0       	ldi	r19, 0x00	; 0
    1e5e:	40 e8       	ldi	r20, 0x80	; 128
    1e60:	5f e3       	ldi	r21, 0x3F	; 63
    1e62:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1e66:	88 23       	and	r24, r24
    1e68:	2c f4       	brge	.+10     	; 0x1e74 <LCD_displayCharacter+0x344>
		__ticks = 1;
    1e6a:	81 e0       	ldi	r24, 0x01	; 1
    1e6c:	90 e0       	ldi	r25, 0x00	; 0
    1e6e:	9e 83       	std	Y+6, r25	; 0x06
    1e70:	8d 83       	std	Y+5, r24	; 0x05
    1e72:	3f c0       	rjmp	.+126    	; 0x1ef2 <LCD_displayCharacter+0x3c2>
	else if (__tmp > 65535)
    1e74:	6f 81       	ldd	r22, Y+7	; 0x07
    1e76:	78 85       	ldd	r23, Y+8	; 0x08
    1e78:	89 85       	ldd	r24, Y+9	; 0x09
    1e7a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e7c:	20 e0       	ldi	r18, 0x00	; 0
    1e7e:	3f ef       	ldi	r19, 0xFF	; 255
    1e80:	4f e7       	ldi	r20, 0x7F	; 127
    1e82:	57 e4       	ldi	r21, 0x47	; 71
    1e84:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e88:	18 16       	cp	r1, r24
    1e8a:	4c f5       	brge	.+82     	; 0x1ede <LCD_displayCharacter+0x3ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e8c:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e8e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e90:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e92:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e94:	20 e0       	ldi	r18, 0x00	; 0
    1e96:	30 e0       	ldi	r19, 0x00	; 0
    1e98:	40 e2       	ldi	r20, 0x20	; 32
    1e9a:	51 e4       	ldi	r21, 0x41	; 65
    1e9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ea0:	dc 01       	movw	r26, r24
    1ea2:	cb 01       	movw	r24, r22
    1ea4:	bc 01       	movw	r22, r24
    1ea6:	cd 01       	movw	r24, r26
    1ea8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1eac:	dc 01       	movw	r26, r24
    1eae:	cb 01       	movw	r24, r22
    1eb0:	9e 83       	std	Y+6, r25	; 0x06
    1eb2:	8d 83       	std	Y+5, r24	; 0x05
    1eb4:	0f c0       	rjmp	.+30     	; 0x1ed4 <LCD_displayCharacter+0x3a4>
    1eb6:	88 ec       	ldi	r24, 0xC8	; 200
    1eb8:	90 e0       	ldi	r25, 0x00	; 0
    1eba:	9c 83       	std	Y+4, r25	; 0x04
    1ebc:	8b 83       	std	Y+3, r24	; 0x03
    1ebe:	8b 81       	ldd	r24, Y+3	; 0x03
    1ec0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ec2:	01 97       	sbiw	r24, 0x01	; 1
    1ec4:	f1 f7       	brne	.-4      	; 0x1ec2 <LCD_displayCharacter+0x392>
    1ec6:	9c 83       	std	Y+4, r25	; 0x04
    1ec8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1eca:	8d 81       	ldd	r24, Y+5	; 0x05
    1ecc:	9e 81       	ldd	r25, Y+6	; 0x06
    1ece:	01 97       	sbiw	r24, 0x01	; 1
    1ed0:	9e 83       	std	Y+6, r25	; 0x06
    1ed2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ed4:	8d 81       	ldd	r24, Y+5	; 0x05
    1ed6:	9e 81       	ldd	r25, Y+6	; 0x06
    1ed8:	00 97       	sbiw	r24, 0x00	; 0
    1eda:	69 f7       	brne	.-38     	; 0x1eb6 <LCD_displayCharacter+0x386>
    1edc:	14 c0       	rjmp	.+40     	; 0x1f06 <LCD_displayCharacter+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ede:	6f 81       	ldd	r22, Y+7	; 0x07
    1ee0:	78 85       	ldd	r23, Y+8	; 0x08
    1ee2:	89 85       	ldd	r24, Y+9	; 0x09
    1ee4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ee6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1eea:	dc 01       	movw	r26, r24
    1eec:	cb 01       	movw	r24, r22
    1eee:	9e 83       	std	Y+6, r25	; 0x06
    1ef0:	8d 83       	std	Y+5, r24	; 0x05
    1ef2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ef4:	9e 81       	ldd	r25, Y+6	; 0x06
    1ef6:	9a 83       	std	Y+2, r25	; 0x02
    1ef8:	89 83       	std	Y+1, r24	; 0x01
    1efa:	89 81       	ldd	r24, Y+1	; 0x01
    1efc:	9a 81       	ldd	r25, Y+2	; 0x02
    1efe:	01 97       	sbiw	r24, 0x01	; 1
    1f00:	f1 f7       	brne	.-4      	; 0x1efe <LCD_displayCharacter+0x3ce>
    1f02:	9a 83       	std	Y+2, r25	; 0x02
    1f04:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
}
    1f06:	e9 96       	adiw	r28, 0x39	; 57
    1f08:	0f b6       	in	r0, 0x3f	; 63
    1f0a:	f8 94       	cli
    1f0c:	de bf       	out	0x3e, r29	; 62
    1f0e:	0f be       	out	0x3f, r0	; 63
    1f10:	cd bf       	out	0x3d, r28	; 61
    1f12:	cf 91       	pop	r28
    1f14:	df 91       	pop	r29
    1f16:	08 95       	ret

00001f18 <LCD_displayString>:
/*
 * Description :
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str)
{
    1f18:	df 93       	push	r29
    1f1a:	cf 93       	push	r28
    1f1c:	00 d0       	rcall	.+0      	; 0x1f1e <LCD_displayString+0x6>
    1f1e:	0f 92       	push	r0
    1f20:	cd b7       	in	r28, 0x3d	; 61
    1f22:	de b7       	in	r29, 0x3e	; 62
    1f24:	9b 83       	std	Y+3, r25	; 0x03
    1f26:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1f28:	19 82       	std	Y+1, r1	; 0x01
    1f2a:	0e c0       	rjmp	.+28     	; 0x1f48 <LCD_displayString+0x30>
	while(Str[i] != '\0')
	{
		LCD_displayCharacter(Str[i]);
    1f2c:	89 81       	ldd	r24, Y+1	; 0x01
    1f2e:	28 2f       	mov	r18, r24
    1f30:	30 e0       	ldi	r19, 0x00	; 0
    1f32:	8a 81       	ldd	r24, Y+2	; 0x02
    1f34:	9b 81       	ldd	r25, Y+3	; 0x03
    1f36:	fc 01       	movw	r30, r24
    1f38:	e2 0f       	add	r30, r18
    1f3a:	f3 1f       	adc	r31, r19
    1f3c:	80 81       	ld	r24, Z
    1f3e:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <LCD_displayCharacter>
		i++;
    1f42:	89 81       	ldd	r24, Y+1	; 0x01
    1f44:	8f 5f       	subi	r24, 0xFF	; 255
    1f46:	89 83       	std	Y+1, r24	; 0x01
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    1f48:	89 81       	ldd	r24, Y+1	; 0x01
    1f4a:	28 2f       	mov	r18, r24
    1f4c:	30 e0       	ldi	r19, 0x00	; 0
    1f4e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f50:	9b 81       	ldd	r25, Y+3	; 0x03
    1f52:	fc 01       	movw	r30, r24
    1f54:	e2 0f       	add	r30, r18
    1f56:	f3 1f       	adc	r31, r19
    1f58:	80 81       	ld	r24, Z
    1f5a:	88 23       	and	r24, r24
    1f5c:	39 f7       	brne	.-50     	; 0x1f2c <LCD_displayString+0x14>
	{
		LCD_displayCharacter(*Str);
		Str++;
	}		
	*********************************************************/
}
    1f5e:	0f 90       	pop	r0
    1f60:	0f 90       	pop	r0
    1f62:	0f 90       	pop	r0
    1f64:	cf 91       	pop	r28
    1f66:	df 91       	pop	r29
    1f68:	08 95       	ret

00001f6a <LCD_moveCursor>:
/*
 * Description :
 * Move the cursor to a specified row and column index on the screen
 */
void LCD_moveCursor(uint8 row,uint8 col)
{
    1f6a:	df 93       	push	r29
    1f6c:	cf 93       	push	r28
    1f6e:	00 d0       	rcall	.+0      	; 0x1f70 <LCD_moveCursor+0x6>
    1f70:	00 d0       	rcall	.+0      	; 0x1f72 <LCD_moveCursor+0x8>
    1f72:	0f 92       	push	r0
    1f74:	cd b7       	in	r28, 0x3d	; 61
    1f76:	de b7       	in	r29, 0x3e	; 62
    1f78:	8a 83       	std	Y+2, r24	; 0x02
    1f7a:	6b 83       	std	Y+3, r22	; 0x03
	uint8 lcd_memory_address;
	
	/* Calculate the required address in the LCD DDRAM */
	switch(row)
    1f7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f7e:	28 2f       	mov	r18, r24
    1f80:	30 e0       	ldi	r19, 0x00	; 0
    1f82:	3d 83       	std	Y+5, r19	; 0x05
    1f84:	2c 83       	std	Y+4, r18	; 0x04
    1f86:	8c 81       	ldd	r24, Y+4	; 0x04
    1f88:	9d 81       	ldd	r25, Y+5	; 0x05
    1f8a:	81 30       	cpi	r24, 0x01	; 1
    1f8c:	91 05       	cpc	r25, r1
    1f8e:	c1 f0       	breq	.+48     	; 0x1fc0 <LCD_moveCursor+0x56>
    1f90:	2c 81       	ldd	r18, Y+4	; 0x04
    1f92:	3d 81       	ldd	r19, Y+5	; 0x05
    1f94:	22 30       	cpi	r18, 0x02	; 2
    1f96:	31 05       	cpc	r19, r1
    1f98:	2c f4       	brge	.+10     	; 0x1fa4 <LCD_moveCursor+0x3a>
    1f9a:	8c 81       	ldd	r24, Y+4	; 0x04
    1f9c:	9d 81       	ldd	r25, Y+5	; 0x05
    1f9e:	00 97       	sbiw	r24, 0x00	; 0
    1fa0:	61 f0       	breq	.+24     	; 0x1fba <LCD_moveCursor+0x50>
    1fa2:	19 c0       	rjmp	.+50     	; 0x1fd6 <LCD_moveCursor+0x6c>
    1fa4:	2c 81       	ldd	r18, Y+4	; 0x04
    1fa6:	3d 81       	ldd	r19, Y+5	; 0x05
    1fa8:	22 30       	cpi	r18, 0x02	; 2
    1faa:	31 05       	cpc	r19, r1
    1fac:	69 f0       	breq	.+26     	; 0x1fc8 <LCD_moveCursor+0x5e>
    1fae:	8c 81       	ldd	r24, Y+4	; 0x04
    1fb0:	9d 81       	ldd	r25, Y+5	; 0x05
    1fb2:	83 30       	cpi	r24, 0x03	; 3
    1fb4:	91 05       	cpc	r25, r1
    1fb6:	61 f0       	breq	.+24     	; 0x1fd0 <LCD_moveCursor+0x66>
    1fb8:	0e c0       	rjmp	.+28     	; 0x1fd6 <LCD_moveCursor+0x6c>
	{
		case 0:
			lcd_memory_address=col;
    1fba:	8b 81       	ldd	r24, Y+3	; 0x03
    1fbc:	89 83       	std	Y+1, r24	; 0x01
    1fbe:	0b c0       	rjmp	.+22     	; 0x1fd6 <LCD_moveCursor+0x6c>
				break;
		case 1:
			lcd_memory_address=col+0x40;
    1fc0:	8b 81       	ldd	r24, Y+3	; 0x03
    1fc2:	80 5c       	subi	r24, 0xC0	; 192
    1fc4:	89 83       	std	Y+1, r24	; 0x01
    1fc6:	07 c0       	rjmp	.+14     	; 0x1fd6 <LCD_moveCursor+0x6c>
				break;
		case 2:
			lcd_memory_address=col+0x10;
    1fc8:	8b 81       	ldd	r24, Y+3	; 0x03
    1fca:	80 5f       	subi	r24, 0xF0	; 240
    1fcc:	89 83       	std	Y+1, r24	; 0x01
    1fce:	03 c0       	rjmp	.+6      	; 0x1fd6 <LCD_moveCursor+0x6c>
				break;
		case 3:
			lcd_memory_address=col+0x50;
    1fd0:	8b 81       	ldd	r24, Y+3	; 0x03
    1fd2:	80 5b       	subi	r24, 0xB0	; 176
    1fd4:	89 83       	std	Y+1, r24	; 0x01
				break;
	}					
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(lcd_memory_address | LCD_SET_CURSOR_LOCATION);
    1fd6:	89 81       	ldd	r24, Y+1	; 0x01
    1fd8:	80 68       	ori	r24, 0x80	; 128
    1fda:	0e 94 a4 0b 	call	0x1748	; 0x1748 <LCD_sendCommand>
}
    1fde:	0f 90       	pop	r0
    1fe0:	0f 90       	pop	r0
    1fe2:	0f 90       	pop	r0
    1fe4:	0f 90       	pop	r0
    1fe6:	0f 90       	pop	r0
    1fe8:	cf 91       	pop	r28
    1fea:	df 91       	pop	r29
    1fec:	08 95       	ret

00001fee <LCD_displayStringRowColumn>:
/*
 * Description :
 * Display the required string in a specified row and column index on the screen
 */
void LCD_displayStringRowColumn(uint8 row,uint8 col,const char *Str)
{
    1fee:	df 93       	push	r29
    1ff0:	cf 93       	push	r28
    1ff2:	00 d0       	rcall	.+0      	; 0x1ff4 <LCD_displayStringRowColumn+0x6>
    1ff4:	00 d0       	rcall	.+0      	; 0x1ff6 <LCD_displayStringRowColumn+0x8>
    1ff6:	cd b7       	in	r28, 0x3d	; 61
    1ff8:	de b7       	in	r29, 0x3e	; 62
    1ffa:	89 83       	std	Y+1, r24	; 0x01
    1ffc:	6a 83       	std	Y+2, r22	; 0x02
    1ffe:	5c 83       	std	Y+4, r21	; 0x04
    2000:	4b 83       	std	Y+3, r20	; 0x03
	LCD_moveCursor(row,col); /* go to to the required LCD position */
    2002:	89 81       	ldd	r24, Y+1	; 0x01
    2004:	6a 81       	ldd	r22, Y+2	; 0x02
    2006:	0e 94 b5 0f 	call	0x1f6a	; 0x1f6a <LCD_moveCursor>
	LCD_displayString(Str); /* display the string */
    200a:	8b 81       	ldd	r24, Y+3	; 0x03
    200c:	9c 81       	ldd	r25, Y+4	; 0x04
    200e:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <LCD_displayString>
}
    2012:	0f 90       	pop	r0
    2014:	0f 90       	pop	r0
    2016:	0f 90       	pop	r0
    2018:	0f 90       	pop	r0
    201a:	cf 91       	pop	r28
    201c:	df 91       	pop	r29
    201e:	08 95       	ret

00002020 <LCD_intgerToString>:
/*
 * Description :
 * Display the required decimal value on the screen
 */
void LCD_intgerToString(int data)
{
    2020:	df 93       	push	r29
    2022:	cf 93       	push	r28
    2024:	cd b7       	in	r28, 0x3d	; 61
    2026:	de b7       	in	r29, 0x3e	; 62
    2028:	62 97       	sbiw	r28, 0x12	; 18
    202a:	0f b6       	in	r0, 0x3f	; 63
    202c:	f8 94       	cli
    202e:	de bf       	out	0x3e, r29	; 62
    2030:	0f be       	out	0x3f, r0	; 63
    2032:	cd bf       	out	0x3d, r28	; 61
    2034:	9a 8b       	std	Y+18, r25	; 0x12
    2036:	89 8b       	std	Y+17, r24	; 0x11
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* Use itoa C function to convert the data to its corresponding ASCII value, 10 for decimal */
    2038:	89 89       	ldd	r24, Y+17	; 0x11
    203a:	9a 89       	ldd	r25, Y+18	; 0x12
    203c:	9e 01       	movw	r18, r28
    203e:	2f 5f       	subi	r18, 0xFF	; 255
    2040:	3f 4f       	sbci	r19, 0xFF	; 255
    2042:	b9 01       	movw	r22, r18
    2044:	4a e0       	ldi	r20, 0x0A	; 10
    2046:	50 e0       	ldi	r21, 0x00	; 0
    2048:	0e 94 4b 14 	call	0x2896	; 0x2896 <itoa>
   LCD_displayString(buff); /* Display the string */
    204c:	ce 01       	movw	r24, r28
    204e:	01 96       	adiw	r24, 0x01	; 1
    2050:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <LCD_displayString>
}
    2054:	62 96       	adiw	r28, 0x12	; 18
    2056:	0f b6       	in	r0, 0x3f	; 63
    2058:	f8 94       	cli
    205a:	de bf       	out	0x3e, r29	; 62
    205c:	0f be       	out	0x3f, r0	; 63
    205e:	cd bf       	out	0x3d, r28	; 61
    2060:	cf 91       	pop	r28
    2062:	df 91       	pop	r29
    2064:	08 95       	ret

00002066 <LCD_clearScreen>:
/*
 * Description :
 * Send the clear screen command
 */
void LCD_clearScreen(void)
{
    2066:	df 93       	push	r29
    2068:	cf 93       	push	r28
    206a:	cd b7       	in	r28, 0x3d	; 61
    206c:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* Send clear display command */
    206e:	81 e0       	ldi	r24, 0x01	; 1
    2070:	0e 94 a4 0b 	call	0x1748	; 0x1748 <LCD_sendCommand>
}
    2074:	cf 91       	pop	r28
    2076:	df 91       	pop	r29
    2078:	08 95       	ret

0000207a <__vector_9>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

/*Timer0 overflow mode ISR*/
ISR (TIMER0_OVF_vect) {
    207a:	1f 92       	push	r1
    207c:	0f 92       	push	r0
    207e:	0f b6       	in	r0, 0x3f	; 63
    2080:	0f 92       	push	r0
    2082:	11 24       	eor	r1, r1
    2084:	2f 93       	push	r18
    2086:	3f 93       	push	r19
    2088:	4f 93       	push	r20
    208a:	5f 93       	push	r21
    208c:	6f 93       	push	r22
    208e:	7f 93       	push	r23
    2090:	8f 93       	push	r24
    2092:	9f 93       	push	r25
    2094:	af 93       	push	r26
    2096:	bf 93       	push	r27
    2098:	ef 93       	push	r30
    209a:	ff 93       	push	r31
    209c:	df 93       	push	r29
    209e:	cf 93       	push	r28
    20a0:	cd b7       	in	r28, 0x3d	; 61
    20a2:	de b7       	in	r29, 0x3e	; 62
	/* Call the Call Back function in the application after the overflow */
	if (timer_callBackPtr != NULL_PTR) {
    20a4:	80 91 7a 00 	lds	r24, 0x007A
    20a8:	90 91 7b 00 	lds	r25, 0x007B
    20ac:	00 97       	sbiw	r24, 0x00	; 0
    20ae:	29 f0       	breq	.+10     	; 0x20ba <__vector_9+0x40>
		timer_callBackPtr();
    20b0:	e0 91 7a 00 	lds	r30, 0x007A
    20b4:	f0 91 7b 00 	lds	r31, 0x007B
    20b8:	09 95       	icall
	}
}
    20ba:	cf 91       	pop	r28
    20bc:	df 91       	pop	r29
    20be:	ff 91       	pop	r31
    20c0:	ef 91       	pop	r30
    20c2:	bf 91       	pop	r27
    20c4:	af 91       	pop	r26
    20c6:	9f 91       	pop	r25
    20c8:	8f 91       	pop	r24
    20ca:	7f 91       	pop	r23
    20cc:	6f 91       	pop	r22
    20ce:	5f 91       	pop	r21
    20d0:	4f 91       	pop	r20
    20d2:	3f 91       	pop	r19
    20d4:	2f 91       	pop	r18
    20d6:	0f 90       	pop	r0
    20d8:	0f be       	out	0x3f, r0	; 63
    20da:	0f 90       	pop	r0
    20dc:	1f 90       	pop	r1
    20de:	18 95       	reti

000020e0 <__vector_19>:

/*Timer0 compare match mode ISR*/
ISR (TIMER0_COMP_vect)
{
    20e0:	1f 92       	push	r1
    20e2:	0f 92       	push	r0
    20e4:	0f b6       	in	r0, 0x3f	; 63
    20e6:	0f 92       	push	r0
    20e8:	11 24       	eor	r1, r1
    20ea:	2f 93       	push	r18
    20ec:	3f 93       	push	r19
    20ee:	4f 93       	push	r20
    20f0:	5f 93       	push	r21
    20f2:	6f 93       	push	r22
    20f4:	7f 93       	push	r23
    20f6:	8f 93       	push	r24
    20f8:	9f 93       	push	r25
    20fa:	af 93       	push	r26
    20fc:	bf 93       	push	r27
    20fe:	ef 93       	push	r30
    2100:	ff 93       	push	r31
    2102:	df 93       	push	r29
    2104:	cf 93       	push	r28
    2106:	cd b7       	in	r28, 0x3d	; 61
    2108:	de b7       	in	r29, 0x3e	; 62
	/* Call the Call Back function in the application after the compare match */

	if (timer_callBackPtr != NULL_PTR) {
    210a:	80 91 7a 00 	lds	r24, 0x007A
    210e:	90 91 7b 00 	lds	r25, 0x007B
    2112:	00 97       	sbiw	r24, 0x00	; 0
    2114:	29 f0       	breq	.+10     	; 0x2120 <__vector_19+0x40>
		timer_callBackPtr();
    2116:	e0 91 7a 00 	lds	r30, 0x007A
    211a:	f0 91 7b 00 	lds	r31, 0x007B
    211e:	09 95       	icall
	}
}
    2120:	cf 91       	pop	r28
    2122:	df 91       	pop	r29
    2124:	ff 91       	pop	r31
    2126:	ef 91       	pop	r30
    2128:	bf 91       	pop	r27
    212a:	af 91       	pop	r26
    212c:	9f 91       	pop	r25
    212e:	8f 91       	pop	r24
    2130:	7f 91       	pop	r23
    2132:	6f 91       	pop	r22
    2134:	5f 91       	pop	r21
    2136:	4f 91       	pop	r20
    2138:	3f 91       	pop	r19
    213a:	2f 91       	pop	r18
    213c:	0f 90       	pop	r0
    213e:	0f be       	out	0x3f, r0	; 63
    2140:	0f 90       	pop	r0
    2142:	1f 90       	pop	r1
    2144:	18 95       	reti

00002146 <TIMER_init>:
/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/

 /*Configure timer parameters and start it */
void TIMER_init(TIMER_configType *timer_config) {
    2146:	df 93       	push	r29
    2148:	cf 93       	push	r28
    214a:	00 d0       	rcall	.+0      	; 0x214c <TIMER_init+0x6>
    214c:	cd b7       	in	r28, 0x3d	; 61
    214e:	de b7       	in	r29, 0x3e	; 62
    2150:	9a 83       	std	Y+2, r25	; 0x02
    2152:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = timer_config->initial_value; /* Set Timer initial value */
    2154:	a2 e5       	ldi	r26, 0x52	; 82
    2156:	b0 e0       	ldi	r27, 0x00	; 0
    2158:	e9 81       	ldd	r30, Y+1	; 0x01
    215a:	fa 81       	ldd	r31, Y+2	; 0x02
    215c:	82 81       	ldd	r24, Z+2	; 0x02
    215e:	8c 93       	st	X, r24
	OCR0 = timer_config->compare_value; /* Set Timer compare value  */
    2160:	ac e5       	ldi	r26, 0x5C	; 92
    2162:	b0 e0       	ldi	r27, 0x00	; 0
    2164:	e9 81       	ldd	r30, Y+1	; 0x01
    2166:	fa 81       	ldd	r31, Y+2	; 0x02
    2168:	83 81       	ldd	r24, Z+3	; 0x03
    216a:	8c 93       	st	X, r24
	TIMSK = (TIMSK & 0xFC) | timer_config->mode; /* Enabling interrupts */
    216c:	a9 e5       	ldi	r26, 0x59	; 89
    216e:	b0 e0       	ldi	r27, 0x00	; 0
    2170:	e9 e5       	ldi	r30, 0x59	; 89
    2172:	f0 e0       	ldi	r31, 0x00	; 0
    2174:	80 81       	ld	r24, Z
    2176:	98 2f       	mov	r25, r24
    2178:	9c 7f       	andi	r25, 0xFC	; 252
    217a:	e9 81       	ldd	r30, Y+1	; 0x01
    217c:	fa 81       	ldd	r31, Y+2	; 0x02
    217e:	80 81       	ld	r24, Z
    2180:	89 2b       	or	r24, r25
    2182:	8c 93       	st	X, r24
	TCCR0 = (1 << FOC0);  /* Non PWM mode FOC0=1 */
    2184:	e3 e5       	ldi	r30, 0x53	; 83
    2186:	f0 e0       	ldi	r31, 0x00	; 0
    2188:	80 e8       	ldi	r24, 0x80	; 128
    218a:	80 83       	st	Z, r24
	if (timer_config->mode == CTC_MODE) /* Set Timer mode (overflow or ctc)*/
    218c:	e9 81       	ldd	r30, Y+1	; 0x01
    218e:	fa 81       	ldd	r31, Y+2	; 0x02
    2190:	80 81       	ld	r24, Z
    2192:	82 30       	cpi	r24, 0x02	; 2
    2194:	39 f4       	brne	.+14     	; 0x21a4 <TIMER_init+0x5e>
		SET_BIT(TCCR0, WGM01);
    2196:	a3 e5       	ldi	r26, 0x53	; 83
    2198:	b0 e0       	ldi	r27, 0x00	; 0
    219a:	e3 e5       	ldi	r30, 0x53	; 83
    219c:	f0 e0       	ldi	r31, 0x00	; 0
    219e:	80 81       	ld	r24, Z
    21a0:	88 60       	ori	r24, 0x08	; 8
    21a2:	8c 93       	st	X, r24
	TCCR0 |= timer_config->clock | (timer_config->oc_pin << 4); /*Configuring prescaler and oc0 pin */
    21a4:	a3 e5       	ldi	r26, 0x53	; 83
    21a6:	b0 e0       	ldi	r27, 0x00	; 0
    21a8:	e3 e5       	ldi	r30, 0x53	; 83
    21aa:	f0 e0       	ldi	r31, 0x00	; 0
    21ac:	80 81       	ld	r24, Z
    21ae:	28 2f       	mov	r18, r24
    21b0:	e9 81       	ldd	r30, Y+1	; 0x01
    21b2:	fa 81       	ldd	r31, Y+2	; 0x02
    21b4:	81 81       	ldd	r24, Z+1	; 0x01
    21b6:	38 2f       	mov	r19, r24
    21b8:	e9 81       	ldd	r30, Y+1	; 0x01
    21ba:	fa 81       	ldd	r31, Y+2	; 0x02
    21bc:	84 81       	ldd	r24, Z+4	; 0x04
    21be:	88 2f       	mov	r24, r24
    21c0:	90 e0       	ldi	r25, 0x00	; 0
    21c2:	82 95       	swap	r24
    21c4:	92 95       	swap	r25
    21c6:	90 7f       	andi	r25, 0xF0	; 240
    21c8:	98 27       	eor	r25, r24
    21ca:	80 7f       	andi	r24, 0xF0	; 240
    21cc:	98 27       	eor	r25, r24
    21ce:	83 2b       	or	r24, r19
    21d0:	82 2b       	or	r24, r18
    21d2:	8c 93       	st	X, r24
}
    21d4:	0f 90       	pop	r0
    21d6:	0f 90       	pop	r0
    21d8:	cf 91       	pop	r28
    21da:	df 91       	pop	r29
    21dc:	08 95       	ret

000021de <TIMER_setCallBack>:

/*Setting timer callback function*/
void TIMER_setCallBack(void (*a_ptr)(void)) {
    21de:	df 93       	push	r29
    21e0:	cf 93       	push	r28
    21e2:	00 d0       	rcall	.+0      	; 0x21e4 <TIMER_setCallBack+0x6>
    21e4:	cd b7       	in	r28, 0x3d	; 61
    21e6:	de b7       	in	r29, 0x3e	; 62
    21e8:	9a 83       	std	Y+2, r25	; 0x02
    21ea:	89 83       	std	Y+1, r24	; 0x01
	timer_callBackPtr = a_ptr;
    21ec:	89 81       	ldd	r24, Y+1	; 0x01
    21ee:	9a 81       	ldd	r25, Y+2	; 0x02
    21f0:	90 93 7b 00 	sts	0x007B, r25
    21f4:	80 93 7a 00 	sts	0x007A, r24
}
    21f8:	0f 90       	pop	r0
    21fa:	0f 90       	pop	r0
    21fc:	cf 91       	pop	r28
    21fe:	df 91       	pop	r29
    2200:	08 95       	ret

00002202 <TIMER_DeInit>:

/*Stopping timer and clearing timer registers*/
void TIMER_DeInit(void) {
    2202:	df 93       	push	r29
    2204:	cf 93       	push	r28
    2206:	cd b7       	in	r28, 0x3d	; 61
    2208:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0;
    220a:	e3 e5       	ldi	r30, 0x53	; 83
    220c:	f0 e0       	ldi	r31, 0x00	; 0
    220e:	10 82       	st	Z, r1
	TCNT0 = 0;
    2210:	e2 e5       	ldi	r30, 0x52	; 82
    2212:	f0 e0       	ldi	r31, 0x00	; 0
    2214:	10 82       	st	Z, r1
	OCR0 = 0;
    2216:	ec e5       	ldi	r30, 0x5C	; 92
    2218:	f0 e0       	ldi	r31, 0x00	; 0
    221a:	10 82       	st	Z, r1
	TIMSK = (TIMSK & 0xFC);
    221c:	a9 e5       	ldi	r26, 0x59	; 89
    221e:	b0 e0       	ldi	r27, 0x00	; 0
    2220:	e9 e5       	ldi	r30, 0x59	; 89
    2222:	f0 e0       	ldi	r31, 0x00	; 0
    2224:	80 81       	ld	r24, Z
    2226:	8c 7f       	andi	r24, 0xFC	; 252
    2228:	8c 93       	st	X, r24
}
    222a:	cf 91       	pop	r28
    222c:	df 91       	pop	r29
    222e:	08 95       	ret

00002230 <delay_millis>:

/*function that process the time after each interrupt*/

static void time_processing(void);

void delay_millis(uint32 time) {
    2230:	df 93       	push	r29
    2232:	cf 93       	push	r28
    2234:	cd b7       	in	r28, 0x3d	; 61
    2236:	de b7       	in	r29, 0x3e	; 62
    2238:	66 97       	sbiw	r28, 0x16	; 22
    223a:	0f b6       	in	r0, 0x3f	; 63
    223c:	f8 94       	cli
    223e:	de bf       	out	0x3e, r29	; 62
    2240:	0f be       	out	0x3f, r0	; 63
    2242:	cd bf       	out	0x3d, r28	; 61
    2244:	6e 87       	std	Y+14, r22	; 0x0e
    2246:	7f 87       	std	Y+15, r23	; 0x0f
    2248:	88 8b       	std	Y+16, r24	; 0x10
    224a:	99 8b       	std	Y+17, r25	; 0x11
	/* Configuring timer to work in the normal mode with 1024 prescaler starting from 0 */
	TIMER_configType TIMER_config = { NORMAL_MODE, F_CPU_1024, 0, 0,
			NORMAL_OC_PIN };
    224c:	ce 01       	movw	r24, r28
    224e:	09 96       	adiw	r24, 0x09	; 9
    2250:	9b 8b       	std	Y+19, r25	; 0x13
    2252:	8a 8b       	std	Y+18, r24	; 0x12
    2254:	e5 e7       	ldi	r30, 0x75	; 117
    2256:	f0 e0       	ldi	r31, 0x00	; 0
    2258:	fd 8b       	std	Y+21, r31	; 0x15
    225a:	ec 8b       	std	Y+20, r30	; 0x14
    225c:	f5 e0       	ldi	r31, 0x05	; 5
    225e:	fe 8b       	std	Y+22, r31	; 0x16
    2260:	ec 89       	ldd	r30, Y+20	; 0x14
    2262:	fd 89       	ldd	r31, Y+21	; 0x15
    2264:	00 80       	ld	r0, Z
    2266:	8c 89       	ldd	r24, Y+20	; 0x14
    2268:	9d 89       	ldd	r25, Y+21	; 0x15
    226a:	01 96       	adiw	r24, 0x01	; 1
    226c:	9d 8b       	std	Y+21, r25	; 0x15
    226e:	8c 8b       	std	Y+20, r24	; 0x14
    2270:	ea 89       	ldd	r30, Y+18	; 0x12
    2272:	fb 89       	ldd	r31, Y+19	; 0x13
    2274:	00 82       	st	Z, r0
    2276:	8a 89       	ldd	r24, Y+18	; 0x12
    2278:	9b 89       	ldd	r25, Y+19	; 0x13
    227a:	01 96       	adiw	r24, 0x01	; 1
    227c:	9b 8b       	std	Y+19, r25	; 0x13
    227e:	8a 8b       	std	Y+18, r24	; 0x12
    2280:	9e 89       	ldd	r25, Y+22	; 0x16
    2282:	91 50       	subi	r25, 0x01	; 1
    2284:	9e 8b       	std	Y+22, r25	; 0x16
    2286:	ee 89       	ldd	r30, Y+22	; 0x16
    2288:	ee 23       	and	r30, r30
    228a:	51 f7       	brne	.-44     	; 0x2260 <delay_millis+0x30>
	uint32 tik_time,max_tiks;
	/* Calculating the time of one overflow */
	tik_time = ((float)1024 / F_CPU) * 256 * 1000;
    228c:	80 e2       	ldi	r24, 0x20	; 32
    228e:	90 e0       	ldi	r25, 0x00	; 0
    2290:	a0 e0       	ldi	r26, 0x00	; 0
    2292:	b0 e0       	ldi	r27, 0x00	; 0
    2294:	8d 83       	std	Y+5, r24	; 0x05
    2296:	9e 83       	std	Y+6, r25	; 0x06
    2298:	af 83       	std	Y+7, r26	; 0x07
    229a:	b8 87       	std	Y+8, r27	; 0x08
	/* Resetting the number of overflows */
	tik = 0;
    229c:	10 92 7c 00 	sts	0x007C, r1
    22a0:	10 92 7d 00 	sts	0x007D, r1
    22a4:	10 92 7e 00 	sts	0x007E, r1
    22a8:	10 92 7f 00 	sts	0x007F, r1
	/*Calculating needed number of overflows to achieve given polling time*/
	max_tiks=time/tik_time;
    22ac:	8e 85       	ldd	r24, Y+14	; 0x0e
    22ae:	9f 85       	ldd	r25, Y+15	; 0x0f
    22b0:	a8 89       	ldd	r26, Y+16	; 0x10
    22b2:	b9 89       	ldd	r27, Y+17	; 0x11
    22b4:	2d 81       	ldd	r18, Y+5	; 0x05
    22b6:	3e 81       	ldd	r19, Y+6	; 0x06
    22b8:	4f 81       	ldd	r20, Y+7	; 0x07
    22ba:	58 85       	ldd	r21, Y+8	; 0x08
    22bc:	bc 01       	movw	r22, r24
    22be:	cd 01       	movw	r24, r26
    22c0:	0e 94 f2 13 	call	0x27e4	; 0x27e4 <__udivmodsi4>
    22c4:	da 01       	movw	r26, r20
    22c6:	c9 01       	movw	r24, r18
    22c8:	89 83       	std	Y+1, r24	; 0x01
    22ca:	9a 83       	std	Y+2, r25	; 0x02
    22cc:	ab 83       	std	Y+3, r26	; 0x03
    22ce:	bc 83       	std	Y+4, r27	; 0x04
	/*Setting timer callback function*/
	TIMER_setCallBack(&time_processing);
    22d0:	8c e8       	ldi	r24, 0x8C	; 140
    22d2:	91 e1       	ldi	r25, 0x11	; 17
    22d4:	0e 94 ef 10 	call	0x21de	; 0x21de <TIMER_setCallBack>
	/*Initiating timer to begin counting*/
	TIMER_init(&TIMER_config);
    22d8:	ce 01       	movw	r24, r28
    22da:	09 96       	adiw	r24, 0x09	; 9
    22dc:	0e 94 a3 10 	call	0x2146	; 0x2146 <TIMER_init>
	while (tik < max_tiks) {
    22e0:	20 91 7c 00 	lds	r18, 0x007C
    22e4:	30 91 7d 00 	lds	r19, 0x007D
    22e8:	40 91 7e 00 	lds	r20, 0x007E
    22ec:	50 91 7f 00 	lds	r21, 0x007F
    22f0:	89 81       	ldd	r24, Y+1	; 0x01
    22f2:	9a 81       	ldd	r25, Y+2	; 0x02
    22f4:	ab 81       	ldd	r26, Y+3	; 0x03
    22f6:	bc 81       	ldd	r27, Y+4	; 0x04
    22f8:	28 17       	cp	r18, r24
    22fa:	39 07       	cpc	r19, r25
    22fc:	4a 07       	cpc	r20, r26
    22fe:	5b 07       	cpc	r21, r27
    2300:	78 f3       	brcs	.-34     	; 0x22e0 <delay_millis+0xb0>


	}

	/*Stopping timer and clearing timer registers*/
	TIMER_DeInit();
    2302:	0e 94 01 11 	call	0x2202	; 0x2202 <TIMER_DeInit>
}
    2306:	66 96       	adiw	r28, 0x16	; 22
    2308:	0f b6       	in	r0, 0x3f	; 63
    230a:	f8 94       	cli
    230c:	de bf       	out	0x3e, r29	; 62
    230e:	0f be       	out	0x3f, r0	; 63
    2310:	cd bf       	out	0x3d, r28	; 61
    2312:	cf 91       	pop	r28
    2314:	df 91       	pop	r29
    2316:	08 95       	ret

00002318 <time_processing>:

static void time_processing(void) {
    2318:	df 93       	push	r29
    231a:	cf 93       	push	r28
    231c:	cd b7       	in	r28, 0x3d	; 61
    231e:	de b7       	in	r29, 0x3e	; 62
	tik++;
    2320:	80 91 7c 00 	lds	r24, 0x007C
    2324:	90 91 7d 00 	lds	r25, 0x007D
    2328:	a0 91 7e 00 	lds	r26, 0x007E
    232c:	b0 91 7f 00 	lds	r27, 0x007F
    2330:	01 96       	adiw	r24, 0x01	; 1
    2332:	a1 1d       	adc	r26, r1
    2334:	b1 1d       	adc	r27, r1
    2336:	80 93 7c 00 	sts	0x007C, r24
    233a:	90 93 7d 00 	sts	0x007D, r25
    233e:	a0 93 7e 00 	sts	0x007E, r26
    2342:	b0 93 7f 00 	sts	0x007F, r27
}
    2346:	cf 91       	pop	r28
    2348:	df 91       	pop	r29
    234a:	08 95       	ret

0000234c <TWI_init>:
#include "lcd.h"
#include "common_macros.h"
#include <avr/io.h>
#include <util\delay.h>

uint8 TWI_init(TWI_configType *TWI_config) {
    234c:	df 93       	push	r29
    234e:	cf 93       	push	r28
    2350:	00 d0       	rcall	.+0      	; 0x2352 <TWI_init+0x6>
    2352:	0f 92       	push	r0
    2354:	cd b7       	in	r28, 0x3d	; 61
    2356:	de b7       	in	r29, 0x3e	; 62
    2358:	9b 83       	std	Y+3, r25	; 0x03
    235a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 TWBR_value = 0;
    235c:	19 82       	std	Y+1, r1	; 0x01
	/* TWPS1:0 = 0 To have Prescaler =1 */
	TWSR = 0x00;
    235e:	e1 e2       	ldi	r30, 0x21	; 33
    2360:	f0 e0       	ldi	r31, 0x00	; 0
    2362:	10 82       	st	Z, r1

	/* Two Wire Bus address my address if any master device want to call this device (used in case this MC is a slave device)
	 General Call Recognition: Off */

	TWAR = TWI_config->my_address << 1; /* Set device address */
    2364:	a2 e2       	ldi	r26, 0x22	; 34
    2366:	b0 e0       	ldi	r27, 0x00	; 0
    2368:	ea 81       	ldd	r30, Y+2	; 0x02
    236a:	fb 81       	ldd	r31, Y+3	; 0x03
    236c:	84 81       	ldd	r24, Z+4	; 0x04
    236e:	88 0f       	add	r24, r24
    2370:	8c 93       	st	X, r24


	TWBR_value =0x02; //(uint8) ((F_CPU / TWI_config->SCL_freq) - 16) / 8;
    2372:	82 e0       	ldi	r24, 0x02	; 2
    2374:	89 83       	std	Y+1, r24	; 0x01

	if (TWBR_value < 0)
		return ERROR;

	TWBR = TWBR_value;
    2376:	e0 e2       	ldi	r30, 0x20	; 32
    2378:	f0 e0       	ldi	r31, 0x00	; 0
    237a:	89 81       	ldd	r24, Y+1	; 0x01
    237c:	80 83       	st	Z, r24
	return SUCCESS;
    237e:	81 e0       	ldi	r24, 0x01	; 1
	TWCR = (1 << TWEN); /* enable TWI */


}
    2380:	0f 90       	pop	r0
    2382:	0f 90       	pop	r0
    2384:	0f 90       	pop	r0
    2386:	cf 91       	pop	r28
    2388:	df 91       	pop	r29
    238a:	08 95       	ret

0000238c <TWI_start>:

void TWI_start(void) {
    238c:	df 93       	push	r29
    238e:	cf 93       	push	r28
    2390:	cd b7       	in	r28, 0x3d	; 61
    2392:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    2394:	e6 e5       	ldi	r30, 0x56	; 86
    2396:	f0 e0       	ldi	r31, 0x00	; 0
    2398:	84 ea       	ldi	r24, 0xA4	; 164
    239a:	80 83       	st	Z, r24

	/* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT)){
    239c:	e6 e5       	ldi	r30, 0x56	; 86
    239e:	f0 e0       	ldi	r31, 0x00	; 0
    23a0:	80 81       	ld	r24, Z
    23a2:	88 23       	and	r24, r24
    23a4:	dc f7       	brge	.-10     	; 0x239c <TWI_start+0x10>

	}

}
    23a6:	cf 91       	pop	r28
    23a8:	df 91       	pop	r29
    23aa:	08 95       	ret

000023ac <TWI_stop>:

void TWI_stop(void) {
    23ac:	df 93       	push	r29
    23ae:	cf 93       	push	r28
    23b0:	cd b7       	in	r28, 0x3d	; 61
    23b2:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    23b4:	e6 e5       	ldi	r30, 0x56	; 86
    23b6:	f0 e0       	ldi	r31, 0x00	; 0
    23b8:	84 e9       	ldi	r24, 0x94	; 148
    23ba:	80 83       	st	Z, r24
}
    23bc:	cf 91       	pop	r28
    23be:	df 91       	pop	r29
    23c0:	08 95       	ret

000023c2 <TWI_writeByte>:

void TWI_writeByte(uint8 data) {
    23c2:	df 93       	push	r29
    23c4:	cf 93       	push	r28
    23c6:	0f 92       	push	r0
    23c8:	cd b7       	in	r28, 0x3d	; 61
    23ca:	de b7       	in	r29, 0x3e	; 62
    23cc:	89 83       	std	Y+1, r24	; 0x01
	/* Put data On TWI data Register */
	TWDR = data;
    23ce:	e3 e2       	ldi	r30, 0x23	; 35
    23d0:	f0 e0       	ldi	r31, 0x00	; 0
    23d2:	89 81       	ldd	r24, Y+1	; 0x01
    23d4:	80 83       	st	Z, r24
	/*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWEN);
    23d6:	e6 e5       	ldi	r30, 0x56	; 86
    23d8:	f0 e0       	ldi	r31, 0x00	; 0
    23da:	84 e8       	ldi	r24, 0x84	; 132
    23dc:	80 83       	st	Z, r24
	/* Wait for TWINT flag set in TWCR Register(data is send successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT))
    23de:	e6 e5       	ldi	r30, 0x56	; 86
    23e0:	f0 e0       	ldi	r31, 0x00	; 0
    23e2:	80 81       	ld	r24, Z
    23e4:	88 23       	and	r24, r24
    23e6:	dc f7       	brge	.-10     	; 0x23de <TWI_writeByte+0x1c>
		;
}
    23e8:	0f 90       	pop	r0
    23ea:	cf 91       	pop	r28
    23ec:	df 91       	pop	r29
    23ee:	08 95       	ret

000023f0 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void) {
    23f0:	df 93       	push	r29
    23f2:	cf 93       	push	r28
    23f4:	cd b7       	in	r28, 0x3d	; 61
    23f6:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    23f8:	e6 e5       	ldi	r30, 0x56	; 86
    23fa:	f0 e0       	ldi	r31, 0x00	; 0
    23fc:	84 ec       	ldi	r24, 0xC4	; 196
    23fe:	80 83       	st	Z, r24
	/* Wait for TWINT flag set in TWCR Register (data received successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT))
    2400:	e6 e5       	ldi	r30, 0x56	; 86
    2402:	f0 e0       	ldi	r31, 0x00	; 0
    2404:	80 81       	ld	r24, Z
    2406:	88 23       	and	r24, r24
    2408:	dc f7       	brge	.-10     	; 0x2400 <TWI_readByteWithACK+0x10>
		;
	/* Read Data */
	return TWDR;
    240a:	e3 e2       	ldi	r30, 0x23	; 35
    240c:	f0 e0       	ldi	r31, 0x00	; 0
    240e:	80 81       	ld	r24, Z
}
    2410:	cf 91       	pop	r28
    2412:	df 91       	pop	r29
    2414:	08 95       	ret

00002416 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void) {
    2416:	df 93       	push	r29
    2418:	cf 93       	push	r28
    241a:	cd b7       	in	r28, 0x3d	; 61
    241c:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWEN);
    241e:	e6 e5       	ldi	r30, 0x56	; 86
    2420:	f0 e0       	ldi	r31, 0x00	; 0
    2422:	84 e8       	ldi	r24, 0x84	; 132
    2424:	80 83       	st	Z, r24
	/* Wait for TWINT flag set in TWCR Register (data received successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT))
    2426:	e6 e5       	ldi	r30, 0x56	; 86
    2428:	f0 e0       	ldi	r31, 0x00	; 0
    242a:	80 81       	ld	r24, Z
    242c:	88 23       	and	r24, r24
    242e:	dc f7       	brge	.-10     	; 0x2426 <TWI_readByteWithNACK+0x10>
		;
	/* Read Data */
	return TWDR;
    2430:	e3 e2       	ldi	r30, 0x23	; 35
    2432:	f0 e0       	ldi	r31, 0x00	; 0
    2434:	80 81       	ld	r24, Z
}
    2436:	cf 91       	pop	r28
    2438:	df 91       	pop	r29
    243a:	08 95       	ret

0000243c <TWI_getStatus>:

uint8 TWI_getStatus(void) {
    243c:	df 93       	push	r29
    243e:	cf 93       	push	r28
    2440:	0f 92       	push	r0
    2442:	cd b7       	in	r28, 0x3d	; 61
    2444:	de b7       	in	r29, 0x3e	; 62
	uint8 status;
	/* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
	status = TWSR & 0xF8;
    2446:	e1 e2       	ldi	r30, 0x21	; 33
    2448:	f0 e0       	ldi	r31, 0x00	; 0
    244a:	80 81       	ld	r24, Z
    244c:	88 7f       	andi	r24, 0xF8	; 248
    244e:	89 83       	std	Y+1, r24	; 0x01
	return status;
    2450:	89 81       	ldd	r24, Y+1	; 0x01
}
    2452:	0f 90       	pop	r0
    2454:	cf 91       	pop	r28
    2456:	df 91       	pop	r29
    2458:	08 95       	ret

0000245a <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */

void UART_init(UART_configType *UART_config) {
    245a:	df 93       	push	r29
    245c:	cf 93       	push	r28
    245e:	00 d0       	rcall	.+0      	; 0x2460 <UART_init+0x6>
    2460:	00 d0       	rcall	.+0      	; 0x2462 <UART_init+0x8>
    2462:	cd b7       	in	r28, 0x3d	; 61
    2464:	de b7       	in	r29, 0x3e	; 62
    2466:	9c 83       	std	Y+4, r25	; 0x04
    2468:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    246a:	1a 82       	std	Y+2, r1	; 0x02
    246c:	19 82       	std	Y+1, r1	; 0x01
	char_size = UART_config->char_size;
    246e:	eb 81       	ldd	r30, Y+3	; 0x03
    2470:	fc 81       	ldd	r31, Y+4	; 0x04
    2472:	81 81       	ldd	r24, Z+1	; 0x01
    2474:	80 93 80 00 	sts	0x0080, r24
	/* U2X = 1 for double transmission speed */
	UCSRA = (1 << U2X);
    2478:	eb e2       	ldi	r30, 0x2B	; 43
    247a:	f0 e0       	ldi	r31, 0x00	; 0
    247c:	82 e0       	ldi	r24, 0x02	; 2
    247e:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 1 For 9-bit data mode only
	 * RXB8 & TXB8 used for 9-bit data mode only
	 ***********************************************************************/
	UCSRB = (1 << RXEN) | (1 << TXEN);
    2480:	ea e2       	ldi	r30, 0x2A	; 42
    2482:	f0 e0       	ldi	r31, 0x00	; 0
    2484:	88 e1       	ldi	r24, 0x18	; 24
    2486:	80 83       	st	Z, r24
	UCSRB |= (UART_config->interrupt_mode << 5);
    2488:	aa e2       	ldi	r26, 0x2A	; 42
    248a:	b0 e0       	ldi	r27, 0x00	; 0
    248c:	ea e2       	ldi	r30, 0x2A	; 42
    248e:	f0 e0       	ldi	r31, 0x00	; 0
    2490:	80 81       	ld	r24, Z
    2492:	28 2f       	mov	r18, r24
    2494:	eb 81       	ldd	r30, Y+3	; 0x03
    2496:	fc 81       	ldd	r31, Y+4	; 0x04
    2498:	83 81       	ldd	r24, Z+3	; 0x03
    249a:	88 2f       	mov	r24, r24
    249c:	90 e0       	ldi	r25, 0x00	; 0
    249e:	88 0f       	add	r24, r24
    24a0:	99 1f       	adc	r25, r25
    24a2:	82 95       	swap	r24
    24a4:	92 95       	swap	r25
    24a6:	90 7f       	andi	r25, 0xF0	; 240
    24a8:	98 27       	eor	r25, r24
    24aa:	80 7f       	andi	r24, 0xF0	; 240
    24ac:	98 27       	eor	r25, r24
    24ae:	82 2b       	or	r24, r18
    24b0:	8c 93       	st	X, r24

	/* Configuring UCSZ2 bit */
	UCSRB |= (UART_config->char_size & 0b100);
    24b2:	aa e2       	ldi	r26, 0x2A	; 42
    24b4:	b0 e0       	ldi	r27, 0x00	; 0
    24b6:	ea e2       	ldi	r30, 0x2A	; 42
    24b8:	f0 e0       	ldi	r31, 0x00	; 0
    24ba:	80 81       	ld	r24, Z
    24bc:	98 2f       	mov	r25, r24
    24be:	eb 81       	ldd	r30, Y+3	; 0x03
    24c0:	fc 81       	ldd	r31, Y+4	; 0x04
    24c2:	81 81       	ldd	r24, Z+1	; 0x01
    24c4:	84 70       	andi	r24, 0x04	; 4
    24c6:	89 2b       	or	r24, r25
    24c8:	8c 93       	st	X, r24
	 * UPM1:0  used to specify parity mode
	 * USBS    used to specify one or 2 stop bits
	 * UCSZ1:0 used to specify character size along with UCSZ2 bit in UCSRA register
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/
	UCSRC = (1 << URSEL);
    24ca:	e0 e4       	ldi	r30, 0x40	; 64
    24cc:	f0 e0       	ldi	r31, 0x00	; 0
    24ce:	80 e8       	ldi	r24, 0x80	; 128
    24d0:	80 83       	st	Z, r24
	UCSRC |= (UART_config->parity_mode << 4) | (UART_config->stop_bit << 3)
    24d2:	a0 e4       	ldi	r26, 0x40	; 64
    24d4:	b0 e0       	ldi	r27, 0x00	; 0
    24d6:	e0 e4       	ldi	r30, 0x40	; 64
    24d8:	f0 e0       	ldi	r31, 0x00	; 0
    24da:	80 81       	ld	r24, Z
    24dc:	38 2f       	mov	r19, r24
    24de:	eb 81       	ldd	r30, Y+3	; 0x03
    24e0:	fc 81       	ldd	r31, Y+4	; 0x04
    24e2:	82 81       	ldd	r24, Z+2	; 0x02
    24e4:	88 2f       	mov	r24, r24
    24e6:	90 e0       	ldi	r25, 0x00	; 0
    24e8:	82 95       	swap	r24
    24ea:	92 95       	swap	r25
    24ec:	90 7f       	andi	r25, 0xF0	; 240
    24ee:	98 27       	eor	r25, r24
    24f0:	80 7f       	andi	r24, 0xF0	; 240
    24f2:	98 27       	eor	r25, r24
    24f4:	28 2f       	mov	r18, r24
    24f6:	eb 81       	ldd	r30, Y+3	; 0x03
    24f8:	fc 81       	ldd	r31, Y+4	; 0x04
    24fa:	80 81       	ld	r24, Z
    24fc:	88 2f       	mov	r24, r24
    24fe:	90 e0       	ldi	r25, 0x00	; 0
    2500:	88 0f       	add	r24, r24
    2502:	99 1f       	adc	r25, r25
    2504:	88 0f       	add	r24, r24
    2506:	99 1f       	adc	r25, r25
    2508:	88 0f       	add	r24, r24
    250a:	99 1f       	adc	r25, r25
    250c:	28 2b       	or	r18, r24
    250e:	eb 81       	ldd	r30, Y+3	; 0x03
    2510:	fc 81       	ldd	r31, Y+4	; 0x04
    2512:	81 81       	ldd	r24, Z+1	; 0x01
    2514:	88 2f       	mov	r24, r24
    2516:	90 e0       	ldi	r25, 0x00	; 0
    2518:	83 70       	andi	r24, 0x03	; 3
    251a:	90 70       	andi	r25, 0x00	; 0
    251c:	88 0f       	add	r24, r24
    251e:	99 1f       	adc	r25, r25
    2520:	82 2b       	or	r24, r18
    2522:	83 2b       	or	r24, r19
    2524:	8c 93       	st	X, r24
			| ((UART_config->char_size & 0b011) << 1);

	/* Calculate the UBRR register value */
	ubrr_value = (uint16) (((F_CPU / (UART_config->baud_rate * 8UL))) - 1);
    2526:	eb 81       	ldd	r30, Y+3	; 0x03
    2528:	fc 81       	ldd	r31, Y+4	; 0x04
    252a:	84 81       	ldd	r24, Z+4	; 0x04
    252c:	95 81       	ldd	r25, Z+5	; 0x05
    252e:	a6 81       	ldd	r26, Z+6	; 0x06
    2530:	b7 81       	ldd	r27, Z+7	; 0x07
    2532:	88 0f       	add	r24, r24
    2534:	99 1f       	adc	r25, r25
    2536:	aa 1f       	adc	r26, r26
    2538:	bb 1f       	adc	r27, r27
    253a:	88 0f       	add	r24, r24
    253c:	99 1f       	adc	r25, r25
    253e:	aa 1f       	adc	r26, r26
    2540:	bb 1f       	adc	r27, r27
    2542:	88 0f       	add	r24, r24
    2544:	99 1f       	adc	r25, r25
    2546:	aa 1f       	adc	r26, r26
    2548:	bb 1f       	adc	r27, r27
    254a:	9c 01       	movw	r18, r24
    254c:	ad 01       	movw	r20, r26
    254e:	80 e0       	ldi	r24, 0x00	; 0
    2550:	92 e1       	ldi	r25, 0x12	; 18
    2552:	aa e7       	ldi	r26, 0x7A	; 122
    2554:	b0 e0       	ldi	r27, 0x00	; 0
    2556:	bc 01       	movw	r22, r24
    2558:	cd 01       	movw	r24, r26
    255a:	0e 94 f2 13 	call	0x27e4	; 0x27e4 <__udivmodsi4>
    255e:	da 01       	movw	r26, r20
    2560:	c9 01       	movw	r24, r18
    2562:	01 97       	sbiw	r24, 0x01	; 1
    2564:	9a 83       	std	Y+2, r25	; 0x02
    2566:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value >> 8;
    2568:	e0 e4       	ldi	r30, 0x40	; 64
    256a:	f0 e0       	ldi	r31, 0x00	; 0
    256c:	89 81       	ldd	r24, Y+1	; 0x01
    256e:	9a 81       	ldd	r25, Y+2	; 0x02
    2570:	89 2f       	mov	r24, r25
    2572:	99 27       	eor	r25, r25
    2574:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    2576:	e9 e2       	ldi	r30, 0x29	; 41
    2578:	f0 e0       	ldi	r31, 0x00	; 0
    257a:	89 81       	ldd	r24, Y+1	; 0x01
    257c:	80 83       	st	Z, r24
}
    257e:	0f 90       	pop	r0
    2580:	0f 90       	pop	r0
    2582:	0f 90       	pop	r0
    2584:	0f 90       	pop	r0
    2586:	cf 91       	pop	r28
    2588:	df 91       	pop	r29
    258a:	08 95       	ret

0000258c <UART_sendByte>:

/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint16 data) {
    258c:	df 93       	push	r29
    258e:	cf 93       	push	r28
    2590:	00 d0       	rcall	.+0      	; 0x2592 <UART_sendByte+0x6>
    2592:	cd b7       	in	r28, 0x3d	; 61
    2594:	de b7       	in	r29, 0x3e	; 62
    2596:	9a 83       	std	Y+2, r25	; 0x02
    2598:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while (BIT_IS_CLEAR(UCSRA, UDRE)) {
    259a:	eb e2       	ldi	r30, 0x2B	; 43
    259c:	f0 e0       	ldi	r31, 0x00	; 0
    259e:	80 81       	ld	r24, Z
    25a0:	88 2f       	mov	r24, r24
    25a2:	90 e0       	ldi	r25, 0x00	; 0
    25a4:	80 72       	andi	r24, 0x20	; 32
    25a6:	90 70       	andi	r25, 0x00	; 0
    25a8:	00 97       	sbiw	r24, 0x00	; 0
    25aa:	b9 f3       	breq	.-18     	; 0x259a <UART_sendByte+0xe>
	/*
	 * Put the required data in the UDR register and in case character size is 9 bits put the MSB in UCSRB
	 *  and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    25ac:	ec e2       	ldi	r30, 0x2C	; 44
    25ae:	f0 e0       	ldi	r31, 0x00	; 0
    25b0:	89 81       	ldd	r24, Y+1	; 0x01
    25b2:	80 83       	st	Z, r24
	if (char_size == CHAR_SIZE_9) {
    25b4:	80 91 80 00 	lds	r24, 0x0080
    25b8:	87 30       	cpi	r24, 0x07	; 7
    25ba:	69 f4       	brne	.+26     	; 0x25d6 <UART_sendByte+0x4a>
		UCSRB = (UCSRB & 0xFE) | (data >> 8);
    25bc:	aa e2       	ldi	r26, 0x2A	; 42
    25be:	b0 e0       	ldi	r27, 0x00	; 0
    25c0:	ea e2       	ldi	r30, 0x2A	; 42
    25c2:	f0 e0       	ldi	r31, 0x00	; 0
    25c4:	80 81       	ld	r24, Z
    25c6:	28 2f       	mov	r18, r24
    25c8:	2e 7f       	andi	r18, 0xFE	; 254
    25ca:	89 81       	ldd	r24, Y+1	; 0x01
    25cc:	9a 81       	ldd	r25, Y+2	; 0x02
    25ce:	89 2f       	mov	r24, r25
    25d0:	99 27       	eor	r25, r25
    25d2:	82 2b       	or	r24, r18
    25d4:	8c 93       	st	X, r24
	}

}
    25d6:	0f 90       	pop	r0
    25d8:	0f 90       	pop	r0
    25da:	cf 91       	pop	r28
    25dc:	df 91       	pop	r29
    25de:	08 95       	ret

000025e0 <UART_recieveByte>:

/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint16 UART_recieveByte(void) {
    25e0:	df 93       	push	r29
    25e2:	cf 93       	push	r28
    25e4:	00 d0       	rcall	.+0      	; 0x25e6 <UART_recieveByte+0x6>
    25e6:	00 d0       	rcall	.+0      	; 0x25e8 <UART_recieveByte+0x8>
    25e8:	cd b7       	in	r28, 0x3d	; 61
    25ea:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while (BIT_IS_CLEAR(UCSRA, RXC)) {
    25ec:	eb e2       	ldi	r30, 0x2B	; 43
    25ee:	f0 e0       	ldi	r31, 0x00	; 0
    25f0:	80 81       	ld	r24, Z
    25f2:	88 23       	and	r24, r24
    25f4:	dc f7       	brge	.-10     	; 0x25ec <UART_recieveByte+0xc>

	/*
	 * Read the received data from the Rx buffer (UDR) and in case character size is 9 bits take the MSB from UCSRB
	 * The RXC flag will be cleared after read the data
	 */
	if (char_size == CHAR_SIZE_9) {
    25f6:	80 91 80 00 	lds	r24, 0x0080
    25fa:	87 30       	cpi	r24, 0x07	; 7
    25fc:	f9 f4       	brne	.+62     	; 0x263c <UART_recieveByte+0x5c>
		uint16 data;
		data = UDR;
    25fe:	ec e2       	ldi	r30, 0x2C	; 44
    2600:	f0 e0       	ldi	r31, 0x00	; 0
    2602:	80 81       	ld	r24, Z
    2604:	88 2f       	mov	r24, r24
    2606:	90 e0       	ldi	r25, 0x00	; 0
    2608:	9a 83       	std	Y+2, r25	; 0x02
    260a:	89 83       	std	Y+1, r24	; 0x01
		data |= ((UCSRA & 0x02) << 7);
    260c:	eb e2       	ldi	r30, 0x2B	; 43
    260e:	f0 e0       	ldi	r31, 0x00	; 0
    2610:	80 81       	ld	r24, Z
    2612:	88 2f       	mov	r24, r24
    2614:	90 e0       	ldi	r25, 0x00	; 0
    2616:	82 70       	andi	r24, 0x02	; 2
    2618:	90 70       	andi	r25, 0x00	; 0
    261a:	96 95       	lsr	r25
    261c:	98 2f       	mov	r25, r24
    261e:	88 27       	eor	r24, r24
    2620:	97 95       	ror	r25
    2622:	87 95       	ror	r24
    2624:	9c 01       	movw	r18, r24
    2626:	89 81       	ldd	r24, Y+1	; 0x01
    2628:	9a 81       	ldd	r25, Y+2	; 0x02
    262a:	82 2b       	or	r24, r18
    262c:	93 2b       	or	r25, r19
    262e:	9a 83       	std	Y+2, r25	; 0x02
    2630:	89 83       	std	Y+1, r24	; 0x01
		return data;
    2632:	29 81       	ldd	r18, Y+1	; 0x01
    2634:	3a 81       	ldd	r19, Y+2	; 0x02
    2636:	3c 83       	std	Y+4, r19	; 0x04
    2638:	2b 83       	std	Y+3, r18	; 0x03
    263a:	07 c0       	rjmp	.+14     	; 0x264a <UART_recieveByte+0x6a>
	} else {
		return UDR;
    263c:	ec e2       	ldi	r30, 0x2C	; 44
    263e:	f0 e0       	ldi	r31, 0x00	; 0
    2640:	80 81       	ld	r24, Z
    2642:	28 2f       	mov	r18, r24
    2644:	30 e0       	ldi	r19, 0x00	; 0
    2646:	3c 83       	std	Y+4, r19	; 0x04
    2648:	2b 83       	std	Y+3, r18	; 0x03
    264a:	8b 81       	ldd	r24, Y+3	; 0x03
    264c:	9c 81       	ldd	r25, Y+4	; 0x04
	}
}
    264e:	0f 90       	pop	r0
    2650:	0f 90       	pop	r0
    2652:	0f 90       	pop	r0
    2654:	0f 90       	pop	r0
    2656:	cf 91       	pop	r28
    2658:	df 91       	pop	r29
    265a:	08 95       	ret

0000265c <UART_sendString>:

/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str) {
    265c:	df 93       	push	r29
    265e:	cf 93       	push	r28
    2660:	00 d0       	rcall	.+0      	; 0x2662 <UART_sendString+0x6>
    2662:	0f 92       	push	r0
    2664:	cd b7       	in	r28, 0x3d	; 61
    2666:	de b7       	in	r29, 0x3e	; 62
    2668:	9b 83       	std	Y+3, r25	; 0x03
    266a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    266c:	19 82       	std	Y+1, r1	; 0x01
    266e:	10 c0       	rjmp	.+32     	; 0x2690 <UART_sendString+0x34>

	/* Send the whole string */
	while (Str[i] != '\0') {
		UART_sendByte(Str[i]);
    2670:	89 81       	ldd	r24, Y+1	; 0x01
    2672:	28 2f       	mov	r18, r24
    2674:	30 e0       	ldi	r19, 0x00	; 0
    2676:	8a 81       	ldd	r24, Y+2	; 0x02
    2678:	9b 81       	ldd	r25, Y+3	; 0x03
    267a:	fc 01       	movw	r30, r24
    267c:	e2 0f       	add	r30, r18
    267e:	f3 1f       	adc	r31, r19
    2680:	80 81       	ld	r24, Z
    2682:	88 2f       	mov	r24, r24
    2684:	90 e0       	ldi	r25, 0x00	; 0
    2686:	0e 94 c6 12 	call	0x258c	; 0x258c <UART_sendByte>
		i++;
    268a:	89 81       	ldd	r24, Y+1	; 0x01
    268c:	8f 5f       	subi	r24, 0xFF	; 255
    268e:	89 83       	std	Y+1, r24	; 0x01
 */
void UART_sendString(const uint8 *Str) {
	uint8 i = 0;

	/* Send the whole string */
	while (Str[i] != '\0') {
    2690:	89 81       	ldd	r24, Y+1	; 0x01
    2692:	28 2f       	mov	r18, r24
    2694:	30 e0       	ldi	r19, 0x00	; 0
    2696:	8a 81       	ldd	r24, Y+2	; 0x02
    2698:	9b 81       	ldd	r25, Y+3	; 0x03
    269a:	fc 01       	movw	r30, r24
    269c:	e2 0f       	add	r30, r18
    269e:	f3 1f       	adc	r31, r19
    26a0:	80 81       	ld	r24, Z
    26a2:	88 23       	and	r24, r24
    26a4:	29 f7       	brne	.-54     	; 0x2670 <UART_sendString+0x14>
		UART_sendByte(Str[i]);
		i++;
	}

}
    26a6:	0f 90       	pop	r0
    26a8:	0f 90       	pop	r0
    26aa:	0f 90       	pop	r0
    26ac:	cf 91       	pop	r28
    26ae:	df 91       	pop	r29
    26b0:	08 95       	ret

000026b2 <UART_receiveString>:

/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str) {
    26b2:	0f 93       	push	r16
    26b4:	1f 93       	push	r17
    26b6:	df 93       	push	r29
    26b8:	cf 93       	push	r28
    26ba:	00 d0       	rcall	.+0      	; 0x26bc <UART_receiveString+0xa>
    26bc:	0f 92       	push	r0
    26be:	cd b7       	in	r28, 0x3d	; 61
    26c0:	de b7       	in	r29, 0x3e	; 62
    26c2:	9b 83       	std	Y+3, r25	; 0x03
    26c4:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    26c6:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    26c8:	89 81       	ldd	r24, Y+1	; 0x01
    26ca:	28 2f       	mov	r18, r24
    26cc:	30 e0       	ldi	r19, 0x00	; 0
    26ce:	8a 81       	ldd	r24, Y+2	; 0x02
    26d0:	9b 81       	ldd	r25, Y+3	; 0x03
    26d2:	8c 01       	movw	r16, r24
    26d4:	02 0f       	add	r16, r18
    26d6:	13 1f       	adc	r17, r19
    26d8:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <UART_recieveByte>
    26dc:	f8 01       	movw	r30, r16
    26de:	80 83       	st	Z, r24
    26e0:	0f c0       	rjmp	.+30     	; 0x2700 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while (Str[i] != '#') {
		i++;
    26e2:	89 81       	ldd	r24, Y+1	; 0x01
    26e4:	8f 5f       	subi	r24, 0xFF	; 255
    26e6:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    26e8:	89 81       	ldd	r24, Y+1	; 0x01
    26ea:	28 2f       	mov	r18, r24
    26ec:	30 e0       	ldi	r19, 0x00	; 0
    26ee:	8a 81       	ldd	r24, Y+2	; 0x02
    26f0:	9b 81       	ldd	r25, Y+3	; 0x03
    26f2:	8c 01       	movw	r16, r24
    26f4:	02 0f       	add	r16, r18
    26f6:	13 1f       	adc	r17, r19
    26f8:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <UART_recieveByte>
    26fc:	f8 01       	movw	r30, r16
    26fe:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while (Str[i] != '#') {
    2700:	89 81       	ldd	r24, Y+1	; 0x01
    2702:	28 2f       	mov	r18, r24
    2704:	30 e0       	ldi	r19, 0x00	; 0
    2706:	8a 81       	ldd	r24, Y+2	; 0x02
    2708:	9b 81       	ldd	r25, Y+3	; 0x03
    270a:	fc 01       	movw	r30, r24
    270c:	e2 0f       	add	r30, r18
    270e:	f3 1f       	adc	r31, r19
    2710:	80 81       	ld	r24, Z
    2712:	83 32       	cpi	r24, 0x23	; 35
    2714:	31 f7       	brne	.-52     	; 0x26e2 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    2716:	89 81       	ldd	r24, Y+1	; 0x01
    2718:	28 2f       	mov	r18, r24
    271a:	30 e0       	ldi	r19, 0x00	; 0
    271c:	8a 81       	ldd	r24, Y+2	; 0x02
    271e:	9b 81       	ldd	r25, Y+3	; 0x03
    2720:	fc 01       	movw	r30, r24
    2722:	e2 0f       	add	r30, r18
    2724:	f3 1f       	adc	r31, r19
    2726:	10 82       	st	Z, r1
}
    2728:	0f 90       	pop	r0
    272a:	0f 90       	pop	r0
    272c:	0f 90       	pop	r0
    272e:	cf 91       	pop	r28
    2730:	df 91       	pop	r29
    2732:	1f 91       	pop	r17
    2734:	0f 91       	pop	r16
    2736:	08 95       	ret

00002738 <UART_sendLong>:
/*
 * Description :
 * Send 4 bytes numbers by looping on 4 times on the UART_sendByte function and making a 1 byte pointer that increases
 * each iteration to point to the next byte of the number.
 */
void UART_sendLong(uint32 number) {
    2738:	df 93       	push	r29
    273a:	cf 93       	push	r28
    273c:	cd b7       	in	r28, 0x3d	; 61
    273e:	de b7       	in	r29, 0x3e	; 62
    2740:	27 97       	sbiw	r28, 0x07	; 7
    2742:	0f b6       	in	r0, 0x3f	; 63
    2744:	f8 94       	cli
    2746:	de bf       	out	0x3e, r29	; 62
    2748:	0f be       	out	0x3f, r0	; 63
    274a:	cd bf       	out	0x3d, r28	; 61
    274c:	6c 83       	std	Y+4, r22	; 0x04
    274e:	7d 83       	std	Y+5, r23	; 0x05
    2750:	8e 83       	std	Y+6, r24	; 0x06
    2752:	9f 83       	std	Y+7, r25	; 0x07
	uint8 *ptr, i;
	ptr = (uint8*) &number;
    2754:	ce 01       	movw	r24, r28
    2756:	04 96       	adiw	r24, 0x04	; 4
    2758:	9b 83       	std	Y+3, r25	; 0x03
    275a:	8a 83       	std	Y+2, r24	; 0x02
	for (i = 0; i < 4; i++) {
    275c:	19 82       	std	Y+1, r1	; 0x01
    275e:	0f c0       	rjmp	.+30     	; 0x277e <UART_sendLong+0x46>
		UART_sendByte(*ptr);
    2760:	ea 81       	ldd	r30, Y+2	; 0x02
    2762:	fb 81       	ldd	r31, Y+3	; 0x03
    2764:	80 81       	ld	r24, Z
    2766:	88 2f       	mov	r24, r24
    2768:	90 e0       	ldi	r25, 0x00	; 0
    276a:	0e 94 c6 12 	call	0x258c	; 0x258c <UART_sendByte>
		ptr++;
    276e:	8a 81       	ldd	r24, Y+2	; 0x02
    2770:	9b 81       	ldd	r25, Y+3	; 0x03
    2772:	01 96       	adiw	r24, 0x01	; 1
    2774:	9b 83       	std	Y+3, r25	; 0x03
    2776:	8a 83       	std	Y+2, r24	; 0x02
 * each iteration to point to the next byte of the number.
 */
void UART_sendLong(uint32 number) {
	uint8 *ptr, i;
	ptr = (uint8*) &number;
	for (i = 0; i < 4; i++) {
    2778:	89 81       	ldd	r24, Y+1	; 0x01
    277a:	8f 5f       	subi	r24, 0xFF	; 255
    277c:	89 83       	std	Y+1, r24	; 0x01
    277e:	89 81       	ldd	r24, Y+1	; 0x01
    2780:	84 30       	cpi	r24, 0x04	; 4
    2782:	70 f3       	brcs	.-36     	; 0x2760 <UART_sendLong+0x28>
		UART_sendByte(*ptr);
		ptr++;
	}
}
    2784:	27 96       	adiw	r28, 0x07	; 7
    2786:	0f b6       	in	r0, 0x3f	; 63
    2788:	f8 94       	cli
    278a:	de bf       	out	0x3e, r29	; 62
    278c:	0f be       	out	0x3f, r0	; 63
    278e:	cd bf       	out	0x3d, r28	; 61
    2790:	cf 91       	pop	r28
    2792:	df 91       	pop	r29
    2794:	08 95       	ret

00002796 <UART_recieveLong>:
/*
 * Description :
 * Receive 4 bytes numbers by looping on 4 times on the UART_recieveByte function and making a 1 byte pointer that increases
 * each iteration to point to the next byte of the number.
 */
void UART_recieveLong(uint32 *number) {
    2796:	df 93       	push	r29
    2798:	cf 93       	push	r28
    279a:	00 d0       	rcall	.+0      	; 0x279c <UART_recieveLong+0x6>
    279c:	00 d0       	rcall	.+0      	; 0x279e <UART_recieveLong+0x8>
    279e:	0f 92       	push	r0
    27a0:	cd b7       	in	r28, 0x3d	; 61
    27a2:	de b7       	in	r29, 0x3e	; 62
    27a4:	9d 83       	std	Y+5, r25	; 0x05
    27a6:	8c 83       	std	Y+4, r24	; 0x04
	uint8 *ptr, i;
	ptr = (uint8*) number;
    27a8:	8c 81       	ldd	r24, Y+4	; 0x04
    27aa:	9d 81       	ldd	r25, Y+5	; 0x05
    27ac:	9b 83       	std	Y+3, r25	; 0x03
    27ae:	8a 83       	std	Y+2, r24	; 0x02
	for (i = 0; i < 4; i++) {
    27b0:	19 82       	std	Y+1, r1	; 0x01
    27b2:	0d c0       	rjmp	.+26     	; 0x27ce <UART_recieveLong+0x38>
		*ptr = UART_recieveByte();
    27b4:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <UART_recieveByte>
    27b8:	ea 81       	ldd	r30, Y+2	; 0x02
    27ba:	fb 81       	ldd	r31, Y+3	; 0x03
    27bc:	80 83       	st	Z, r24
		ptr++;
    27be:	8a 81       	ldd	r24, Y+2	; 0x02
    27c0:	9b 81       	ldd	r25, Y+3	; 0x03
    27c2:	01 96       	adiw	r24, 0x01	; 1
    27c4:	9b 83       	std	Y+3, r25	; 0x03
    27c6:	8a 83       	std	Y+2, r24	; 0x02
 * each iteration to point to the next byte of the number.
 */
void UART_recieveLong(uint32 *number) {
	uint8 *ptr, i;
	ptr = (uint8*) number;
	for (i = 0; i < 4; i++) {
    27c8:	89 81       	ldd	r24, Y+1	; 0x01
    27ca:	8f 5f       	subi	r24, 0xFF	; 255
    27cc:	89 83       	std	Y+1, r24	; 0x01
    27ce:	89 81       	ldd	r24, Y+1	; 0x01
    27d0:	84 30       	cpi	r24, 0x04	; 4
    27d2:	80 f3       	brcs	.-32     	; 0x27b4 <UART_recieveLong+0x1e>
		*ptr = UART_recieveByte();
		ptr++;
	}
}
    27d4:	0f 90       	pop	r0
    27d6:	0f 90       	pop	r0
    27d8:	0f 90       	pop	r0
    27da:	0f 90       	pop	r0
    27dc:	0f 90       	pop	r0
    27de:	cf 91       	pop	r28
    27e0:	df 91       	pop	r29
    27e2:	08 95       	ret

000027e4 <__udivmodsi4>:
    27e4:	a1 e2       	ldi	r26, 0x21	; 33
    27e6:	1a 2e       	mov	r1, r26
    27e8:	aa 1b       	sub	r26, r26
    27ea:	bb 1b       	sub	r27, r27
    27ec:	fd 01       	movw	r30, r26
    27ee:	0d c0       	rjmp	.+26     	; 0x280a <__udivmodsi4_ep>

000027f0 <__udivmodsi4_loop>:
    27f0:	aa 1f       	adc	r26, r26
    27f2:	bb 1f       	adc	r27, r27
    27f4:	ee 1f       	adc	r30, r30
    27f6:	ff 1f       	adc	r31, r31
    27f8:	a2 17       	cp	r26, r18
    27fa:	b3 07       	cpc	r27, r19
    27fc:	e4 07       	cpc	r30, r20
    27fe:	f5 07       	cpc	r31, r21
    2800:	20 f0       	brcs	.+8      	; 0x280a <__udivmodsi4_ep>
    2802:	a2 1b       	sub	r26, r18
    2804:	b3 0b       	sbc	r27, r19
    2806:	e4 0b       	sbc	r30, r20
    2808:	f5 0b       	sbc	r31, r21

0000280a <__udivmodsi4_ep>:
    280a:	66 1f       	adc	r22, r22
    280c:	77 1f       	adc	r23, r23
    280e:	88 1f       	adc	r24, r24
    2810:	99 1f       	adc	r25, r25
    2812:	1a 94       	dec	r1
    2814:	69 f7       	brne	.-38     	; 0x27f0 <__udivmodsi4_loop>
    2816:	60 95       	com	r22
    2818:	70 95       	com	r23
    281a:	80 95       	com	r24
    281c:	90 95       	com	r25
    281e:	9b 01       	movw	r18, r22
    2820:	ac 01       	movw	r20, r24
    2822:	bd 01       	movw	r22, r26
    2824:	cf 01       	movw	r24, r30
    2826:	08 95       	ret

00002828 <__prologue_saves__>:
    2828:	2f 92       	push	r2
    282a:	3f 92       	push	r3
    282c:	4f 92       	push	r4
    282e:	5f 92       	push	r5
    2830:	6f 92       	push	r6
    2832:	7f 92       	push	r7
    2834:	8f 92       	push	r8
    2836:	9f 92       	push	r9
    2838:	af 92       	push	r10
    283a:	bf 92       	push	r11
    283c:	cf 92       	push	r12
    283e:	df 92       	push	r13
    2840:	ef 92       	push	r14
    2842:	ff 92       	push	r15
    2844:	0f 93       	push	r16
    2846:	1f 93       	push	r17
    2848:	cf 93       	push	r28
    284a:	df 93       	push	r29
    284c:	cd b7       	in	r28, 0x3d	; 61
    284e:	de b7       	in	r29, 0x3e	; 62
    2850:	ca 1b       	sub	r28, r26
    2852:	db 0b       	sbc	r29, r27
    2854:	0f b6       	in	r0, 0x3f	; 63
    2856:	f8 94       	cli
    2858:	de bf       	out	0x3e, r29	; 62
    285a:	0f be       	out	0x3f, r0	; 63
    285c:	cd bf       	out	0x3d, r28	; 61
    285e:	09 94       	ijmp

00002860 <__epilogue_restores__>:
    2860:	2a 88       	ldd	r2, Y+18	; 0x12
    2862:	39 88       	ldd	r3, Y+17	; 0x11
    2864:	48 88       	ldd	r4, Y+16	; 0x10
    2866:	5f 84       	ldd	r5, Y+15	; 0x0f
    2868:	6e 84       	ldd	r6, Y+14	; 0x0e
    286a:	7d 84       	ldd	r7, Y+13	; 0x0d
    286c:	8c 84       	ldd	r8, Y+12	; 0x0c
    286e:	9b 84       	ldd	r9, Y+11	; 0x0b
    2870:	aa 84       	ldd	r10, Y+10	; 0x0a
    2872:	b9 84       	ldd	r11, Y+9	; 0x09
    2874:	c8 84       	ldd	r12, Y+8	; 0x08
    2876:	df 80       	ldd	r13, Y+7	; 0x07
    2878:	ee 80       	ldd	r14, Y+6	; 0x06
    287a:	fd 80       	ldd	r15, Y+5	; 0x05
    287c:	0c 81       	ldd	r16, Y+4	; 0x04
    287e:	1b 81       	ldd	r17, Y+3	; 0x03
    2880:	aa 81       	ldd	r26, Y+2	; 0x02
    2882:	b9 81       	ldd	r27, Y+1	; 0x01
    2884:	ce 0f       	add	r28, r30
    2886:	d1 1d       	adc	r29, r1
    2888:	0f b6       	in	r0, 0x3f	; 63
    288a:	f8 94       	cli
    288c:	de bf       	out	0x3e, r29	; 62
    288e:	0f be       	out	0x3f, r0	; 63
    2890:	cd bf       	out	0x3d, r28	; 61
    2892:	ed 01       	movw	r28, r26
    2894:	08 95       	ret

00002896 <itoa>:
    2896:	fb 01       	movw	r30, r22
    2898:	9f 01       	movw	r18, r30
    289a:	e8 94       	clt
    289c:	42 30       	cpi	r20, 0x02	; 2
    289e:	c4 f0       	brlt	.+48     	; 0x28d0 <itoa+0x3a>
    28a0:	45 32       	cpi	r20, 0x25	; 37
    28a2:	b4 f4       	brge	.+44     	; 0x28d0 <itoa+0x3a>
    28a4:	4a 30       	cpi	r20, 0x0A	; 10
    28a6:	29 f4       	brne	.+10     	; 0x28b2 <itoa+0x1c>
    28a8:	97 fb       	bst	r25, 7
    28aa:	1e f4       	brtc	.+6      	; 0x28b2 <itoa+0x1c>
    28ac:	90 95       	com	r25
    28ae:	81 95       	neg	r24
    28b0:	9f 4f       	sbci	r25, 0xFF	; 255
    28b2:	64 2f       	mov	r22, r20
    28b4:	77 27       	eor	r23, r23
    28b6:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <__udivmodhi4>
    28ba:	80 5d       	subi	r24, 0xD0	; 208
    28bc:	8a 33       	cpi	r24, 0x3A	; 58
    28be:	0c f0       	brlt	.+2      	; 0x28c2 <itoa+0x2c>
    28c0:	89 5d       	subi	r24, 0xD9	; 217
    28c2:	81 93       	st	Z+, r24
    28c4:	cb 01       	movw	r24, r22
    28c6:	00 97       	sbiw	r24, 0x00	; 0
    28c8:	a1 f7       	brne	.-24     	; 0x28b2 <itoa+0x1c>
    28ca:	16 f4       	brtc	.+4      	; 0x28d0 <itoa+0x3a>
    28cc:	5d e2       	ldi	r21, 0x2D	; 45
    28ce:	51 93       	st	Z+, r21
    28d0:	10 82       	st	Z, r1
    28d2:	c9 01       	movw	r24, r18
    28d4:	0c 94 6c 14 	jmp	0x28d8	; 0x28d8 <strrev>

000028d8 <strrev>:
    28d8:	dc 01       	movw	r26, r24
    28da:	fc 01       	movw	r30, r24
    28dc:	67 2f       	mov	r22, r23
    28de:	71 91       	ld	r23, Z+
    28e0:	77 23       	and	r23, r23
    28e2:	e1 f7       	brne	.-8      	; 0x28dc <strrev+0x4>
    28e4:	32 97       	sbiw	r30, 0x02	; 2
    28e6:	04 c0       	rjmp	.+8      	; 0x28f0 <strrev+0x18>
    28e8:	7c 91       	ld	r23, X
    28ea:	6d 93       	st	X+, r22
    28ec:	70 83       	st	Z, r23
    28ee:	62 91       	ld	r22, -Z
    28f0:	ae 17       	cp	r26, r30
    28f2:	bf 07       	cpc	r27, r31
    28f4:	c8 f3       	brcs	.-14     	; 0x28e8 <strrev+0x10>
    28f6:	08 95       	ret

000028f8 <__udivmodhi4>:
    28f8:	aa 1b       	sub	r26, r26
    28fa:	bb 1b       	sub	r27, r27
    28fc:	51 e1       	ldi	r21, 0x11	; 17
    28fe:	07 c0       	rjmp	.+14     	; 0x290e <__udivmodhi4_ep>

00002900 <__udivmodhi4_loop>:
    2900:	aa 1f       	adc	r26, r26
    2902:	bb 1f       	adc	r27, r27
    2904:	a6 17       	cp	r26, r22
    2906:	b7 07       	cpc	r27, r23
    2908:	10 f0       	brcs	.+4      	; 0x290e <__udivmodhi4_ep>
    290a:	a6 1b       	sub	r26, r22
    290c:	b7 0b       	sbc	r27, r23

0000290e <__udivmodhi4_ep>:
    290e:	88 1f       	adc	r24, r24
    2910:	99 1f       	adc	r25, r25
    2912:	5a 95       	dec	r21
    2914:	a9 f7       	brne	.-22     	; 0x2900 <__udivmodhi4_loop>
    2916:	80 95       	com	r24
    2918:	90 95       	com	r25
    291a:	bc 01       	movw	r22, r24
    291c:	cd 01       	movw	r24, r26
    291e:	08 95       	ret

00002920 <_exit>:
    2920:	f8 94       	cli

00002922 <__stop_program>:
    2922:	ff cf       	rjmp	.-2      	; 0x2922 <__stop_program>
