============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Dec 07 2021  02:38:06 pm
  Module:                 riscv_core
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Summary
-------
-----------------------------------------------------------------------
            Category            Number   %   Average Toggle Saving %   
-----------------------------------------------------------------------
 RC Clock Gating Instances           0    0            0.00            
 Non-RC Clock Gating Instances       0    0            0.00            
-----------------------------------------------------------------------
 RC Gated Flip-flops                 0    0            0.00            
 Non-RC Gated Flip-flops             0    0            0.00            
-----------------------------------------------------------------------
 Total Ungated Flip-flops         1452  100              -             
 Enable not found                 1452  100              -             
-----------------------------------------------------------------------
 Total Flip-flops                 1452  100              -             
-----------------------------------------------------------------------

