---------- Begin Simulation Statistics ----------
simSeconds                                   4.861688                       # Number of seconds simulated (Second)
simTicks                                 4861688233000                       # Number of ticks simulated (Tick)
finalTick                                4861688233000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    126.54                       # Real time elapsed on the host (Second)
hostTickRate                              38418876554                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2009860                       # Number of bytes of host memory used (Byte)
simInsts                                    287881091                       # Number of instructions simulated (Count)
simOps                                      725208581                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2274943                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    5730867                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.cpu0.numCycles                      9724750498                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                             42.203380                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.023695                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts           230425866                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             608695192                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                42.203380                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.023695                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts             19965                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        540649822                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        68017690                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts       21172889                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       659260      0.11%      0.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    518514367     85.18%     85.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       288505      0.05%     85.34% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv        30492      0.01%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          403      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt           16      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          662      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         1813      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt         4602      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         6383      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          321      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     68011809     11.17%     96.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite     21172745      3.48%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         3670      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite          144      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    608695192                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     81153172                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     79654469                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl      1491955                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     76736608                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl      4414589                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall      1379523                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn      1379460                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data     83752368                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         83752368                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     83807667                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        83807667                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      1219510                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        1219510                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      1355556                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       1355556                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu0.data     84971878                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     84971878                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     85163223                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     85163223                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.014352                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.014352                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.015917                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.015917                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks      1203014                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total          1203014                       # number of writebacks (Count)
system.cpu0.dcache.replacements               1248943                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data       520864                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total       520864                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data        21684                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total        21684                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data       542548                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total       542548                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.039967                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.039967                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data       542548                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total       542548                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data       542548                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total       542548                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     63597613                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       63597613                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       767116                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       767116                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     64364729                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     64364729                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.011918                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.011918                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::cpu0.data        55299                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total        55299                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data       136046                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total       136046                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data       191345                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total       191345                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.710998                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.710998                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu0.data     20154755                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      20154755                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       452394                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       452394                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     20607149                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     20607149                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.021953                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.021953                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         2000.799485                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            86012400                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1333883                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             64.482717                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick              12000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  2000.799485                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.976953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.976953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1416                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          113                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3         1300                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.691406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         173831937                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        173831937                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::cpu0.mmu.dtb.walker         1148                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total         1148                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::cpu0.mmu.dtb.walker         1148                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total         1148                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::cpu0.mmu.dtb.walker         1446                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total         1446                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::cpu0.mmu.dtb.walker         1446                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total         1446                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::cpu0.mmu.dtb.walker         2594                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total         2594                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::cpu0.mmu.dtb.walker         2594                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total         2594                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::cpu0.mmu.dtb.walker     0.557440                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.557440                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::cpu0.mmu.dtb.walker     0.557440                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.557440                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.writebacks::writebacks          120                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.writebacks::total          120                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.replacements         1280                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::cpu0.mmu.dtb.walker         1148                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total         1148                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::cpu0.mmu.dtb.walker         1446                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total         1446                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::cpu0.mmu.dtb.walker         2594                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total         2594                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::cpu0.mmu.dtb.walker     0.557440                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.557440                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse     7.814877                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs         2591                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs         1445                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     1.793080                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick        12000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker     7.814877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.488430                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.488430                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses         6634                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses         6634                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns      2758983                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 9043113722.605949                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 681636775.394051                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.070093                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.929907                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts      89190579                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses        19965                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads         33297                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites        15853                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses    540649822                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads    506632815                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    385676340                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         89190579                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    274400124                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites       220249                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts            230425866                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps              608695192                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.023695                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          81153172                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.008345                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst    304610780                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total        304610780                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst    304610780                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total       304610780                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst        31992                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total          31992                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst        31992                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total         31992                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu0.inst    304642772                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total    304642772                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst    304642772                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total    304642772                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000105                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000105                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000105                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000105                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks        27570                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total            27570                       # number of writebacks (Count)
system.cpu0.icache.replacements                 27570                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst    304610780                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total      304610780                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst        31992                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total        31992                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu0.inst    304642772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total    304642772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000105                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000105                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse         3477.094969                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs           275611374                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs             28000                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           9843.263357                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst  3477.094969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.848900                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.848900                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         3992                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3         3102                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          889                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.974609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         609317536                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        609317536                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::cpu0.mmu.itb.walker         1172                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total         1172                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::cpu0.mmu.itb.walker         1172                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total         1172                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::cpu0.mmu.itb.walker         1897                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total         1897                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::cpu0.mmu.itb.walker         1897                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total         1897                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandAccesses::cpu0.mmu.itb.walker         3069                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total         3069                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::cpu0.mmu.itb.walker         3069                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total         3069                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::cpu0.mmu.itb.walker     0.618117                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.618117                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::cpu0.mmu.itb.walker     0.618117                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.618117                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.writebacks::writebacks           65                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.writebacks::total           65                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.replacements         1695                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::cpu0.mmu.itb.walker         1170                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total         1170                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::cpu0.mmu.itb.walker         1897                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total         1897                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::cpu0.mmu.itb.walker         3067                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total         3067                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::cpu0.mmu.itb.walker     0.618520                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.618520                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.WriteReq.hits::cpu0.mmu.itb.walker            2                       # number of WriteReq hits (Count)
system.cpu0.itb_walker_cache.WriteReq.hits::total            2                       # number of WriteReq hits (Count)
system.cpu0.itb_walker_cache.WriteReq.accesses::cpu0.mmu.itb.walker            2                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.WriteReq.accesses::total            2                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse     4.009138                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs         3065                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs         1896                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     1.616561                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::cpu0.mmu.itb.walker     4.009138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::cpu0.mmu.itb.walker     0.250571                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.250571                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses         8035                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses         8035                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses               65102233                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               21154144                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      650                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      149                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses              304642947                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      776                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions          20194                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples        10049                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 449887352.005672                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 1240245159.334973                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10        10049    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       114000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value   3995114000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total        10049                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 340770232695                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 4520918000305                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                      9723287177                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                            683.954009                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.001462                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts            14216288                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              30122162                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi               683.954009                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.001462                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts              3108                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts         29176589                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         4458970                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts        2768944                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass        59911      0.20%      0.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu     22761406     75.56%     75.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult        59604      0.20%     75.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv        14242      0.05%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd           87      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt           16      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd           56      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu          274      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt          642      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc         1195      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift           48      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead      4455338     14.79%     90.81% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite      2768912      9.19%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead          399      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     30122162                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl      3202847                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl      2824662                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       374053                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      2283998                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       917616                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       336575                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn       336334                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data      6818830                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          6818830                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      6820921                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         6820921                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       254034                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         254034                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       260784                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        260784                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu1.data      7072864                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      7072864                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      7081705                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      7081705                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.035917                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.035917                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.036825                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.036825                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        45558                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            45558                       # number of writebacks (Count)
system.cpu1.dcache.replacements                 55931                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data        44738                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total        44738                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data        31927                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total        31927                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data        76665                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total        76665                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.416448                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.416448                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data        76665                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total        76665                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data        76665                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total        76665                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      4254614                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        4254614                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       123044                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       123044                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      4377658                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      4377658                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.028107                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.028107                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.hits::cpu1.data         2091                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total         2091                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data         6750                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total         6750                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data         8841                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total         8841                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.763488                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.763488                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu1.data      2564216                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2564216                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       130990                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       130990                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2695206                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2695206                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.048601                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.048601                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1343.530479                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             6868638                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            233068                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             29.470532                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       328865020000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1343.530479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.656021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.656021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1678                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2         1409                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3          216                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4           53                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.819336                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          14704816                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         14704816                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::cpu1.mmu.dtb.walker          254                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total          254                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::cpu1.mmu.dtb.walker          254                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total          254                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::cpu1.mmu.dtb.walker          436                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total          436                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::cpu1.mmu.dtb.walker          436                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total          436                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::cpu1.mmu.dtb.walker          690                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total          690                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::cpu1.mmu.dtb.walker          690                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total          690                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::cpu1.mmu.dtb.walker     0.631884                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.631884                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::cpu1.mmu.dtb.walker     0.631884                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.631884                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.writebacks::writebacks           17                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.writebacks::total           17                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.replacements          333                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::cpu1.mmu.dtb.walker          254                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total          254                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::cpu1.mmu.dtb.walker          436                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total          436                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::cpu1.mmu.dtb.walker          690                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total          690                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::cpu1.mmu.dtb.walker     0.631884                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.631884                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse     6.492010                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs          651                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs          425                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     1.531765                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick 328865126000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker     6.492010                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.405751                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.405751                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses         1816                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses         1816                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns       672909                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 9688485101.587658                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 34802075.412342                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.003579                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.996421                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts       7227914                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses         3108                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads          5395                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites         2471                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses     29176589                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads     39521625                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites     21761943                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          7227914                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads     12770245                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites       133854                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts             14216288                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps               30122162                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.001462                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches           3202847                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.000329                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst     19057848                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         19057848                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     19057848                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        19057848                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         8357                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           8357                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         8357                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          8357                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu1.inst     19066205                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     19066205                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     19066205                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     19066205                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000438                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000438                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000438                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000438                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks         5117                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total             5117                       # number of writebacks (Count)
system.cpu1.icache.replacements                  5117                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     19057848                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       19057848                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         8357                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         8357                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     19066205                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     19066205                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000438                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000438                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          944.170736                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             7296281                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              5127                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           1423.109226                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       328865009500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   944.170736                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.230510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.230510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         3230                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2         1492                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          935                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          803                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.788574                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          38140767                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         38140767                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::cpu1.mmu.itb.walker          296                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total          296                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::cpu1.mmu.itb.walker          296                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total          296                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::cpu1.mmu.itb.walker          569                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total          569                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::cpu1.mmu.itb.walker          569                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total          569                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandAccesses::cpu1.mmu.itb.walker          865                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total          865                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::cpu1.mmu.itb.walker          865                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total          865                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::cpu1.mmu.itb.walker     0.657803                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.657803                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::cpu1.mmu.itb.walker     0.657803                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.657803                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.itb_walker_cache.writebacks::total            5                       # number of writebacks (Count)
system.cpu1.itb_walker_cache.replacements          451                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::cpu1.mmu.itb.walker          296                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total          296                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::cpu1.mmu.itb.walker          569                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total          569                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::cpu1.mmu.itb.walker          865                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total          865                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::cpu1.mmu.itb.walker     0.657803                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.657803                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse     3.730645                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs          806                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs          560                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs     1.439286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick 328865124000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker     3.730645                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.233165                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.233165                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses         2299                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses         2299                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                4466437                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2773153                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      114                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       70                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               19066172                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      219                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions           6613                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples         3305                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 1369265584.417549                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 1880633012.691467                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10         3305    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        63000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  10000653500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total         3305                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 336265476500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED 4525422756500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                      9723405933                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                            779.431900                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.001283                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts            12474991                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              24793643                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi               779.431900                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.001283                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts              6525                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts         24330473                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts         3451953                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts        2232005                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass        46745      0.19%      0.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu     19011973     76.68%     76.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult        42052      0.17%     77.04% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv         6513      0.03%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd           80      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt           16      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd          158      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu          717      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt         1532      0.01%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc         1920      0.01%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift           65      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead      3448665     13.91%     90.99% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite      2231970      9.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead         1202      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite           35      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     24793643                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl      2567823                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl      2207436                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl       355389                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl      1706613                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       859975                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall       324669                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn       322093                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data      5304806                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          5304806                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      5308562                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         5308562                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       209575                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         209575                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       216576                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        216576                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu2.data      5514381                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      5514381                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      5525138                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      5525138                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.038005                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.038005                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.039198                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.039198                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        86369                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            86369                       # number of writebacks (Count)
system.cpu2.dcache.replacements                103497                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data        56370                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total        56370                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data        25583                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total        25583                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data        81953                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total        81953                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.312167                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.312167                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data        81953                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total        81953                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data        81953                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total        81953                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      3243865                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        3243865                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       118462                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       118462                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      3362327                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      3362327                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.035232                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.035232                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.hits::cpu2.data         3756                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         3756                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data         7001                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total         7001                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data        10757                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total        10757                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.650832                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.650832                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu2.data      2060941                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2060941                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        91113                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        91113                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2152054                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2152054                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.042338                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.042338                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1843.538582                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             5438382                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            200188                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             27.166374                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick       340409013500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1843.538582                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.900165                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.900165                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1440                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          590                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3          842                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.703125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          11579716                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         11579716                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::cpu2.mmu.dtb.walker          316                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total          316                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::cpu2.mmu.dtb.walker          316                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total          316                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::cpu2.mmu.dtb.walker          581                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total          581                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::cpu2.mmu.dtb.walker          581                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total          581                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::cpu2.mmu.dtb.walker          897                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total          897                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::cpu2.mmu.dtb.walker          897                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total          897                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::cpu2.mmu.dtb.walker     0.647715                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.647715                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::cpu2.mmu.dtb.walker     0.647715                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.647715                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.writebacks::writebacks           15                       # number of writebacks (Count)
system.cpu2.dtb_walker_cache.writebacks::total           15                       # number of writebacks (Count)
system.cpu2.dtb_walker_cache.replacements          435                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::cpu2.mmu.dtb.walker          316                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total          316                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::cpu2.mmu.dtb.walker          581                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total          581                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::cpu2.mmu.dtb.walker          897                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total          897                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::cpu2.mmu.dtb.walker     0.647715                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.647715                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse     6.477997                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs          894                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs          580                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     1.541379                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick 340409119500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::cpu2.mmu.dtb.walker     6.477997                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.404875                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.404875                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses         2375                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses         2375                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns       646762                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 9694541265.524982                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 28864667.475017                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.002969                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.997031                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts       5683958                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpAluAccesses         6525                       # Number of float alu accesses (Count)
system.cpu2.executeStats0.numFpRegReads         10829                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites         5090                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses     24330473                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads     31533950                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites     17635387                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs          5683958                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads     10904445                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites       154643                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts             12474991                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps               24793643                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.001283                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches           2567823                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.000264                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst     16723571                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         16723571                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst     16723571                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        16723571                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst         5072                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           5072                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst         5072                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          5072                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu2.inst     16728643                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     16728643                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst     16728643                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     16728643                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000303                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000303                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000303                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000303                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         1956                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             1956                       # number of writebacks (Count)
system.cpu2.icache.replacements                  1956                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst     16723571                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       16723571                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst         5072                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         5072                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu2.inst     16728643                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     16728643                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000303                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000303                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse         1035.781839                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             7288591                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              1966                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           3707.319939                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick       340409003000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst  1035.781839                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.252876                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.252876                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         3106                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2          178                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3         2187                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          739                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.758301                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          33462358                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         33462358                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::cpu2.mmu.itb.walker          358                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total          358                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::cpu2.mmu.itb.walker          358                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total          358                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::cpu2.mmu.itb.walker          723                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total          723                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::cpu2.mmu.itb.walker          723                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total          723                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandAccesses::cpu2.mmu.itb.walker         1081                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total         1081                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::cpu2.mmu.itb.walker         1081                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total         1081                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::cpu2.mmu.itb.walker     0.668825                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.668825                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::cpu2.mmu.itb.walker     0.668825                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.668825                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.writebacks::writebacks            7                       # number of writebacks (Count)
system.cpu2.itb_walker_cache.writebacks::total            7                       # number of writebacks (Count)
system.cpu2.itb_walker_cache.replacements          568                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::cpu2.mmu.itb.walker          358                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total          358                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::cpu2.mmu.itb.walker          723                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total          723                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::cpu2.mmu.itb.walker         1081                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total         1081                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::cpu2.mmu.itb.walker     0.668825                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.668825                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse     3.722188                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs         1081                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs          723                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs     1.495159                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick 340409117500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::cpu2.mmu.itb.walker     3.722188                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::cpu2.mmu.itb.walker     0.232637                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.232637                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.tagAccesses         2885                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses         2885                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                3457208                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2235278                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      182                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       68                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               16728644                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      273                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions           4185                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples         2092                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 2159105005.975143                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 1966768144.027800                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10         2092    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value        28000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  10000655500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total         2092                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 344840560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED 4516847672500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                      9723412060                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                           1734.232902                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.000577                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts             5606751                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              11246552                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi              1734.232902                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.000577                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts               309                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts         11020920                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts         1575565                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts         791974                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass        22473      0.20%      0.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu      8832328     78.53%     78.73% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult        24410      0.22%     78.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv          924      0.01%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            3      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt           16      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd           10      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu           36      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt           58      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc           62      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift           13      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead      1574190     14.00%     92.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite       791942      7.04%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead           55      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     11246552                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl      1173125                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl      1027115                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl       142096                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl       817909                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       353991                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall       128998                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn       128711                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu3.data      2260596                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          2260596                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      2261776                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         2261776                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data        76135                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total          76135                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data        77274                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total         77274                       # number of overall misses (Count)
system.cpu3.dcache.demandAccesses::cpu3.data      2336731                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      2336731                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      2339050                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      2339050                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.032582                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.032582                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.033036                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.033036                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks         8986                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total             8986                       # number of writebacks (Count)
system.cpu3.dcache.replacements                 11261                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data        11921                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total        11921                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data         4088                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total         4088                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data        16009                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total        16009                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.255356                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.255356                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data        16009                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total        16009                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data        16009                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total        16009                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      1499544                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        1499544                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data        60072                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total        60072                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      1559616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      1559616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.038517                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.038517                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.hits::cpu3.data         1180                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total         1180                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data         1139                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total         1139                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data         2319                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total         2319                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.491160                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.491160                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.WriteReq.hits::cpu3.data       761052                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total        761052                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        16063                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        16063                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.accesses::cpu3.data       777115                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total       777115                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.020670                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.020670                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1280.617585                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             2141140                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs             69308                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             30.893115                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick       351961439500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1280.617585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.625302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.625302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1984                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0          155                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          971                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          293                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3          355                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4          210                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.968750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           4813428                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          4813428                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.demandHits::cpu3.mmu.dtb.walker          118                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.demandHits::total          118                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.overallHits::cpu3.mmu.dtb.walker          118                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.overallHits::total          118                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.demandMisses::cpu3.mmu.dtb.walker          196                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.demandMisses::total          196                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::cpu3.mmu.dtb.walker          196                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::total          196                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::cpu3.mmu.dtb.walker          314                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::total          314                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::cpu3.mmu.dtb.walker          314                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::total          314                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandMissRate::cpu3.mmu.dtb.walker     0.624204                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMissRate::total     0.624204                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::cpu3.mmu.dtb.walker     0.624204                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::total     0.624204                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.writebacks::writebacks            9                       # number of writebacks (Count)
system.cpu3.dtb_walker_cache.writebacks::total            9                       # number of writebacks (Count)
system.cpu3.dtb_walker_cache.replacements          143                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::cpu3.mmu.dtb.walker          118                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::total          118                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::cpu3.mmu.dtb.walker          196                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::total          196                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::cpu3.mmu.dtb.walker          314                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::total          314                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.missRate::cpu3.mmu.dtb.walker     0.624204                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.missRate::total     0.624204                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse     6.460727                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs          266                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs          185                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs     1.437838                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick 351961545500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.occupancies::cpu3.mmu.dtb.walker     6.460727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.403795                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::total     0.403795                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dtb_walker_cache.tags.tagAccesses          824                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses          824                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns       257709                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 9710174419.539644                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 13237640.460354                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.001361                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.998639                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts       2367539                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpAluAccesses          309                       # Number of float alu accesses (Count)
system.cpu3.executeStats0.numFpRegReads           476                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites          212                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses     11020920                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads     14202869                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites      8087770                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs          2367539                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads      4868732                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites        57156                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts              5606751                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps               11246552                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.000577                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches           1173125                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.000121                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst      7628931                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          7628931                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      7628931                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         7628931                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst         3129                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total           3129                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst         3129                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total          3129                       # number of overall misses (Count)
system.cpu3.icache.demandAccesses::cpu3.inst      7632060                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      7632060                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      7632060                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      7632060                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000410                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000410                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000410                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000410                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks          527                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total              527                       # number of writebacks (Count)
system.cpu3.icache.replacements                   527                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      7628931                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        7628931                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst         3129                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total         3129                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      7632060                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      7632060                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000410                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000410                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse         1016.362747                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1717012                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               537                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           3197.415270                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick       351961429000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst  1016.362747                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.248135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.248135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024         2592                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::0           73                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::1          732                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          199                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          697                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          891                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.632812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          15267249                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         15267249                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.demandHits::cpu3.mmu.itb.walker          120                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.demandHits::total          120                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.overallHits::cpu3.mmu.itb.walker          120                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.overallHits::total          120                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.demandMisses::cpu3.mmu.itb.walker          250                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.demandMisses::total          250                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.overallMisses::cpu3.mmu.itb.walker          250                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.overallMisses::total          250                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.demandAccesses::cpu3.mmu.itb.walker          370                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandAccesses::total          370                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::cpu3.mmu.itb.walker          370                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::total          370                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandMissRate::cpu3.mmu.itb.walker     0.675676                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMissRate::total     0.675676                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::cpu3.mmu.itb.walker     0.675676                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::total     0.675676                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu3.itb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu3.itb_walker_cache.replacements          191                       # number of replacements (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::cpu3.mmu.itb.walker          120                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::total          120                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::cpu3.mmu.itb.walker          250                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::total          250                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::cpu3.mmu.itb.walker          370                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::total          370                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.missRate::cpu3.mmu.itb.walker     0.675676                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.missRate::total     0.675676                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse     3.710151                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs          313                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs          242                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs     1.293388                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick 351961543500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.occupancies::cpu3.mmu.itb.walker     3.710151                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::cpu3.mmu.itb.walker     0.231884                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::total     0.231884                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.itb_walker_cache.tags.tagAccesses          990                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses          990                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                1579283                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 794368                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       55                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                       33                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                7631993                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       95                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions           2649                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples         1324                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 3408692401.812689                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 1401664689.021911                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10         1324    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  10000655000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total         1324                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 348579493000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED 4513108740000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                      9721732303                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                           1768.251590                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.000566                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.commitStats0.numInsts             5497935                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps              10886098                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi              1768.251590                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.000566                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts              1694                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts         10668695                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts         1517062                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts         792182                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass        21543      0.20%      0.20% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu      8529250     78.35%     78.55% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult        25208      0.23%     78.78% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv          889      0.01%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd           30      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt           16      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd           52      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu          143      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt          398      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc          542      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift           29      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead      1515546     13.92%     92.72% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite       792150      7.28%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead          270      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total     10886098                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl      1137832                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl      1003887                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl       130012                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl       809310                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl       327300                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall       118065                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn       118021                       # Class of control type instructions committed (Count)
system.cpu4.dcache.demandHits::cpu4.data      2206995                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          2206995                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      2215911                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         2215911                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data        71049                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total          71049                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data        72005                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total         72005                       # number of overall misses (Count)
system.cpu4.dcache.demandAccesses::cpu4.data      2278044                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      2278044                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data      2287916                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      2287916                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.031189                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.031189                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.031472                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.031472                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks         9094                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total             9094                       # number of writebacks (Count)
system.cpu4.dcache.replacements                 11094                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data        10184                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total        10184                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data         2075                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total         2075                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data        12259                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total        12259                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.169263                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.169263                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data        12259                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total        12259                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data        12259                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total        12259                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data      1440857                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        1440857                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data        56344                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total        56344                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      1497201                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      1497201                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.037633                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.037633                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.hits::cpu4.data         8916                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total         8916                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::cpu4.data          956                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total          956                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::cpu4.data         9872                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total         9872                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::cpu4.data     0.096840                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.096840                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.WriteReq.hits::cpu4.data       766138                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total        766138                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data        14705                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total        14705                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.accesses::cpu4.data       780843                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total       780843                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.018832                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.018832                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1242.975660                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             2162155                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs             65306                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs             33.108061                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick       363505807000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1242.975660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.606922                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.606922                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1440                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::3         1431                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.703125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses           4691614                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses          4691614                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.demandHits::cpu4.mmu.dtb.walker          575                       # number of demand (read+write) hits (Count)
system.cpu4.dtb_walker_cache.demandHits::total          575                       # number of demand (read+write) hits (Count)
system.cpu4.dtb_walker_cache.overallHits::cpu4.mmu.dtb.walker          575                       # number of overall hits (Count)
system.cpu4.dtb_walker_cache.overallHits::total          575                       # number of overall hits (Count)
system.cpu4.dtb_walker_cache.demandMisses::cpu4.mmu.dtb.walker          364                       # number of demand (read+write) misses (Count)
system.cpu4.dtb_walker_cache.demandMisses::total          364                       # number of demand (read+write) misses (Count)
system.cpu4.dtb_walker_cache.overallMisses::cpu4.mmu.dtb.walker          364                       # number of overall misses (Count)
system.cpu4.dtb_walker_cache.overallMisses::total          364                       # number of overall misses (Count)
system.cpu4.dtb_walker_cache.demandAccesses::cpu4.mmu.dtb.walker          939                       # number of demand (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.demandAccesses::total          939                       # number of demand (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.overallAccesses::cpu4.mmu.dtb.walker          939                       # number of overall (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.overallAccesses::total          939                       # number of overall (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.demandMissRate::cpu4.mmu.dtb.walker     0.387646                       # miss rate for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.demandMissRate::total     0.387646                       # miss rate for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMissRate::cpu4.mmu.dtb.walker     0.387646                       # miss rate for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMissRate::total     0.387646                       # miss rate for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.writebacks::writebacks           23                       # number of writebacks (Count)
system.cpu4.dtb_walker_cache.writebacks::total           23                       # number of writebacks (Count)
system.cpu4.dtb_walker_cache.replacements          248                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.ReadReq.hits::cpu4.mmu.dtb.walker          575                       # number of ReadReq hits (Count)
system.cpu4.dtb_walker_cache.ReadReq.hits::total          575                       # number of ReadReq hits (Count)
system.cpu4.dtb_walker_cache.ReadReq.misses::cpu4.mmu.dtb.walker          364                       # number of ReadReq misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.misses::total          364                       # number of ReadReq misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.accesses::cpu4.mmu.dtb.walker          939                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dtb_walker_cache.ReadReq.accesses::total          939                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dtb_walker_cache.ReadReq.missRate::cpu4.mmu.dtb.walker     0.387646                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.ReadReq.missRate::total     0.387646                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse     6.448152                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs          936                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs          363                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs     2.578512                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick 363505913000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.occupancies::cpu4.mmu.dtb.walker     6.448152                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::cpu4.mmu.dtb.walker     0.403009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::total     0.403009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu4.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dtb_walker_cache.tags.tagAccesses         2242                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses         2242                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns       236086                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles 9708869971.308805                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles 12862331.691194                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction     0.001323                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction     0.998677                       # Percentage of idle cycles (Ratio)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts       2309244                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpAluAccesses         1694                       # Number of float alu accesses (Count)
system.cpu4.executeStats0.numFpRegReads          2872                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites         1300                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntAluAccesses     10668695                       # Number of integer alu accesses (Count)
system.cpu4.executeStats0.numIntRegReads     13822049                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites      7785876                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs          2309244                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads      4732612                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites        50747                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts              5497935                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps               10886098                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.000566                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches           1137832                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.000117                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.icache.demandHits::cpu4.inst      7497389                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          7497389                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      7497389                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         7497389                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst         4280                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total           4280                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst         4280                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total          4280                       # number of overall misses (Count)
system.cpu4.icache.demandAccesses::cpu4.inst      7501669                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      7501669                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      7501669                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      7501669                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000571                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000571                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000571                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000571                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks         1367                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total             1367                       # number of writebacks (Count)
system.cpu4.icache.replacements                  1367                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      7497389                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        7497389                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst         4280                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total         4280                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      7501669                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      7501669                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000571                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000571                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse         1005.141757                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             2658624                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs              1377                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs           1930.736383                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick       363505796500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst  1005.141757                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.245396                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.245396                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024         2903                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::3         2201                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4          697                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.708740                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses          15007618                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses         15007618                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.demandHits::cpu4.mmu.itb.walker          156                       # number of demand (read+write) hits (Count)
system.cpu4.itb_walker_cache.demandHits::total          156                       # number of demand (read+write) hits (Count)
system.cpu4.itb_walker_cache.overallHits::cpu4.mmu.itb.walker          156                       # number of overall hits (Count)
system.cpu4.itb_walker_cache.overallHits::total          156                       # number of overall hits (Count)
system.cpu4.itb_walker_cache.demandMisses::cpu4.mmu.itb.walker          267                       # number of demand (read+write) misses (Count)
system.cpu4.itb_walker_cache.demandMisses::total          267                       # number of demand (read+write) misses (Count)
system.cpu4.itb_walker_cache.overallMisses::cpu4.mmu.itb.walker          267                       # number of overall misses (Count)
system.cpu4.itb_walker_cache.overallMisses::total          267                       # number of overall misses (Count)
system.cpu4.itb_walker_cache.demandAccesses::cpu4.mmu.itb.walker          423                       # number of demand (read+write) accesses (Count)
system.cpu4.itb_walker_cache.demandAccesses::total          423                       # number of demand (read+write) accesses (Count)
system.cpu4.itb_walker_cache.overallAccesses::cpu4.mmu.itb.walker          423                       # number of overall (read+write) accesses (Count)
system.cpu4.itb_walker_cache.overallAccesses::total          423                       # number of overall (read+write) accesses (Count)
system.cpu4.itb_walker_cache.demandMissRate::cpu4.mmu.itb.walker     0.631206                       # miss rate for demand accesses (Ratio)
system.cpu4.itb_walker_cache.demandMissRate::total     0.631206                       # miss rate for demand accesses (Ratio)
system.cpu4.itb_walker_cache.overallMissRate::cpu4.mmu.itb.walker     0.631206                       # miss rate for overall accesses (Ratio)
system.cpu4.itb_walker_cache.overallMissRate::total     0.631206                       # miss rate for overall accesses (Ratio)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu4.itb_walker_cache.writebacks::total            5                       # number of writebacks (Count)
system.cpu4.itb_walker_cache.replacements          216                       # number of replacements (Count)
system.cpu4.itb_walker_cache.ReadReq.hits::cpu4.mmu.itb.walker          156                       # number of ReadReq hits (Count)
system.cpu4.itb_walker_cache.ReadReq.hits::total          156                       # number of ReadReq hits (Count)
system.cpu4.itb_walker_cache.ReadReq.misses::cpu4.mmu.itb.walker          267                       # number of ReadReq misses (Count)
system.cpu4.itb_walker_cache.ReadReq.misses::total          267                       # number of ReadReq misses (Count)
system.cpu4.itb_walker_cache.ReadReq.accesses::cpu4.mmu.itb.walker          423                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.itb_walker_cache.ReadReq.accesses::total          423                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.itb_walker_cache.ReadReq.missRate::cpu4.mmu.itb.walker     0.631206                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.ReadReq.missRate::total     0.631206                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse     3.701003                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs          423                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs          267                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs     1.584270                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick 363505911000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.occupancies::cpu4.mmu.itb.walker     3.701003                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.itb_walker_cache.tags.avgOccs::cpu4.mmu.itb.walker     0.231313                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.itb_walker_cache.tags.avgOccs::total     0.231313                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.itb_walker_cache.tags.tagAccesses         1113                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses         1113                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.dtb.rdAccesses                1520600                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 794408                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                       89                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      158                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                7501590                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      108                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions           2535                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples         1264                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 3561511799.446203                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 1231587765.014167                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10         1264    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  10000654500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total         1264                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 359937318500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED 4501750914500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                      9721344699                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                           2075.647461                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.000482                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.commitStats0.numInsts             4683524                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps               9444259                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi              2075.647461                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.000482                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts               116                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts          9250274                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts         1326666                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts         595059                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass        19381      0.21%      0.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu      7482528     79.23%     79.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult        21512      0.23%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv          275      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            1      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt           16      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            2      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu           10      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt           14      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc           19      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead      1325429     14.03%     93.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite       595027      6.30%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead           13      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total      9444259                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl       986508                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl       868320                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl       114489                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl       696798                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       288495                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall       103707                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn       103687                       # Class of control type instructions committed (Count)
system.cpu5.dcache.demandHits::cpu5.data      1850197                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          1850197                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      1850604                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         1850604                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data        58697                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total          58697                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data        58994                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total         58994                       # number of overall misses (Count)
system.cpu5.dcache.demandAccesses::cpu5.data      1908894                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      1908894                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data      1909598                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      1909598                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.030749                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.030749                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.030893                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.030893                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks          465                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total              465                       # number of writebacks (Count)
system.cpu5.dcache.replacements                   820                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data         6334                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total         6334                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data         1410                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total         1410                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data         7744                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total         7744                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.182076                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.182076                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data         7744                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total         7744                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data         7744                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total         7744                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data      1267556                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        1267556                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data        52946                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total        52946                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      1320502                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      1320502                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.040095                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.040095                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.hits::cpu5.data          407                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total          407                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu5.data          297                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total          297                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu5.data          704                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total          704                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu5.data     0.421875                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.421875                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.WriteReq.hits::cpu5.data       582641                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total        582641                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data         5751                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total         5751                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.accesses::cpu5.data       588392                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total       588392                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.009774                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.009774                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse          746.223811                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs              824094                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs             53061                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             15.531068                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick       375048238500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data   746.223811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.364367                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.364367                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1099                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::3          489                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4          610                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.536621                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses           3904332                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses          3904332                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.demandHits::cpu5.mmu.dtb.walker           74                       # number of demand (read+write) hits (Count)
system.cpu5.dtb_walker_cache.demandHits::total           74                       # number of demand (read+write) hits (Count)
system.cpu5.dtb_walker_cache.overallHits::cpu5.mmu.dtb.walker           74                       # number of overall hits (Count)
system.cpu5.dtb_walker_cache.overallHits::total           74                       # number of overall hits (Count)
system.cpu5.dtb_walker_cache.demandMisses::cpu5.mmu.dtb.walker          101                       # number of demand (read+write) misses (Count)
system.cpu5.dtb_walker_cache.demandMisses::total          101                       # number of demand (read+write) misses (Count)
system.cpu5.dtb_walker_cache.overallMisses::cpu5.mmu.dtb.walker          101                       # number of overall misses (Count)
system.cpu5.dtb_walker_cache.overallMisses::total          101                       # number of overall misses (Count)
system.cpu5.dtb_walker_cache.demandAccesses::cpu5.mmu.dtb.walker          175                       # number of demand (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.demandAccesses::total          175                       # number of demand (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.overallAccesses::cpu5.mmu.dtb.walker          175                       # number of overall (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.overallAccesses::total          175                       # number of overall (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.demandMissRate::cpu5.mmu.dtb.walker     0.577143                       # miss rate for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.demandMissRate::total     0.577143                       # miss rate for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMissRate::cpu5.mmu.dtb.walker     0.577143                       # miss rate for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMissRate::total     0.577143                       # miss rate for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks (Count)
system.cpu5.dtb_walker_cache.writebacks::total           11                       # number of writebacks (Count)
system.cpu5.dtb_walker_cache.replacements           80                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.ReadReq.hits::cpu5.mmu.dtb.walker           74                       # number of ReadReq hits (Count)
system.cpu5.dtb_walker_cache.ReadReq.hits::total           74                       # number of ReadReq hits (Count)
system.cpu5.dtb_walker_cache.ReadReq.misses::cpu5.mmu.dtb.walker          101                       # number of ReadReq misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.misses::total          101                       # number of ReadReq misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.accesses::cpu5.mmu.dtb.walker          175                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dtb_walker_cache.ReadReq.accesses::total          175                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dtb_walker_cache.ReadReq.missRate::cpu5.mmu.dtb.walker     0.577143                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.ReadReq.missRate::total     0.577143                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse     6.433062                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs          170                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs           99                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs     1.717172                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick 375048344500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.occupancies::cpu5.mmu.dtb.walker     6.433062                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::cpu5.mmu.dtb.walker     0.402066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::total     0.402066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dtb_walker_cache.tags.tagAccesses          451                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses          451                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns       207394                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles 9710195297.231806                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles 11149401.768195                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction     0.001147                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction     0.998853                       # Percentage of idle cycles (Ratio)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts       1921725                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpAluAccesses          116                       # Number of float alu accesses (Count)
system.cpu5.executeStats0.numFpRegReads           161                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites           55                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntAluAccesses      9250274                       # Number of integer alu accesses (Count)
system.cpu5.executeStats0.numIntRegReads     11889208                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites      6823211                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs          1921725                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads      4062305                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites        44148                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts              4683524                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                9444259                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.000482                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches            986508                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.000101                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.icache.demandHits::cpu5.inst      6405461                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          6405461                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      6405461                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         6405461                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst         1298                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total           1298                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst         1298                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total          1298                       # number of overall misses (Count)
system.cpu5.icache.demandAccesses::cpu5.inst      6406759                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      6406759                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      6406759                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      6406759                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000203                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000203                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000203                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000203                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks           41                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total               41                       # number of writebacks (Count)
system.cpu5.icache.replacements                    41                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      6405461                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        6405461                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst         1298                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total         1298                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      6406759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      6406759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000203                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000203                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse          672.807075                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs              367650                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                51                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs           7208.823529                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick       375048228000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst   672.807075                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.164260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.164260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024         1247                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::3          464                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4          783                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.304443                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses          12814816                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses         12814816                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.demandHits::cpu5.mmu.itb.walker           58                       # number of demand (read+write) hits (Count)
system.cpu5.itb_walker_cache.demandHits::total           58                       # number of demand (read+write) hits (Count)
system.cpu5.itb_walker_cache.overallHits::cpu5.mmu.itb.walker           58                       # number of overall hits (Count)
system.cpu5.itb_walker_cache.overallHits::total           58                       # number of overall hits (Count)
system.cpu5.itb_walker_cache.demandMisses::cpu5.mmu.itb.walker          102                       # number of demand (read+write) misses (Count)
system.cpu5.itb_walker_cache.demandMisses::total          102                       # number of demand (read+write) misses (Count)
system.cpu5.itb_walker_cache.overallMisses::cpu5.mmu.itb.walker          102                       # number of overall misses (Count)
system.cpu5.itb_walker_cache.overallMisses::total          102                       # number of overall misses (Count)
system.cpu5.itb_walker_cache.demandAccesses::cpu5.mmu.itb.walker          160                       # number of demand (read+write) accesses (Count)
system.cpu5.itb_walker_cache.demandAccesses::total          160                       # number of demand (read+write) accesses (Count)
system.cpu5.itb_walker_cache.overallAccesses::cpu5.mmu.itb.walker          160                       # number of overall (read+write) accesses (Count)
system.cpu5.itb_walker_cache.overallAccesses::total          160                       # number of overall (read+write) accesses (Count)
system.cpu5.itb_walker_cache.demandMissRate::cpu5.mmu.itb.walker     0.637500                       # miss rate for demand accesses (Ratio)
system.cpu5.itb_walker_cache.demandMissRate::total     0.637500                       # miss rate for demand accesses (Ratio)
system.cpu5.itb_walker_cache.overallMissRate::cpu5.mmu.itb.walker     0.637500                       # miss rate for overall accesses (Ratio)
system.cpu5.itb_walker_cache.overallMissRate::total     0.637500                       # miss rate for overall accesses (Ratio)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu5.itb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu5.itb_walker_cache.replacements           76                       # number of replacements (Count)
system.cpu5.itb_walker_cache.ReadReq.hits::cpu5.mmu.itb.walker           58                       # number of ReadReq hits (Count)
system.cpu5.itb_walker_cache.ReadReq.hits::total           58                       # number of ReadReq hits (Count)
system.cpu5.itb_walker_cache.ReadReq.misses::cpu5.mmu.itb.walker          102                       # number of ReadReq misses (Count)
system.cpu5.itb_walker_cache.ReadReq.misses::total          102                       # number of ReadReq misses (Count)
system.cpu5.itb_walker_cache.ReadReq.accesses::cpu5.mmu.itb.walker          160                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.itb_walker_cache.ReadReq.accesses::total          160                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.itb_walker_cache.ReadReq.missRate::cpu5.mmu.itb.walker     0.637500                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.ReadReq.missRate::total     0.637500                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse     3.690632                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs          160                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs          102                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs     1.568627                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick 375048342500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.occupancies::cpu5.mmu.itb.walker     3.690632                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::cpu5.mmu.itb.walker     0.230664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::total     0.230664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.tagAccesses          422                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses          422                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.dtb.rdAccesses                1330182                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 597364                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                       33                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                       17                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                6406666                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       42                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions           2451                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples         1226                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean 3663185050.163132                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 1093299392.762841                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10         1226    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  10000655500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total         1226                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 370623361500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED 4491064871500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                      9721871142                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                           2000.363194                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.000500                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.commitStats0.numInsts             4860053                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps               9788062                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi              2000.363194                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.000500                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts              5751                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts          9583055                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts         1366573                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts         630977                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass        20298      0.21%      0.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu      7745063     79.13%     79.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult        21972      0.22%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv          352      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd           84      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt           16      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd          256      0.00%     79.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu          656      0.01%     79.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     79.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt         1358      0.01%     79.59% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc         1578      0.02%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift          100      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead      1364261     13.94%     93.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite       630945      6.45%     99.99% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead         1091      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total      9788062                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl      1024488                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl       902114                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl       118508                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl       724962                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl       298296                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall       107232                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn       107211                       # Class of control type instructions committed (Count)
system.cpu6.dcache.demandHits::cpu6.data      1919939                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          1919939                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      1920480                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         1920480                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data        62036                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total          62036                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data        62404                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total         62404                       # number of overall misses (Count)
system.cpu6.dcache.demandAccesses::cpu6.data      1981975                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      1981975                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data      1982884                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      1982884                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.031300                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.031300                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.031471                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.031471                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks         2748                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total             2748                       # number of writebacks (Count)
system.cpu6.dcache.replacements                  3552                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data         7516                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total         7516                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data         1509                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total         1509                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data         9025                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total         9025                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.167202                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.167202                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data         9025                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total         9025                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data         9025                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total         9025                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data      1304057                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        1304057                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data        54835                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total        54835                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      1358892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      1358892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.040353                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.040353                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.hits::cpu6.data          541                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total          541                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::cpu6.data          368                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total          368                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::cpu6.data          909                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total          909                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::cpu6.data     0.404840                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.404840                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.WriteReq.hits::cpu6.data       615882                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total        615882                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data         7201                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total         7201                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.accesses::cpu6.data       623083                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total       623083                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.011557                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.011557                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse          748.119799                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             1564951                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs             55657                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs             28.117775                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick       386594068500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data   748.119799                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.365293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.365293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1727                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::2         1147                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::3          416                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4          164                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.843262                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses           4059252                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses          4059252                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.demandHits::cpu6.mmu.dtb.walker          162                       # number of demand (read+write) hits (Count)
system.cpu6.dtb_walker_cache.demandHits::total          162                       # number of demand (read+write) hits (Count)
system.cpu6.dtb_walker_cache.overallHits::cpu6.mmu.dtb.walker          162                       # number of overall hits (Count)
system.cpu6.dtb_walker_cache.overallHits::total          162                       # number of overall hits (Count)
system.cpu6.dtb_walker_cache.demandMisses::cpu6.mmu.dtb.walker          298                       # number of demand (read+write) misses (Count)
system.cpu6.dtb_walker_cache.demandMisses::total          298                       # number of demand (read+write) misses (Count)
system.cpu6.dtb_walker_cache.overallMisses::cpu6.mmu.dtb.walker          298                       # number of overall misses (Count)
system.cpu6.dtb_walker_cache.overallMisses::total          298                       # number of overall misses (Count)
system.cpu6.dtb_walker_cache.demandAccesses::cpu6.mmu.dtb.walker          460                       # number of demand (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.demandAccesses::total          460                       # number of demand (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.overallAccesses::cpu6.mmu.dtb.walker          460                       # number of overall (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.overallAccesses::total          460                       # number of overall (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.demandMissRate::cpu6.mmu.dtb.walker     0.647826                       # miss rate for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.demandMissRate::total     0.647826                       # miss rate for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMissRate::cpu6.mmu.dtb.walker     0.647826                       # miss rate for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMissRate::total     0.647826                       # miss rate for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.writebacks::writebacks           13                       # number of writebacks (Count)
system.cpu6.dtb_walker_cache.writebacks::total           13                       # number of writebacks (Count)
system.cpu6.dtb_walker_cache.replacements          232                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.ReadReq.hits::cpu6.mmu.dtb.walker          162                       # number of ReadReq hits (Count)
system.cpu6.dtb_walker_cache.ReadReq.hits::total          162                       # number of ReadReq hits (Count)
system.cpu6.dtb_walker_cache.ReadReq.misses::cpu6.mmu.dtb.walker          298                       # number of ReadReq misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.misses::total          298                       # number of ReadReq misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.accesses::cpu6.mmu.dtb.walker          460                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dtb_walker_cache.ReadReq.accesses::total          460                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dtb_walker_cache.ReadReq.missRate::cpu6.mmu.dtb.walker     0.647826                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.ReadReq.missRate::total     0.647826                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse     6.419032                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs          457                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs          297                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs     1.538721                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick 386594174500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.occupancies::cpu6.mmu.dtb.walker     6.419032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::cpu6.mmu.dtb.walker     0.401189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::total     0.401189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu6.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dtb_walker_cache.tags.tagAccesses         1218                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses         1218                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns       214443                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles 9710319063.711294                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles 11552078.288705                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction     0.001188                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction     0.998812                       # Percentage of idle cycles (Ratio)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts       1997550                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpAluAccesses         5751                       # Number of float alu accesses (Count)
system.cpu6.executeStats0.numFpRegReads          9684                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites         4598                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntAluAccesses      9583055                       # Number of integer alu accesses (Count)
system.cpu6.executeStats0.numIntRegReads     12333407                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites      7058738                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs          1997550                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads      4207910                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites        46635                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts              4860053                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                9788062                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.000500                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches           1024488                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.000105                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.icache.demandHits::cpu6.inst      6641410                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          6641410                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      6641410                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         6641410                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst         2949                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total           2949                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst         2949                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total          2949                       # number of overall misses (Count)
system.cpu6.icache.demandAccesses::cpu6.inst      6644359                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      6644359                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      6644359                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      6644359                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000444                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000444                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000444                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000444                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks          510                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total              510                       # number of writebacks (Count)
system.cpu6.icache.replacements                   510                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      6641410                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        6641410                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst         2949                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total         2949                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      6644359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      6644359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000444                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000444                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse          668.851376                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             1317564                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs               520                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs           2533.776923                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick       386594058000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst   668.851376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.163294                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.163294                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024         2429                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::2         1189                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::3          668                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4          572                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.593018                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses          13291667                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses         13291667                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.demandHits::cpu6.mmu.itb.walker          212                       # number of demand (read+write) hits (Count)
system.cpu6.itb_walker_cache.demandHits::total          212                       # number of demand (read+write) hits (Count)
system.cpu6.itb_walker_cache.overallHits::cpu6.mmu.itb.walker          212                       # number of overall hits (Count)
system.cpu6.itb_walker_cache.overallHits::total          212                       # number of overall hits (Count)
system.cpu6.itb_walker_cache.demandMisses::cpu6.mmu.itb.walker          403                       # number of demand (read+write) misses (Count)
system.cpu6.itb_walker_cache.demandMisses::total          403                       # number of demand (read+write) misses (Count)
system.cpu6.itb_walker_cache.overallMisses::cpu6.mmu.itb.walker          403                       # number of overall misses (Count)
system.cpu6.itb_walker_cache.overallMisses::total          403                       # number of overall misses (Count)
system.cpu6.itb_walker_cache.demandAccesses::cpu6.mmu.itb.walker          615                       # number of demand (read+write) accesses (Count)
system.cpu6.itb_walker_cache.demandAccesses::total          615                       # number of demand (read+write) accesses (Count)
system.cpu6.itb_walker_cache.overallAccesses::cpu6.mmu.itb.walker          615                       # number of overall (read+write) accesses (Count)
system.cpu6.itb_walker_cache.overallAccesses::total          615                       # number of overall (read+write) accesses (Count)
system.cpu6.itb_walker_cache.demandMissRate::cpu6.mmu.itb.walker     0.655285                       # miss rate for demand accesses (Ratio)
system.cpu6.itb_walker_cache.demandMissRate::total     0.655285                       # miss rate for demand accesses (Ratio)
system.cpu6.itb_walker_cache.overallMissRate::cpu6.mmu.itb.walker     0.655285                       # miss rate for overall accesses (Ratio)
system.cpu6.itb_walker_cache.overallMissRate::total     0.655285                       # miss rate for overall accesses (Ratio)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu6.itb_walker_cache.writebacks::total            6                       # number of writebacks (Count)
system.cpu6.itb_walker_cache.replacements          321                       # number of replacements (Count)
system.cpu6.itb_walker_cache.ReadReq.hits::cpu6.mmu.itb.walker          212                       # number of ReadReq hits (Count)
system.cpu6.itb_walker_cache.ReadReq.hits::total          212                       # number of ReadReq hits (Count)
system.cpu6.itb_walker_cache.ReadReq.misses::cpu6.mmu.itb.walker          403                       # number of ReadReq misses (Count)
system.cpu6.itb_walker_cache.ReadReq.misses::total          403                       # number of ReadReq misses (Count)
system.cpu6.itb_walker_cache.ReadReq.accesses::cpu6.mmu.itb.walker          615                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.itb_walker_cache.ReadReq.accesses::total          615                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.itb_walker_cache.ReadReq.missRate::cpu6.mmu.itb.walker     0.655285                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.ReadReq.missRate::total     0.655285                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse     3.681527                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs          615                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs          403                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs     1.526055                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick 386594172500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.occupancies::cpu6.mmu.itb.walker     3.681527                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::cpu6.mmu.itb.walker     0.230095                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::total     0.230095                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.tagAccesses         1633                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses         1633                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.dtb.rdAccesses                1370088                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 633339                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                      102                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                       23                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                6644305                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      156                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions           2445                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples         1223                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 3662565799.264105                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 1096229208.903683                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10         1223    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  10000654000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total         1223                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 382370260500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED 4479317972500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                      9723048920                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                           1970.829303                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.000507                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.commitStats0.numInsts             4933481                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps               9928250                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi              1970.829303                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.000507                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts              4172                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts          9718038                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts         1387581                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts         654876                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass        20397      0.21%      0.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu      7840596     78.97%     79.18% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult        22291      0.22%     79.40% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv          773      0.01%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd           70      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt           16      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd          110      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu          399      0.00%     79.42% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     79.42% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt          974      0.01%     79.43% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc         1347      0.01%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift           40      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead      1385662     13.96%     93.40% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite       654844      6.60%     99.99% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead          699      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total      9928250                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl      1041031                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl       917143                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl       119985                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl       737690                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl       302128                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall       108640                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn       108622                       # Class of control type instructions committed (Count)
system.cpu7.dcache.demandHits::cpu7.data      1961616                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          1961616                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      1962879                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         1962879                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data        63198                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total          63198                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data        64014                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total         64014                       # number of overall misses (Count)
system.cpu7.dcache.demandAccesses::cpu7.data      2024814                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      2024814                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data      2026893                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      2026893                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.031212                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.031212                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.031582                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.031582                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks         3580                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total             3580                       # number of writebacks (Count)
system.cpu7.dcache.replacements                  4779                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data         7826                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total         7826                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data         1617                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total         1617                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data         9443                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total         9443                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.171238                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.171238                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data         9443                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total         9443                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data         9443                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total         9443                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data      1323774                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        1323774                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data        54522                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total        54522                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      1378296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      1378296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.039558                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.039558                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.hits::cpu7.data         1263                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.hits::total         1263                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.misses::cpu7.data          816                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.misses::total          816                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.accesses::cpu7.data         2079                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.accesses::total         2079                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.missRate::cpu7.data     0.392496                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.missRate::total     0.392496                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.WriteReq.hits::cpu7.data       637842                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total        637842                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data         8676                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total         8676                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.accesses::cpu7.data       646518                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total       646518                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.013420                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.013420                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse          757.112026                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             1871105                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs             57641                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs             32.461356                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick       398142925000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data   757.112026                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.369684                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.369684                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1292                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::2         1239                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4           53                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.630859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses           4150491                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses          4150491                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.demandHits::cpu7.mmu.dtb.walker          176                       # number of demand (read+write) hits (Count)
system.cpu7.dtb_walker_cache.demandHits::total          176                       # number of demand (read+write) hits (Count)
system.cpu7.dtb_walker_cache.overallHits::cpu7.mmu.dtb.walker          176                       # number of overall hits (Count)
system.cpu7.dtb_walker_cache.overallHits::total          176                       # number of overall hits (Count)
system.cpu7.dtb_walker_cache.demandMisses::cpu7.mmu.dtb.walker          321                       # number of demand (read+write) misses (Count)
system.cpu7.dtb_walker_cache.demandMisses::total          321                       # number of demand (read+write) misses (Count)
system.cpu7.dtb_walker_cache.overallMisses::cpu7.mmu.dtb.walker          321                       # number of overall misses (Count)
system.cpu7.dtb_walker_cache.overallMisses::total          321                       # number of overall misses (Count)
system.cpu7.dtb_walker_cache.demandAccesses::cpu7.mmu.dtb.walker          497                       # number of demand (read+write) accesses (Count)
system.cpu7.dtb_walker_cache.demandAccesses::total          497                       # number of demand (read+write) accesses (Count)
system.cpu7.dtb_walker_cache.overallAccesses::cpu7.mmu.dtb.walker          497                       # number of overall (read+write) accesses (Count)
system.cpu7.dtb_walker_cache.overallAccesses::total          497                       # number of overall (read+write) accesses (Count)
system.cpu7.dtb_walker_cache.demandMissRate::cpu7.mmu.dtb.walker     0.645875                       # miss rate for demand accesses (Ratio)
system.cpu7.dtb_walker_cache.demandMissRate::total     0.645875                       # miss rate for demand accesses (Ratio)
system.cpu7.dtb_walker_cache.overallMissRate::cpu7.mmu.dtb.walker     0.645875                       # miss rate for overall accesses (Ratio)
system.cpu7.dtb_walker_cache.overallMissRate::total     0.645875                       # miss rate for overall accesses (Ratio)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.writebacks::writebacks           17                       # number of writebacks (Count)
system.cpu7.dtb_walker_cache.writebacks::total           17                       # number of writebacks (Count)
system.cpu7.dtb_walker_cache.replacements          252                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.ReadReq.hits::cpu7.mmu.dtb.walker          176                       # number of ReadReq hits (Count)
system.cpu7.dtb_walker_cache.ReadReq.hits::total          176                       # number of ReadReq hits (Count)
system.cpu7.dtb_walker_cache.ReadReq.misses::cpu7.mmu.dtb.walker          321                       # number of ReadReq misses (Count)
system.cpu7.dtb_walker_cache.ReadReq.misses::total          321                       # number of ReadReq misses (Count)
system.cpu7.dtb_walker_cache.ReadReq.accesses::cpu7.mmu.dtb.walker          497                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dtb_walker_cache.ReadReq.accesses::total          497                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dtb_walker_cache.ReadReq.missRate::cpu7.mmu.dtb.walker     0.645875                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dtb_walker_cache.ReadReq.missRate::total     0.645875                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse     6.406482                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs          390                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs          310                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs     1.258065                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick 398143031000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.occupancies::cpu7.mmu.dtb.walker     6.406482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dtb_walker_cache.tags.avgOccs::cpu7.mmu.dtb.walker     0.400405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dtb_walker_cache.tags.avgOccs::total     0.400405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu7.dtb_walker_cache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dtb_walker_cache.tags.tagAccesses         1315                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses         1315                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns       217262                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles 9711333124.676809                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles 11715795.323191                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction     0.001205                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction     0.998795                       # Percentage of idle cycles (Ratio)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts       2042457                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpAluAccesses         4172                       # Number of float alu accesses (Count)
system.cpu7.executeStats0.numFpRegReads          7047                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites         3255                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntAluAccesses      9718038                       # Number of integer alu accesses (Count)
system.cpu7.executeStats0.numIntRegReads     12521884                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites      7150254                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs          2042457                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads      4275751                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites        47560                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts              4933481                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                9928250                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.000507                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches           1041031                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.000107                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.icache.demandHits::cpu7.inst      6737185                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          6737185                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      6737185                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         6737185                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst         3642                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total           3642                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst         3642                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total          3642                       # number of overall misses (Count)
system.cpu7.icache.demandAccesses::cpu7.inst      6740827                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      6740827                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      6740827                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      6740827                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000540                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000540                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000540                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000540                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks          900                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total              900                       # number of writebacks (Count)
system.cpu7.icache.replacements                   900                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      6737185                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        6737185                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst         3642                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total         3642                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      6740827                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      6740827                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000540                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000540                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse          666.410966                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             2371469                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs               910                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs           2606.009890                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick       398142914500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst   666.410966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.162698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.162698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024         2732                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::2         2264                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::4          467                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.666992                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses          13485296                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses         13485296                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.demandHits::cpu7.mmu.itb.walker          184                       # number of demand (read+write) hits (Count)
system.cpu7.itb_walker_cache.demandHits::total          184                       # number of demand (read+write) hits (Count)
system.cpu7.itb_walker_cache.overallHits::cpu7.mmu.itb.walker          184                       # number of overall hits (Count)
system.cpu7.itb_walker_cache.overallHits::total          184                       # number of overall hits (Count)
system.cpu7.itb_walker_cache.demandMisses::cpu7.mmu.itb.walker          363                       # number of demand (read+write) misses (Count)
system.cpu7.itb_walker_cache.demandMisses::total          363                       # number of demand (read+write) misses (Count)
system.cpu7.itb_walker_cache.overallMisses::cpu7.mmu.itb.walker          363                       # number of overall misses (Count)
system.cpu7.itb_walker_cache.overallMisses::total          363                       # number of overall misses (Count)
system.cpu7.itb_walker_cache.demandAccesses::cpu7.mmu.itb.walker          547                       # number of demand (read+write) accesses (Count)
system.cpu7.itb_walker_cache.demandAccesses::total          547                       # number of demand (read+write) accesses (Count)
system.cpu7.itb_walker_cache.overallAccesses::cpu7.mmu.itb.walker          547                       # number of overall (read+write) accesses (Count)
system.cpu7.itb_walker_cache.overallAccesses::total          547                       # number of overall (read+write) accesses (Count)
system.cpu7.itb_walker_cache.demandMissRate::cpu7.mmu.itb.walker     0.663620                       # miss rate for demand accesses (Ratio)
system.cpu7.itb_walker_cache.demandMissRate::total     0.663620                       # miss rate for demand accesses (Ratio)
system.cpu7.itb_walker_cache.overallMissRate::cpu7.mmu.itb.walker     0.663620                       # miss rate for overall accesses (Ratio)
system.cpu7.itb_walker_cache.overallMissRate::total     0.663620                       # miss rate for overall accesses (Ratio)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.writebacks::writebacks           11                       # number of writebacks (Count)
system.cpu7.itb_walker_cache.writebacks::total           11                       # number of writebacks (Count)
system.cpu7.itb_walker_cache.replacements          287                       # number of replacements (Count)
system.cpu7.itb_walker_cache.ReadReq.hits::cpu7.mmu.itb.walker          184                       # number of ReadReq hits (Count)
system.cpu7.itb_walker_cache.ReadReq.hits::total          184                       # number of ReadReq hits (Count)
system.cpu7.itb_walker_cache.ReadReq.misses::cpu7.mmu.itb.walker          363                       # number of ReadReq misses (Count)
system.cpu7.itb_walker_cache.ReadReq.misses::total          363                       # number of ReadReq misses (Count)
system.cpu7.itb_walker_cache.ReadReq.accesses::cpu7.mmu.itb.walker          547                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.itb_walker_cache.ReadReq.accesses::total          547                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.itb_walker_cache.ReadReq.missRate::cpu7.mmu.itb.walker     0.663620                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.itb_walker_cache.ReadReq.missRate::total     0.663620                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse     3.673831                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs          397                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs          349                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs     1.137536                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick 398143029000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.occupancies::cpu7.mmu.itb.walker     3.673831                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.itb_walker_cache.tags.avgOccs::cpu7.mmu.itb.walker     0.229614                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.itb_walker_cache.tags.avgOccs::total     0.229614                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu7.itb_walker_cache.tags.ageTaskId_1024::2           14                       # Occupied blocks per task id, per block age (Count)
system.cpu7.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.itb_walker_cache.tags.tagAccesses         1457                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses         1457                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.dtb.rdAccesses                1391078                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 657195                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                      100                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                       33                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                6740778                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      139                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions           2458                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples         1228                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean 3638182372.964170                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 1133468150.054700                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10         1228    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  10000653500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total         1228                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 394000279000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED 4467687954000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                      9722562720                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                           1876.034291                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.000533                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.commitStats0.numInsts             5182508                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps              10304859                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi              1876.034291                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.000533                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                86                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts         10100946                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts         1423717                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts         648928                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass        23026      0.22%      0.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu      8187911     79.46%     79.68% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult        22120      0.21%     79.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv          331      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            1      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt           16      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            2      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            4      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            8      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc           13      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead      1422492     13.80%     93.70% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite       648896      6.30%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            7      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total     10304859                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl      1073059                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl       947620                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl       121771                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl       766161                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl       305692                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall       110691                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn       110662                       # Class of control type instructions committed (Count)
system.cpu8.dcache.demandHits::cpu8.data      1990938                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total          1990938                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu8.data      1991904                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total         1991904                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu8.data        65618                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total          65618                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu8.data        66238                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total         66238                       # number of overall misses (Count)
system.cpu8.dcache.demandAccesses::cpu8.data      2056556                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total      2056556                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu8.data      2058142                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total      2058142                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu8.data     0.031907                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.031907                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu8.data     0.032183                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.032183                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks         6298                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total             6298                       # number of writebacks (Count)
system.cpu8.dcache.replacements                  6888                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::cpu8.data         7188                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::total         7188                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu8.data         1716                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total         1716                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu8.data         8904                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total         8904                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu8.data     0.192722                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total     0.192722                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu8.data         8904                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total         8904                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu8.data         8904                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total         8904                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu8.data      1357263                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total        1357263                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu8.data        58210                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total        58210                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.accesses::cpu8.data      1415473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total      1415473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu8.data     0.041124                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.041124                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.hits::cpu8.data          966                       # number of SoftPFReq hits (Count)
system.cpu8.dcache.SoftPFReq.hits::total          966                       # number of SoftPFReq hits (Count)
system.cpu8.dcache.SoftPFReq.misses::cpu8.data          620                       # number of SoftPFReq misses (Count)
system.cpu8.dcache.SoftPFReq.misses::total          620                       # number of SoftPFReq misses (Count)
system.cpu8.dcache.SoftPFReq.accesses::cpu8.data         1586                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu8.dcache.SoftPFReq.accesses::total         1586                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu8.dcache.SoftPFReq.missRate::cpu8.data     0.390921                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.missRate::total     0.390921                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.WriteReq.hits::cpu8.data       633675                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total        633675                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu8.data         7408                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total         7408                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.accesses::cpu8.data       641083                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total       641083                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu8.data     0.011555                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.011555                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse          922.335532                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs             1896467                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs             59534                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs             31.855192                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick       409686951500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu8.data   922.335532                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu8.data     0.450359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.450359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1565                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::2          599                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ageTaskId_1024::3          426                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4          540                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.764160                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses           4212999                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses          4212999                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.demandHits::cpu8.mmu.dtb.walker           92                       # number of demand (read+write) hits (Count)
system.cpu8.dtb_walker_cache.demandHits::total           92                       # number of demand (read+write) hits (Count)
system.cpu8.dtb_walker_cache.overallHits::cpu8.mmu.dtb.walker           92                       # number of overall hits (Count)
system.cpu8.dtb_walker_cache.overallHits::total           92                       # number of overall hits (Count)
system.cpu8.dtb_walker_cache.demandMisses::cpu8.mmu.dtb.walker           96                       # number of demand (read+write) misses (Count)
system.cpu8.dtb_walker_cache.demandMisses::total           96                       # number of demand (read+write) misses (Count)
system.cpu8.dtb_walker_cache.overallMisses::cpu8.mmu.dtb.walker           96                       # number of overall misses (Count)
system.cpu8.dtb_walker_cache.overallMisses::total           96                       # number of overall misses (Count)
system.cpu8.dtb_walker_cache.demandAccesses::cpu8.mmu.dtb.walker          188                       # number of demand (read+write) accesses (Count)
system.cpu8.dtb_walker_cache.demandAccesses::total          188                       # number of demand (read+write) accesses (Count)
system.cpu8.dtb_walker_cache.overallAccesses::cpu8.mmu.dtb.walker          188                       # number of overall (read+write) accesses (Count)
system.cpu8.dtb_walker_cache.overallAccesses::total          188                       # number of overall (read+write) accesses (Count)
system.cpu8.dtb_walker_cache.demandMissRate::cpu8.mmu.dtb.walker     0.510638                       # miss rate for demand accesses (Ratio)
system.cpu8.dtb_walker_cache.demandMissRate::total     0.510638                       # miss rate for demand accesses (Ratio)
system.cpu8.dtb_walker_cache.overallMissRate::cpu8.mmu.dtb.walker     0.510638                       # miss rate for overall accesses (Ratio)
system.cpu8.dtb_walker_cache.overallMissRate::total     0.510638                       # miss rate for overall accesses (Ratio)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.writebacks::writebacks            7                       # number of writebacks (Count)
system.cpu8.dtb_walker_cache.writebacks::total            7                       # number of writebacks (Count)
system.cpu8.dtb_walker_cache.replacements           76                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.ReadReq.hits::cpu8.mmu.dtb.walker           92                       # number of ReadReq hits (Count)
system.cpu8.dtb_walker_cache.ReadReq.hits::total           92                       # number of ReadReq hits (Count)
system.cpu8.dtb_walker_cache.ReadReq.misses::cpu8.mmu.dtb.walker           96                       # number of ReadReq misses (Count)
system.cpu8.dtb_walker_cache.ReadReq.misses::total           96                       # number of ReadReq misses (Count)
system.cpu8.dtb_walker_cache.ReadReq.accesses::cpu8.mmu.dtb.walker          188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dtb_walker_cache.ReadReq.accesses::total          188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dtb_walker_cache.ReadReq.missRate::cpu8.mmu.dtb.walker     0.510638                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dtb_walker_cache.ReadReq.missRate::total     0.510638                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse     6.390920                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs          183                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs           94                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs     1.946809                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick 409687057500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.occupancies::cpu8.mmu.dtb.walker     6.390920                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dtb_walker_cache.tags.avgOccs::cpu8.mmu.dtb.walker     0.399432                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dtb_walker_cache.tags.avgOccs::total     0.399432                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dtb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu8.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dtb_walker_cache.tags.tagAccesses          472                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses          472                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu8.exec_context.thread_0.numCallsReturns       221353                       # Number of times a function call or return occured (Count)
system.cpu8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu8.exec_context.thread_0.numIdleCycles 9710445666.156906                       # Number of idle cycles (Cycle)
system.cpu8.exec_context.thread_0.numBusyCycles 12117053.843095                       # Number of busy cycles (Cycle)
system.cpu8.exec_context.thread_0.notIdleFraction     0.001246                       # Percentage of non-idle cycles (Ratio)
system.cpu8.exec_context.thread_0.idleFraction     0.998754                       # Percentage of idle cycles (Ratio)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts       2072645                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpAluAccesses           86                       # Number of float alu accesses (Count)
system.cpu8.executeStats0.numFpRegReads           113                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites           31                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntAluAccesses     10100946                       # Number of integer alu accesses (Count)
system.cpu8.executeStats0.numIntRegReads     13132777                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites      7477141                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs          2072645                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads      4375058                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites        45013                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts              5182508                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps               10304859                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.000533                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches           1073059                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.000110                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.icache.demandHits::cpu8.inst      7011231                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total          7011231                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu8.inst      7011231                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total         7011231                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu8.inst         2654                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total           2654                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu8.inst         2654                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total          2654                       # number of overall misses (Count)
system.cpu8.icache.demandAccesses::cpu8.inst      7013885                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total      7013885                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu8.inst      7013885                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total      7013885                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu8.inst     0.000378                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000378                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu8.inst     0.000378                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000378                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.writebacks::writebacks          402                       # number of writebacks (Count)
system.cpu8.icache.writebacks::total              402                       # number of writebacks (Count)
system.cpu8.icache.replacements                   402                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu8.inst      7011231                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total        7011231                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu8.inst         2654                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total         2654                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.accesses::cpu8.inst      7013885                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total      7013885                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu8.inst     0.000378                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000378                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse          698.564950                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs             1404248                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs               460                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs           3052.713043                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick       409686941000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu8.inst   698.564950                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu8.inst     0.170548                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.170548                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024         2194                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::2          302                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ageTaskId_1024::3          767                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ageTaskId_1024::4         1125                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.535645                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses          14030424                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses         14030424                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.demandHits::cpu8.mmu.itb.walker           56                       # number of demand (read+write) hits (Count)
system.cpu8.itb_walker_cache.demandHits::total           56                       # number of demand (read+write) hits (Count)
system.cpu8.itb_walker_cache.overallHits::cpu8.mmu.itb.walker           56                       # number of overall hits (Count)
system.cpu8.itb_walker_cache.overallHits::total           56                       # number of overall hits (Count)
system.cpu8.itb_walker_cache.demandMisses::cpu8.mmu.itb.walker           91                       # number of demand (read+write) misses (Count)
system.cpu8.itb_walker_cache.demandMisses::total           91                       # number of demand (read+write) misses (Count)
system.cpu8.itb_walker_cache.overallMisses::cpu8.mmu.itb.walker           91                       # number of overall misses (Count)
system.cpu8.itb_walker_cache.overallMisses::total           91                       # number of overall misses (Count)
system.cpu8.itb_walker_cache.demandAccesses::cpu8.mmu.itb.walker          147                       # number of demand (read+write) accesses (Count)
system.cpu8.itb_walker_cache.demandAccesses::total          147                       # number of demand (read+write) accesses (Count)
system.cpu8.itb_walker_cache.overallAccesses::cpu8.mmu.itb.walker          147                       # number of overall (read+write) accesses (Count)
system.cpu8.itb_walker_cache.overallAccesses::total          147                       # number of overall (read+write) accesses (Count)
system.cpu8.itb_walker_cache.demandMissRate::cpu8.mmu.itb.walker     0.619048                       # miss rate for demand accesses (Ratio)
system.cpu8.itb_walker_cache.demandMissRate::total     0.619048                       # miss rate for demand accesses (Ratio)
system.cpu8.itb_walker_cache.overallMissRate::cpu8.mmu.itb.walker     0.619048                       # miss rate for overall accesses (Ratio)
system.cpu8.itb_walker_cache.overallMissRate::total     0.619048                       # miss rate for overall accesses (Ratio)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu8.itb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu8.itb_walker_cache.replacements           67                       # number of replacements (Count)
system.cpu8.itb_walker_cache.ReadReq.hits::cpu8.mmu.itb.walker           56                       # number of ReadReq hits (Count)
system.cpu8.itb_walker_cache.ReadReq.hits::total           56                       # number of ReadReq hits (Count)
system.cpu8.itb_walker_cache.ReadReq.misses::cpu8.mmu.itb.walker           91                       # number of ReadReq misses (Count)
system.cpu8.itb_walker_cache.ReadReq.misses::total           91                       # number of ReadReq misses (Count)
system.cpu8.itb_walker_cache.ReadReq.accesses::cpu8.mmu.itb.walker          147                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.itb_walker_cache.ReadReq.accesses::total          147                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.itb_walker_cache.ReadReq.missRate::cpu8.mmu.itb.walker     0.619048                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.itb_walker_cache.ReadReq.missRate::total     0.619048                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse     3.662625                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs          147                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs           91                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs     1.615385                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick 409687055500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.occupancies::cpu8.mmu.itb.walker     3.662625                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.itb_walker_cache.tags.avgOccs::cpu8.mmu.itb.walker     0.228914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.itb_walker_cache.tags.avgOccs::total     0.228914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.itb_walker_cache.tags.tagAccesses          385                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses          385                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.dtb.rdAccesses                1427208                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 651206                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                       51                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                       17                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                7013790                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions           2444                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples         1222                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean 3646434524.959084                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::stdev 1121523895.269051                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10         1222    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value  10000654500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total         1222                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON 405745243500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED 4455942989500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq               2923037                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp              2923037                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                57315                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               57315                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.cmos.pio          104                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.dma1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         5874                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.keyboard.pio         1376                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.pic1.pio           56                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.pic2.pio           52                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.pit.pio      5795590                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.speaker.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.io_apic.pio         1438                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio        48404                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_com_2.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_com_3.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_com_4.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_floppy.pio           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.pci_host.pio        18934                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.default_bus.cpu_side_ports[0]           64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total      5871948                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port        87280                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total        87280                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         1476                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         1476                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                  5960704                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.cmos.pio           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.dma1.pio            3                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         3529                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.keyboard.pio          688                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.pic1.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.pic2.pio           26                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.pit.pio      2897795                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.speaker.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.io_apic.pio         2876                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio        24202                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_com_2.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_com_3.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_com_4.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_floppy.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.pci_host.pio        35715                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.default_bus.cpu_side_ports[0]           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total      2964971                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      2760256                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total      2760256                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         2952                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         2952                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   5728179                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.demandMisses::pc.south_bridge.ide        43640                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              43640                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide        43640                       # number of overall misses (Count)
system.iocache.overallMisses::total             43640                       # number of overall misses (Count)
system.iocache.demandAccesses::pc.south_bridge.ide        43640                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            43640                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide        43640                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           43640                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           42451                       # number of writebacks (Count)
system.iocache.writebacks::total                42451                       # number of writebacks (Count)
system.iocache.replacements                     43609                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide         1160                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total             1160                       # number of ReadReq misses (Count)
system.iocache.ReadReq.accesses::pc.south_bridge.ide         1160                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total           1160                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.WriteLineReq.misses::pc.south_bridge.ide        42480                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        42480                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide        42480                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        42480                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                0.091830                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   43624                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 43624                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           4746778978501                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide     0.091830                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide     0.005739                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.005739                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::2              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                392760                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               392760                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu0.mmu.dtb.walker          441                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.mmu.itb.walker          486                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.inst                 21232                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                964044                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.dtb.walker          134                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.itb.walker          119                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                  7720                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 75153                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.dtb.walker           98                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.itb.walker           69                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                  4552                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                 35956                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.mmu.dtb.walker           33                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.mmu.itb.walker           12                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                  3092                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                  4475                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.mmu.dtb.walker          139                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.mmu.itb.walker          118                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                  3961                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                  6204                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.mmu.dtb.walker           54                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.mmu.itb.walker           42                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                  1284                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                  1110                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.mmu.dtb.walker           71                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.mmu.itb.walker           60                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                  2872                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                  3001                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.mmu.dtb.walker          135                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.mmu.itb.walker          124                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                  3612                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                  4227                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu8.mmu.dtb.walker           28                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu8.mmu.itb.walker            6                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu8.inst                  2307                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu8.data                  7237                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1154208                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.mmu.dtb.walker          441                       # number of overall hits (Count)
system.l2.overallHits::cpu0.mmu.itb.walker          486                       # number of overall hits (Count)
system.l2.overallHits::cpu0.inst                21232                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data               964044                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.dtb.walker          134                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.itb.walker          119                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                 7720                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                75153                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.dtb.walker           98                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.itb.walker           69                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                 4552                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                35956                       # number of overall hits (Count)
system.l2.overallHits::cpu3.mmu.dtb.walker           33                       # number of overall hits (Count)
system.l2.overallHits::cpu3.mmu.itb.walker           12                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                 3092                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                 4475                       # number of overall hits (Count)
system.l2.overallHits::cpu4.mmu.dtb.walker          139                       # number of overall hits (Count)
system.l2.overallHits::cpu4.mmu.itb.walker          118                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                 3961                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                 6204                       # number of overall hits (Count)
system.l2.overallHits::cpu5.mmu.dtb.walker           54                       # number of overall hits (Count)
system.l2.overallHits::cpu5.mmu.itb.walker           42                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                 1284                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                 1110                       # number of overall hits (Count)
system.l2.overallHits::cpu6.mmu.dtb.walker           71                       # number of overall hits (Count)
system.l2.overallHits::cpu6.mmu.itb.walker           60                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                 2872                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                 3001                       # number of overall hits (Count)
system.l2.overallHits::cpu7.mmu.dtb.walker          135                       # number of overall hits (Count)
system.l2.overallHits::cpu7.mmu.itb.walker          124                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                 3612                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                 4227                       # number of overall hits (Count)
system.l2.overallHits::cpu8.mmu.dtb.walker           28                       # number of overall hits (Count)
system.l2.overallHits::cpu8.mmu.itb.walker            6                       # number of overall hits (Count)
system.l2.overallHits::cpu8.inst                 2307                       # number of overall hits (Count)
system.l2.overallHits::cpu8.data                 7237                       # number of overall hits (Count)
system.l2.overallHits::total                  1154208                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.inst               10759                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              279788                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                 629                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data               24049                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                 512                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data               13280                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  29                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data                3081                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                 311                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data                4747                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                   6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data                 261                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                  69                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data                1103                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.inst                  22                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.data                1328                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu8.inst                 339                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu8.data                1103                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  341420                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.mmu.itb.walker            4                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.inst              10759                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             279788                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                629                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data              24049                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                512                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data              13280                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 29                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data               3081                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst                311                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data               4747                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                  6                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data                261                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                 69                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data               1103                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.inst                 22                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.data               1328                       # number of overall misses (Count)
system.l2.overallMisses::cpu8.inst                339                       # number of overall misses (Count)
system.l2.overallMisses::cpu8.data               1103                       # number of overall misses (Count)
system.l2.overallMisses::total                 341420                       # number of overall misses (Count)
system.l2.demandAccesses::cpu0.mmu.dtb.walker          441                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.mmu.itb.walker          490                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.inst             31991                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           1243832                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.dtb.walker          134                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.itb.walker          119                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst              8349                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data             99202                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.dtb.walker           98                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.itb.walker           69                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst              5064                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data             49236                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.dtb.walker           33                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.itb.walker           12                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst              3121                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data              7556                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.mmu.dtb.walker          139                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.mmu.itb.walker          118                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst              4272                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data             10951                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.mmu.dtb.walker           54                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.mmu.itb.walker           42                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst              1290                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data              1371                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.mmu.dtb.walker           71                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.mmu.itb.walker           60                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst              2941                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data              4104                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.mmu.dtb.walker          135                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.mmu.itb.walker          124                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst              3634                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data              5555                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu8.mmu.dtb.walker           28                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu8.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu8.inst              2646                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu8.data              8340                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1495628                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.dtb.walker          441                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.itb.walker          490                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst            31991                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          1243832                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.dtb.walker          134                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.itb.walker          119                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst             8349                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data            99202                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.dtb.walker           98                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.itb.walker           69                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst             5064                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data            49236                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.dtb.walker           33                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.itb.walker           12                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst             3121                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data             7556                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.mmu.dtb.walker          139                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.mmu.itb.walker          118                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst             4272                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data            10951                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.mmu.dtb.walker           54                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.mmu.itb.walker           42                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst             1290                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data             1371                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.mmu.dtb.walker           71                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.mmu.itb.walker           60                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst             2941                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data             4104                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.mmu.dtb.walker          135                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.mmu.itb.walker          124                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst             3634                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data             5555                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu8.mmu.dtb.walker           28                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu8.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu8.inst             2646                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu8.data             8340                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1495628                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.mmu.itb.walker     0.008163                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.inst          0.336313                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.224940                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.075338                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.242425                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.101106                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.269721                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.009292                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.407755                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.072800                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.433476                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.004651                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.190372                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.023461                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.268762                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.inst          0.006054                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.data          0.239064                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu8.inst          0.128118                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu8.data          0.132254                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.228279                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.mmu.itb.walker     0.008163                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.336313                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.224940                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.075338                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.242425                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.101106                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.269721                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.009292                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.407755                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.072800                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.433476                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.004651                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.190372                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.023461                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.268762                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.inst         0.006054                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.data         0.239064                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu8.inst         0.128118                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu8.data         0.132254                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.228279                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.replacements                              1                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst          21232                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst           7720                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst           4552                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst           3092                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst           3961                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst           1284                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst           2872                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst           3612                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu8.inst           2307                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              50632                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst        10759                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst          629                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst          512                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           29                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst          311                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst            6                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst           69                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu7.inst           22                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu8.inst          339                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            12676                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu0.inst        31991                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst         8349                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst         5064                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst         3121                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst         4272                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst         1290                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst         2941                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst         3634                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu8.inst         2646                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          63308                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.336313                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.075338                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.101106                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.009292                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.072800                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.004651                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.023461                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu7.inst     0.006054                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu8.inst     0.128118                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.200227                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu0.data            169432                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data             55469                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data             13245                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data              1390                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu4.data              3391                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu5.data               404                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu6.data               492                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu7.data              1837                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu8.data               970                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                246630                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          251198                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           22206                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data           12550                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data            2946                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data            4503                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data             258                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data            1085                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu7.data            1307                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu8.data             888                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              296941                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu0.data        420630                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         77675                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data         25795                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data          4336                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data          7894                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data           662                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data          1577                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data          3144                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu8.data          1858                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            543571                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.597195                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.285883                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.486528                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.679428                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data      0.570433                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data      0.389728                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data      0.688015                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu7.data      0.415712                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu8.data      0.477933                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.546278                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu0.mmu.dtb.walker          441                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.mmu.itb.walker          486                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.data        794612                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.dtb.walker          134                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.itb.walker          119                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data         19684                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.dtb.walker           98                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.itb.walker           69                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data         22711                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.mmu.dtb.walker           33                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.mmu.itb.walker           12                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data          3085                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.mmu.dtb.walker          139                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.mmu.itb.walker          118                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data          2813                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.mmu.dtb.walker           54                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.mmu.itb.walker           42                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data           706                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.mmu.dtb.walker           71                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.mmu.itb.walker           60                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data          2509                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.mmu.dtb.walker          135                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.mmu.itb.walker          124                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data          2390                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu8.mmu.dtb.walker           28                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu8.mmu.itb.walker            6                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu8.data          6267                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            856946                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.mmu.itb.walker            4                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu0.data        28590                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data         1843                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data          730                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data          135                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data          244                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data            3                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data           18                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu7.data           21                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu8.data          215                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           31803                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.dtb.walker          441                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.itb.walker          490                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.data       823202                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.dtb.walker          134                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.itb.walker          119                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data        21527                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.dtb.walker           98                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.itb.walker           69                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data        23441                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.mmu.dtb.walker           33                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.mmu.itb.walker           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data         3220                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.mmu.dtb.walker          139                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.mmu.itb.walker          118                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data         3057                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.mmu.dtb.walker           54                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.mmu.itb.walker           42                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data          709                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.mmu.dtb.walker           71                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.mmu.itb.walker           60                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data         2527                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.mmu.dtb.walker          135                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.mmu.itb.walker          124                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data         2411                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu8.mmu.dtb.walker           28                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu8.mmu.itb.walker            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu8.data         6482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        888749                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.mmu.itb.walker     0.008163                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu0.data     0.034730                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.085613                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.031142                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.041925                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.079817                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.004231                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.007123                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu7.data     0.008710                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu8.data     0.033169                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.035784                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu0.data            18343                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data            15666                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data             8630                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data             6043                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu4.data             5897                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data             5703                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu6.data             5791                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu7.data             5882                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu8.data             6151                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                78106                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data            102                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu4.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu7.data              2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                105                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data        18445                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data        15666                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data         8630                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data         6043                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data         5898                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data         5703                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data         5791                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu7.data         5884                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu8.data         6151                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            78211                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.005530                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu4.data     0.000170                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu7.data     0.000340                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.001343                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks        16056                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            16056                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        16056                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        16056                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1366449                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1366449                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1366449                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1366449                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 288526.446470                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        29447                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      10587                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.781430                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.899544                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.itb.walker     3.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst     5418.557932                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    249852.211538                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst       96.764562                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data    19795.174780                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst      244.337892                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data    10739.327284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.457813                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     1847.927352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst        0.092521                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data      297.852510                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst        2.689595                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data       30.374988                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst        0.012189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data       30.497397                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst        0.002678                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data       33.101509                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu8.inst       33.317872                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu8.data       98.846514                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.itb.walker     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.010335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.476555                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.037756                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.020484                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.003525                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.000568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.000058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.000058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.000063                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu8.inst            0.000064                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu8.data            0.000189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.550321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024         330808                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  111                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  147                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3195                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                21630                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4               305725                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.630966                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   48256739                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  48256739                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.inst       688256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     17886400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        40256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data      1539072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst        32768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data       849344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data       197056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst        19520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data       303360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data        16704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst         4416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data        70592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.inst         1408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.data        84736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu8.inst        21696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu8.data        70528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pc.south_bridge.ide        35648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       21864256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       688256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        40256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst        32768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst         1856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst        19520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst         4416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu7.inst         1408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu8.inst        21696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       810560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2716864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2716864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.inst        10754                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       279475                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          629                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data        24048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst          512                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data        13271                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data         3079                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst          305                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data         4740                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data          261                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst           69                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data         1103                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.inst           22                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.data         1324                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu8.inst          339                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu8.data         1102                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pc.south_bridge.ide          557                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          341629                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        42451                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          42451                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb.walker           53                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.inst        141567                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data       3679051                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst          8280                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data        316572                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst          6740                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data        174701                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst           382                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data         40532                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst          4015                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data         62398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst            79                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data          3436                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst           908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data         14520                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.inst           290                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.data         17429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu8.inst          4463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu8.data         14507                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pc.south_bridge.ide         7332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           4497256                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       141567                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst         8280                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst         6740                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst          382                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst         4015                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst           79                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst          908                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu7.inst          290                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu8.inst         4463                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        166724                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       558831                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           558831                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       558831                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb.walker           53                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       141567                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data      3679051                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst         8280                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data       316572                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst         6740                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data       174701                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst          382                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data        40532                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst         4015                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data        62398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst           79                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data         3436                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst          908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data        14520                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.inst          290                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.data        17429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu8.inst         4463                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu8.data        14507                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pc.south_bridge.ide         7332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          5056087                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1866888281760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  1866888281760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   384.000000                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 4861688233000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1866888281760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  1866888281760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   384.000000                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4861688233000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              2922947                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2968586                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               28935                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              28935                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         42451                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1158                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq            106087                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              131                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             297955                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            296915                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          45639                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          42480                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp         42480                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder         1476                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total         1476                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port       130889                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total       130889                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port      5871948                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio         8760                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio         2554                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu2.interrupts.pio         2530                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu3.interrupts.pio         2508                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu4.interrupts.pio         2508                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu5.interrupts.pio         2490                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu6.interrupts.pio         2496                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu7.interrupts.pio         2484                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu8.interrupts.pio         2472                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       790046                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      6690796                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder          190                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu2.interrupts.int_responder          190                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu3.interrupts.int_responder          188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu4.interrupts.int_responder          188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu5.interrupts.int_responder          188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu6.interrupts.int_responder          188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu7.interrupts.int_responder          188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu8.interrupts.int_responder          188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::total         1508                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu7.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu8.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::total           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu0.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::total            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::system.cpu2.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::system.cpu2.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::system.cpu3.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::total            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.interrupts.int_requestor::system.cpu4.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.interrupts.int_requestor::system.cpu5.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.interrupts.int_requestor::total            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.interrupts.int_requestor::system.cpu6.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6824699                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder         2952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total         2952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      2791104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      2791104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port      2964971                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio        17520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio         5108                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu2.interrupts.pio         5060                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu3.interrupts.pio         5016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu4.interrupts.pio         5016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu5.interrupts.pio         4980                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu6.interrupts.pio         4992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu7.interrupts.pio         4968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu8.interrupts.pio         4944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     21849216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     24871791                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder          380                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu2.interrupts.int_responder          380                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu3.interrupts.int_responder          376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu4.interrupts.int_responder          376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu5.interrupts.int_responder          376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu6.interrupts.int_responder          376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu7.interrupts.int_responder          376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu8.interrupts.int_responder          376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::total         3016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu7.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu8.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::total           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu0.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::total           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::system.cpu2.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::system.cpu2.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::system.cpu3.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.interrupts.int_requestor::system.cpu4.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.interrupts.int_requestor::system.cpu5.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.interrupts.int_requestor::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.interrupts.int_requestor::system.cpu6.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 27668923                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3444043                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.003346                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.057748                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3432519     99.67%     99.67% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    11524      0.33%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3444043                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests         535770                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       161319                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          944                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.transDist::ReadReq            1                       # Transaction distribution (Count)
system.pc.default_bus.transDist::ReadResp            1                       # Transaction distribution (Count)
system.pc.default_bus.transDist::WriteReq           31                       # Transaction distribution (Count)
system.pc.default_bus.transDist::WriteResp           31                       # Transaction distribution (Count)
system.pc.default_bus.pktCount_system.iobus.default::system.pc.empty_isa.pio           64                       # Packet count per connected requestor and responder (Count)
system.pc.default_bus.pktCount_system.iobus.default::total           64                       # Packet count per connected requestor and responder (Count)
system.pc.default_bus.pktSize_system.iobus.default::system.pc.empty_isa.pio           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.pc.default_bus.pktSize_system.iobus.default::total           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            9                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes        36864                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            9                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          663                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      2718720                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          667                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus4.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus4.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus4.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus4.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus4.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus4.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus4.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus4.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus4.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus4.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus4.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus4.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus4.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus4.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus4.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus4.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus4.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus4.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus4.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus4.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus5.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus5.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus5.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus5.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus5.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus5.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus5.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus5.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus5.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus5.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus5.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus5.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus5.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus5.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus5.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus5.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus5.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus5.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus5.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus5.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus6.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus6.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus6.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus6.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus6.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus6.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus6.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus6.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus6.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus6.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus6.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus6.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus6.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus6.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus6.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus6.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus6.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus6.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus6.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus6.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus7.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus7.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus7.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus7.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus7.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus7.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus7.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus7.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus7.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus7.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus7.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus7.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus7.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus7.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus7.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus7.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus7.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus7.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus7.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus7.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus7.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus7.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus7.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus7.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus7.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus7.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus7.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus7.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus7.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus7.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus7.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus8.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus8.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus8.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus8.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus8.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus8.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus8.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus8.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus8.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus8.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus8.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus8.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus8.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus8.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus8.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus8.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus8.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus8.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus8.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus8.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus8.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus8.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus8.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus8.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus8.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus8.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus8.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus8.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus8.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus8.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus8.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq             2922947                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp            4494368                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq              27428                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp             27428                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1366449                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        38390                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            87267                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq           184167                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp          184167                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            641743                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           641743                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          63373                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1508048                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        91554                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      9883199                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5489                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         4172                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        21831                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       644327                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1589                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1205                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        12100                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       590415                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2014                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1597                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         6785                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       176527                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          691                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          535                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         9927                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port       162034                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          750                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          976                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port         2637                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port       124118                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          280                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          282                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port         6408                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port       133874                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1127                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          828                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port         8184                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port       138627                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1013                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          894                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.icache.mem_side_port::system.l2.cpu_side_port         5710                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.dcache.mem_side_port::system.l2.cpu_side_port       145302                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          249                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          268                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               12187518                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port      3811968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    165434000                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       125568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       100224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port       862336                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     17944786                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        36736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        28992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port       449792                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     18436909                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        46720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        38144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port       233984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      5142828                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        16128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        13120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port       361408                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port      4858936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        17408                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        24768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port        85696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port      3500980                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         6656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         7168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port       221376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port      3853440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        26176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        19904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port       290688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port      4005860                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        23936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.icache.mem_side_port::system.l2.cpu_side_port       195584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.dcache.mem_side_port::system.l2.cpu_side_port      4318372                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         6592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               234574767                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           12136                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           5358905                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.913724                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            2.411323                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 4386982     81.86%     81.86% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  364690      6.81%     88.67% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                   27549      0.51%     89.18% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                   13818      0.26%     89.44% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                   11686      0.22%     89.66% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                    5999      0.11%     89.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                    6853      0.13%     89.90% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                   13635      0.25%     90.15% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                  527545      9.84%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                      54      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                     30      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                     11      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                     17      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      7      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      9      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      4      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      6      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                     10      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::33                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::34                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::35                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::36                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              17                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             5358905                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests       3889437                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1650773                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       813221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             967                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          967                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                     8053                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

