{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 14:35:13 2016 " "Info: Processing started: Fri Mar 25 14:35:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off singal_generator -c singal_generator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off singal_generator -c singal_generator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register counter1\[0\] register counter1\[12\] 203.05 MHz 4.925 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 203.05 MHz between source register \"counter1\[0\]\" and destination register \"counter1\[12\]\" (period= 4.925 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.661 ns + Longest register register " "Info: + Longest register to register delay is 4.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter1\[0\] 1 REG LCFF_X25_Y11_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N19; Fanout = 3; REG Node = 'counter1\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter1[0] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.596 ns) 1.729 ns Add0~181 2 COMB LCCOMB_X25_Y10_N0 2 " "Info: 2: + IC(1.133 ns) + CELL(0.596 ns) = 1.729 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 2; COMB Node = 'Add0~181'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { counter1[0] Add0~181 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.815 ns Add0~183 3 COMB LCCOMB_X25_Y10_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.815 ns; Loc. = LCCOMB_X25_Y10_N2; Fanout = 2; COMB Node = 'Add0~183'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~181 Add0~183 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.901 ns Add0~185 4 COMB LCCOMB_X25_Y10_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.901 ns; Loc. = LCCOMB_X25_Y10_N4; Fanout = 2; COMB Node = 'Add0~185'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~183 Add0~185 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.987 ns Add0~187 5 COMB LCCOMB_X25_Y10_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.987 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'Add0~187'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~185 Add0~187 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.073 ns Add0~189 6 COMB LCCOMB_X25_Y10_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.073 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 2; COMB Node = 'Add0~189'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~187 Add0~189 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.159 ns Add0~191 7 COMB LCCOMB_X25_Y10_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.159 ns; Loc. = LCCOMB_X25_Y10_N10; Fanout = 2; COMB Node = 'Add0~191'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~189 Add0~191 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.245 ns Add0~193 8 COMB LCCOMB_X25_Y10_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.245 ns; Loc. = LCCOMB_X25_Y10_N12; Fanout = 2; COMB Node = 'Add0~193'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~191 Add0~193 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.435 ns Add0~195 9 COMB LCCOMB_X25_Y10_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.435 ns; Loc. = LCCOMB_X25_Y10_N14; Fanout = 2; COMB Node = 'Add0~195'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add0~193 Add0~195 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.521 ns Add0~197 10 COMB LCCOMB_X25_Y10_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.521 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 2; COMB Node = 'Add0~197'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~195 Add0~197 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.607 ns Add0~199 11 COMB LCCOMB_X25_Y10_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.607 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 2; COMB Node = 'Add0~199'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~197 Add0~199 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.693 ns Add0~201 12 COMB LCCOMB_X25_Y10_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.693 ns; Loc. = LCCOMB_X25_Y10_N20; Fanout = 2; COMB Node = 'Add0~201'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~199 Add0~201 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.779 ns Add0~203 13 COMB LCCOMB_X25_Y10_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.779 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 2; COMB Node = 'Add0~203'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~201 Add0~203 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.285 ns Add0~204 14 COMB LCCOMB_X25_Y10_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 3.285 ns; Loc. = LCCOMB_X25_Y10_N24; Fanout = 1; COMB Node = 'Add0~204'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add0~203 Add0~204 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.206 ns) 4.553 ns counter1~320 15 COMB LCCOMB_X25_Y11_N6 1 " "Info: 15: + IC(1.062 ns) + CELL(0.206 ns) = 4.553 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 1; COMB Node = 'counter1~320'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { Add0~204 counter1~320 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.661 ns counter1\[12\] 16 REG LCFF_X25_Y11_N7 3 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 4.661 ns; Loc. = LCFF_X25_Y11_N7; Fanout = 3; REG Node = 'counter1\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter1~320 counter1[12] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.466 ns ( 52.91 % ) " "Info: Total cell delay = 2.466 ns ( 52.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.195 ns ( 47.09 % ) " "Info: Total interconnect delay = 2.195 ns ( 47.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.661 ns" { counter1[0] Add0~181 Add0~183 Add0~185 Add0~187 Add0~189 Add0~191 Add0~193 Add0~195 Add0~197 Add0~199 Add0~201 Add0~203 Add0~204 counter1~320 counter1[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.661 ns" { counter1[0] {} Add0~181 {} Add0~183 {} Add0~185 {} Add0~187 {} Add0~189 {} Add0~191 {} Add0~193 {} Add0~195 {} Add0~197 {} Add0~199 {} Add0~201 {} Add0~203 {} Add0~204 {} counter1~320 {} counter1[12] {} } { 0.000ns 1.133ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.062ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.780 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clkin 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clkin~clkctrl 2 COMB CLKCTRL_G6 70 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 70; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.666 ns) 2.780 ns counter1\[12\] 3 REG LCFF_X25_Y11_N7 3 " "Info: 3: + IC(0.861 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X25_Y11_N7; Fanout = 3; REG Node = 'counter1\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clkin~clkctrl counter1[12] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.88 % ) " "Info: Total cell delay = 1.776 ns ( 63.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 36.12 % ) " "Info: Total interconnect delay = 1.004 ns ( 36.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clkin clkin~clkctrl counter1[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter1[12] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.780 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clkin 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clkin~clkctrl 2 COMB CLKCTRL_G6 70 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 70; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.666 ns) 2.780 ns counter1\[0\] 3 REG LCFF_X25_Y11_N19 3 " "Info: 3: + IC(0.861 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X25_Y11_N19; Fanout = 3; REG Node = 'counter1\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clkin~clkctrl counter1[0] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.88 % ) " "Info: Total cell delay = 1.776 ns ( 63.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 36.12 % ) " "Info: Total interconnect delay = 1.004 ns ( 36.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clkin clkin~clkctrl counter1[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter1[0] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clkin clkin~clkctrl counter1[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter1[12] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clkin clkin~clkctrl counter1[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter1[0] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.661 ns" { counter1[0] Add0~181 Add0~183 Add0~185 Add0~187 Add0~189 Add0~191 Add0~193 Add0~195 Add0~197 Add0~199 Add0~201 Add0~203 Add0~204 counter1~320 counter1[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.661 ns" { counter1[0] {} Add0~181 {} Add0~183 {} Add0~185 {} Add0~187 {} Add0~189 {} Add0~191 {} Add0~193 {} Add0~195 {} Add0~197 {} Add0~199 {} Add0~201 {} Add0~203 {} Add0~204 {} counter1~320 {} counter1[12] {} } { 0.000ns 1.133ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.062ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clkin clkin~clkctrl counter1[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter1[12] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clkin clkin~clkctrl counter1[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter1[0] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin clkout3 Clk3 8.019 ns register " "Info: tco from clock \"clkin\" to destination pin \"clkout3\" through register \"Clk3\" is 8.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.772 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to source register is 2.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clkin 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clkin~clkctrl 2 COMB CLKCTRL_G6 70 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 70; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.772 ns Clk3 3 REG LCFF_X24_Y2_N1 2 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.772 ns; Loc. = LCFF_X24_Y2_N1; Fanout = 2; REG Node = 'Clk3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clkin~clkctrl Clk3 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.07 % ) " "Info: Total cell delay = 1.776 ns ( 64.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 35.93 % ) " "Info: Total interconnect delay = 0.996 ns ( 35.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clkin clkin~clkctrl Clk3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clkin {} clkin~combout {} clkin~clkctrl {} Clk3 {} } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.943 ns + Longest register pin " "Info: + Longest register to pin delay is 4.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk3 1 REG LCFF_X24_Y2_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y2_N1; Fanout = 2; REG Node = 'Clk3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk3 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(3.056 ns) 4.943 ns clkout3 2 PIN PIN_100 0 " "Info: 2: + IC(1.887 ns) + CELL(3.056 ns) = 4.943 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'clkout3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { Clk3 clkout3 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 61.82 % ) " "Info: Total cell delay = 3.056 ns ( 61.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.887 ns ( 38.18 % ) " "Info: Total interconnect delay = 1.887 ns ( 38.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { Clk3 clkout3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { Clk3 {} clkout3 {} } { 0.000ns 1.887ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clkin clkin~clkctrl Clk3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clkin {} clkin~combout {} clkin~clkctrl {} Clk3 {} } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { Clk3 clkout3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { Clk3 {} clkout3 {} } { 0.000ns 1.887ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Peak virtual memory: 125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 14:35:13 2016 " "Info: Processing ended: Fri Mar 25 14:35:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
