
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul16u_pwr_2_202_mae_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul16u_pwr_2_202_mae_00_0000_gen.v) [Verilog PDK45](mul16u_pwr_2_202_mae_00_0000_pdk45.v)  [C](mul16u_pwr_2_202_mae_00_0000.c) |
| mul16u_pwr_2_188_mae_00_0000 | 1.3 | 4 | 64.0625 | 4.4393e-06 |  [Verilog generic](mul16u_pwr_2_188_mae_00_0000_gen.v) [Verilog PDK45](mul16u_pwr_2_188_mae_00_0000_pdk45.v)  [C](mul16u_pwr_2_188_mae_00_0000.c) |
| mul16u_pwr_2_135_mae_00_0000 | 24.5 | 79 | 98.1231689453 | 7.13325e-05 |  [Verilog generic](mul16u_pwr_2_135_mae_00_0000_gen.v) [Verilog PDK45](mul16u_pwr_2_135_mae_00_0000_pdk45.v)  [C](mul16u_pwr_2_135_mae_00_0000.c) |
| mul16u_pwr_1_952_mae_00_0000 | 194.7 | 907 | 98.7106323242 | 0.000500933 |  [Verilog generic](mul16u_pwr_1_952_mae_00_0000_gen.v) [Verilog PDK45](mul16u_pwr_1_952_mae_00_0000_pdk45.v)  [C](mul16u_pwr_1_952_mae_00_0000.c) |
| mul16u_pwr_1_599_mae_00_0001 | 3573.0 | 21247 | 99.995931983 | 0.0094995235 |  [Verilog generic](mul16u_pwr_1_599_mae_00_0001_gen.v) [Verilog PDK45](mul16u_pwr_1_599_mae_00_0001_pdk45.v)  [C](mul16u_pwr_1_599_mae_00_0001.c) |
| mul16u_pwr_1_212_mae_00_0009 | 37202.4 | 223273 | 99.9986048788 | 0.1513285167 |  [Verilog generic](mul16u_pwr_1_212_mae_00_0009_gen.v) [Verilog PDK45](mul16u_pwr_1_212_mae_00_0009_pdk45.v)  [C](mul16u_pwr_1_212_mae_00_0009.c) |
| mul16u_pwr_0_733_mae_00_0117 | 502660.2 | 2731833 | 99.9996573199 | 1.2527233165 |  [Verilog generic](mul16u_pwr_0_733_mae_00_0117_gen.v) [Verilog PDK45](mul16u_pwr_0_733_mae_00_0117_pdk45.v)  [C](mul16u_pwr_0_733_mae_00_0117.c) |
| mul16u_pwr_0_369_mae_00_1082 | 4646493.1 | 21730646 | 99.9999893596 | 4.3840632204 |  [Verilog generic](mul16u_pwr_0_369_mae_00_1082_gen.v) [Verilog PDK45](mul16u_pwr_0_369_mae_00_1082_pdk45.v)  [C](mul16u_pwr_0_369_mae_00_1082.c) |
| mul16u_pwr_0_084_mae_01_2640 | 54290531.3 | 193116284 | 99.9999974621 | 421.415265997 |  [Verilog generic](mul16u_pwr_0_084_mae_01_2640_gen.v) [Verilog PDK45](mul16u_pwr_0_084_mae_01_2640_pdk45.v)  [C](mul16u_pwr_0_084_mae_01_2640.c) |
| mul16u_pwr_0_000_mae_18_7492 | 805273600.3 | 3221094401 | 99.9969482422 | 87.9880436608 |  [Verilog generic](mul16u_pwr_0_000_mae_18_7492_gen.v) [Verilog PDK45](mul16u_pwr_0_000_mae_18_7492_pdk45.v)  [C](mul16u_pwr_0_000_mae_18_7492.c) |

Parameters
--------------
![Parameters figure](fig.png)
         