**************************************************
Report         : passing_points

Reference      : Ref:/WORK/UART_Tx
Implementation : Imp:/WORK/UART_Tx
Version        : L-2016.03-SP1
Date           : Fri Aug  2 05:59:59 2024
**************************************************

30 Passing compare points:

  Ref  DFF        Ref:/WORK/UART_Tx/FSM_control_block/current_state_reg_0_
  Impl DFF        Imp:/WORK/UART_Tx/FSM_control_block/current_state_reg_0_

  Ref  DFF        Ref:/WORK/UART_Tx/FSM_control_block/current_state_reg_1_
  Impl DFF        Imp:/WORK/UART_Tx/FSM_control_block/current_state_reg_1_

  Ref  DFF        Ref:/WORK/UART_Tx/FSM_control_block/current_state_reg_2_
  Impl DFF        Imp:/WORK/UART_Tx/FSM_control_block/current_state_reg_2_

  Ref  DFF        Ref:/WORK/UART_Tx/parity_block/internal_reg_reg_0_
  Impl DFF        Imp:/WORK/UART_Tx/parity_block/internal_reg_reg_0_

  Ref  DFF        Ref:/WORK/UART_Tx/parity_block/internal_reg_reg_1_
  Impl DFF        Imp:/WORK/UART_Tx/parity_block/internal_reg_reg_1_

  Ref  DFF        Ref:/WORK/UART_Tx/parity_block/internal_reg_reg_2_
  Impl DFF        Imp:/WORK/UART_Tx/parity_block/internal_reg_reg_2_

  Ref  DFF        Ref:/WORK/UART_Tx/parity_block/internal_reg_reg_3_
  Impl DFF        Imp:/WORK/UART_Tx/parity_block/internal_reg_reg_3_

  Ref  DFF        Ref:/WORK/UART_Tx/parity_block/internal_reg_reg_4_
  Impl DFF        Imp:/WORK/UART_Tx/parity_block/internal_reg_reg_4_

  Ref  DFF        Ref:/WORK/UART_Tx/parity_block/internal_reg_reg_5_
  Impl DFF        Imp:/WORK/UART_Tx/parity_block/internal_reg_reg_5_

  Ref  DFF        Ref:/WORK/UART_Tx/parity_block/internal_reg_reg_6_
  Impl DFF        Imp:/WORK/UART_Tx/parity_block/internal_reg_reg_6_

  Ref  DFF        Ref:/WORK/UART_Tx/parity_block/internal_reg_reg_7_
  Impl DFF        Imp:/WORK/UART_Tx/parity_block/internal_reg_reg_7_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/Counter_reg_0_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/Counter_reg_0_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/Counter_reg_1_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/Counter_reg_1_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/Counter_reg_2_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/Counter_reg_2_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/Counter_reg_3_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/Counter_reg_3_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/Counter_reg_4_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/Counter_reg_4_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/Counter_reg_5_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/Counter_reg_5_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/Counter_reg_6_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/Counter_reg_6_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/Counter_reg_7_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/Counter_reg_7_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/data_reg_reg_0_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/data_reg_reg_0_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/data_reg_reg_1_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/data_reg_reg_1_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/data_reg_reg_2_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/data_reg_reg_2_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/data_reg_reg_3_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/data_reg_reg_3_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/data_reg_reg_4_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/data_reg_reg_4_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/data_reg_reg_5_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/data_reg_reg_5_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/data_reg_reg_6_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/data_reg_reg_6_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/data_reg_reg_7_
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/data_reg_reg_7_

  Ref  DFF        Ref:/WORK/UART_Tx/ser_block/serial_out_reg
  Impl DFF        Imp:/WORK/UART_Tx/ser_block/serial_out_reg

  Ref  Port       Ref:/WORK/UART_Tx/Busy
  Impl Port       Imp:/WORK/UART_Tx/Busy

  Ref  Port       Ref:/WORK/UART_Tx/Tx_out
  Impl Port       Imp:/WORK/UART_Tx/Tx_out

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
