/*
 * linux/drivers/video/omap2/dss/dispc.c
 *
 * Copyright (C) 2009 Nokia Corporation
 * Author: Tomi Valkeinen <tomi.valkeinen@nokia.com>
 *
 * Some code and ideas taken from drivers/video/omap/ driver
 * by Imre Deak.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published by
 * the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#define DSS_SUBSYS_NAME "DISPC"

#include <linux/kernel.h>
#include <linux/dma-mapping.h>
#include <linux/vmalloc.h>
#include <linux/clk.h>
#include <linux/io.h>
#include <linux/jiffies.h>
#include <linux/seq_file.h>
#include <linux/delay.h>
#include <linux/workqueue.h>
#include <linux/hardirq.h>

#include <plat/sram.h>
#include <plat/clock.h>

#include <plat/display.h>

#include "dss.h"
#ifdef CONFIG_TILER_OMAP
#include <mach/tiler.h>
#endif

#ifdef CONFIG_ARCH_OMAP4
#define DISPC_BASE		0x58001000
#define DISPC_SZ_REGS		SZ_16K
#else
#define DISPC_BASE		0x48050400
#define DISPC_SZ_REGS		SZ_1K
#endif

#ifdef LCD_REFRESH_CHANGE
void reduce_refresh_rate(int enable);
#endif
struct dispc_reg { u16 idx; };
void __iomem  *dispc_base;

static int fake_vsync;

#define DISPC_REG(idx)			((const struct dispc_reg) { idx })

/* DISPC common */
#define DISPC_REVISION			DISPC_REG(0x0000)
#define DISPC_SYSCONFIG			DISPC_REG(0x0010)
#define DISPC_SYSSTATUS			DISPC_REG(0x0014)
#define DISPC_IRQSTATUS			DISPC_REG(0x0018)
#define DISPC_IRQENABLE			DISPC_REG(0x001C)
#define DISPC_CONTROL			DISPC_REG(0x0040)
#define DISPC_CONFIG			DISPC_REG(0x0044)
#define DISPC_CAPABLE			DISPC_REG(0x0048)
#define DISPC_DEFAULT_COLOR0		DISPC_REG(0x004C)
#define DISPC_DEFAULT_COLOR1		DISPC_REG(0x0050)
#define DISPC_TRANS_COLOR0		DISPC_REG(0x0054)
#define DISPC_TRANS_COLOR1		DISPC_REG(0x0058)
#define DISPC_LINE_STATUS		DISPC_REG(0x005C)
#define DISPC_LINE_NUMBER		DISPC_REG(0x0060)
#define DISPC_TIMING_H			DISPC_REG(0x0064)
#define DISPC_TIMING_V			DISPC_REG(0x0068)
#define DISPC_POL_FREQ			DISPC_REG(0x006C)
#define DISPC_DIVISOR			DISPC_REG(0x0070)
#define DISPC_DIVISOR1			DISPC_REG(0x0804)
#define DISPC_GLOBAL_ALPHA		DISPC_REG(0x0074)
#define DISPC_SIZE_DIG			DISPC_REG(0x0078)
#define DISPC_SIZE_LCD			DISPC_REG(0x007C)
#define DISPC_GLOBAL_BUFFER		DISPC_REG(0x0800)

/* DISPC GFX plane */
#define DISPC_GFX_BA0			DISPC_REG(0x0080)
#define DISPC_GFX_BA1			DISPC_REG(0x0084)
#define DISPC_GFX_POSITION		DISPC_REG(0x0088)
#define DISPC_GFX_SIZE			DISPC_REG(0x008C)
#define DISPC_GFX_ATTRIBUTES		DISPC_REG(0x00A0)
#define DISPC_GFX_FIFO_THRESHOLD	DISPC_REG(0x00A4)
#define DISPC_GFX_FIFO_SIZE_STATUS	DISPC_REG(0x00A8)
#define DISPC_GFX_ROW_INC		DISPC_REG(0x00AC)
#define DISPC_GFX_PIXEL_INC		DISPC_REG(0x00B0)
#define DISPC_GFX_WINDOW_SKIP		DISPC_REG(0x00B4)
#define DISPC_GFX_TABLE_BA		DISPC_REG(0x00B8)

#define DISPC_DATA_CYCLE1		DISPC_REG(0x01D4)
#define DISPC_DATA_CYCLE2		DISPC_REG(0x01D8)
#define DISPC_DATA_CYCLE3		DISPC_REG(0x01DC)

#define DISPC_CPR_COEF_R		DISPC_REG(0x0220)
#define DISPC_CPR_COEF_G		DISPC_REG(0x0224)
#define DISPC_CPR_COEF_B		DISPC_REG(0x0228)

#define DISPC_GFX_PRELOAD		DISPC_REG(0x022C)

/* DISPC Video plane, n = 0 for VID1 and n = 1 for VID2 */
#define DISPC_VID_REG(n, idx)		DISPC_REG(0x00BC + (n)*0x90 + idx)

#define DISPC_VID_BA0(n)		DISPC_VID_REG(n, 0x0000)
#define DISPC_VID_BA1(n)		DISPC_VID_REG(n, 0x0004)
#define DISPC_VID_POSITION(n)		DISPC_VID_REG(n, 0x0008)
#define DISPC_VID_SIZE(n)		DISPC_VID_REG(n, 0x000C)
#define DISPC_VID_ATTRIBUTES(n)		DISPC_VID_REG(n, 0x0010)
#define DISPC_VID_FIFO_THRESHOLD(n)	DISPC_VID_REG(n, 0x0014)
#define DISPC_VID_FIFO_SIZE_STATUS(n)	DISPC_VID_REG(n, 0x0018)
#define DISPC_VID_ROW_INC(n)		DISPC_VID_REG(n, 0x001C)
#define DISPC_VID_PIXEL_INC(n)		DISPC_VID_REG(n, 0x0020)
#define DISPC_VID_FIR(n)		DISPC_VID_REG(n, 0x0024)
#define DISPC_VID_PICTURE_SIZE(n)	DISPC_VID_REG(n, 0x0028)
#define DISPC_VID_ACCU0(n)		DISPC_VID_REG(n, 0x002C)
#define DISPC_VID_ACCU1(n)		DISPC_VID_REG(n, 0x0030)

/* coef index i = {0, 1, 2, 3, 4, 5, 6, 7} */
#define DISPC_VID_FIR_COEF_H(n, i)	DISPC_REG(0x00F0 + (n)*0x90 + (i)*0x8)
/* coef index i = {0, 1, 2, 3, 4, 5, 6, 7} */
#define DISPC_VID_FIR_COEF_HV(n, i)	DISPC_REG(0x00F4 + (n)*0x90 + (i)*0x8)
/* coef index i = {0, 1, 2, 3, 4} */
#define DISPC_VID_CONV_COEF(n, i)	DISPC_REG(0x0130 + (n)*0x90 + (i)*0x4)
/* coef index i = {0, 1, 2, 3, 4, 5, 6, 7} */
#define DISPC_VID_FIR_COEF_V(n, i)	DISPC_REG(0x01E0 + (n)*0x20 + (i)*0x4)

#define DISPC_VID_PRELOAD(n)		DISPC_REG(0x230 + (n)*0x04)


#define DISPC_IRQ_MASK_ERROR            (DISPC_IRQ_GFX_FIFO_UNDERFLOW | \
					 DISPC_IRQ_OCP_ERR | \
					 DISPC_IRQ_VID1_FIFO_UNDERFLOW | \
					 DISPC_IRQ_VID2_FIFO_UNDERFLOW | \
					 DISPC_IRQ_SYNC_LOST | \
					DISPC_IRQ_SYNC_LOST_DIGIT | \
					(cpu_is_omap44xx() ? \
					DISPC_IRQ_SYNC_LOST_2 : 0))

/* OMAP4 new global registers */
#define DISPC_CONTROL2		DISPC_REG(0x0238)
#define DISPC_DEFAULT_COLOR2		DISPC_REG(0x03AC)
#define DISPC_TRANS_COLOR2		DISPC_REG(0x03B0)
#define DISPC_CPR2_COEF_B		DISPC_REG(0x03B4)
#define DISPC_CPR2_COEF_G		DISPC_REG(0x03B8)
#define DISPC_CPR2_COEF_R		DISPC_REG(0x03BC)
#define DISPC_DATA2_CYCLE1		DISPC_REG(0x03C0)
#define DISPC_DATA2_CYCLE2		DISPC_REG(0x03C4)
#define DISPC_DATA2_CYCLE3		DISPC_REG(0x03C8)
#define DISPC_SIZE_LCD2		DISPC_REG(0x03CC)
#define DISPC_TIMING_H2		DISPC_REG(0x0400)
#define DISPC_TIMING_V2		DISPC_REG(0x0404)
#define DISPC_POL_FREQ2		DISPC_REG(0x0408)
#define DISPC_DIVISOR2		DISPC_REG(0x040C)
#define DISPC_CONFIG2		DISPC_REG(0x0620)

/******** registers related to VID3 and WB pipelines ****/
/* DISPC Video plane, n = 0 for VID3, n = 1 for WB _VID_V3_WB_ */
#define DISPC_VID_V3_WB_REG(n, idx) DISPC_REG(0x0300 + (n)*0x200 + idx)

#define DISPC_VID_V3_WB_ACCU0(n)	       DISPC_VID_V3_WB_REG(n, 0x0000)
#define DISPC_VID_V3_WB_ACCU1(n)	       DISPC_VID_V3_WB_REG(n, 0x0004)

#define DISPC_VID_V3_WB_BA0(n)	 DISPC_VID_V3_WB_REG(n, 0x0008)
#define DISPC_VID_V3_WB_BA1(n)	 DISPC_VID_V3_WB_REG(n, 0x000C)

/* coef index i = {0, 1, 2, 3, 4, 5, 6, 7} */
#define DISPC_VID_V3_WB_FIR_COEF_H(n, i) DISPC_REG(0x0310+(n)*0x200+(i)*0x8)

/* coef index i = {0, 1, 2, 3, 4, 5, 6, 7} */
#define DISPC_VID_V3_WB_FIR_COEF_HV(n, i) DISPC_REG(0x0314+(n)*0x200+(i)*0x8)

/* coef index i = {0, 1, 2, 3, 4, 5, 6, 7} */
#define DISPC_VID_V3_WB_FIR_COEF_V(n, i) DISPC_REG(0x0350+(n)*0x200+(i)*0x4)

#define DISPC_VID_V3_WB_ATTRIBUTES(n)	  DISPC_VID_V3_WB_REG(n, 0x0070)

/* coef index i = {0, 1, 2, 3, 4} */
#define DISPC_VID_V3_WB_CONV_COEF(n, i)	DISPC_REG(0x0374 + (n)*0x200 + (i)*0x4)

#define DISPC_VID_V3_WB_BUF_SIZE_STATUS(n)     DISPC_VID_V3_WB_REG(n, 0x0088)
#define DISPC_VID_V3_WB_BUF_THRESHOLD(n)       DISPC_VID_V3_WB_REG(n, 0x008C)
#define DISPC_VID_V3_WB_FIR(n)	 DISPC_VID_V3_WB_REG(n, 0x0090)
#define DISPC_VID_V3_WB_PICTURE_SIZE(n)	DISPC_VID_V3_WB_REG(n, 0x0094)
#define DISPC_VID_V3_WB_PIXEL_INC(n)	   DISPC_VID_V3_WB_REG(n, 0x0098)

#define DISPC_VID_VID3_POSITION		DISPC_REG(0x039C)
#define DISPC_VID_VID3_PRELOAD	 DISPC_REG(0x03A0)


#define DISPC_VID_V3_WB_ROW_INC(n)	     DISPC_VID_V3_WB_REG(n, 0x00A4)
#define DISPC_VID_V3_WB_SIZE(n)		DISPC_VID_V3_WB_REG(n, 0x00A8)

#define DISPC_VID_V3_WB_FIR2(n)		DISPC_REG(0x0724 + (n)*0x6C)
					/* n=0: VID3, n=1: WB*/

#define DISPC_VID_V3_WB_ACCU2_0(n)     DISPC_REG(0x0728 + (n)*0x6C)
					/* n=0: VID3, n=1: WB*/
#define DISPC_VID_V3_WB_ACCU2_1(n)     DISPC_REG(0x072C + (n)*0x6C)
					/* n=0: VID3, n=1: WB*/

/* coef index i = {0, 1, 2, 3, 4, 5, 6, 7}  n=0: VID3, n=1: WB */
#define DISPC_VID_V3_WB_FIR_COEF_H2(n, i) DISPC_REG(0x0730+(n)*0x70+(i)*0x8)

/* coef index i = {0, 1, 2, 3, 4, 5, 6, 7} */
#define DISPC_VID_V3_WB_FIR_COEF_HV2(n, i) DISPC_REG(0x0734+(n)*0x70+(i)*0x8)

/* coef index i = {0, 1, 2, 3, 4, 5, 6, 7} */
#define DISPC_VID_V3_WB_FIR_COEF_V2(n, i) DISPC_REG(0x0770+(n)*0x70+(i)*0x4)


/*********End Vid3 and WB Registers ***************/

/* DISPC Video plane,
		n = 0 for VID1
		n = 1 for VID2
		and n = 2 for VID3,
		n = 3 for WB*/

#define DISPC_VID_OMAP4_REG(n, idx) DISPC_REG(0x0600 + (n)*0x04 + idx)

#define DISPC_VID_BA_UV0(n)	    DISPC_VID_OMAP4_REG((n)*2, 0x0000)
#define DISPC_VID_BA_UV1(n)	    DISPC_VID_OMAP4_REG((n)*2, 0x0004)

#define DISPC_VID_ATTRIBUTES2(n)       DISPC_VID_OMAP4_REG(n, 0x0024)
					/* n = {0,1,2,3} */
#define DISPC_GAMMA_TABLE(n)	   DISPC_VID_OMAP4_REG(n, 0x0030)
					/* n = {0,1,2,3} */

/* VID1/VID2 specific new registers */
#define DISPC_VID_FIR2(n)	      DISPC_REG(0x063C + (n)*0x6C)
					/* n=0: VID1, n=1: VID2*/

#define DISPC_VID_ACCU2_0(n)	   DISPC_REG(0x0640 + (n)*0x6C)
					/* n=0: VID1, n=1: VID2*/
#define DISPC_VID_ACCU2_1(n)	   DISPC_REG(0x0644 + (n)*0x6C)
					/* n=0: VID1, n=1: VID2*/

/* coef index i = {0, 1, 2, 3, 4, 5, 6, 7}  n=0: VID1, n=1: VID2 */
#define DISPC_VID_FIR_COEF_H2(n, i)    DISPC_REG(0x0648 + (n)*0x6C + (i)*0x8)

/* coef index i = {0, 1, 2, 3, 4, 5, 6, 7} */
#define DISPC_VID_FIR_COEF_HV2(n, i)   DISPC_REG(0x064C + (n)*0x6C + (i)*0x8)

/* coef index i = {0, 1, 2, 3, 4, 5, 6, 7} */
#define DISPC_VID_FIR_COEF_V2(n, i)    DISPC_REG(0x0688 + (n)*0x6C + (i)*0x4)
/*end of VID1/VID2 specific new registers*/

#define DISPC_MAX_NR_ISRS		8

#ifdef CONFIG_ARCH_OMAP4
#define DISPC_NUM_PIPELINES 5
#else
#define DISPC_NUM_PIPELINES 3
#endif

struct omap_dispc_isr_data {
	omap_dispc_isr_t	isr;
	void			*arg;
	u32			mask;
};

#define REG_GET(idx, start, end) \
	FLD_GET(dispc_read_reg(idx), start, end)

#define REG_FLD_MOD(idx, val, start, end)				\
	dispc_write_reg(idx, FLD_MOD(dispc_read_reg(idx), val, start, end))

#define IS_VIDEO_PIPELINE(plane) \
	((plane == OMAP_DSS_VIDEO1) || (plane == OMAP_DSS_VIDEO2) \
		|| (plane == OMAP_DSS_VIDEO3))

static const struct dispc_reg dispc_reg_att[] = { DISPC_GFX_ATTRIBUTES,
	DISPC_VID_ATTRIBUTES(0),
	DISPC_VID_ATTRIBUTES(1),
	DISPC_VID_V3_WB_ATTRIBUTES(0),	/* VID 3 pipeline */
	DISPC_VID_V3_WB_ATTRIBUTES(1),	/* WB pipeline */
	};


struct dispc_irq_stats {
	unsigned long last_reset;
	unsigned irq_count;
	unsigned irqs[32];
};

struct omap_dss_color_conv_coef {
	int  ry,  rcr,  rcb;
	int  gy,  gcr,  gcb;
	int  by,  bcr,  bcb;
};

struct omap_dss_color_conv {
	enum omap_dss_color_conv_type type;
	struct omap_dss_color_conv_coef coef;
	int full_range;
};

/* default color conversion coefficients */
static const struct omap_dss_color_conv color_conv[] = {
	{
		.type = OMAP_DSS_COLOR_CONV_BT601_5_LR,
		.coef = {
			298,  409,    0,
			298, -208, -100,
			298,    0,  517
		},
		.full_range = 0,
	},
	{
		.type = OMAP_DSS_COLOR_CONV_BT601_5_FR,
		.coef = {
			256,  351,    0,
			256, -179,  -86,
			256,    0,  443
		},
		.full_range = 1,
	},
	{
		.type = OMAP_DSS_COLOR_CONV_BT709,
		.coef = {
			298,  459,    0,
			298, -137,  -55,
			298,    0,  541,
		},
		.full_range = 0,
	},
};

unsigned int vid_in_use;
EXPORT_SYMBOL(vid_in_use);
static struct {
	void __iomem    *base;

	u32	fifo_size[DISPC_NUM_PIPELINES];

	spinlock_t irq_lock;
	u32 irq_error_mask;
	struct omap_dispc_isr_data registered_isr[DISPC_MAX_NR_ISRS];
	u32 error_irqs;
	struct work_struct error_work;

	u32		ctx[DISPC_SZ_REGS / sizeof(u32)];

#ifdef CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS
	spinlock_t irq_stats_lock;
	struct dispc_irq_stats irq_stats;
#endif
	struct omap_display_platform_data *pdata;
	struct platform_device *pdev;
} dispc;

static void _omap_dispc_set_irqs(void);

static inline void dispc_write_reg(const struct dispc_reg idx, u32 val)
{
	__raw_writel(val, dispc.base + idx.idx);
}

static inline u32 dispc_read_reg(const struct dispc_reg idx)
{
	return __raw_readl(dispc.base + idx.idx);
}

static inline u8 calc_tiler_orientation(u8 rotation, u8 mir)
{
	static u8 orientation;
	switch (rotation) {
	case 0:
		orientation = (mir ? 0x2 : 0x0);
		break;
	case 1:
		orientation = (mir ? 0x7 : 0x6);
		break;
	case 2:
		orientation = (mir ? 0x1 : 0x3);
		break;
	case 3:
		orientation = (mir ? 0x4 : 0x5);
		break;
	}
	return orientation;
}



#define SR(reg) \
	dispc.ctx[(DISPC_##reg).idx / sizeof(u32)] = dispc_read_reg(DISPC_##reg)
#define RR(reg) \
	dispc_write_reg(DISPC_##reg, dispc.ctx[(DISPC_##reg).idx / sizeof(u32)])

void dispc_save_context(void)
{
	if (cpu_is_omap24xx())
		return;

	SR(SYSCONFIG);
	SR(IRQENABLE);
	SR(CONTROL);
	SR(CONFIG);
	SR(DEFAULT_COLOR0);
	SR(DEFAULT_COLOR1);
	SR(TRANS_COLOR0);
	SR(TRANS_COLOR1);
	SR(LINE_NUMBER);
	SR(TIMING_H);
	SR(TIMING_V);
	SR(POL_FREQ);
	SR(DIVISOR);
	SR(GLOBAL_ALPHA);
	SR(SIZE_DIG);
	SR(SIZE_LCD);

	if (cpu_is_omap44xx()) {
		SR(CONTROL2);
		SR(DEFAULT_COLOR2);
		SR(TRANS_COLOR2);
		SR(SIZE_LCD2);
		SR(TIMING_H2);
		SR(TIMING_V2);
		SR(POL_FREQ2);
		SR(DIVISOR2);
		SR(CONFIG2);
	}
	SR(GFX_BA0);
	SR(GFX_BA1);
	SR(GFX_POSITION);
	SR(GFX_SIZE);
	SR(GFX_ATTRIBUTES);
	SR(GFX_FIFO_THRESHOLD);
	SR(GFX_ROW_INC);
	SR(GFX_PIXEL_INC);
	SR(GFX_WINDOW_SKIP);
	SR(GFX_TABLE_BA);

	SR(DATA_CYCLE1);
	SR(DATA_CYCLE2);
	SR(DATA_CYCLE3);

	SR(CPR_COEF_R);
	SR(CPR_COEF_G);
	SR(CPR_COEF_B);

	if (cpu_is_omap44xx()) {
		SR(CPR2_COEF_B);
		SR(CPR2_COEF_G);
		SR(CPR2_COEF_R);

		SR(DATA2_CYCLE1);
		SR(DATA2_CYCLE2);
		SR(DATA2_CYCLE3);
	}
	SR(GFX_PRELOAD);

	if (cpu_is_omap44xx()) {
		SR(DIVISOR1);
	SR(GLOBAL_BUFFER);
	SR(CONTROL2);
	SR(DEFAULT_COLOR2);
	SR(TRANS_COLOR2);
	SR(CPR2_COEF_B);
	SR(CPR2_COEF_G);
	SR(CPR2_COEF_R);
	SR(DATA2_CYCLE1);
	SR(DATA2_CYCLE2);
	SR(DATA2_CYCLE3);
	SR(SIZE_LCD2);
	SR(TIMING_H2);
	SR(TIMING_V2);
	SR(POL_FREQ2);
	SR(DIVISOR2);

	SR(CONFIG2);

	/**** VID3 ****/;

	SR(VID_V3_WB_ACCU0(0));
	SR(VID_V3_WB_ACCU1(0));
	SR(VID_V3_WB_BA0(0));
	SR(VID_V3_WB_BA1(0));

	SR(VID_V3_WB_FIR_COEF_H(0, 0));
	SR(VID_V3_WB_FIR_COEF_H(0, 1));
	SR(VID_V3_WB_FIR_COEF_H(0, 2));
	SR(VID_V3_WB_FIR_COEF_H(0, 3));
	SR(VID_V3_WB_FIR_COEF_H(0, 4));
	SR(VID_V3_WB_FIR_COEF_H(0, 5));
	SR(VID_V3_WB_FIR_COEF_H(0, 6));
	SR(VID_V3_WB_FIR_COEF_H(0, 7));

	SR(VID_V3_WB_FIR_COEF_HV(0, 0));
	SR(VID_V3_WB_FIR_COEF_HV(0, 1));
	SR(VID_V3_WB_FIR_COEF_HV(0, 2));
	SR(VID_V3_WB_FIR_COEF_HV(0, 3));
	SR(VID_V3_WB_FIR_COEF_HV(0, 4));
	SR(VID_V3_WB_FIR_COEF_HV(0, 5));
	SR(VID_V3_WB_FIR_COEF_HV(0, 6));
	SR(VID_V3_WB_FIR_COEF_HV(0, 7));

	SR(VID_V3_WB_FIR_COEF_V(0, 0));
	SR(VID_V3_WB_FIR_COEF_V(0, 1));
	SR(VID_V3_WB_FIR_COEF_V(0, 2));
	SR(VID_V3_WB_FIR_COEF_V(0, 3));
	SR(VID_V3_WB_FIR_COEF_V(0, 4));
	SR(VID_V3_WB_FIR_COEF_V(0, 5));
	SR(VID_V3_WB_FIR_COEF_V(0, 6));
	SR(VID_V3_WB_FIR_COEF_V(0, 7));

	SR(VID_V3_WB_ATTRIBUTES(0));
	SR(VID_V3_WB_CONV_COEF(0, 0));
	SR(VID_V3_WB_CONV_COEF(0, 1));
	SR(VID_V3_WB_CONV_COEF(0, 2));
	SR(VID_V3_WB_CONV_COEF(0, 3));
	SR(VID_V3_WB_CONV_COEF(0, 4));
	SR(VID_V3_WB_CONV_COEF(0, 5));
	SR(VID_V3_WB_CONV_COEF(0, 6));
	SR(VID_V3_WB_CONV_COEF(0, 7));

	SR(VID_V3_WB_BUF_SIZE_STATUS(0));
	SR(VID_V3_WB_BUF_THRESHOLD(0));
	SR(VID_V3_WB_FIR(0));
	SR(VID_V3_WB_PICTURE_SIZE(0));
	SR(VID_V3_WB_PIXEL_INC(0));
	SR(VID_VID3_POSITION);
	SR(VID_VID3_PRELOAD);

	SR(VID_V3_WB_ROW_INC(0));
	SR(VID_V3_WB_SIZE(0));
	SR(VID_V3_WB_FIR2(0));
	SR(VID_V3_WB_ACCU2_0(0));
	SR(VID_V3_WB_ACCU2_1(0));

	SR(VID_V3_WB_FIR_COEF_H2(0, 0));
	SR(VID_V3_WB_FIR_COEF_H2(0, 1));
	SR(VID_V3_WB_FIR_COEF_H2(0, 2));
	SR(VID_V3_WB_FIR_COEF_H2(0, 3));
	SR(VID_V3_WB_FIR_COEF_H2(0, 4));
	SR(VID_V3_WB_FIR_COEF_H2(0, 5));
	SR(VID_V3_WB_FIR_COEF_H2(0, 6));
	SR(VID_V3_WB_FIR_COEF_H2(0, 7));

	SR(VID_V3_WB_FIR_COEF_HV2(0, 0));
	SR(VID_V3_WB_FIR_COEF_HV2(0, 1));
	SR(VID_V3_WB_FIR_COEF_HV2(0, 2));
	SR(VID_V3_WB_FIR_COEF_HV2(0, 3));
	SR(VID_V3_WB_FIR_COEF_HV2(0, 4));
	SR(VID_V3_WB_FIR_COEF_HV2(0, 5));
	SR(VID_V3_WB_FIR_COEF_HV2(0, 6));
	SR(VID_V3_WB_FIR_COEF_HV2(0, 7));

	SR(VID_V3_WB_FIR_COEF_V2(0, 0));
	SR(VID_V3_WB_FIR_COEF_V2(0, 1));
	SR(VID_V3_WB_FIR_COEF_V2(0, 2));
	SR(VID_V3_WB_FIR_COEF_V2(0, 3));
	SR(VID_V3_WB_FIR_COEF_V2(0, 4));
	SR(VID_V3_WB_FIR_COEF_V2(0, 5));
	SR(VID_V3_WB_FIR_COEF_V2(0, 6));
	SR(VID_V3_WB_FIR_COEF_V2(0, 7));

	/******* WB Registers *********/;

	SR(VID_V3_WB_ACCU0(1));
	SR(VID_V3_WB_ACCU1(1));
	SR(VID_V3_WB_BA0(1));
	SR(VID_V3_WB_BA1(1));

	SR(VID_V3_WB_FIR_COEF_H(1, 0));
	SR(VID_V3_WB_FIR_COEF_H(1, 1));
	SR(VID_V3_WB_FIR_COEF_H(1, 2));
	SR(VID_V3_WB_FIR_COEF_H(1, 3));
	SR(VID_V3_WB_FIR_COEF_H(1, 4));
	SR(VID_V3_WB_FIR_COEF_H(1, 5));
	SR(VID_V3_WB_FIR_COEF_H(1, 6));
	SR(VID_V3_WB_FIR_COEF_H(1, 7));

	SR(VID_V3_WB_FIR_COEF_HV(1, 0));
	SR(VID_V3_WB_FIR_COEF_HV(1, 1));
	SR(VID_V3_WB_FIR_COEF_HV(1, 2));
	SR(VID_V3_WB_FIR_COEF_HV(1, 3));
	SR(VID_V3_WB_FIR_COEF_HV(1, 4));
	SR(VID_V3_WB_FIR_COEF_HV(1, 5));
	SR(VID_V3_WB_FIR_COEF_HV(1, 6));
	SR(VID_V3_WB_FIR_COEF_HV(1, 7));

	SR(VID_V3_WB_FIR_COEF_V(1, 0));
	SR(VID_V3_WB_FIR_COEF_V(1, 1));
	SR(VID_V3_WB_FIR_COEF_V(1, 2));
	SR(VID_V3_WB_FIR_COEF_V(1, 3));
	SR(VID_V3_WB_FIR_COEF_V(1, 4));
	SR(VID_V3_WB_FIR_COEF_V(1, 5));
	SR(VID_V3_WB_FIR_COEF_V(1, 6));
	SR(VID_V3_WB_FIR_COEF_V(1, 7));

	SR(VID_V3_WB_ATTRIBUTES(1));
	SR(VID_V3_WB_CONV_COEF(1, 0));
	SR(VID_V3_WB_CONV_COEF(1, 1));
	SR(VID_V3_WB_CONV_COEF(1, 2));
	SR(VID_V3_WB_CONV_COEF(1, 3));
	SR(VID_V3_WB_CONV_COEF(1, 4));
	SR(VID_V3_WB_CONV_COEF(1, 5));
	SR(VID_V3_WB_CONV_COEF(1, 6));
	SR(VID_V3_WB_CONV_COEF(1, 7));

	SR(VID_V3_WB_BUF_SIZE_STATUS(1));
	SR(VID_V3_WB_BUF_THRESHOLD(1));
	SR(VID_V3_WB_FIR(1));
	SR(VID_V3_WB_PICTURE_SIZE(1));
	SR(VID_V3_WB_PIXEL_INC(1));
	SR(VID_VID3_POSITION);
	SR(VID_VID3_PRELOAD);

	SR(VID_V3_WB_ROW_INC(1));
	SR(VID_V3_WB_SIZE(1));
	SR(VID_V3_WB_FIR2(1));
	SR(VID_V3_WB_ACCU2_0(1));
	SR(VID_V3_WB_ACCU2_1(1));

	SR(VID_V3_WB_FIR_COEF_H2(1, 0));
	SR(VID_V3_WB_FIR_COEF_H2(1, 1));
	SR(VID_V3_WB_FIR_COEF_H2(1, 2));
	SR(VID_V3_WB_FIR_COEF_H2(1, 3));
	SR(VID_V3_WB_FIR_COEF_H2(1, 4));
	SR(VID_V3_WB_FIR_COEF_H2(1, 5));
	SR(VID_V3_WB_FIR_COEF_H2(1, 6));
	SR(VID_V3_WB_FIR_COEF_H2(1, 7));

	SR(VID_V3_WB_FIR_COEF_HV2(1, 0));
	SR(VID_V3_WB_FIR_COEF_HV2(1, 1));
	SR(VID_V3_WB_FIR_COEF_HV2(1, 2));
	SR(VID_V3_WB_FIR_COEF_HV2(1, 3));
	SR(VID_V3_WB_FIR_COEF_HV2(1, 4));
	SR(VID_V3_WB_FIR_COEF_HV2(1, 5));
	SR(VID_V3_WB_FIR_COEF_HV2(1, 6));
	SR(VID_V3_WB_FIR_COEF_HV2(1, 7));

	SR(VID_V3_WB_FIR_COEF_V2(1, 0));
	SR(VID_V3_WB_FIR_COEF_V2(1, 1));
	SR(VID_V3_WB_FIR_COEF_V2(1, 2));
	SR(VID_V3_WB_FIR_COEF_V2(1, 3));
	SR(VID_V3_WB_FIR_COEF_V2(1, 4));
	SR(VID_V3_WB_FIR_COEF_V2(1, 5));
	SR(VID_V3_WB_FIR_COEF_V2(1, 6));
	SR(VID_V3_WB_FIR_COEF_V2(1, 7));

	SR(VID_BA_UV0(0));
	SR(VID_BA_UV0(1));

	SR(VID_BA_UV1(0));
	SR(VID_BA_UV1(1));

	SR(VID_ATTRIBUTES2(0));
	SR(VID_ATTRIBUTES2(1));
	SR(VID_ATTRIBUTES2(2));
	SR(VID_ATTRIBUTES2(3));

	SR(GAMMA_TABLE(0));
	SR(GAMMA_TABLE(1));
	SR(GAMMA_TABLE(2));
	SR(GAMMA_TABLE(3));

	}

	/* VID1 */
	SR(VID_BA0(0));
	SR(VID_BA1(0));
	SR(VID_POSITION(0));
	SR(VID_SIZE(0));
	SR(VID_ATTRIBUTES(0));
	SR(VID_FIFO_THRESHOLD(0));
	SR(VID_ROW_INC(0));
	SR(VID_PIXEL_INC(0));
	SR(VID_FIR(0));
	SR(VID_PICTURE_SIZE(0));
	SR(VID_ACCU0(0));
	SR(VID_ACCU1(0));

	SR(VID_FIR_COEF_H(0, 0));
	SR(VID_FIR_COEF_H(0, 1));
	SR(VID_FIR_COEF_H(0, 2));
	SR(VID_FIR_COEF_H(0, 3));
	SR(VID_FIR_COEF_H(0, 4));
	SR(VID_FIR_COEF_H(0, 5));
	SR(VID_FIR_COEF_H(0, 6));
	SR(VID_FIR_COEF_H(0, 7));

	SR(VID_FIR_COEF_HV(0, 0));
	SR(VID_FIR_COEF_HV(0, 1));
	SR(VID_FIR_COEF_HV(0, 2));
	SR(VID_FIR_COEF_HV(0, 3));
	SR(VID_FIR_COEF_HV(0, 4));
	SR(VID_FIR_COEF_HV(0, 5));
	SR(VID_FIR_COEF_HV(0, 6));
	SR(VID_FIR_COEF_HV(0, 7));

	SR(VID_CONV_COEF(0, 0));
	SR(VID_CONV_COEF(0, 1));
	SR(VID_CONV_COEF(0, 2));
	SR(VID_CONV_COEF(0, 3));
	SR(VID_CONV_COEF(0, 4));

	SR(VID_FIR_COEF_V(0, 0));
	SR(VID_FIR_COEF_V(0, 1));
	SR(VID_FIR_COEF_V(0, 2));
	SR(VID_FIR_COEF_V(0, 3));
	SR(VID_FIR_COEF_V(0, 4));
	SR(VID_FIR_COEF_V(0, 5));
	SR(VID_FIR_COEF_V(0, 6));
	SR(VID_FIR_COEF_V(0, 7));

	SR(VID_PRELOAD(0));

	/* VID2 */
	SR(VID_BA0(1));
	SR(VID_BA1(1));
	SR(VID_POSITION(1));
	SR(VID_SIZE(1));
	SR(VID_ATTRIBUTES(1));
	SR(VID_FIFO_THRESHOLD(1));
	SR(VID_ROW_INC(1));
	SR(VID_PIXEL_INC(1));
	SR(VID_FIR(1));
	SR(VID_PICTURE_SIZE(1));
	SR(VID_ACCU0(1));
	SR(VID_ACCU1(1));

	SR(VID_FIR_COEF_H(1, 0));
	SR(VID_FIR_COEF_H(1, 1));
	SR(VID_FIR_COEF_H(1, 2));
	SR(VID_FIR_COEF_H(1, 3));
	SR(VID_FIR_COEF_H(1, 4));
	SR(VID_FIR_COEF_H(1, 5));
	SR(VID_FIR_COEF_H(1, 6));
	SR(VID_FIR_COEF_H(1, 7));

	SR(VID_FIR_COEF_HV(1, 0));
	SR(VID_FIR_COEF_HV(1, 1));
	SR(VID_FIR_COEF_HV(1, 2));
	SR(VID_FIR_COEF_HV(1, 3));
	SR(VID_FIR_COEF_HV(1, 4));
	SR(VID_FIR_COEF_HV(1, 5));
	SR(VID_FIR_COEF_HV(1, 6));
	SR(VID_FIR_COEF_HV(1, 7));

	SR(VID_CONV_COEF(1, 0));
	SR(VID_CONV_COEF(1, 1));
	SR(VID_CONV_COEF(1, 2));
	SR(VID_CONV_COEF(1, 3));
	SR(VID_CONV_COEF(1, 4));

	SR(VID_FIR_COEF_V(1, 0));
	SR(VID_FIR_COEF_V(1, 1));
	SR(VID_FIR_COEF_V(1, 2));
	SR(VID_FIR_COEF_V(1, 3));
	SR(VID_FIR_COEF_V(1, 4));
	SR(VID_FIR_COEF_V(1, 5));
	SR(VID_FIR_COEF_V(1, 6));
	SR(VID_FIR_COEF_V(1, 7));

	SR(VID_PRELOAD(1));
}

void dispc_restore_context(void)
{
	RR(SYSCONFIG);
	/*RR(IRQENABLE);*/
	/*RR(CONTROL);*/
	RR(CONFIG);
	RR(DEFAULT_COLOR0);
	RR(DEFAULT_COLOR1);
	RR(TRANS_COLOR0);
	RR(TRANS_COLOR1);
	RR(LINE_NUMBER);
	RR(TIMING_H);
	RR(TIMING_V);
	RR(POL_FREQ);
	RR(DIVISOR);
	RR(GLOBAL_ALPHA);
	RR(SIZE_DIG);
	RR(SIZE_LCD);

	if (cpu_is_omap44xx()) {
		RR(DIVISOR1);
		RR(GLOBAL_BUFFER);
		RR(CONTROL2);
		RR(DEFAULT_COLOR2);
		RR(TRANS_COLOR2);
		RR(CPR2_COEF_B);
		RR(CPR2_COEF_G);
		RR(CPR2_COEF_R);
		RR(DATA2_CYCLE1);
		RR(DATA2_CYCLE2);
		RR(DATA2_CYCLE3);
		RR(SIZE_LCD2);
		RR(TIMING_H2);
		RR(TIMING_V2);
		RR(POL_FREQ2);
		RR(DIVISOR2);
		RR(CONFIG2);

		/**** VID3 ****/;

		RR(VID_V3_WB_ACCU0(0));
		RR(VID_V3_WB_ACCU1(0));
		RR(VID_V3_WB_BA0(0));
		RR(VID_V3_WB_BA1(0));

		RR(VID_V3_WB_FIR_COEF_H(0, 0));
		RR(VID_V3_WB_FIR_COEF_H(0, 1));
		RR(VID_V3_WB_FIR_COEF_H(0, 2));
		RR(VID_V3_WB_FIR_COEF_H(0, 3));
		RR(VID_V3_WB_FIR_COEF_H(0, 4));
		RR(VID_V3_WB_FIR_COEF_H(0, 5));
		RR(VID_V3_WB_FIR_COEF_H(0, 6));
		RR(VID_V3_WB_FIR_COEF_H(0, 7));

		RR(VID_V3_WB_FIR_COEF_HV(0, 0));
		RR(VID_V3_WB_FIR_COEF_HV(0, 1));
		RR(VID_V3_WB_FIR_COEF_HV(0, 2));
		RR(VID_V3_WB_FIR_COEF_HV(0, 3));
		RR(VID_V3_WB_FIR_COEF_HV(0, 4));
		RR(VID_V3_WB_FIR_COEF_HV(0, 5));
		RR(VID_V3_WB_FIR_COEF_HV(0, 6));
		RR(VID_V3_WB_FIR_COEF_HV(0, 7));

		RR(VID_V3_WB_FIR_COEF_V(0, 0));
		RR(VID_V3_WB_FIR_COEF_V(0, 1));
		RR(VID_V3_WB_FIR_COEF_V(0, 2));
		RR(VID_V3_WB_FIR_COEF_V(0, 3));
		RR(VID_V3_WB_FIR_COEF_V(0, 4));
		RR(VID_V3_WB_FIR_COEF_V(0, 5));
		RR(VID_V3_WB_FIR_COEF_V(0, 6));
		RR(VID_V3_WB_FIR_COEF_V(0, 7));

		RR(VID_V3_WB_ATTRIBUTES(0));
		RR(VID_V3_WB_CONV_COEF(0, 0));
		RR(VID_V3_WB_CONV_COEF(0, 1));
		RR(VID_V3_WB_CONV_COEF(0, 2));
		RR(VID_V3_WB_CONV_COEF(0, 3));
		RR(VID_V3_WB_CONV_COEF(0, 4));
		RR(VID_V3_WB_CONV_COEF(0, 5));
		RR(VID_V3_WB_CONV_COEF(0, 6));
		RR(VID_V3_WB_CONV_COEF(0, 7));

		RR(VID_V3_WB_BUF_SIZE_STATUS(0));
		RR(VID_V3_WB_BUF_THRESHOLD(0));
		RR(VID_V3_WB_FIR(0));
		RR(VID_V3_WB_PICTURE_SIZE(0));
		RR(VID_V3_WB_PIXEL_INC(0));
		RR(VID_VID3_POSITION);
		RR(VID_VID3_PRELOAD);

		RR(VID_V3_WB_ROW_INC(0));
		RR(VID_V3_WB_SIZE(0));
		RR(VID_V3_WB_FIR2(0));
		RR(VID_V3_WB_ACCU2_0(0));
		RR(VID_V3_WB_ACCU2_1(0));

		RR(VID_V3_WB_FIR_COEF_H2(0, 0));
		RR(VID_V3_WB_FIR_COEF_H2(0, 1));
		RR(VID_V3_WB_FIR_COEF_H2(0, 2));
		RR(VID_V3_WB_FIR_COEF_H2(0, 3));
		RR(VID_V3_WB_FIR_COEF_H2(0, 4));
		RR(VID_V3_WB_FIR_COEF_H2(0, 5));
		RR(VID_V3_WB_FIR_COEF_H2(0, 6));
		RR(VID_V3_WB_FIR_COEF_H2(0, 7));

		RR(VID_V3_WB_FIR_COEF_HV2(0, 0));
		RR(VID_V3_WB_FIR_COEF_HV2(0, 1));
		RR(VID_V3_WB_FIR_COEF_HV2(0, 2));
		RR(VID_V3_WB_FIR_COEF_HV2(0, 3));
		RR(VID_V3_WB_FIR_COEF_HV2(0, 4));
		RR(VID_V3_WB_FIR_COEF_HV2(0, 5));
		RR(VID_V3_WB_FIR_COEF_HV2(0, 6));
		RR(VID_V3_WB_FIR_COEF_HV2(0, 7));

		RR(VID_V3_WB_FIR_COEF_V2(0, 0));
		RR(VID_V3_WB_FIR_COEF_V2(0, 1));
		RR(VID_V3_WB_FIR_COEF_V2(0, 2));
		RR(VID_V3_WB_FIR_COEF_V2(0, 3));
		RR(VID_V3_WB_FIR_COEF_V2(0, 4));
		RR(VID_V3_WB_FIR_COEF_V2(0, 5));
		RR(VID_V3_WB_FIR_COEF_V2(0, 6));
		RR(VID_V3_WB_FIR_COEF_V2(0, 7));

		/******* WB Registers *********/;

		RR(VID_V3_WB_ACCU0(1));
		RR(VID_V3_WB_ACCU1(1));
		RR(VID_V3_WB_BA0(1));
		RR(VID_V3_WB_BA1(1));

		RR(VID_V3_WB_FIR_COEF_H(1, 0));
		RR(VID_V3_WB_FIR_COEF_H(1, 1));
		RR(VID_V3_WB_FIR_COEF_H(1, 2));
		RR(VID_V3_WB_FIR_COEF_H(1, 3));
		RR(VID_V3_WB_FIR_COEF_H(1, 4));
		RR(VID_V3_WB_FIR_COEF_H(1, 5));
		RR(VID_V3_WB_FIR_COEF_H(1, 6));
		RR(VID_V3_WB_FIR_COEF_H(1, 7));

		RR(VID_V3_WB_FIR_COEF_HV(1, 0));
		RR(VID_V3_WB_FIR_COEF_HV(1, 1));
		RR(VID_V3_WB_FIR_COEF_HV(1, 2));
		RR(VID_V3_WB_FIR_COEF_HV(1, 3));
		RR(VID_V3_WB_FIR_COEF_HV(1, 4));
		RR(VID_V3_WB_FIR_COEF_HV(1, 5));
		RR(VID_V3_WB_FIR_COEF_HV(1, 6));
		RR(VID_V3_WB_FIR_COEF_HV(1, 7));

		RR(VID_V3_WB_FIR_COEF_V(1, 0));
		RR(VID_V3_WB_FIR_COEF_V(1, 1));
		RR(VID_V3_WB_FIR_COEF_V(1, 2));
		RR(VID_V3_WB_FIR_COEF_V(1, 3));
		RR(VID_V3_WB_FIR_COEF_V(1, 4));
		RR(VID_V3_WB_FIR_COEF_V(1, 5));
		RR(VID_V3_WB_FIR_COEF_V(1, 6));
		RR(VID_V3_WB_FIR_COEF_V(1, 7));

		RR(VID_V3_WB_ATTRIBUTES(1));
		RR(VID_V3_WB_CONV_COEF(1, 0));
		RR(VID_V3_WB_CONV_COEF(1, 1));
		RR(VID_V3_WB_CONV_COEF(1, 2));
		RR(VID_V3_WB_CONV_COEF(1, 3));
		RR(VID_V3_WB_CONV_COEF(1, 4));
		RR(VID_V3_WB_CONV_COEF(1, 5));
		RR(VID_V3_WB_CONV_COEF(1, 6));
		RR(VID_V3_WB_CONV_COEF(1, 7));

		RR(VID_V3_WB_BUF_SIZE_STATUS(1));
		RR(VID_V3_WB_BUF_THRESHOLD(1));
		RR(VID_V3_WB_FIR(1));
		RR(VID_V3_WB_PICTURE_SIZE(1));
		RR(VID_V3_WB_PIXEL_INC(1));
		RR(VID_VID3_POSITION);
		RR(VID_VID3_PRELOAD);

		RR(VID_V3_WB_ROW_INC(1));
		RR(VID_V3_WB_SIZE(1));
		RR(VID_V3_WB_FIR2(1));
		RR(VID_V3_WB_ACCU2_0(1));
		RR(VID_V3_WB_ACCU2_1(1));

		RR(VID_V3_WB_FIR_COEF_H2(1, 0));
		RR(VID_V3_WB_FIR_COEF_H2(1, 1));
		RR(VID_V3_WB_FIR_COEF_H2(1, 2));
		RR(VID_V3_WB_FIR_COEF_H2(1, 3));
		RR(VID_V3_WB_FIR_COEF_H2(1, 4));
		RR(VID_V3_WB_FIR_COEF_H2(1, 5));
		RR(VID_V3_WB_FIR_COEF_H2(1, 6));
		RR(VID_V3_WB_FIR_COEF_H2(1, 7));

		RR(VID_V3_WB_FIR_COEF_HV2(1, 0));
		RR(VID_V3_WB_FIR_COEF_HV2(1, 1));
		RR(VID_V3_WB_FIR_COEF_HV2(1, 2));
		RR(VID_V3_WB_FIR_COEF_HV2(1, 3));
		RR(VID_V3_WB_FIR_COEF_HV2(1, 4));
		RR(VID_V3_WB_FIR_COEF_HV2(1, 5));
		RR(VID_V3_WB_FIR_COEF_HV2(1, 6));
		RR(VID_V3_WB_FIR_COEF_HV2(1, 7));

		RR(VID_V3_WB_FIR_COEF_V2(1, 0));
		RR(VID_V3_WB_FIR_COEF_V2(1, 1));
		RR(VID_V3_WB_FIR_COEF_V2(1, 2));
		RR(VID_V3_WB_FIR_COEF_V2(1, 3));
		RR(VID_V3_WB_FIR_COEF_V2(1, 4));
		RR(VID_V3_WB_FIR_COEF_V2(1, 5));
		RR(VID_V3_WB_FIR_COEF_V2(1, 6));
		RR(VID_V3_WB_FIR_COEF_V2(1, 7));

		RR(VID_BA_UV0(0));
		RR(VID_BA_UV0(1));

		RR(VID_BA_UV1(0));
		RR(VID_BA_UV1(1));

		RR(VID_ATTRIBUTES2(0));
		RR(VID_ATTRIBUTES2(1));
		RR(VID_ATTRIBUTES2(2));
		RR(VID_ATTRIBUTES2(3));

		RR(GAMMA_TABLE(0));
		RR(GAMMA_TABLE(1));
		RR(GAMMA_TABLE(2));
		RR(GAMMA_TABLE(3));

	}

	RR(GFX_BA0);
	RR(GFX_BA1);
	RR(GFX_POSITION);
	RR(GFX_SIZE);
	RR(GFX_ATTRIBUTES);
	RR(GFX_FIFO_THRESHOLD);
	RR(GFX_ROW_INC);
	RR(GFX_PIXEL_INC);
	RR(GFX_WINDOW_SKIP);
	RR(GFX_TABLE_BA);

	RR(DATA_CYCLE1);
	RR(DATA_CYCLE2);
	RR(DATA_CYCLE3);

	RR(CPR_COEF_R);
	RR(CPR_COEF_G);
	RR(CPR_COEF_B);

	if (cpu_is_omap44xx()) {
		RR(CPR2_COEF_B);
		RR(CPR2_COEF_G);
		RR(CPR2_COEF_R);

		RR(DATA2_CYCLE1);
		RR(DATA2_CYCLE2);
		RR(DATA2_CYCLE3);
	}
	RR(GFX_PRELOAD);

	/* VID1 */
	RR(VID_BA0(0));
	RR(VID_BA1(0));
	RR(VID_POSITION(0));
	RR(VID_SIZE(0));
	RR(VID_ATTRIBUTES(0));
	RR(VID_FIFO_THRESHOLD(0));
	RR(VID_ROW_INC(0));
	RR(VID_PIXEL_INC(0));
	RR(VID_FIR(0));
	RR(VID_PICTURE_SIZE(0));
	RR(VID_ACCU0(0));
	RR(VID_ACCU1(0));

	RR(VID_FIR_COEF_H(0, 0));
	RR(VID_FIR_COEF_H(0, 1));
	RR(VID_FIR_COEF_H(0, 2));
	RR(VID_FIR_COEF_H(0, 3));
	RR(VID_FIR_COEF_H(0, 4));
	RR(VID_FIR_COEF_H(0, 5));
	RR(VID_FIR_COEF_H(0, 6));
	RR(VID_FIR_COEF_H(0, 7));

	RR(VID_FIR_COEF_HV(0, 0));
	RR(VID_FIR_COEF_HV(0, 1));
	RR(VID_FIR_COEF_HV(0, 2));
	RR(VID_FIR_COEF_HV(0, 3));
	RR(VID_FIR_COEF_HV(0, 4));
	RR(VID_FIR_COEF_HV(0, 5));
	RR(VID_FIR_COEF_HV(0, 6));
	RR(VID_FIR_COEF_HV(0, 7));

	RR(VID_CONV_COEF(0, 0));
	RR(VID_CONV_COEF(0, 1));
	RR(VID_CONV_COEF(0, 2));
	RR(VID_CONV_COEF(0, 3));
	RR(VID_CONV_COEF(0, 4));

	RR(VID_FIR_COEF_V(0, 0));
	RR(VID_FIR_COEF_V(0, 1));
	RR(VID_FIR_COEF_V(0, 2));
	RR(VID_FIR_COEF_V(0, 3));
	RR(VID_FIR_COEF_V(0, 4));
	RR(VID_FIR_COEF_V(0, 5));
	RR(VID_FIR_COEF_V(0, 6));
	RR(VID_FIR_COEF_V(0, 7));

	RR(VID_PRELOAD(0));

	/* VID2 */
	RR(VID_BA0(1));
	RR(VID_BA1(1));
	RR(VID_POSITION(1));
	RR(VID_SIZE(1));
	RR(VID_ATTRIBUTES(1));
	RR(VID_FIFO_THRESHOLD(1));
	RR(VID_ROW_INC(1));
	RR(VID_PIXEL_INC(1));
	RR(VID_FIR(1));
	RR(VID_PICTURE_SIZE(1));
	RR(VID_ACCU0(1));
	RR(VID_ACCU1(1));

	RR(VID_FIR_COEF_H(1, 0));
	RR(VID_FIR_COEF_H(1, 1));
	RR(VID_FIR_COEF_H(1, 2));
	RR(VID_FIR_COEF_H(1, 3));
	RR(VID_FIR_COEF_H(1, 4));
	RR(VID_FIR_COEF_H(1, 5));
	RR(VID_FIR_COEF_H(1, 6));
	RR(VID_FIR_COEF_H(1, 7));

	RR(VID_FIR_COEF_HV(1, 0));
	RR(VID_FIR_COEF_HV(1, 1));
	RR(VID_FIR_COEF_HV(1, 2));
	RR(VID_FIR_COEF_HV(1, 3));
	RR(VID_FIR_COEF_HV(1, 4));
	RR(VID_FIR_COEF_HV(1, 5));
	RR(VID_FIR_COEF_HV(1, 6));
	RR(VID_FIR_COEF_HV(1, 7));

	RR(VID_CONV_COEF(1, 0));
	RR(VID_CONV_COEF(1, 1));
	RR(VID_CONV_COEF(1, 2));
	RR(VID_CONV_COEF(1, 3));
	RR(VID_CONV_COEF(1, 4));

	RR(VID_FIR_COEF_V(1, 0));
	RR(VID_FIR_COEF_V(1, 1));
	RR(VID_FIR_COEF_V(1, 2));
	RR(VID_FIR_COEF_V(1, 3));
	RR(VID_FIR_COEF_V(1, 4));
	RR(VID_FIR_COEF_V(1, 5));
	RR(VID_FIR_COEF_V(1, 6));
	RR(VID_FIR_COEF_V(1, 7));

	RR(VID_PRELOAD(1));

	/* enable last, because LCD & DIGIT enable are here */
	RR(CONTROL);
	if (cpu_is_omap44xx())
		RR(CONTROL2);
	/* clear spurious SYNC_LOST_DIGIT interrupts */
	dispc_write_reg(DISPC_IRQSTATUS, DISPC_IRQ_SYNC_LOST_DIGIT);

	/*
	 * enable last so IRQs won't trigger before
	 * the context is fully restored
	 */
	_omap_dispc_set_irqs();
}

#undef SR
#undef RR

static inline void enable_clocks(bool enable)
{
	if (enable)
		dss_clk_enable(DSS_CLK_ICK | DSS_CLK_FCK1);
	else
		dss_clk_disable(DSS_CLK_ICK | DSS_CLK_FCK1);
}

bool dispc_go_busy(enum omap_channel channel)
{
	int bit;

	if ((!cpu_is_omap44xx()) && (channel == OMAP_DSS_CHANNEL_LCD))
		bit = 5; /* GOLCD */
	else if (cpu_is_omap44xx() && (channel != OMAP_DSS_CHANNEL_DIGIT))
		bit = 5; /* GOLCD */
	else
		bit = 6; /* GODIGIT */

	if (cpu_is_omap44xx() && (channel == OMAP_DSS_CHANNEL_LCD2))
		return REG_GET(DISPC_CONTROL2, bit, bit) == 1;
	else
		return REG_GET(DISPC_CONTROL, bit, bit) == 1;
}

void dispc_go(enum omap_channel channel)
{
	int bit;

	enable_clocks(1);

	if ((channel == OMAP_DSS_CHANNEL_LCD) ||
			(channel == OMAP_DSS_CHANNEL_LCD2))
		bit = 0; /* LCDENABLE */
	else
		bit = 1; /* DIGITALENABLE */

	/* if the channel is not enabled, we don't need GO */
	if (cpu_is_omap44xx() && (channel == OMAP_DSS_CHANNEL_LCD2)) {
		if (REG_GET(DISPC_CONTROL2, bit, bit) == 0)
			goto end;
	} else {
		if (REG_GET(DISPC_CONTROL, bit, bit) == 0)
			goto end;
	}

	if ((channel == OMAP_DSS_CHANNEL_LCD) ||
			(channel == OMAP_DSS_CHANNEL_LCD2))
		bit = 5; /* GOLCD */
	else
		bit = 6; /* GODIGIT */

	if (cpu_is_omap44xx() && (channel == OMAP_DSS_CHANNEL_LCD2)) {
		if (REG_GET(DISPC_CONTROL2, bit, bit) == 1) {
			DSSERR("GO bit not down for channel %d\n", channel);
			goto end;
		}
	} else {
		if (REG_GET(DISPC_CONTROL, bit, bit) == 1) {
			DSSERR("GO bit not down for channel %d\n", channel);
			goto end;
		}
	}

	DSSDBG("GO %s\n", channel == OMAP_DSS_CHANNEL_LCD ? "LCD" :
		channel == OMAP_DSS_CHANNEL_LCD2 ? "LCD2" : "DIGIT");

	if (cpu_is_omap44xx() && (channel == OMAP_DSS_CHANNEL_LCD2))
		REG_FLD_MOD(DISPC_CONTROL2, 1, bit, bit);
	else
		REG_FLD_MOD(DISPC_CONTROL, 1, bit, bit);

end:
	enable_clocks(0);
}

static void _dispc_write_firh_reg(enum omap_plane plane, int reg, u32 value)
{
	BUG_ON(plane == OMAP_DSS_GFX);

	if ((OMAP_DSS_VIDEO1 == plane) || (OMAP_DSS_VIDEO2 == plane))
		dispc_write_reg(DISPC_VID_FIR_COEF_H(plane-1, reg), value);
	else if (OMAP_DSS_VIDEO3 == plane)
		dispc_write_reg(DISPC_VID_V3_WB_FIR_COEF_H(0, reg), value);
	else if (OMAP_DSS_WB == plane)
		dispc_write_reg(DISPC_VID_V3_WB_FIR_COEF_H(1, reg), value);
}

static void _dispc_write_firhv_reg(enum omap_plane plane, int reg, u32 value)
{
	BUG_ON(plane == OMAP_DSS_GFX);

	if ((OMAP_DSS_VIDEO1 == plane) || (OMAP_DSS_VIDEO2 == plane))
		dispc_write_reg(DISPC_VID_FIR_COEF_HV(plane-1, reg), value);
	else if (OMAP_DSS_VIDEO3 == plane)
		dispc_write_reg(DISPC_VID_V3_WB_FIR_COEF_HV(0, reg), value);

	else if (OMAP_DSS_WB == plane)
		dispc_write_reg(DISPC_VID_V3_WB_FIR_COEF_HV(1, reg), value);
}

static void _dispc_write_firv_reg(enum omap_plane plane, int reg, u32 value)
{
	BUG_ON(plane == OMAP_DSS_GFX);

	if ((OMAP_DSS_VIDEO1 == plane) || (OMAP_DSS_VIDEO2 == plane))
		dispc_write_reg(DISPC_VID_FIR_COEF_V(plane-1, reg), value);
	else if (OMAP_DSS_VIDEO3 == plane)
		dispc_write_reg(DISPC_VID_V3_WB_FIR_COEF_V(0, reg), value);
	else if (OMAP_DSS_WB == plane)
		dispc_write_reg(DISPC_VID_V3_WB_FIR_COEF_V(1, reg), value);
}

static void _dispc_write_firh2_reg(enum omap_plane plane, int reg, u32 value)
{
	BUG_ON(plane == OMAP_DSS_GFX);

	if ((OMAP_DSS_VIDEO1 == plane) || (OMAP_DSS_VIDEO2 == plane))
		dispc_write_reg(DISPC_VID_FIR_COEF_H2(plane-1, reg), value);
	else if (OMAP_DSS_VIDEO3 == plane)
		dispc_write_reg(DISPC_VID_V3_WB_FIR_COEF_H2(0, reg), value);
	else if (OMAP_DSS_WB == plane)
		dispc_write_reg(DISPC_VID_V3_WB_FIR_COEF_H2(1, reg), value);
}

static void _dispc_write_firhv2_reg(enum omap_plane plane, int reg, u32 value)
{
	BUG_ON(plane == OMAP_DSS_GFX);

	if ((OMAP_DSS_VIDEO1 == plane) || (OMAP_DSS_VIDEO2 == plane))
		dispc_write_reg(DISPC_VID_FIR_COEF_HV2(plane-1, reg), value);
	else if (OMAP_DSS_VIDEO3 == plane)
		dispc_write_reg(DISPC_VID_V3_WB_FIR_COEF_HV2(0, reg), value);
	else if (OMAP_DSS_WB == plane)
		dispc_write_reg(DISPC_VID_V3_WB_FIR_COEF_HV2(1, reg), value);
}

static void _dispc_write_firv2_reg(enum omap_plane plane, int reg, u32 value)
{
	BUG_ON(plane == OMAP_DSS_GFX);

	if ((OMAP_DSS_VIDEO1 == plane) || (OMAP_DSS_VIDEO2 == plane))
		dispc_write_reg(DISPC_VID_FIR_COEF_V2(plane-1, reg), value);
	else if (OMAP_DSS_VIDEO3 == plane)
		dispc_write_reg(DISPC_VID_V3_WB_FIR_COEF_V2(0, reg), value);
	else if (OMAP_DSS_WB == plane)
		dispc_write_reg(DISPC_VID_V3_WB_FIR_COEF_V2(1, reg), value);
}

static void _dispc_set_scale_coef(enum omap_plane plane, const s8 *hfir,
				  const s8 *vfir, int three_taps)
{
	int i;

	for (i = 0; i < 8; i++, hfir++, vfir++) {
		u32 h, hv, v;
		h = ((hfir[0] & 0xFF) | ((hfir[8] << 8) & 0xFF00) |
			 ((hfir[16] << 16) & 0xFF0000) |
			 ((hfir[24] << 24) & 0xFF000000));
		hv = ((hfir[32] & 0xFF) | ((vfir[8] << 8) & 0xFF00) |
			  ((vfir[16] << 16) & 0xFF0000) |
			  ((vfir[24] << 24) & 0xFF000000));
		v = ((vfir[0] & 0xFF) | ((vfir[32] << 8) & 0xFF00));

		_dispc_write_firh_reg(plane, i, h);
		_dispc_write_firhv_reg(plane, i, hv);
		_dispc_write_firv_reg(plane, i, v);
		if (three_taps && v)
			printk(KERN_ERR "three_tap v is %x\n", v);
	}
}

static void _dispc_init_wb_color_conv_coef(void)
{
	const struct wb_color_conv {
		int  yr,  crr,  cbr;
		int  yg,  crg,  cbg;
		int  yb,  crb,  cbb;
		int  full_range;
	}  ct_wb = {
		66,  112,  -38,
		129, -94,  -74,
		25,  -18,   112,
		0,
	};

#define CVAL(x, y) (FLD_VAL(x, 26, 16) | FLD_VAL(y, 10, 0))
	dispc_write_reg(DISPC_VID_V3_WB_CONV_COEF(1, 0),
		CVAL(ct_wb.yg, ct_wb.yr));
	dispc_write_reg(DISPC_VID_V3_WB_CONV_COEF(1, 1),
		CVAL(ct_wb.crr,  ct_wb.yb));
	dispc_write_reg(DISPC_VID_V3_WB_CONV_COEF(1, 2),
		CVAL(ct_wb.crb, ct_wb.crg));
	dispc_write_reg(DISPC_VID_V3_WB_CONV_COEF(1, 3),
		CVAL(ct_wb.cbg, ct_wb.cbr));
	dispc_write_reg(DISPC_VID_V3_WB_CONV_COEF(1, 4),
		CVAL(0,	ct_wb.cbb));

	REG_FLD_MOD(DISPC_VID_V3_WB_ATTRIBUTES(1),
		ct_wb.full_range, 11, 11);
#undef CVAL
}

/* Multiplies color conversion table by color weight table
	(3x3 matrix multiplication) */
static void multiply_color_conv_matrix(
		struct omap_dss_color_conv_coef *color_coef,
		struct omap_dss_color_weight_coef *weight_coef)
{
	int row, col, i;
	int *cc;
	int *wc;
	int result_coef[3][3];
	s32 new_coef;

	for (row = 0; row < 3; row++)
		for (col = 0; col < 3; col++) {
			/*Bias to round off*/
			new_coef = 500;
			cc = (int *) color_coef + col;
			wc = (int *) weight_coef + row * 3;
			for (i = 0; i < 3; i++) {
				new_coef += *wc * *cc;
				wc++;
				cc += 3;
			}
			result_coef[row][col] = new_coef / 1000;
		}
	memcpy(color_coef, result_coef,
		sizeof(struct omap_dss_color_conv_coef));
}

static void _dispc_set_vid_color_conv_coef(enum omap_plane plane,
		const struct omap_dss_color_conv *conv)
{
#define CVAL(x, y) (FLD_VAL(x, 26, 16) | FLD_VAL(y, 10, 0))
	switch (plane) {
	case OMAP_DSS_VIDEO1:
	case OMAP_DSS_VIDEO2:
		dispc_write_reg(DISPC_VID_CONV_COEF(plane-1, 0),
			CVAL(conv->coef.rcr, conv->coef.ry));
		dispc_write_reg(DISPC_VID_CONV_COEF(plane-1, 1),
			CVAL(conv->coef.gy, conv->coef.rcb));
		dispc_write_reg(DISPC_VID_CONV_COEF(plane-1, 2),
			CVAL(conv->coef.gcb, conv->coef.gcr));
		dispc_write_reg(DISPC_VID_CONV_COEF(plane-1, 3),
			CVAL(conv->coef.bcr, conv->coef.by));
		dispc_write_reg(DISPC_VID_CONV_COEF(plane-1, 4),
			CVAL(0, conv->coef.bcb));
		REG_FLD_MOD(DISPC_VID_ATTRIBUTES(plane-1),
			conv->full_range, 11, 11);
		break;
#ifdef CONFIG_ARCH_OMAP4
	case OMAP_DSS_VIDEO3:
		dispc_write_reg(DISPC_VID_V3_WB_CONV_COEF(0, 0),
			CVAL(conv->coef.rcr, conv->coef.ry));
		dispc_write_reg(DISPC_VID_V3_WB_CONV_COEF(0, 1),
			CVAL(conv->coef.gy, conv->coef.rcb));
		dispc_write_reg(DISPC_VID_V3_WB_CONV_COEF(0, 2),
			CVAL(conv->coef.gcb, conv->coef.gcr));
		dispc_write_reg(DISPC_VID_V3_WB_CONV_COEF(0, 3),
			CVAL(conv->coef.bcr, conv->coef.by));
		dispc_write_reg(DISPC_VID_V3_WB_CONV_COEF(0, 4),
			CVAL(0,	conv->coef.bcb));
		REG_FLD_MOD(DISPC_VID_V3_WB_ATTRIBUTES(0),
			conv->full_range, 11, 11);
		break;
#endif
	default:
		;
	}
#undef CVAL
}

void dispc_setup_color_fr_lr(int range)
{
	enum omap_dss_color_conv_type type;
	const struct omap_dss_color_conv *cc;
	int i;

	type = range ? OMAP_DSS_COLOR_CONV_BT601_5_FR :
			OMAP_DSS_COLOR_CONV_BT601_5_LR;

	for (i = 0; i < ARRAY_SIZE(color_conv); i++)
		if (color_conv[i].type == type) {
			cc = &color_conv[i];
			break;
		}
	if (i == ARRAY_SIZE(color_conv))
		return;

#define CVAL(x, y) (FLD_VAL(x, 26, 16) | FLD_VAL(y, 10, 0))
	enable_clocks(1);

	_dispc_set_vid_color_conv_coef(OMAP_DSS_VIDEO1, cc);
	_dispc_set_vid_color_conv_coef(OMAP_DSS_VIDEO2, cc);
	if (cpu_is_omap44xx())
		_dispc_set_vid_color_conv_coef(OMAP_DSS_VIDEO3, cc);

	enable_clocks(0);
#undef CVAL
}

static void _dispc_set_plane_ba0(enum omap_plane plane, u32 paddr)
{
	struct dispc_reg ba0_reg[5] = { DISPC_GFX_BA0,
		DISPC_VID_BA0(0),
		DISPC_VID_BA0(1) };
	if (cpu_is_omap44xx()) {
		ba0_reg[3] = DISPC_VID_V3_WB_BA0(0);	/* VID 3 pipeline*/
		ba0_reg[4] = DISPC_VID_V3_WB_BA0(1);	/* WB pipeline*/
	}

	dispc_write_reg(ba0_reg[plane], paddr);
}

static void _dispc_set_plane_ba1(enum omap_plane plane, u32 paddr)
{
	struct dispc_reg ba1_reg[5] = { DISPC_GFX_BA1,
					  DISPC_VID_BA1(0),
					  DISPC_VID_BA1(1) };
	if (cpu_is_omap44xx()) {
		ba1_reg[3] = DISPC_VID_V3_WB_BA1(0);	/* VID 3 pipeline*/
		ba1_reg[4] = DISPC_VID_V3_WB_BA1(1);	/* WB pipeline*/
	}

	dispc_write_reg(ba1_reg[plane], paddr);
}

static void _dispc_set_plane_ba_uv0(enum omap_plane plane, u32 paddr)
{
	const struct dispc_reg ba_uv0_reg[] = { DISPC_VID_BA_UV0(0),
				DISPC_VID_BA_UV0(1),
				DISPC_VID_BA_UV0(2),	/* VID 3 pipeline*/
				DISPC_VID_BA_UV0(3),	/* WB pipeline*/
	};

	BUG_ON(plane == OMAP_DSS_GFX);

	dispc_write_reg(ba_uv0_reg[plane - 1], paddr);
	/* plane - 1 => no UV_BA for GFX*/

}

static void _dispc_set_plane_ba_uv1(enum omap_plane plane, u32 paddr)
{
	const struct dispc_reg ba_uv1_reg[] = { DISPC_VID_BA_UV1(0),
				DISPC_VID_BA_UV1(1),
				DISPC_VID_BA_UV1(2)
	};

	BUG_ON(plane == OMAP_DSS_GFX);

	dispc_write_reg(ba_uv1_reg[plane - 1], paddr);
	/* plane - 1 => no UV_BA for GFX*/
}


static void _dispc_set_plane_pos(enum omap_plane plane, int x, int y)
{
	struct dispc_reg pos_reg[4] = { DISPC_GFX_POSITION,
					  DISPC_VID_POSITION(0),
					  DISPC_VID_POSITION(1) };
	u32 val = FLD_VAL(y, 26, 16) | FLD_VAL(x, 10, 0);
	if (cpu_is_omap44xx())
		pos_reg[3] = DISPC_VID_VID3_POSITION;	/* VID 3 pipeline*/

	dispc_write_reg(pos_reg[plane], val);
}

static void _dispc_set_pic_size(enum omap_plane plane, int width, int height)
{
	struct dispc_reg siz_reg[5] = { DISPC_GFX_SIZE,
					  DISPC_VID_PICTURE_SIZE(0),
					  DISPC_VID_PICTURE_SIZE(1) };
	u32 val = FLD_VAL(height - 1, 26, 16) | FLD_VAL(width - 1, 10, 0);
	if (cpu_is_omap44xx()) {
		siz_reg[3] = DISPC_VID_V3_WB_PICTURE_SIZE(0); /* VID3 pipeline*/
		siz_reg[4] = DISPC_VID_V3_WB_PICTURE_SIZE(1); /* WB pipeline*/
	}
	dispc_write_reg(siz_reg[plane], val);
}

static void _dispc_set_vid_size(enum omap_plane plane, int width, int height)
{
	u32 val;
	struct dispc_reg vsi_reg[4] = { DISPC_VID_SIZE(0),
					  DISPC_VID_SIZE(1) };
	if (cpu_is_omap44xx()) {
		vsi_reg[2] = DISPC_VID_V3_WB_SIZE(0);	/* VID 3 pipeline*/
		vsi_reg[3] = DISPC_VID_V3_WB_SIZE(1);	/* WB pipeline*/
	}

	BUG_ON(plane == OMAP_DSS_GFX);

	val = FLD_VAL(height - 1, 26, 16) | FLD_VAL(width - 1, 10, 0);
	dispc_write_reg(vsi_reg[plane-1], val);
}

static void _dispc_setup_global_alpha(enum omap_plane plane, u8 global_alpha)
{
	if (!cpu_is_omap44xx())
		BUG_ON(plane == OMAP_DSS_VIDEO1);

	if (cpu_is_omap24xx())
		return;

	if (plane == OMAP_DSS_GFX)
		REG_FLD_MOD(DISPC_GLOBAL_ALPHA, global_alpha, 7, 0);
	else if (plane == OMAP_DSS_VIDEO2)
		REG_FLD_MOD(DISPC_GLOBAL_ALPHA, global_alpha, 23, 16);
	else if (plane == OMAP_DSS_VIDEO1)
		REG_FLD_MOD(DISPC_GLOBAL_ALPHA, global_alpha, 15, 8);
	else if (plane == OMAP_DSS_VIDEO3)
		REG_FLD_MOD(DISPC_GLOBAL_ALPHA, global_alpha, 31, 24);

}

static void _dispc_set_pix_inc(enum omap_plane plane, s32 inc)
{
	struct dispc_reg ri_reg[5] = { DISPC_GFX_PIXEL_INC,
					 DISPC_VID_PIXEL_INC(0),
					 DISPC_VID_PIXEL_INC(1) };
	if (cpu_is_omap44xx()) {
		ri_reg[3] = DISPC_VID_V3_WB_PIXEL_INC(0);
		ri_reg[4] = DISPC_VID_V3_WB_PIXEL_INC(1);	/* WB pipeline*/
	}
	dispc_write_reg(ri_reg[plane], inc);
}

static void _dispc_set_row_inc(enum omap_plane plane, s32 inc)
{
	struct dispc_reg ri_reg[5] = { DISPC_GFX_ROW_INC,
					 DISPC_VID_ROW_INC(0),
					 DISPC_VID_ROW_INC(1)};
	if (cpu_is_omap44xx()) {
		ri_reg[3] = DISPC_VID_V3_WB_ROW_INC(0);
		ri_reg[4] = DISPC_VID_V3_WB_ROW_INC(1);	/* WB pipeline*/
	}

	dispc_write_reg(ri_reg[plane], inc);
}

static void _dispc_set_color_mode(enum omap_plane plane,
		enum omap_color_mode color_mode)
{
	u32 m = 0;
	if ((!cpu_is_omap44xx()) || (OMAP_DSS_GFX == plane)) {
		switch (color_mode) {
		case OMAP_DSS_COLOR_CLUT1:
			m = 0x0; break;
		case OMAP_DSS_COLOR_CLUT2:
			m = 0x1; break;
		case OMAP_DSS_COLOR_CLUT4:
			m = 0x2; break;
		case OMAP_DSS_COLOR_CLUT8:
			m = 0x3; break;
		case OMAP_DSS_COLOR_RGB12U:
			m = 0x4; break;
		case OMAP_DSS_COLOR_ARGB16:
			m = 0x5; break;
		case OMAP_DSS_COLOR_RGB16:
			m = 0x6; break;
		case OMAP_DSS_COLOR_RGB24U:
			m = 0x8; break;
		case OMAP_DSS_COLOR_RGB24P:
			m = 0x9; break;
		case OMAP_DSS_COLOR_YUV2:
			m = 0xa; break;
		case OMAP_DSS_COLOR_UYVY:
			m = 0xb; break;
		case OMAP_DSS_COLOR_ARGB32:
			m = 0xc; break;
		case OMAP_DSS_COLOR_RGBA32:
			m = 0xd; break;
		case OMAP_DSS_COLOR_RGBX32:
			m = 0xe; break;
		default:
			BUG(); break;
		}
	} else {
		switch (color_mode) {
		case OMAP_DSS_COLOR_NV12:
			m = 0x0; break;
		case OMAP_DSS_COLOR_RGB12U:
			m = 0x1; break;
		case OMAP_DSS_COLOR_RGBA12:
			m = 0x2; break;
		case OMAP_DSS_COLOR_XRGB12:
			m = 0x4; break;
		case OMAP_DSS_COLOR_ARGB16:
			m = 0x5; break;
		case OMAP_DSS_COLOR_RGB16:
			m = 0x6; break;
		case OMAP_DSS_COLOR_ARGB16_1555:
			m = 0x7; break;
		case OMAP_DSS_COLOR_RGB24U:
			m = 0x8; break;
		case OMAP_DSS_COLOR_RGB24P:
			m = 0x9; break;
		case OMAP_DSS_COLOR_YUV2:
			m = 0xA; break;
		case OMAP_DSS_COLOR_UYVY:
			m = 0xB; break;
		case OMAP_DSS_COLOR_ARGB32:
			m = 0xC; break;
		case OMAP_DSS_COLOR_RGBA32:
			m = 0xD; break;
		case OMAP_DSS_COLOR_RGBX24_32_ALGN:
			m = 0xE; break;
		case OMAP_DSS_COLOR_XRGB15:
			m = 0xF; break;
		default:
			BUG(); break;
		}
	}

	REG_FLD_MOD(dispc_reg_att[plane], m, 4, 1);
}

static void _dispc_set_channel_out(enum omap_plane plane,
		enum omap_channel channel)
{
	int shift;
	u32 val;
	int chan = 0, chan2 = 0;

	switch (plane) {
	case OMAP_DSS_GFX:
		shift = 8;
		break;
	case OMAP_DSS_VIDEO1:
	case OMAP_DSS_VIDEO2:
	case OMAP_DSS_VIDEO3:
		shift = 16;
		break;
	default:
		BUG();
		return;
	}

	val = dispc_read_reg(dispc_reg_att[plane]);
	if (cpu_is_omap44xx()) {
		switch (channel) {

		case OMAP_DSS_CHANNEL_LCD:
			chan = 0;
			chan2 = 0;
			break;
		case OMAP_DSS_CHANNEL_DIGIT:
			chan = 1;
			chan2 = 0;
			break;
		case OMAP_DSS_CHANNEL_LCD2:
			chan = 0;
			chan2 = 1;
			break;
		default:
			BUG();
		}

		val = FLD_MOD(val, chan, shift, shift);
		val = FLD_MOD(val, chan2, 31, 30);
	} else {
		val = FLD_MOD(val, channel, shift, shift);
	}
	dispc_write_reg(dispc_reg_att[plane], val);
}

static void _dispc_set_wb_channel_out(enum omap_plane plane)
{
	int shift;
	u32 val;

	switch (plane) {
	case OMAP_DSS_GFX:
		shift = 8;
		break;
	case OMAP_DSS_VIDEO1:
	case OMAP_DSS_VIDEO2:
	case OMAP_DSS_VIDEO3:
		shift = 16;
		break;
	default:
		BUG();
		return;
	}

	val = dispc_read_reg(dispc_reg_att[plane]);
	val = FLD_MOD(val, 0, shift, shift);
	val = FLD_MOD(val, 3, 31, 30);

	dispc_write_reg(dispc_reg_att[plane], val);
}

void dispc_set_burst_size(enum omap_plane plane,
		enum omap_burst_size burst_size)
{
	int shift;
	u32 val;

	enable_clocks(1);

	switch (plane) {
	case OMAP_DSS_GFX:
		shift = 6;
		break;
	case OMAP_DSS_VIDEO1:
	case OMAP_DSS_VIDEO2:
	case OMAP_DSS_VIDEO3:
	case OMAP_DSS_WB:	/* WB pipeline */
		shift = 14;
		break;
	default:
		BUG();
		return;
	}

	val = dispc_read_reg(dispc_reg_att[plane]);
	val = FLD_MOD(val, burst_size, shift+1, shift);
	dispc_write_reg(dispc_reg_att[plane], val);

	enable_clocks(0);
}

void dispc_set_zorder(enum omap_plane plane,
					enum omap_overlay_zorder zorder)
{
	u32 val;

	BUG_ON(plane == OMAP_DSS_WB);
	enable_clocks(1);
	val = dispc_read_reg(dispc_reg_att[plane]);
	val = FLD_MOD(val, zorder, 27, 26);
	dispc_write_reg(dispc_reg_att[plane], val);
	enable_clocks(0);
}

void dispc_enable_zorder(enum omap_plane plane, bool enable)
{
	u32 val;

	BUG_ON(plane == OMAP_DSS_WB);
	enable_clocks(1);
	val = dispc_read_reg(dispc_reg_att[plane]);
	val = FLD_MOD(val, enable, 25, 25);
	dispc_write_reg(dispc_reg_att[plane], val);
	enable_clocks(0);
}


void dispc_set_idle_mode(void)
{
	u32 l;

	enable_clocks(1);
	l = dispc_read_reg(DISPC_SYSCONFIG);
	l = FLD_MOD(l, 2, 13, 12);	/* MIDLEMODE: smart standby */
	l = FLD_MOD(l, 2, 4, 3);	/* SIDLEMODE: smart idle */
	l = FLD_MOD(l, 1, 2, 2);	/* ENWAKEUP */
	l = FLD_MOD(l, 1, 0, 0);	/* AUTOIDLE */

	/* Setting AUTOIDLE to 0 causes DSI
	 * framedone timeouts on ES2.0
	 */
#if 0
	l = FLD_MOD(l, 0, 0, 0);	/* AUTOIDLE */
#endif
	dispc_write_reg(DISPC_SYSCONFIG, l);
	enable_clocks(0);
}

void dispc_enable_gamma_table(bool enable)
{
	enable_clocks(1);
	REG_FLD_MOD(DISPC_CONFIG, enable, 9, 9);
	enable_clocks(0);
}

static void _dispc_enable_vid_color_conv(enum omap_plane plane, bool enable)
{
	u32 val;

	BUG_ON(plane == OMAP_DSS_GFX);

	val = dispc_read_reg(dispc_reg_att[plane]);
	val = FLD_MOD(val, enable, 9, 9);
	dispc_write_reg(dispc_reg_att[plane], val);
}

void dispc_enable_replication(enum omap_plane plane, bool enable)
{
	int bit;
	BUG_ON(plane == OMAP_DSS_WB);

	if (plane == OMAP_DSS_GFX)
		bit = 5;
	else
		bit = 10;

	enable_clocks(1);
	REG_FLD_MOD(dispc_reg_att[plane], enable, bit, bit);
	enable_clocks(0);
}

void dispc_set_lcd_size(enum omap_channel channel, u16 width, u16 height)
{
	u32 val;
	BUG_ON((width > (1 << 11)) || (height > (1 << 11)));
	val = FLD_VAL(height - 1, 26, 16) | FLD_VAL(width - 1, 10, 0);
	enable_clocks(1);
	if (OMAP_DSS_CHANNEL_LCD2 == channel)
		dispc_write_reg(DISPC_SIZE_LCD2, val);
	else
		dispc_write_reg(DISPC_SIZE_LCD, val);
	enable_clocks(0);
}

#ifndef CONFIG_OMAP4_ES1
void dispc_set_tv_divisor(void)
{
	enable_clocks(1);
	dispc_write_reg(DISPC_DIVISOR1, FLD_VAL(1, 23, 16) | FLD_VAL(1, 7, 0));
	enable_clocks(0);
}
#endif

void dispc_set_digit_size(u16 width, u16 height)
{
	u32 val;
	BUG_ON((width > (1 << 11)) || (height > (1 << 11)));
	val = FLD_VAL(height - 1, 26, 16) | FLD_VAL(width - 1, 10, 0);
	enable_clocks(1);
	dispc_write_reg(DISPC_SIZE_DIG, val);
	enable_clocks(0);
}

static void dispc_read_plane_fifo_sizes(void)
{
	struct dispc_reg fsz_reg[5] = { DISPC_GFX_FIFO_SIZE_STATUS,
					  DISPC_VID_FIFO_SIZE_STATUS(0),
					  DISPC_VID_FIFO_SIZE_STATUS(1) };
	u32 size;
	int plane;
	if (cpu_is_omap44xx()) {
		fsz_reg[3] = DISPC_VID_V3_WB_BUF_SIZE_STATUS(0);
		fsz_reg[4] = DISPC_VID_V3_WB_BUF_SIZE_STATUS(1);
	}

	enable_clocks(1);

	for (plane = 0; plane < ARRAY_SIZE(dispc.fifo_size); ++plane) {
		if (cpu_is_omap24xx())
			size = FLD_GET(dispc_read_reg(fsz_reg[plane]), 8, 0);
		else if (cpu_is_omap34xx())
			size = FLD_GET(dispc_read_reg(fsz_reg[plane]), 10, 0);
		else if (cpu_is_omap44xx())
			size = FLD_GET(dispc_read_reg(fsz_reg[plane]), 15, 0);
		else
			BUG();

		dispc.fifo_size[plane] = size;
	}

	enable_clocks(0);
}

u32 dispc_get_plane_fifo_size(enum omap_plane plane)
{
	return dispc.fifo_size[plane];
}

void dispc_setup_plane_fifo(enum omap_plane plane, u32 low, u32 high)
{
	struct dispc_reg ftrs_reg[5] = { DISPC_GFX_FIFO_THRESHOLD,
					   DISPC_VID_FIFO_THRESHOLD(0),
					   DISPC_VID_FIFO_THRESHOLD(1) };
	if (cpu_is_omap44xx()) {
		/* Enabling the Buffer Preload */
		REG_FLD_MOD(dispc_reg_att[plane], 1, 19, 19);
		ftrs_reg[3] = DISPC_VID_V3_WB_BUF_THRESHOLD(0);
		ftrs_reg[4] = DISPC_VID_V3_WB_BUF_THRESHOLD(1);
	}
	enable_clocks(1);

	DSSDBG("fifo(%d) low/high old %u/%u, new %u/%u\n",
			plane,
			REG_GET(ftrs_reg[plane], 11, 0),
			REG_GET(ftrs_reg[plane], 27, 16),
			low, high);

	if (cpu_is_omap24xx())
		dispc_write_reg(ftrs_reg[plane],
				FLD_VAL(high, 24, 16) | FLD_VAL(low, 8, 0));
	else if (cpu_is_omap34xx())
		dispc_write_reg(ftrs_reg[plane],
				FLD_VAL(high, 27, 16) | FLD_VAL(low, 11, 0));
	else	/* cpu is omap44xx */
		dispc_write_reg(ftrs_reg[plane],
				FLD_VAL(high, 31, 16) | FLD_VAL(low, 15, 0));

	enable_clocks(0);
}

void dispc_enable_fifomerge(bool enable)
{
	enable_clocks(1);

	DSSDBG("FIFO merge %s\n", enable ? "enabled" : "disabled");
	REG_FLD_MOD(DISPC_CONFIG, enable ? 1 : 0, 14, 14);

	enable_clocks(0);
}

static void _dispc_set_fir(enum omap_plane plane, int hinc, int vinc)
{
	u32 val;
	struct dispc_reg fir_reg[4] = { DISPC_VID_FIR(0),
					  DISPC_VID_FIR(1) };
	if (cpu_is_omap44xx()) {
		fir_reg[2] = DISPC_VID_V3_WB_FIR(0);
		fir_reg[3] = DISPC_VID_V3_WB_FIR(1);	/* WB pipeline*/
	}
	BUG_ON(plane == OMAP_DSS_GFX);

	if (cpu_is_omap24xx())
		val = FLD_VAL(vinc, 27, 16) | FLD_VAL(hinc, 11, 0);
	else
		val = FLD_VAL(vinc, 28, 16) | FLD_VAL(hinc, 12, 0);
	dispc_write_reg(fir_reg[plane-1], val);
}

static void _dispc_set_vid_accu0(enum omap_plane plane, int haccu, int vaccu)
{
	u32 val;
	struct dispc_reg ac0_reg[4] = { DISPC_VID_ACCU0(0),
					  DISPC_VID_ACCU0(1) };
	if (cpu_is_omap44xx()) {
		ac0_reg[2] = DISPC_VID_V3_WB_ACCU0(0);	/* VID 3 pipeline*/
		ac0_reg[3] = DISPC_VID_V3_WB_ACCU0(1);	/* WB pipeline*/
	}

	BUG_ON(plane == OMAP_DSS_GFX);
	if (cpu_is_omap44xx())
		val = FLD_VAL(vaccu, 26, 16) | FLD_VAL(haccu, 10, 0);
	else
		val = FLD_VAL(vaccu, 25, 16) | FLD_VAL(haccu, 9, 0);

	dispc_write_reg(ac0_reg[plane-1], val);
}

static void _dispc_set_vid_accu1(enum omap_plane plane, int haccu, int vaccu)
{
	u32 val;
	struct dispc_reg ac1_reg[4] = { DISPC_VID_ACCU1(0),
					DISPC_VID_ACCU1(1) };

	if (cpu_is_omap44xx()) {
		ac1_reg[2] = DISPC_VID_V3_WB_ACCU1(0); /* VID 3 pipeline*/
		ac1_reg[3] = DISPC_VID_V3_WB_ACCU1(1); /* WB pipeline*/
	}
	BUG_ON(plane == OMAP_DSS_GFX);
	if (cpu_is_omap44xx())
		val = FLD_VAL(vaccu, 26, 16) | FLD_VAL(haccu, 10, 0);
	else
		val = FLD_VAL(vaccu, 25, 16) | FLD_VAL(haccu, 9, 0);

	dispc_write_reg(ac1_reg[plane-1], val);
}

static void _dispc_set_fir2(enum omap_plane plane, int hinc, int vinc)
{
	u32 val;
	const struct dispc_reg fir_reg[] = { DISPC_VID_FIR2(0),
						DISPC_VID_FIR2(1),
						DISPC_VID_V3_WB_FIR2(0),
				/* VID 3 pipeline*/
						DISPC_VID_V3_WB_FIR2(1)
				/* WB pipeline*/

	};

	BUG_ON(plane == OMAP_DSS_GFX);

	val = FLD_VAL(vinc, 28, 16) | FLD_VAL(hinc, 12, 0);

	dispc_write_reg(fir_reg[plane-1], val);
}

static void _dispc_set_vid_accu2_0(enum omap_plane plane, int haccu, int vaccu)
{
	u32 val;
	const struct dispc_reg ac0_reg[] = { DISPC_VID_ACCU2_0(0),
					DISPC_VID_ACCU2_0(1),
					DISPC_VID_V3_WB_ACCU2_0(0),
					DISPC_VID_V3_WB_ACCU2_0(1),	/* WB */
	};

	BUG_ON(plane == OMAP_DSS_GFX);

	val = FLD_VAL(vaccu, 26, 16) | FLD_VAL(haccu, 10, 0);
	dispc_write_reg(ac0_reg[plane-1], val);
}

static void _dispc_set_vid_accu2_1(enum omap_plane plane, int haccu, int vaccu)
{
	u32 val;
	const struct dispc_reg ac1_reg[] = { DISPC_VID_ACCU2_1(0),
					DISPC_VID_ACCU2_1(1),
					DISPC_VID_V3_WB_ACCU2_1(0),
					DISPC_VID_V3_WB_ACCU2_1(1),	/* WB */
	};

	BUG_ON(plane == OMAP_DSS_GFX);

	val = FLD_VAL(vaccu, 26, 16) | FLD_VAL(haccu, 10, 0);
	dispc_write_reg(ac1_reg[plane-1], val);
}

static const s8 fir5_zero[] = {
	 0,    0,    0,    0,    0,    0,    0,    0,
	 0,    0,    0,    0,    0,    0,    0,    0,
	 0,    0,    0,    0,    0,    0,    0,    0,
	 0,    0,    0,    0,    0,    0,    0,    0,
	 0,    0,    0,    0,    0,    0,    0,    0,
};
static const s8 fir3_m8[] = {
	 0,    0,    0,    0,    0,    0,    0,    0,
	 0,    2,    5,    7,    64,   32,   12,   3,
	 128,  123,  111,  89,   64,   89,   111,  123,
	 0,    3,    12,   32,   0,    7,    5,    2,
	 0,    0,    0,    0,    0,    0,    0,    0,
};
static const s8 fir5_m8[] = {
	 17,   18,   15,   9,   -18,  -6,    5,    13,
	-20,  -27,  -30,  -27,   81,   47,   17,  -4,
	 134,  127,  121,  105,  81,   105,  121,  127,
	-20,  -4,    17,   47,  -18,  -27,  -30,  -27,
	 17,   14,   5,   -6,    2,    9,    15,   19,
};
static const s8 fir5_m8b[] = {
	 0,    0,   -1,   -2,   -9,   -5,   -2,   -1,
	 0,   -8,   -11,  -11,   73,   51,   30,   13,
	 128,  124,  112,  95,   73,   95,   112,  124,
	 0,    13,   30,   51,  -9,   -11,  -11,  -8,
	 0,   -1,   -2,   -5,    0,   -2,   -1,    0,
};
static const s8 fir5_m9[] = {
	 8,    14,   17,   17,  -26,  -18,  -9,    1,
	-8,   -21,  -27,  -30,   83,   56,   30,   8,
	 128,  126,  117,  103,  83,   103,  117,  126,
	-8,    8,    30,   56,  -26,  -30,  -27,  -21,
	 8,    1,   -9,   -18,   14,   17,   17,   14,
};
static const s8 fir5_m10[] = {
	-2,    5,    11,   15,  -28,  -24,  -18,  -10,
	 2,   -12,  -22,  -27,   83,   62,   41,   20,
	 128,  125,  116,  102,  83,   102,  116,  125,
	 2,    20,   41,   62,  -28,  -27,  -22,  -12,
	-2,   -10,  -18,  -24,   18,   15,   11,   5,
};
static const s8 fir5_m11[] = {
	-12,  -4,    3,    9,   -26,  -27,  -24,  -19,
	 12,  -3,   -15,  -22,   83,   67,   49,   30,
	 128,  124,  115,  101,  83,   101,  115,  124,
	 12,   30,   49,   67,  -26,  -22,  -15,  -3,
	-12,  -19,  -24,  -27,   14,   9,    3,   -4,
};
static const s8 fir5_m12[] = {
	-19,  -12,  -6,    1,   -21,  -25,  -26,  -24,
	 21,   6,   -7,   -16,   82,   70,   55,   38,
	 124,  120,  112,  98,   82,   98,   112,  120,
	 21,   38,   55,   70,  -21,  -16,  -7,    6,
	-19,  -24,  -26,  -25,   6,    1,   -6,   -12,
};
static const s8 fir5_m13[] = {
	-22,  -18,  -12,  -6,   -17,  -22,  -25,  -25,
	 27,   13,   0,   -10,   81,   71,   58,   43,
	 118,  115,  107,  95,   81,   95,   107,  115,
	 27,   43,   58,   71,  -17,  -10,   0,    13,
	-22,  -25,  -25,  -22,   0,   -6,   -12,  -18,
};
static const s8 fir5_m14[] = {
	-23,  -20,  -16,  -11,  -11,  -18,  -22,  -24,
	 32,   18,   6,   -4,    78,   70,   59,   46,
	 110,  108,  101,  91,   78,   91,   101,  108,
	 32,   46,   59,   70,  -11,  -4,    6,    18,
	-23,  -24,  -22,  -18,  -6,   -11,  -16,  -20,
};
static const s8 fir3_m16[] = {
	 0,    0,    0,    0,    0,    0,    0,    0,
	 36,   31,   27,   23,   55,   50,   45,   40,
	 56,   57,   56,   55,   55,   55,   56,   57,
	 36,   40,   45,   50,   18,   23,   27,   31,
	 0,    0,    0,    0,    0,    0,    0,    0,
};
static const s8 fir5_m16[] = {
	-20,  -21,  -19,  -17,  -2,   -9,   -14,  -18,
	 37,   26,   15,   6,    73,   66,   58,   48,
	 94,   93,   88,   82,   73,   82,   88,   93,
	 37,   48,   58,   66,  -2,    6,    15,   26,
	-20,  -18,  -14,  -9,   -14,  -17,  -19,  -21,
};
static const s8 fir5_m19[] = {
	-12,  -14,  -16,  -16,   8,    1,   -4,   -9,
	 38,   31,   22,   15,   64,   59,   53,   47,
	 76,   72,   73,   69,   64,   69,   73,   72,
	 38,   47,   53,   59,   8,    15,   22,   31,
	-12,  -8,   -4,    1,   -16,  -16,  -16,  -13,
};
static const s8 fir5_m22[] = {
	-6,   -8,   -11,  -13,   13,   8,    3,   -2,
	 37,   32,   25,   19,   58,   53,   48,   44,
	 66,   61,   63,   61,   58,   61,   63,   61,
	 37,   44,   48,   53,   13,   19,   25,   32,
	-6,   -1,    3,    8,   -14,  -13,  -11,  -7,
};
static const s8 fir5_m26[] = {
	 1,   -2,   -5,   -8,    18,   13,   8,    4,
	 36,   31,   27,   22,   51,   48,   44,   40,
	 54,   55,   54,   53,   51,   53,   54,   55,
	 36,   40,   44,   48,   18,   22,   27,   31,
	 1,    4,    8,    13,  -10,  -8,   -5,   -2,
};
static const s8 fir5_m32[] = {
	 7,    4,    1,   -1,    21,   17,   14,   10,
	 34,   31,   27,   24,   45,   42,   39,   37,
	 46,   46,   46,   46,   45,   46,   46,   46,
	 34,   37,   39,   42,   21,   24,   28,   31,
	 7,    10,   14,   17,  -4,   -1,    1,    4,
};

static const s8 *get_scaling_coef(int orig_size, int out_size,
				int orig_ilaced, int out_ilaced,
				int three_tap)
{
	/* ranges from 2 to 32 */
	int two_m = 16 * orig_size / out_size;

	if (orig_size > 4 * out_size)
		return fir5_zero;

	if (out_size > 8 * orig_size)
		return three_tap ? fir3_m8 : fir5_m8;

	/* interlaced output needs at least M = 16 */
	if (out_ilaced) {
		if (two_m < 32)
			two_m = 32;
	}

	if (three_tap)
		return two_m < 24 ? fir3_m8 : fir3_m16;

	return orig_size < out_size ? fir5_m8b :
		two_m < 17 ? fir5_m8 :
		two_m < 19 ? fir5_m9 :
		two_m < 21 ? fir5_m10 :
		two_m < 23 ? fir5_m11 :
		two_m < 25 ? fir5_m12 :
		two_m < 27 ? fir5_m13 :
		two_m < 30 ? fir5_m14 :
		two_m < 35 ? fir5_m16 :
		two_m < 41 ? fir5_m19 :
		two_m < 48 ? fir5_m22 :
		two_m < 58 ? fir5_m26 :
		fir5_m32;
}
//Change for OMAPS00239756
static void _dispc_set_vdma_attrs(enum omap_plane plane, bool enable)
{
	REG_FLD_MOD(dispc_reg_att[plane], enable ? 1 : 0, 20, 20);
}
//Change for OMAPS00239756
static void _dispc_set_scaling(enum omap_plane plane,
		u16 orig_width, u16 orig_height,
		u16 out_width, u16 out_height,
		enum device_n_buffer_type ilace, bool three_taps,
//Change for OMAPS00239756
		bool fieldmode, int scale_x, int scale_y, bool vdma)
//Change for OMAPS00239756
{
	int fir_hinc;
	int fir_vinc;
	int accu0 = 0;
	int accu1 = 0;
	u32 l;
	const s8 *hfir, *vfir;
	BUG_ON(plane == OMAP_DSS_GFX);
//Change for OMAPS00239756
	if (scale_x || vdma) {
//Change for OMAPS00239756
		fir_hinc = (1024 * orig_width) / out_width;
		if (fir_hinc > 4095)
			fir_hinc = 4095;
		hfir = get_scaling_coef(orig_width, out_width, 0, 0, 0);
	} else {
		fir_hinc = 1024;
		hfir = fir3_m8;
	}
//Change for OMAPS00239756
	if (scale_y || vdma) {
//Change for OMAPS00239756
		fir_vinc = (1024 * orig_height) / out_height;
		if (fir_vinc > 4095)
			fir_vinc = 4095;
		vfir = get_scaling_coef(orig_height, out_height, 0, 0,
					three_taps);
	} else {
		fir_vinc = 1024;
		vfir = fir3_m8;
	}

	_dispc_set_scale_coef(plane, hfir, vfir, three_taps);
	_dispc_set_fir(plane, fir_hinc, fir_vinc);

	l = dispc_read_reg(dispc_reg_att[plane]);

	if (!cpu_is_omap44xx()) {
		l &= ~((0x0f << 5) | (0x3 << 21));
		l |= out_width > orig_width ? 0 : (1 << 7);
		l |= out_height > orig_height ? 0 : (1 << 8);
	} else
		l &= ~((0x03 << 5) | (0x1 << 21));
	l |= fir_hinc ? (1 << 5) : 0;
	l |= fir_vinc ? (1 << 6) : 0;

	l |= three_taps ? 0 : (1 << 21);
//Change for OMAPS00239756
	l |= vdma ? (1 << 22) : 0;
//Change for OMAPS00239756
	dispc_write_reg(dispc_reg_att[plane], l);

	/*
	 * field 0 = even field = bottom field
	 * field 1 = odd field = top field
	 */
	if (ilace && !fieldmode) {
		accu1 = 0;
		accu0 = (fir_vinc / 2) & 0x3ff;
		if (accu0 >= 1024/2) {
			accu1 = 1024/2;
			accu0 -= accu1;
		}
	}

	_dispc_set_vid_accu0(plane, 0, accu0);
	_dispc_set_vid_accu1(plane, 0, accu1);
}

static void _dispc_set_scaling_uv(enum omap_plane plane,
		u16 orig_width, u16 orig_height,
		u16 out_width, u16 out_height,
		enum device_n_buffer_type ilace, bool three_taps,
		bool fieldmode, int scale_x, int scale_y)
{
	int i;
	int fir_hinc, fir_vinc;
	int accu0, accu1, accuh;
	const s8 *hfir, *vfir;

	if (scale_x) {
		fir_hinc = (1024 * orig_width) / out_width;
		if (fir_hinc > 4095)
			fir_hinc = 4095;
		hfir = get_scaling_coef(orig_width, out_width, 0, 0, 0);
	} else {
		fir_hinc = 1024;
		hfir = fir3_m8;
		}

	if (scale_y) {
		fir_vinc = (1024 * orig_height) / out_height;
		if (fir_vinc > 4095)
			fir_vinc = 4095;
		vfir = get_scaling_coef(orig_height, out_height, 0,
					ilace, three_taps);
	} else {
		fir_vinc = 1024;
		vfir = fir3_m8;
		}

	for (i = 0; i < 8; i++, hfir++, vfir++) {
		u32 h, hv, v;
		h = ((hfir[0] & 0xFF) | ((hfir[8] << 8) & 0xFF00) |
			 ((hfir[16] << 16) & 0xFF0000) |
			 ((hfir[24] << 24) & 0xFF000000));
		hv = ((hfir[32] & 0xFF) | ((vfir[8] << 8) & 0xFF00) |
			  ((vfir[16] << 16) & 0xFF0000) |
			  ((vfir[24] << 24) & 0xFF000000));
		v = ((vfir[0] & 0xFF) | ((vfir[32] << 8) & 0xFF00));

		_dispc_write_firh2_reg(plane, i, h);
		_dispc_write_firhv2_reg(plane, i, hv);
		_dispc_write_firv2_reg(plane, i, v);
		if (three_taps && v)
			printk(KERN_ERR "three_tap v is %x\n", v);
	}
	/* set chroma resampling. Not applicable for WB plane*/
	if (plane != OMAP_DSS_WB)
		REG_FLD_MOD(DISPC_VID_ATTRIBUTES2(plane - 1),
			(fir_hinc || fir_vinc) ? 1 : 0, 8, 8);

	/* set H scaling */
	REG_FLD_MOD(dispc_reg_att[plane], fir_hinc ? 1 : 0, 5, 5);

	/* set V scaling */
	REG_FLD_MOD(dispc_reg_att[plane], fir_vinc ? 1 : 0, 6, 6);

	_dispc_set_fir2(plane, fir_hinc, fir_vinc);

	if ((ilace & OMAP_FLAG_IBUF) &&
		(ilace & OMAP_FLAG_IDEV)) {
		accu0 = (-3 * fir_vinc / 4) % 1024;
		accu1 = (-fir_vinc / 4) % 1024;
	} else {
		accu0 = accu1 = (-fir_vinc / 2) % 1024;
	}

	if (ilace & OMAP_FLAG_ISWAP)
		swap(accu0, accu1);

	accuh = (-fir_hinc / 2) % 1024;

	_dispc_set_vid_accu2_0(plane, 0x80, 0);
	_dispc_set_vid_accu2_1(plane, 0x80, 0);
	/* _dispc_set_vid_accu2_0(plane, accuh, accu0);
	   _dispc_set_vid_accu2_1(plane, accuh, accu1); */
}
static void _dispc_set_rotation_attrs(enum omap_plane plane, u8 rotation,
//Change for OMAPS00239756
		bool mirroring, enum omap_color_mode color_mode, bool vdma)
//Change for OMAPS00239756
{
	BUG_ON(plane == OMAP_DSS_WB);

	if (color_mode == OMAP_DSS_COLOR_YUV2 ||
			color_mode == OMAP_DSS_COLOR_UYVY) {
		int vidrot = 0;
//Patch for OMAPS00237522
#ifdef NO_VRFB_ROT_PATCH // Tushar
		switch (rotation) {
		case OMAP_DSS_ROT_0:
			vidrot = 0;
			break;
		case OMAP_DSS_ROT_180:
			vidrot = 2;
			break;
		case OMAP_DSS_ROT_90:
			vidrot = mirroring ? 3 : 1;
			break;
		case OMAP_DSS_ROT_270:
			vidrot = mirroring ? 1 : 3;
			break;
		}
#else
    if (mirroring) {
			switch (rotation) {
			case OMAP_DSS_ROT_0:
				vidrot = 2;
				break;
			case OMAP_DSS_ROT_90:
				vidrot = 3;
				break;
			case OMAP_DSS_ROT_180:
				vidrot = 0;
				break;
			case OMAP_DSS_ROT_270:
				vidrot = 1;
				break;
			}
		} else {
			switch (rotation) {
			case OMAP_DSS_ROT_0:
				vidrot = 0;
				break;
			case OMAP_DSS_ROT_90:
				vidrot = 3;
				break;
			case OMAP_DSS_ROT_180:
				vidrot = 2;
				break;
			case OMAP_DSS_ROT_270:
				vidrot = 1;
				break;
			}
		}
#endif
//Patch for OMAPS00237522
		REG_FLD_MOD(dispc_reg_att[plane], vidrot, 13, 12);

		if (!cpu_is_omap44xx()) {
//Change for OMAPS00239756
			if (!vdma && (rotation == OMAP_DSS_ROT_90 ||
					rotation == OMAP_DSS_ROT_270))
//Change for OMAPS00239756
				REG_FLD_MOD(dispc_reg_att[plane], 0x1, 18, 18);
			else
				REG_FLD_MOD(dispc_reg_att[plane], 0x0, 18, 18);
		}
	} else {
		if (!cpu_is_omap44xx()) {
			REG_FLD_MOD(dispc_reg_att[plane], 0, 13, 12);
			REG_FLD_MOD(dispc_reg_att[plane], 0, 18, 18);
		} else {
			REG_FLD_MOD(dispc_reg_att[plane], rotation, 13, 12);
		}
	}

	if (plane != OMAP_DSS_GFX) {
		if (color_mode == OMAP_DSS_COLOR_NV12) {
			/* DOUBLESTRIDE : 0 for 90-, 270-; 1 for 0- and 180- */
			if (rotation == 1 || rotation == 3)
				REG_FLD_MOD(dispc_reg_att[plane], 0x0, 22, 22);
			else
				REG_FLD_MOD(dispc_reg_att[plane], 0x1, 22, 22);
		}
	}
}

static int color_mode_to_bpp(enum omap_color_mode color_mode)
{
	switch (color_mode) {
	case OMAP_DSS_COLOR_CLUT1:
		return 1;
	case OMAP_DSS_COLOR_CLUT2:
		return 2;
	case OMAP_DSS_COLOR_CLUT4:
		return 4;
	case OMAP_DSS_COLOR_CLUT8:
	case OMAP_DSS_COLOR_NV12:
		return 8;
	case OMAP_DSS_COLOR_RGB12U:
	case OMAP_DSS_COLOR_RGB16:
	case OMAP_DSS_COLOR_ARGB16:
	case OMAP_DSS_COLOR_YUV2:
	case OMAP_DSS_COLOR_UYVY:
		return 16;
	case OMAP_DSS_COLOR_RGB24P:
		return 24;
	case OMAP_DSS_COLOR_RGB24U:
	case OMAP_DSS_COLOR_ARGB32:
	case OMAP_DSS_COLOR_RGBA32:
	case OMAP_DSS_COLOR_RGBX32:
		return 32;
	default:
		BUG();
	}
}

static s32 pixinc(int pixels, u8 ps)
{
	if (pixels == 1)
		return 1;
	else if (pixels > 1)
		return 1 + (pixels - 1) * ps;
	else if (pixels < 0)
		return 1 - (-pixels + 1) * ps;
	else
		BUG();
}

#ifdef CONFIG_TILER_OMAP
static void calc_tiler_row_rotation(u8 rotation,
		u16 width,
		enum omap_color_mode color_mode,
		int y_decim,
		s32 *row_inc,
		unsigned *offset1,
		enum device_n_buffer_type  ilace,
		u16 pic_height)
 {
	u8 ps = 1;
	u32 line_size = 0;
	DSSDBG("calc_tiler_rot(%d): %dx%d\n", rotation, width, pic_height);

	switch (color_mode) {
	case OMAP_DSS_COLOR_RGB16:
	case OMAP_DSS_COLOR_ARGB16:
		ps = 2;
		break;

	case OMAP_DSS_COLOR_RGB24P:
	case OMAP_DSS_COLOR_RGB24U:
	case OMAP_DSS_COLOR_ARGB32:
	case OMAP_DSS_COLOR_RGBA32:
	case OMAP_DSS_COLOR_RGBX32:
	case OMAP_DSS_COLOR_YUV2:
	case OMAP_DSS_COLOR_UYVY:
		ps = 4;
		break;

	case OMAP_DSS_COLOR_NV12:
		ps = 1;
		break;

	default:
		BUG();
		return;
	}
	switch (rotation) {
	case 0:
	case 2:
		if (color_mode == OMAP_DSS_COLOR_YUV2 ||
			color_mode == OMAP_DSS_COLOR_UYVY)
			width /= 2;
		line_size = (1 == ps) ? 16384 : 32768 ;
		break;

	case 1:
	case 3:
		/* input width/height already swapped for rotated frames */
		line_size = (4 == ps) ? 16384 : 8192 ;
		break;

	default:
		BUG();
		return;
	}

	/* assume TB. We worry about swapping top/bottom outside of this call */

	if (ilace & OMAP_FLAG_IBUF) {
		/* bottom half of image is the odd frame */
		*offset1 = line_size * pic_height;
	} else if (ilace & OMAP_FLAG_IDEV) {
		/* even and odd frames are interleaved */

		/* offset1 is always at an odd line */
		*offset1 = line_size * (y_decim | 1);
		y_decim *= 2;
	}
	*row_inc = line_size * y_decim + 1 - (width * ps);

	DSSDBG(" colormode: %d, rotation: %d, ps: %d, width: %d,"
		" height: %d, row_inc:%d\n",
		color_mode, rotation, ps, width, pic_height, *row_inc);

	return;
 }
#endif

static void calc_vrfb_rotation_offset(u8 rotation, bool mirror,
		u16 screen_width,
		u16 width, u16 height,
		enum omap_color_mode color_mode, bool fieldmode,
		unsigned int field_offset,
		unsigned *offset0, unsigned *offset1,
		s32 *row_inc, s32 *pix_inc)
{
	u8 ps;

	/* FIXME CLUT formats */
	switch (color_mode) {
	case OMAP_DSS_COLOR_CLUT1:
	case OMAP_DSS_COLOR_CLUT2:
	case OMAP_DSS_COLOR_CLUT4:
	case OMAP_DSS_COLOR_CLUT8:
		BUG();
		return;
	case OMAP_DSS_COLOR_YUV2:
	case OMAP_DSS_COLOR_UYVY:
		ps = 4;
		break;
	default:
		ps = color_mode_to_bpp(color_mode) / 8;
		break;
	}

	DSSDBG("calc_rot(%d): scrw %d, %dx%d\n", rotation, screen_width,
			width, height);

	/*
	 * field 0 = even field = bottom field
	 * field 1 = odd field = top field
	 */
	switch (rotation + mirror * 4) {
	case OMAP_DSS_ROT_0:
	case OMAP_DSS_ROT_180:
		/*
		 * If the pixel format is YUV or UYVY divide the width
		 * of the image by 2 for 0 and 180 degree rotation.
		 */
		if (color_mode == OMAP_DSS_COLOR_YUV2 ||
			color_mode == OMAP_DSS_COLOR_UYVY)
			width = width >> 1;
	case OMAP_DSS_ROT_90:
	case OMAP_DSS_ROT_270:
		*offset1 = 0;
		if (field_offset)
			*offset0 = field_offset * screen_width * ps;
		else
			*offset0 = 0;

		*row_inc = pixinc(1 + (screen_width - width) +
				(fieldmode ? screen_width : 0),
				ps);
		*pix_inc = pixinc(1, ps);
		break;

	case OMAP_DSS_ROT_0 + 4:
	case OMAP_DSS_ROT_180 + 4:
		/* If the pixel format is YUV or UYVY divide the width
		 * of the image by 2  for 0 degree and 180 degree
		 */
		if (color_mode == OMAP_DSS_COLOR_YUV2 ||
			color_mode == OMAP_DSS_COLOR_UYVY)
			width = width >> 1;
	case OMAP_DSS_ROT_90 + 4:
	case OMAP_DSS_ROT_270 + 4:
		*offset1 = 0;
		if (field_offset)
			*offset0 = field_offset * screen_width * ps;
		else
			*offset0 = 0;
		*row_inc = pixinc(1 - (screen_width + width) -
				(fieldmode ? screen_width : 0),
				ps);
		*pix_inc = pixinc(1, ps);
		break;

	default:
		BUG();
	}
}

static void calc_dma_rotation_offset(u8 rotation, bool mirror,
		u16 screen_width,
		u16 width, u16 height,
		enum omap_color_mode color_mode, bool fieldmode,
		unsigned int field_offset,
		unsigned *offset0, unsigned *offset1,
		s32 *row_inc, s32 *pix_inc)
{
	u8 ps;
	u16 fbw, fbh;

	/* FIXME CLUT formats */
	switch (color_mode) {
	case OMAP_DSS_COLOR_CLUT1:
	case OMAP_DSS_COLOR_CLUT2:
	case OMAP_DSS_COLOR_CLUT4:
	case OMAP_DSS_COLOR_CLUT8:
		return;
	default:
		ps = color_mode_to_bpp(color_mode) / 8;
		break;
	}

	DSSDBG("calc_rot(%d): scrw %d, %dx%d\n", rotation, screen_width,
			width, height);

	/* width & height are overlay sizes, convert to fb sizes */

	if (rotation == OMAP_DSS_ROT_0 || rotation == OMAP_DSS_ROT_180) {
		fbw = width;
		fbh = height;
	} else {
		fbw = height;
		fbh = width;
	}

	/*
	 * field 0 = even field = bottom field
	 * field 1 = odd field = top field
	 */
	switch (rotation + mirror * 4) {
	case OMAP_DSS_ROT_0:
		*offset1 = 0;
		if (field_offset)
			*offset0 = *offset1 + field_offset * screen_width * ps;
		else
			*offset0 = *offset1;
		*row_inc = pixinc(1 + (screen_width - fbw) +
				(fieldmode ? screen_width : 0),
				ps);
		*pix_inc = pixinc(1, ps);
		break;
	case OMAP_DSS_ROT_90:
		*offset1 = screen_width * (fbh - 1) * ps;
		if (field_offset)
			*offset0 = *offset1 + field_offset * ps;
		else
			*offset0 = *offset1;
		*row_inc = pixinc(screen_width * (fbh - 1) + 1 +
				(fieldmode ? 1 : 0), ps);
		*pix_inc = pixinc(-screen_width, ps);
		break;
	case OMAP_DSS_ROT_180:
		*offset1 = (screen_width * (fbh - 1) + fbw - 1) * ps;
		if (field_offset)
			*offset0 = *offset1 - field_offset * screen_width * ps;
		else
			*offset0 = *offset1;
		*row_inc = pixinc(-1 -
				(screen_width - fbw) -
				(fieldmode ? screen_width : 0),
				ps);
		*pix_inc = pixinc(-1, ps);
		break;
	case OMAP_DSS_ROT_270:
		*offset1 = (fbw - 1) * ps;
		if (field_offset)
			*offset0 = *offset1 - field_offset * ps;
		else
			*offset0 = *offset1;
		*row_inc = pixinc(-screen_width * (fbh - 1) - 1 -
				(fieldmode ? 1 : 0), ps);
		*pix_inc = pixinc(screen_width, ps);
		break;

	/* mirroring */
	case OMAP_DSS_ROT_0 + 4:
		*offset1 = (fbw - 1) * ps;
		if (field_offset)
			*offset0 = *offset1 + field_offset * screen_width * ps;
		else
			*offset0 = *offset1;
		*row_inc = pixinc(screen_width * 2 - 1 +
				(fieldmode ? screen_width : 0),
				ps);
		*pix_inc = pixinc(-1, ps);
		break;

	case OMAP_DSS_ROT_90 + 4:
		*offset1 = 0;
		if (field_offset)
			*offset0 = *offset1 + field_offset * ps;
		else
			*offset0 = *offset1;
		*row_inc = pixinc(-screen_width * (fbh - 1) + 1 +
				(fieldmode ? 1 : 0),
				ps);
		*pix_inc = pixinc(screen_width, ps);
		break;

	case OMAP_DSS_ROT_180 + 4:
		*offset1 = screen_width * (fbh - 1) * ps;
		if (field_offset)
			*offset0 = *offset1 - field_offset * screen_width * ps;
		else
			*offset0 = *offset1;
		*row_inc = pixinc(1 - screen_width * 2 -
				(fieldmode ? screen_width : 0),
				ps);
		*pix_inc = pixinc(1, ps);
		break;

	case OMAP_DSS_ROT_270 + 4:
		*offset1 = (screen_width * (fbh - 1) + fbw - 1) * ps;
		if (field_offset)
			*offset0 = *offset1 - field_offset * ps;
		else
			*offset0 = *offset1;
		*row_inc = pixinc(screen_width * (fbh - 1) - 1 -
				(fieldmode ? 1 : 0),
				ps);
		*pix_inc = pixinc(-screen_width, ps);
		break;

	default:
		BUG();
	}
}

//Patch for OMAPS00237522
u32 dispc_get_output_size(enum omap_channel channel)
{
	u32 val;

	enable_clocks(1);
	if (cpu_is_omap44xx() && channel == OMAP_DSS_CHANNEL_LCD2)
		val = dispc_read_reg(DISPC_SIZE_LCD2);
	else if (channel == OMAP_DSS_CHANNEL_DIGIT)
		val = dispc_read_reg(DISPC_SIZE_DIG);
	else
		val = dispc_read_reg(DISPC_SIZE_LCD);
	enable_clocks(0);

	return val;
}
//Patch for OMAPS00237522

static unsigned long calc_fclk_five_taps(enum omap_channel channel,
		u16 width, u16 height, u16 out_width, u16 out_height,
		enum omap_color_mode color_mode)
{
	u32 fclk = 0;
	/* FIXME venc pclk? */
	u64 tmp, pclk = dispc_pclk_rate(channel);

	if (height > out_height) {
		/* FIXME get real display PPL */
//Patch for OMAPS00237522
		unsigned int out_size = dispc_get_output_size(channel);
		unsigned int ppl = FLD_VAL(out_size, 10, 0) + 1 ;
//Patch for OMAPS00237522
		tmp = pclk * height * out_width;
		do_div(tmp, 2 * out_height * ppl);
		fclk = tmp;

		if (height > 2 * out_height) {
			if (ppl == out_width)
				return 0;

			tmp = pclk * (height - 2 * out_height) * out_width;
			do_div(tmp, 2 * out_height * (ppl - out_width));
			fclk = max(fclk, (u32) tmp);
		}
	}

	if (width > out_width) {
		tmp = pclk * width;
		do_div(tmp, out_width);
		fclk = max(fclk, (u32) tmp);

		if (color_mode == OMAP_DSS_COLOR_RGB24U)
			fclk <<= 1;
	}

	return fclk;
}

static unsigned long calc_fclk(enum omap_channel channel, u16 width,
			u16 height, u16 out_width, u16 out_height)
{
	unsigned int hf, vf;

	/*
	 * FIXME how to determine the 'A' factor
	 * for the no downscaling case ?
	 */

	if (width > 3 * out_width)
		hf = 4;
	else if (width > 2 * out_width)
		hf = 3;
	else if (width > out_width)
		hf = 2;
	else
		hf = 1;

	if (height > out_height)
		vf = 2;
	else
		vf = 1;

	/* FIXME venc pclk? */
	return dispc_pclk_rate(channel) * vf * hf;
}

void dispc_set_channel_out(enum omap_plane plane, enum omap_channel channel_out)
{
	enable_clocks(1);
	_dispc_set_channel_out(plane, channel_out);
	enable_clocks(0);
}

int dispc_scaling_decision(u16 width, u16 height,
				u16 out_width, u16 out_height,
				enum omap_plane plane,
				enum omap_color_mode color_mode,
				enum omap_channel channel, u8 rotation,
				u16 min_x_decim, u16 max_x_decim,
				u16 min_y_decim, u16 max_y_decim,
				u16 *x_decim, u16 *y_decim, bool *three_tap)
{
#ifdef CONFIG_MACH_SAMSUNG_P1WIFI
//Change for OMAPS00250361
	int maxdownscale = cpu_is_omap24xx() ? 2 : 2;
//Change for OMAPS00250361
#else
	int maxdownscale = cpu_is_omap24xx() ? 2 : 4;
#endif
	int bpp = color_mode_to_bpp(color_mode);

	/*
	 * For now only whole byte formats on OMAP4 can be predecimated.
	 * Later SDMA decimation support may be added
	 */
	bool can_decimate_x = cpu_is_omap44xx() && !(bpp & 7);
	bool can_decimate_y = can_decimate_x;

	bool can_scale = plane != OMAP_DSS_GFX;

	u16 in_width, in_height;
	unsigned long fclk = 0, fclk5 = 0;
	int min_factor, max_factor;	/* decimation search limits */
	int x, y;			/* decimation search variables */
	unsigned long fclk_max = dispc_fclk_rate();

        if (bpp < 16) {
                *x_decim = 1;
                *y_decim = 1;
                *three_tap = 0;
                return 0;
        }

	/* restrict search region based on whether we can decimate */
	if (!can_decimate_x) {
		if (min_x_decim > 1)
			return -EINVAL;
		min_x_decim = max_x_decim = 1;
	} else {
		if (max_x_decim > 16)
			max_x_decim = 16;
	}

	if (!can_decimate_y) {
		if (min_y_decim > 1)
			return -EINVAL;
		min_y_decim = max_y_decim = 1;
	}

	/*
	 * Find best supported quality.  In the search algorithm, we make use
	 * of the fact, that increased decimation in either direction will have
	 * lower quality.  However, we do not differentiate horizontal and
	 * vertical decimation even though they may affect quality differently
	 * given the exact geometry involved.
	 *
	 * Also, since the clock calculations are abstracted, we cannot make
	 * assumptions on how decimation affects the clock rates in our search.
	 *
	 * We search the whole search region in increasing layers from
	 * min_factor to max_factor.  In each layer we search in increasing
	 * factors alternating between x and y axis:
	 *
	 *   x:	1	2	3
	 * y:
	 * 1	1st |	3rd |	6th |
	 *	----+	    |	    |
	 * 2	2nd	4th |	8th |
	 *	------------+	    |
	 * 3	5th	7th	9th |
	*	--------------------+
	 */
	min_factor = min(min_x_decim, min_y_decim);
	max_factor = max(max_x_decim, max_y_decim);
	x = min_x_decim;
	y = min_y_decim;
	while (1) {
		if (x < min_x_decim || x > max_x_decim ||
			y < min_y_decim || y > max_y_decim)
			goto loop;

		in_width = DIV_ROUND_UP(width, x);
		in_height = DIV_ROUND_UP(height, y);

		if (in_width == out_width && in_height == out_height)
			break;

		if (!can_scale)
			goto loop;

		if (out_width < in_width / maxdownscale ||
			out_height < in_height / maxdownscale)
			goto loop;

		/* Must use 3-tap filter */
		*three_tap = false;
		if (!cpu_is_omap44xx())
			*three_tap = in_width > 1024;
		else if (omap_rev() == OMAP4430_REV_ES1_0)
			*three_tap = in_width > 1280;
//Change for OMAPS00234663
		/* Also use 3-tap if downscaling by 2 or less */
	//*three_tap |= out_height * 2 >= in_height;
///Change for OMAPS00234663
		/*
		 * Predecimation on OMAP4 still fetches the whole lines
		 * :TODO: How does it affect the required clock speed?
		 */
		enable_clocks(1);
		fclk = calc_fclk(channel, in_width, in_height,
					out_width, out_height);
		fclk5 = *three_tap ? 0 :
			calc_fclk_five_taps(channel, in_width, in_height,
					out_width, out_height, color_mode);
		enable_clocks(0);

		DSSDBG("%d*%d,%d*%d->%d,%d requires %lu(3T), %lu(5T) Hz\n",
			in_width, x, in_height, y, out_width, out_height,
			fclk, fclk5);

		/* Use 3-tap if 5-tap clock requirement is too high */
		*three_tap |= fclk5 > fclk_max;

		/* for now we always use 5-tap unless 3-tap is required */
		if (!*three_tap)
			fclk = fclk5;

		/* OMAP2/3 has a scaler size limitation */
		if (!cpu_is_omap44xx() && in_width > (1024 << *three_tap))
			goto loop;

		DSSDBG("required fclk rate = %lu Hz\n", fclk);
		DSSDBG("current fclk rate = %lu Hz\n", fclk_max);

		if (fclk > fclk_max)
			goto loop;
		break;

loop:
		/* err if exhausted search region */
		if (x == max_x_decim && y == max_y_decim) {
			DSSERR("failed to set up scaling, "
					"required fclk rate = %lu Hz, "
					"current fclk rate = %lu Hz\n",
					fclk, fclk_max);
			return -EINVAL;
		}

		/* get to next factor */
		if (x == y) {
			x = min_factor;
			y++;
		} else {
			swap(x, y);
			if (x < y)
				x++;
		}
	}

	*x_decim = x;
	*y_decim = y;
	return 0;
}
//Change for OMAPS00239756
static int dispc_is_vdma_req(u8 rotation, enum omap_color_mode color_mode)
{
	/* TODO: VDMA support for RGB16 mode */
	if (cpu_is_omap3630()){
		if ((color_mode == OMAP_DSS_COLOR_YUV2) ||
			(color_mode == OMAP_DSS_COLOR_UYVY)){

			if ((rotation == OMAP_DSS_ROT_90 ||
				rotation == OMAP_DSS_ROT_270)){
				return true;
			}
		}
	}
	return false;
}
//Change for OMAPS00239756
static int _dispc_setup_plane(enum omap_plane plane,
		u32 paddr, u16 screen_width,
		u16 pos_x, u16 pos_y,
		u16 width, u16 height,
		u16 out_width, u16 out_height,
		enum omap_color_mode color_mode,
		struct omap_dss_yuv2rgb_conv *yuv2rgb_conv,
		enum device_n_buffer_type ilace,
		int x_decim, int y_decim, bool three_taps,
		enum omap_dss_rotation_type rotation_type,
		u8 rotation, int mirror,
		u8 global_alpha,
		enum omap_channel channel, u32 puv_addr,
		u16 pic_height, bool wb_source)
{

#ifdef CONFIG_ARCH_OMAP4
	int maxdownscale = 4;
#else
#ifdef CONFIG_MACH_SAMSUNG_P1WIFI
	int maxdownscale = cpu_is_omap34xx() ? 2 : 2;
#else
	int maxdownscale = cpu_is_omap34xx() ? 4 : 2;
#endif
#endif
	bool fieldmode = 0;
	int cconv = 0;
	unsigned offset0, offset1;
	s32 row_inc;
	s32 pix_inc;
	u16 frame_height = height;
	unsigned int field_offset = 0;
//Change for OMAPS00239756
	u32 fifo_high, fifo_low;
	bool vdma = false;
//Change for OMAPS00239756
	if (paddr == 0)
		return -EINVAL;

	/* NOTE: fieldmode is not used on OMAP4 -> neither for predecimation */
	if (ilace && height == out_height)
		fieldmode = 1;

	if (ilace != PBUF_PDEV) {
#ifdef CONFIG_OMAP2_DSS_HDMI
		/* HDMI output */
		switch (rotation) {
		case OMAP_DSS_ROT_0:
		case OMAP_DSS_ROT_180:
			height /= 2;
			break;
		case OMAP_DSS_ROT_90:
		case OMAP_DSS_ROT_270:
			/* rotation not considered for interlace devices */
			if (ilace == PBUF_IDEV || ilace == IBUF_IDEV)
				return -EINVAL;
			width = width/2;
			break;
		default:
			return -EINVAL;
		}
#else
		/* VENC output */
		if (fieldmode)
			height /= 2;
#endif
		pos_y /= 2;
		pic_height /= 2;
		if (ilace & OMAP_FLAG_IDEV)
			out_height /= 2;

		DSSDBG("adjusting for ilace: height %d, pos_y %d, "
				"out_height %d\n",
				height, pos_y, out_height);
	}

	/* check if color format is supported */
	if (plane == OMAP_DSS_GFX) {
		switch (color_mode) {
		case OMAP_DSS_COLOR_ARGB16:
		case OMAP_DSS_COLOR_ARGB32:
		case OMAP_DSS_COLOR_RGBA32:
		case OMAP_DSS_COLOR_RGBX32:

			if (cpu_is_omap24xx())
				return -EINVAL;
			/* fall through */
		case OMAP_DSS_COLOR_RGB12U:
		case OMAP_DSS_COLOR_RGB16:
		case OMAP_DSS_COLOR_RGB24P:
		case OMAP_DSS_COLOR_RGB24U:
		case OMAP_DSS_COLOR_CLUT8:
		case OMAP_DSS_COLOR_CLUT4:
		case OMAP_DSS_COLOR_CLUT2:
			break;

		default:
			return -EINVAL;
		}
	} else {
		/* video plane */

		unsigned long fclk = 0;
// Patch for OMAPS00227718
/*		if (out_width < width / maxdownscale ||
		   out_width > width * 8)
*/
		if (out_width < width / maxdownscale)
//Patch for OMAPS00227718
			return -EINVAL;

//Patch for OMAPS00227718
/*		if (out_height < height / maxdownscale ||
		   out_height > height * 8)
*/
	 if (out_height < height / maxdownscale)
//Patch for OMAPS00227718
			return -EINVAL;

		switch (color_mode) {
		case OMAP_DSS_COLOR_RGBX32:
		case OMAP_DSS_COLOR_RGB12U:
			if (cpu_is_omap24xx())
				return -EINVAL;
			/* fall through */
		case OMAP_DSS_COLOR_RGB16:
		case OMAP_DSS_COLOR_RGB24P:
		case OMAP_DSS_COLOR_RGB24U:
			break;

		case OMAP_DSS_COLOR_ARGB16:
		case OMAP_DSS_COLOR_ARGB32:
		case OMAP_DSS_COLOR_RGBA32:
		case OMAP_DSS_COLOR_RGBA12:
		case OMAP_DSS_COLOR_XRGB12:
		case OMAP_DSS_COLOR_ARGB16_1555:
		case OMAP_DSS_COLOR_RGBX24_32_ALGN:
		case OMAP_DSS_COLOR_XRGB15:
			if (cpu_is_omap24xx())
				return -EINVAL;
			if (!cpu_is_omap44xx() && plane == OMAP_DSS_VIDEO1)
				return -EINVAL;
			break;

		case OMAP_DSS_COLOR_NV12:
		case OMAP_DSS_COLOR_YUV2:
		case OMAP_DSS_COLOR_UYVY:
			cconv = 1;
			break;

		default:
			return -EINVAL;
		}
	}
//Change for OMAPS00239756
	vdma = dispc_is_vdma_req(rotation, color_mode);
	if (vdma)
		three_taps = false;
//Change for OMAPS00239756
	/* predecimate */
	width = DIV_ROUND_UP(width, x_decim);
	height = DIV_ROUND_UP(height, y_decim);

	if (ilace && !fieldmode) {
		/*
		 * when downscaling the bottom field may have to start several
		 * source lines below the top field. Unfortunately ACCUI
		 * registers will only hold the fractional part of the offset
		 * so the integer part must be added to the base address of the
		 * bottom field.
		 */
		if (!height || height == out_height)
			field_offset = 0;
		else
			field_offset = height / out_height / 2;
	}

	/* Fields are independent but interleaved in memory. */
	if (fieldmode)
		field_offset = 1;

	/* default values */
	row_inc = pix_inc = 0x1;
	offset0 = offset1 = 0x0;

	/* Reset the Tiler burst bit */
	REG_FLD_MOD(dispc_reg_att[plane], 0x0, 29, 29); /*BURSTTYPE */

	if (rotation_type == OMAP_DSS_ROT_TILER) {
#ifdef CONFIG_TILER_OMAP
		int bpp = color_mode_to_bpp(color_mode) / 8;
		struct tiler_view_orient orient = {0};
		unsigned long tiler_width = width, tiler_height = height;
		u8 mir_x = 0, mir_y = 0;
		u8 tiler_rotation = rotation;

		pix_inc = 1 + (x_decim - 1) * bpp;
		calc_tiler_row_rotation(rotation, width * x_decim,
					color_mode, y_decim, &row_inc,
					&offset1, ilace, pic_height);

		if (ilace & OMAP_FLAG_ISWAP)
			swap(offset0, offset1);

		/* mirroring is applied before rotataion */
		if (tiler_rotation & 1)
			tiler_rotation ^= 2;

		tiler_rotate_view(&orient, tiler_rotation * 90);

		if (mirror) {
			if (rotation & 1)
				mir_x = 1;
			else
				mir_y = 1;
		}
		orient.x_invert ^= mir_x;
		orient.y_invert ^= mir_y;

		DSSDBG("RXY = %d %d %d\n", orient.rotate_90,
				orient.x_invert, orient.y_invert);

		if (orient.rotate_90 & 1)
			swap(tiler_width, tiler_height);

		if (color_mode == OMAP_DSS_COLOR_YUV2 ||
			color_mode == OMAP_DSS_COLOR_UYVY)
			tiler_width /= 2;

		DSSDBG("w, h = %ld %ld\n", tiler_width, tiler_height);

		paddr = tiler_reorient_topleft(
					tiler_get_natural_addr((void *)paddr),
					orient, tiler_width, tiler_height);

		if (puv_addr)
			puv_addr = tiler_reorient_topleft(
				tiler_get_natural_addr(
				(void *) puv_addr), orient,
				tiler_width/2, tiler_height/2);

		/*
		 * BA1 used as temporary storage to pointer to lower
		 * half of interlaced buffer on progressive display
		 */
		if ((ilace & OMAP_FLAG_IBUF) && !(ilace & OMAP_FLAG_IDEV)) {
			dispc_write_reg(DISPC_VID_BA1(plane - 1),
							paddr + offset1);
			/* UV offset is 1/2 Y offset for even offsets */
			if (puv_addr)
				dispc_write_reg(DISPC_VID_BA_UV1(plane - 1),
						puv_addr + offset1 / 2);
		}
		DSSDBG("rotated addresses: 0x%0x, 0x%0x\n",
							paddr, puv_addr);
		/* set BURSTTYPE if rotation is non-zero */
		REG_FLD_MOD(dispc_reg_att[plane], 0x1, 29, 29);
#endif
	} else if (rotation_type == OMAP_DSS_ROT_DMA) {
		calc_dma_rotation_offset(rotation, mirror,
				screen_width, width, frame_height, color_mode,
				fieldmode, field_offset,
				&offset0, &offset1, &row_inc, &pix_inc);
	} else if (rotation_type == OMAP_DSS_ROT_VRFB) {
		calc_vrfb_rotation_offset(rotation, mirror,
				screen_width, width, frame_height, color_mode,
				fieldmode, field_offset,
				&offset0, &offset1, &row_inc, &pix_inc);
	}
	DSSDBG("offset0 %u, offset1 %u, row_inc %d, pix_inc %d\n",
			offset0, offset1, row_inc, pix_inc);

	if (wb_source)
		_dispc_set_wb_channel_out(plane);
	else
		_dispc_set_channel_out(plane, channel);
	_dispc_set_color_mode(plane, color_mode);

	_dispc_set_plane_ba0(plane, paddr + offset0);
	_dispc_set_plane_ba1(plane, paddr + offset1);

	if (OMAP_DSS_COLOR_NV12 == color_mode) {
		_dispc_set_plane_ba_uv0(plane, puv_addr + offset0);
		_dispc_set_plane_ba_uv1(plane, puv_addr + offset1);
	}

	_dispc_set_row_inc(plane, row_inc);
	_dispc_set_pix_inc(plane, pix_inc);

	DSSDBG("%d,%d %d*%dx%d*%d -> %dx%d\n", pos_x, pos_y, width, x_decim,
			height, y_decim, out_width, out_height);

	_dispc_set_plane_pos(plane, pos_x, pos_y);

	_dispc_set_pic_size(plane, width, height);

	if (plane != OMAP_DSS_GFX) {
		int scale_x = width != out_width;
		int scale_y = height != out_height;
		u16 out_ch_height = out_height;
		u16 out_ch_width = out_width;
		u16 ch_height = height;
		u16 ch_width = width;
		int scale_uv = 0;

	if (cpu_is_omap44xx()) {
		/* account for chroma decimation */
		switch (color_mode) {
		case OMAP_DSS_COLOR_NV12:
			ch_height >>= 1; /* UV is subsampled by 2 vertically*/
		case OMAP_DSS_COLOR_YUV2:
		case OMAP_DSS_COLOR_UYVY:
			/*For YUV422 with rotation, we don't upsample chroma*/
			if (!(rotation & 1) ||
				color_mode == OMAP_DSS_COLOR_NV12)
				ch_width >>= 1; /* UV is subsampled by 2 horz.*/
			/* must use FIR for YUV422 if rotated */
			if (color_mode != OMAP_DSS_COLOR_NV12 && rotation % 4)
				scale_x = scale_y = 1;
			scale_uv = 1;
			break;
		default:
			/* no UV scaling for RGB formats for now */
			break;
			}

		if (out_ch_width != ch_width)
			scale_x = true;
		if (out_ch_height != ch_height)
			scale_y = true;
		/* set up UV scaling */
		_dispc_set_scaling_uv(plane, ch_width, ch_height,
			out_ch_width, out_ch_height, ilace,
			three_taps, fieldmode, scale_uv && scale_x,
			scale_uv && scale_y);
		if (!scale_uv || (!scale_x && !scale_y))
			/* :TRICKY: set chroma resampling for RGB formats */
			REG_FLD_MOD(DISPC_VID_ATTRIBUTES2(plane - 1), 0, 8, 8);
	}
		_dispc_set_scaling(plane, width, height,
				   out_width, out_height,
				   ilace, three_taps, fieldmode,
//Change for OMAPS00239756
				   scale_x, scale_y, vdma);
		_dispc_set_vdma_attrs(plane, vdma);
//Change for OMAPS00239756
		_dispc_set_vid_size(plane, out_width, out_height);

		if (yuv2rgb_conv && yuv2rgb_conv->dirty) {
			struct omap_dss_color_conv cc;
			int i;

			for (i = 0; i < ARRAY_SIZE(color_conv); i++)
				if (color_conv[i].type == yuv2rgb_conv->type) {
					cc = color_conv[i];
					break;
				}
			if (i == ARRAY_SIZE(color_conv))
				return -EINVAL;

			if (yuv2rgb_conv->weight_coef)
				multiply_color_conv_matrix(&cc.coef,
					yuv2rgb_conv->weight_coef);
			_dispc_set_vid_color_conv_coef(plane, &cc);
			yuv2rgb_conv->dirty = false;
		}

		_dispc_enable_vid_color_conv(plane, cconv);
	}
//Change for OMAPS00239756
	_dispc_set_rotation_attrs(plane, rotation, mirror, color_mode, vdma);
//Change for OMAPS00239756
	if ((plane != OMAP_DSS_VIDEO1) || (cpu_is_omap44xx()))
		_dispc_setup_global_alpha(plane, global_alpha);

	return 0;
}

static void _dispc_enable_plane(enum omap_plane plane, bool enable)
{
	REG_FLD_MOD(dispc_reg_att[plane], enable ? 1 : 0, 0, 0);
//Change for OMAPS00239756
	if (!enable) { /* clear out resizer related bits */
		REG_FLD_MOD(dispc_reg_att[plane], 0x00, 6, 5);
		REG_FLD_MOD(dispc_reg_att[plane], 0x00, 21, 21);
		REG_FLD_MOD(dispc_reg_att[plane], 0x00, 22, 22);
	}
//Change for OMAPS00239756
}

static void dispc_disable_isr(void *data, u32 mask)
{
	struct completion *compl = data;
	complete(compl);
}

static void _enable_lcd_out(enum omap_channel channel, bool enable)
{
	if (OMAP_DSS_CHANNEL_LCD2 == channel)
		REG_FLD_MOD(DISPC_CONTROL2, enable ? 1 : 0, 0, 0);
	else
		REG_FLD_MOD(DISPC_CONTROL, enable ? 1 : 0, 0, 0);
}


static void dispc_enable_lcd_out(enum omap_channel channel, bool enable)
{
	struct completion frame_done_completion;
	bool is_on;
	int r;
	int irq;

	enable_clocks(1);

	/* When we disable LCD output, we need to wait until frame is done.
	 * Otherwise the DSS is still working, and turning off the clocks
	 * prevents DSS from going to OFF mode */
	if (OMAP_DSS_CHANNEL_LCD2 == channel) {
		is_on = REG_GET(DISPC_CONTROL2, 0, 0);
		irq = DISPC_IRQ_FRAMEDONE2;
	} else {
		is_on = REG_GET(DISPC_CONTROL, 0, 0);
		irq = DISPC_IRQ_FRAMEDONE;
	}

	if (!enable && is_on) {
		init_completion(&frame_done_completion);

		r = omap_dispc_register_isr(dispc_disable_isr,
				&frame_done_completion,
				irq);

		if (r)
			DSSERR("failed to register FRAMEDONE isr\n");
	}

	_enable_lcd_out(channel, enable);

	if (!enable && is_on) {
		if (!wait_for_completion_timeout(&frame_done_completion,
					msecs_to_jiffies(100)))
			DSSERR("timeout waiting for FRAME DONE\n");

		r = omap_dispc_unregister_isr(dispc_disable_isr,
				&frame_done_completion,
				irq);

		if (r)
			DSSERR("failed to unregister FRAMEDONE isr\n");
	}

	enable_clocks(0);
}

static void _enable_digit_out(bool enable)
{
	REG_FLD_MOD(DISPC_CONTROL, enable ? 1 : 0, 1, 1);
}

void dispc_enable_digit_out(bool enable)
{
	struct completion frame_done_completion;
	int r;

	enable_clocks(1);

	if (REG_GET(DISPC_CONTROL, 1, 1) == enable) {
		enable_clocks(0);
		return;
	}

	if (enable) {
		unsigned long flags;
		/* When we enable digit output, we'll get an extra digit
		 * sync lost interrupt, that we need to ignore */
		spin_lock_irqsave(&dispc.irq_lock, flags);
		dispc.irq_error_mask &= ~DISPC_IRQ_SYNC_LOST_DIGIT;
		_omap_dispc_set_irqs();
		spin_unlock_irqrestore(&dispc.irq_lock, flags);
	}

	/* When we disable digit output, we need to wait until fields are done.
	 * Otherwise the DSS is still working, and turning off the clocks
	 * prevents DSS from going to OFF mode. And when enabling, we need to
	 * wait for the extra sync losts */
	init_completion(&frame_done_completion);

	r = omap_dispc_register_isr(dispc_disable_isr, &frame_done_completion,
			DISPC_IRQ_EVSYNC_EVEN | DISPC_IRQ_EVSYNC_ODD);
	if (r)
		DSSERR("failed to register EVSYNC isr\n");

	_enable_digit_out(enable);

	/* XXX I understand from TRM that we should only wait for the
	 * current field to complete. But it seems we have to wait
	 * for both fields */
	if (!cpu_is_omap44xx()) {
		if (!wait_for_completion_timeout(&frame_done_completion,
				msecs_to_jiffies(100)))
			DSSERR("timeout waiting for EVSYNC\n");

		if (!wait_for_completion_timeout(&frame_done_completion,
				msecs_to_jiffies(100)))
			DSSERR("timeout waiting for EVSYNC\n");
	}

	r = omap_dispc_unregister_isr(dispc_disable_isr,
			&frame_done_completion,
			DISPC_IRQ_EVSYNC_EVEN | DISPC_IRQ_EVSYNC_ODD);
	if (r)
		DSSERR("failed to unregister EVSYNC isr\n");

	if (enable) {
		unsigned long flags;
		spin_lock_irqsave(&dispc.irq_lock, flags);
		dispc.irq_error_mask = DISPC_IRQ_MASK_ERROR;
		dispc_write_reg(DISPC_IRQSTATUS, DISPC_IRQ_SYNC_LOST_DIGIT);
		_omap_dispc_set_irqs();
		spin_unlock_irqrestore(&dispc.irq_lock, flags);
	}

	enable_clocks(0);
}

bool dispc_is_channel_enabled(enum omap_channel channel)
{
	bool ret = false;

	enable_clocks(1);
	if (channel == OMAP_DSS_CHANNEL_LCD2)
		ret = !!REG_GET(DISPC_CONTROL2, 0, 0);
	else if (channel == OMAP_DSS_CHANNEL_LCD)
		ret = !!REG_GET(DISPC_CONTROL, 0, 0);
	else if (channel == OMAP_DSS_CHANNEL_DIGIT)
		ret = !!REG_GET(DISPC_CONTROL, 1, 1);
	else
		BUG();
	enable_clocks(0);

	return ret;
}

void dispc_enable_channel(enum omap_channel channel, bool enable)
{
	if (channel == OMAP_DSS_CHANNEL_LCD ||
		channel == OMAP_DSS_CHANNEL_LCD2)
		dispc_enable_lcd_out(channel, enable);
	else if (channel == OMAP_DSS_CHANNEL_DIGIT)
		dispc_enable_digit_out(enable);
	else
		BUG();
}

void dispc_lcd_enable_signal_polarity(bool act_high)
{
	if (cpu_is_omap44xx())
		return;

	enable_clocks(1);
	REG_FLD_MOD(DISPC_CONTROL, act_high ? 1 : 0, 29, 29);
	enable_clocks(0);
}

void dispc_lcd_enable_signal(bool enable)
{
	if (cpu_is_omap44xx())
		return;

	enable_clocks(1);
	REG_FLD_MOD(DISPC_CONTROL, enable ? 1 : 0, 28, 28);
	enable_clocks(0);
}

void dispc_pck_free_enable(bool enable)
{
	if (cpu_is_omap44xx())
		return;

	enable_clocks(1);
	REG_FLD_MOD(DISPC_CONTROL, enable ? 1 : 0, 27, 27);
	enable_clocks(0);
}

void dispc_enable_fifohandcheck(enum omap_channel channel, bool enable)
{
	enable_clocks(1);
	if (OMAP_DSS_CHANNEL_LCD2 == channel)
		REG_FLD_MOD(DISPC_CONFIG2, enable ? 1 : 0, 16, 16);
	else
		REG_FLD_MOD(DISPC_CONFIG, enable ? 1 : 0, 16, 16);
	enable_clocks(0);
}


void dispc_set_lcd_display_type(enum omap_channel channel,
				enum omap_lcd_display_type type)
{
	int mode;

	switch (type) {
	case OMAP_DSS_LCD_DISPLAY_STN:
		mode = 0;
		break;

	case OMAP_DSS_LCD_DISPLAY_TFT:
		mode = 1;
		break;

	default:
		BUG();
		return;
	}

	enable_clocks(1);
	if (OMAP_DSS_CHANNEL_LCD2 == channel)
		REG_FLD_MOD(DISPC_CONTROL2, mode, 3, 3);
	else
		REG_FLD_MOD(DISPC_CONTROL, mode, 3, 3);

	enable_clocks(0);
}

void dispc_set_loadmode(enum omap_dss_load_mode mode)
{
	enable_clocks(1);
	REG_FLD_MOD(DISPC_CONFIG, mode, 2, 1);
	enable_clocks(0);
}

void dispc_set_default_color(enum omap_channel channel, u32 color)
{
	const struct dispc_reg def_reg[] = { DISPC_DEFAULT_COLOR0,
				DISPC_DEFAULT_COLOR1, DISPC_DEFAULT_COLOR2 };
	enable_clocks(1);
	dispc_write_reg(def_reg[channel], color);
	enable_clocks(0);
}

u32 dispc_get_default_color(enum omap_channel channel)
{
	const struct dispc_reg def_reg[] = { DISPC_DEFAULT_COLOR0,
				DISPC_DEFAULT_COLOR1, DISPC_DEFAULT_COLOR2 };
	u32 l;

	if (!cpu_is_omap44xx())
		BUG_ON(channel != OMAP_DSS_CHANNEL_DIGIT &&
			channel != OMAP_DSS_CHANNEL_LCD);

	enable_clocks(1);
	l = dispc_read_reg(def_reg[channel]);
	enable_clocks(0);

	return l;
}

void dispc_set_trans_key(enum omap_channel ch,
		enum omap_dss_trans_key_type type,
		u32 trans_key)
{
	const struct dispc_reg tr_reg[] = {
		DISPC_TRANS_COLOR0, DISPC_TRANS_COLOR1,
		DISPC_TRANS_COLOR2};

	enable_clocks(1);
	if (ch == OMAP_DSS_CHANNEL_LCD2)
		REG_FLD_MOD(DISPC_CONFIG2, type, 11, 11);
	else if (ch == OMAP_DSS_CHANNEL_LCD)
		REG_FLD_MOD(DISPC_CONFIG, type, 11, 11);
	else /* OMAP_DSS_CHANNEL_DIGIT */
		REG_FLD_MOD(DISPC_CONFIG, type, 13, 13);

	dispc_write_reg(tr_reg[ch], trans_key);
	enable_clocks(0);
}

void dispc_get_trans_key(enum omap_channel ch,
		enum omap_dss_trans_key_type *type,
		u32 *trans_key)
{
	const struct dispc_reg tr_reg[] = {
		DISPC_TRANS_COLOR0, DISPC_TRANS_COLOR1,
		DISPC_TRANS_COLOR2 };

	enable_clocks(1);
	if (type) {
		if (ch == OMAP_DSS_CHANNEL_LCD2)
			*type = REG_GET(DISPC_CONFIG2, 11, 11);
		else if (ch == OMAP_DSS_CHANNEL_LCD)
			*type = REG_GET(DISPC_CONFIG, 11, 11);
		else if (ch == OMAP_DSS_CHANNEL_DIGIT)
			*type = REG_GET(DISPC_CONFIG, 13, 13);
		else
			BUG();
	}

	if (trans_key)
		*trans_key = dispc_read_reg(tr_reg[ch]);
	enable_clocks(0);
}

void dispc_enable_trans_key(enum omap_channel ch, bool enable)
{
	enable_clocks(1);
	if (ch == OMAP_DSS_CHANNEL_LCD2)
		REG_FLD_MOD(DISPC_CONFIG2, enable, 10, 10);
	else if (ch == OMAP_DSS_CHANNEL_LCD)
		REG_FLD_MOD(DISPC_CONFIG, enable, 10, 10);
	else /* OMAP_DSS_CHANNEL_DIGIT */
		REG_FLD_MOD(DISPC_CONFIG, enable, 12, 12);
	enable_clocks(0);
}

void dispc_enable_alpha_blending(enum omap_channel ch, bool enable)
{
	if (cpu_is_omap24xx())
		return;

	enable_clocks(1);
	if (ch == OMAP_DSS_CHANNEL_LCD)
		REG_FLD_MOD(DISPC_CONFIG, enable, 18, 18);
	else /* OMAP_DSS_CHANNEL_DIGIT */
		REG_FLD_MOD(DISPC_CONFIG, enable, 19, 19);
	enable_clocks(0);
}
bool dispc_alpha_blending_enabled(enum omap_channel ch)
{
	bool enabled;

	if (cpu_is_omap24xx())
		return false;

	enable_clocks(1);
	if (ch == OMAP_DSS_CHANNEL_LCD)
		enabled = REG_GET(DISPC_CONFIG, 18, 18);
	else if (ch == OMAP_DSS_CHANNEL_DIGIT)
		enabled = REG_GET(DISPC_CONFIG, 18, 18);
	else
		BUG();
	enable_clocks(0);

	return enabled;

}
bool dispc_trans_key_enabled(enum omap_channel ch)
{
	bool enabled;

	enable_clocks(1);
	if (ch == OMAP_DSS_CHANNEL_LCD2)
		enabled = REG_GET(DISPC_CONFIG2, 10, 10);
	if (ch == OMAP_DSS_CHANNEL_LCD)
		enabled = REG_GET(DISPC_CONFIG, 10, 10);
	else if (ch == OMAP_DSS_CHANNEL_DIGIT)
		enabled = REG_GET(DISPC_CONFIG, 12, 12);
	else
		BUG();
	enable_clocks(0);

	return enabled;
}


void dispc_set_tft_data_lines(enum omap_channel channel, u8 data_lines)
{
	int code;

	switch (data_lines) {
	case 12:
		code = 0;
		break;
	case 16:
		code = 1;
		break;
	case 18:
		code = 2;
		break;
	case 24:
		code = 3;
		break;
	default:
		BUG();
		return;
	}

	enable_clocks(1);
	if (channel == OMAP_DSS_CHANNEL_LCD2)
		REG_FLD_MOD(DISPC_CONTROL2, code, 9, 8);
	else
		REG_FLD_MOD(DISPC_CONTROL, code, 9, 8);
	enable_clocks(0);
}

void dispc_set_parallel_interface_mode(enum omap_channel channel,
				enum omap_parallel_interface_mode mode)
{
	u32 l;
	int stallmode;
	int gpout0 = 1;
	int gpout1;

	switch (mode) {
	case OMAP_DSS_PARALLELMODE_BYPASS:
		stallmode = 0;
		gpout1 = 1;
		break;

	case OMAP_DSS_PARALLELMODE_RFBI:
		stallmode = 1;
		gpout1 = 0;
		break;

	case OMAP_DSS_PARALLELMODE_DSI:
		stallmode = 1;
		gpout1 = 1;
		break;

	default:
		BUG();
		return;
	}

	enable_clocks(1);

	if (OMAP_DSS_CHANNEL_LCD2 == channel) {
		l = dispc_read_reg(DISPC_CONTROL2);
		l = FLD_MOD(l, stallmode, 11, 11);

		dispc_write_reg(DISPC_CONTROL2, l);
	} else {
		l = dispc_read_reg(DISPC_CONTROL);
		l = FLD_MOD(l, stallmode, 11, 11);
		l = FLD_MOD(l, gpout0, 15, 15);
		l = FLD_MOD(l, gpout1, 16, 16);

		dispc_write_reg(DISPC_CONTROL, l);
	}

	enable_clocks(0);
}

static bool _dispc_lcd_timings_ok(int hsw, int hfp, int hbp,
		int vsw, int vfp, int vbp)
{
	if (cpu_is_omap24xx() || omap_rev() < OMAP3430_REV_ES3_0) {
		if (hsw < 1 || hsw > 64 ||
				hfp < 1 || hfp > 256 ||
				hbp < 1 || hbp > 256 ||
				vsw < 1 || vsw > 64 ||
				vfp < 0 || vfp > 255 ||
				vbp < 0 || vbp > 255)
			return false;
	} else {
		if (hsw < 1 || hsw > 256 ||
				hfp < 1 || hfp > 4096 ||
				hbp < 1 || hbp > 4096 ||
				vsw < 1 || vsw > 256 ||
				vfp < 0 || vfp > 4095 ||
				vbp < 0 || vbp > 4095)
			return false;
	}

	return true;
}

bool dispc_lcd_timings_ok(struct omap_video_timings *timings)
{
	return _dispc_lcd_timings_ok(timings->hsw, timings->hfp,
			timings->hbp, timings->vsw,
			timings->vfp, timings->vbp);
}

static void _dispc_set_lcd_timings(enum omap_channel channel, int hsw,
			int hfp, int hbp, int vsw, int vfp, int vbp)
{
	u32 timing_h, timing_v;

	if (cpu_is_omap24xx() || omap_rev() < OMAP3430_REV_ES3_0) {
		timing_h = FLD_VAL(hsw-1, 5, 0) | FLD_VAL(hfp-1, 15, 8) |
			FLD_VAL(hbp-1, 27, 20);

		timing_v = FLD_VAL(vsw-1, 5, 0) | FLD_VAL(vfp, 15, 8) |
			FLD_VAL(vbp, 27, 20);
	} else {
		timing_h = FLD_VAL(hsw-1, 7, 0) | FLD_VAL(hfp-1, 19, 8) |
			FLD_VAL(hbp-1, 31, 20);

		timing_v = FLD_VAL(vsw-1, 7, 0) | FLD_VAL(vfp, 19, 8) |
			FLD_VAL(vbp, 31, 20);
	}

	enable_clocks(1);
	if (OMAP_DSS_CHANNEL_LCD2 == channel) {
		dispc_write_reg(DISPC_TIMING_H2, timing_h);
		dispc_write_reg(DISPC_TIMING_V2, timing_v);
	} else {
		dispc_write_reg(DISPC_TIMING_H, timing_h);
		dispc_write_reg(DISPC_TIMING_V, timing_v);
	}
	enable_clocks(0);
}

/* change name to mode? */
void dispc_set_lcd_timings(enum omap_channel channel,
				struct omap_video_timings *timings)
{
	unsigned xtot, ytot;
	unsigned long ht, vt;

	if (!_dispc_lcd_timings_ok(timings->hsw, timings->hfp,
				timings->hbp, timings->vsw,
				timings->vfp, timings->vbp))
		BUG();

	_dispc_set_lcd_timings(channel, timings->hsw, timings->hfp,
				timings->hbp, timings->vsw, timings->vfp,
				timings->vbp);

	dispc_set_lcd_size(channel, timings->x_res, timings->y_res);

	xtot = timings->x_res + timings->hfp + timings->hsw + timings->hbp;
	ytot = timings->y_res + timings->vfp + timings->vsw + timings->vbp;

	ht = (timings->pixel_clock * 1000) / xtot;
	vt = (timings->pixel_clock * 1000) / xtot / ytot;

	DSSDBG("channel %u xres %u yres %u\n", channel, timings->x_res,
						timings->y_res);
	DSSDBG("pck %u\n", timings->pixel_clock);
	DSSDBG("hsw %d hfp %d hbp %d vsw %d vfp %d vbp %d\n",
			timings->hsw, timings->hfp, timings->hbp,
			timings->vsw, timings->vfp, timings->vbp);

	DSSDBG("hsync %luHz, vsync %luHz\n", ht, vt);
}

static void dispc_set_lcd_divisor(enum omap_channel channel, u16 lck_div,
								u16 pck_div)
{
	BUG_ON(lck_div < 1);
	BUG_ON(pck_div < 2);

	enable_clocks(1);
	if (OMAP_DSS_CHANNEL_LCD2 == channel)
		dispc_write_reg(DISPC_DIVISOR2,
			FLD_VAL(lck_div, 23, 16) | FLD_VAL(pck_div, 7, 0));
	else
		dispc_write_reg(DISPC_DIVISOR,
			FLD_VAL(lck_div, 23, 16) | FLD_VAL(pck_div, 7, 0));
	enable_clocks(0);
}

static void _dispc_get_lcd_divisor(enum omap_channel channel,
						int *lck_div, int *pck_div)
{
	u32 l;
	if (OMAP_DSS_CHANNEL_LCD2 == channel)
		l = dispc_read_reg(DISPC_DIVISOR2);
	else
		l = dispc_read_reg(DISPC_DIVISOR);
	*lck_div = FLD_GET(l, 23, 16);
	*pck_div = FLD_GET(l, 7, 0);
}

unsigned long dispc_fclk_rate(void)
{
	switch (dss_get_dispc_clk_source()) {
	case DSS_SRC_DSS1_ALWON_FCLK:
		return dss_clk_get_rate(DSS_CLK_FCK1);
#ifdef CONFIG_OMAP2_DSS_DSI
	case DSS_SRC_DSI1_PLL_FCLK:
	case DSS_SRC_PLL1_CLK1:
		return dsi_get_pll_dispc_rate(DSI1);
	case DSS_SRC_PLL2_CLK1:
		return dsi_get_pll_dispc_rate(DSI2);
#else
	case DSS_SRC_DSI1_PLL_FCLK:
	case DSS_SRC_PLL1_CLK1:
	case DSS_SRC_PLL2_CLK1:
		BUG();
#endif
	case DSS_SRC_PLL3_CLK1:
		return 0;
	default:
		BUG();
	}
}

unsigned long dispc_lclk_rate(enum omap_channel channel)
{
	int lcd;
	unsigned long r;
	u32 l;
	if (OMAP_DSS_CHANNEL_LCD2 == channel)
		l = dispc_read_reg(DISPC_DIVISOR2);
	else
		l = dispc_read_reg(DISPC_DIVISOR);

	lcd = FLD_GET(l, 23, 16);

	r = dispc_fclk_rate();

	return r / lcd;
}

unsigned long dispc_pclk_rate(enum omap_channel channel)
{
	int lcd, pcd;
	unsigned long r;
	u32 l;
	if (OMAP_DSS_CHANNEL_LCD2 == channel)
		l = dispc_read_reg(DISPC_DIVISOR2);
	else
		l = dispc_read_reg(DISPC_DIVISOR);

	lcd = FLD_GET(l, 23, 16);
	pcd = FLD_GET(l, 7, 0);

	r = dispc_fclk_rate();

	return r / lcd / pcd;
}

void dispc_dump_clocks(struct seq_file *s)
{
	int lcd, pcd;
	char *dispc_src;

	enable_clocks(1);

	_dispc_get_lcd_divisor(OMAP_DSS_CHANNEL_LCD, &lcd, &pcd);

	seq_printf(s, "- DISPC -\n");

	switch (dss_get_dispc_clk_source()) {
	case DSS_SRC_DSS1_ALWON_FCLK:
		dispc_src = "dss1_alwon_fclk";
		break;
	case DSS_SRC_DSI1_PLL_FCLK:
		dispc_src = "dsi1_pll_fclk";
		break;
	case DSS_SRC_PLL1_CLK1:
		dispc_src = "pll1_clk1";
		break;
	case DSS_SRC_PLL2_CLK1:
		dispc_src = "pll2_clk1";
		break;
	case DSS_SRC_PLL3_CLK1:
		dispc_src = "pll3_clk1";
		break;
	default:
		BUG();
	}

	seq_printf(s, "dispc fclk source = %s\n", dispc_src);

	seq_printf(s, "- DISPC - LCD 1\n");

	seq_printf(s, "fck\t\t%-16lu\n", dispc_fclk_rate());
	seq_printf(s, "lck\t\t%-16lulck div\t%u\n",
			dispc_lclk_rate(OMAP_DSS_CHANNEL_LCD), lcd);
	seq_printf(s, "pck\t\t%-16lupck div\t%u\n",
			dispc_pclk_rate(OMAP_DSS_CHANNEL_LCD), pcd);

	if (cpu_is_omap44xx()) {
		_dispc_get_lcd_divisor(OMAP_DSS_CHANNEL_LCD2, &lcd, &pcd);

		seq_printf(s, "- DISPC - LCD 2\n");

		seq_printf(s, "fck\t\t%-16lu\n", dispc_fclk_rate());
		seq_printf(s, "lck\t\t%-16lulck div\t%u\n",
				dispc_lclk_rate(OMAP_DSS_CHANNEL_LCD2), lcd);
		seq_printf(s, "pck\t\t%-16lupck div\t%u\n",
				dispc_pclk_rate(OMAP_DSS_CHANNEL_LCD2), pcd);
	}

	enable_clocks(0);
}

#ifdef CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS
void dispc_dump_irqs(struct seq_file *s)
{
	unsigned long flags;
	struct dispc_irq_stats stats;

	spin_lock_irqsave(&dispc.irq_stats_lock, flags);

	stats = dispc.irq_stats;
	memset(&dispc.irq_stats, 0, sizeof(dispc.irq_stats));
	dispc.irq_stats.last_reset = jiffies;

	spin_unlock_irqrestore(&dispc.irq_stats_lock, flags);

	seq_printf(s, "period %u ms\n",
			jiffies_to_msecs(jiffies - stats.last_reset));

	seq_printf(s, "irqs %d\n", stats.irq_count);
#define PIS(x) \
	seq_printf(s, "%-20s %10d\n", #x, stats.irqs[ffs(DISPC_IRQ_##x)-1]);

	PIS(FRAMEDONE);
	PIS(VSYNC);
	PIS(EVSYNC_EVEN);
	PIS(EVSYNC_ODD);
	PIS(ACBIAS_COUNT_STAT);
	PIS(PROG_LINE_NUM);
	PIS(GFX_FIFO_UNDERFLOW);
	PIS(GFX_END_WIN);
	PIS(PAL_GAMMA_MASK);
	PIS(OCP_ERR);
	PIS(VID1_FIFO_UNDERFLOW);
	PIS(VID1_END_WIN);
	PIS(VID2_FIFO_UNDERFLOW);
	PIS(VID2_END_WIN);
	PIS(SYNC_LOST);
	PIS(SYNC_LOST_DIGIT);
	PIS(WAKEUP);
	if (cpu_is_omap44xx()) {
		PIS(FRAMEDONE2);
		PIS(VSYNC2);
		PIS(ACBIAS_COUNT_STAT2);
		PIS(SYNC_LOST_2);
	}
#undef PIS
}
#endif

void dispc_dump_regs(struct seq_file *s)
{
#define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, dispc_read_reg(r))

	dss_clk_enable(DSS_CLK_ICK | DSS_CLK_FCK1);

	DUMPREG(DISPC_REVISION);
	DUMPREG(DISPC_SYSCONFIG);
	DUMPREG(DISPC_SYSSTATUS);
	DUMPREG(DISPC_IRQSTATUS);
	DUMPREG(DISPC_IRQENABLE);
	DUMPREG(DISPC_CONTROL);
	DUMPREG(DISPC_CONFIG);
	DUMPREG(DISPC_CAPABLE);
	DUMPREG(DISPC_DEFAULT_COLOR0);
	DUMPREG(DISPC_DEFAULT_COLOR1);
	DUMPREG(DISPC_TRANS_COLOR0);
	DUMPREG(DISPC_TRANS_COLOR1);
	DUMPREG(DISPC_LINE_STATUS);
	DUMPREG(DISPC_LINE_NUMBER);
	DUMPREG(DISPC_TIMING_H);
	DUMPREG(DISPC_TIMING_V);
	DUMPREG(DISPC_POL_FREQ);
	DUMPREG(DISPC_DIVISOR);
	DUMPREG(DISPC_GLOBAL_ALPHA);
	DUMPREG(DISPC_SIZE_DIG);
	DUMPREG(DISPC_SIZE_LCD);

	/* OMAP4 LCD2 channel registers*/
	if (cpu_is_omap44xx()) {
		DUMPREG(DISPC_CONTROL2);
		DUMPREG(DISPC_DEFAULT_COLOR2);
		DUMPREG(DISPC_TRANS_COLOR2);
		DUMPREG(DISPC_CPR2_COEF_B);
		DUMPREG(DISPC_CPR2_COEF_G);
		DUMPREG(DISPC_CPR2_COEF_R);
		DUMPREG(DISPC_DATA2_CYCLE1);
		DUMPREG(DISPC_DATA2_CYCLE2);
		DUMPREG(DISPC_DATA2_CYCLE3);
		DUMPREG(DISPC_SIZE_LCD2);
		DUMPREG(DISPC_TIMING_H2);
		DUMPREG(DISPC_TIMING_V2);
		DUMPREG(DISPC_POL_FREQ2);
		DUMPREG(DISPC_DIVISOR2);
		DUMPREG(DISPC_CONFIG2);
	}
	DUMPREG(DISPC_GFX_BA0);
	DUMPREG(DISPC_GFX_BA1);
	DUMPREG(DISPC_GFX_POSITION);
	DUMPREG(DISPC_GFX_SIZE);
	DUMPREG(DISPC_GFX_ATTRIBUTES);
	DUMPREG(DISPC_GFX_FIFO_THRESHOLD);
	DUMPREG(DISPC_GFX_FIFO_SIZE_STATUS);
	DUMPREG(DISPC_GFX_ROW_INC);
	DUMPREG(DISPC_GFX_PIXEL_INC);
	DUMPREG(DISPC_GFX_WINDOW_SKIP);
	DUMPREG(DISPC_GFX_TABLE_BA);

	DUMPREG(DISPC_DATA_CYCLE1);
	DUMPREG(DISPC_DATA_CYCLE2);
	DUMPREG(DISPC_DATA_CYCLE3);

	DUMPREG(DISPC_CPR_COEF_R);
	DUMPREG(DISPC_CPR_COEF_G);
	DUMPREG(DISPC_CPR_COEF_B);

	DUMPREG(DISPC_GFX_PRELOAD);

	DUMPREG(DISPC_VID_BA0(0));
	DUMPREG(DISPC_VID_BA1(0));
	DUMPREG(DISPC_VID_POSITION(0));
	DUMPREG(DISPC_VID_SIZE(0));
	DUMPREG(DISPC_VID_ATTRIBUTES(0));
	DUMPREG(DISPC_VID_FIFO_THRESHOLD(0));
	DUMPREG(DISPC_VID_FIFO_SIZE_STATUS(0));
	DUMPREG(DISPC_VID_ROW_INC(0));
	DUMPREG(DISPC_VID_PIXEL_INC(0));
	DUMPREG(DISPC_VID_FIR(0));
	DUMPREG(DISPC_VID_PICTURE_SIZE(0));
	DUMPREG(DISPC_VID_ACCU0(0));
	DUMPREG(DISPC_VID_ACCU1(0));

	DUMPREG(DISPC_VID_BA0(1));
	DUMPREG(DISPC_VID_BA1(1));
	DUMPREG(DISPC_VID_POSITION(1));
	DUMPREG(DISPC_VID_SIZE(1));
	DUMPREG(DISPC_VID_ATTRIBUTES(1));

	if (cpu_is_omap44xx()) {
		DUMPREG(DISPC_VID_V3_WB_ATTRIBUTES(1));
		DUMPREG(DISPC_VID_V3_WB_ACCU0(1));
		DUMPREG(DISPC_VID_V3_WB_ACCU1(1));
		DUMPREG(DISPC_VID_V3_WB_BA0(1));
		DUMPREG(DISPC_VID_V3_WB_BA1(1));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H(1, 0));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H(1, 1));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H(1, 2));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H(1, 3));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H(1, 4));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H(1, 5));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H(1, 6));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H(1, 7));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV(1, 0));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV(1, 1));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV(1, 2));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV(1, 3));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV(1, 4));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV(1, 5));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV(1, 6));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV(1, 7));

		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H2(1, 0));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H2(1, 1));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H2(1, 2));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H2(1, 3));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H2(1, 4));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H2(1, 5));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H2(1, 6));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_H2(1, 7));

		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV2(1, 0));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV2(1, 1));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV2(1, 2));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV2(1, 3));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV2(1, 4));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV2(1, 5));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV2(1, 6));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_HV2(1, 7));

		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_V2(1, 0));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_V2(1, 1));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_V2(1, 2));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_V2(1, 3));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_V2(1, 4));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_V2(1, 5));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_V2(1, 6));
		DUMPREG(DISPC_VID_V3_WB_FIR_COEF_V2(1, 7));

		DUMPREG(DISPC_VID_V3_WB_BUF_SIZE_STATUS(1));
		DUMPREG(DISPC_VID_V3_WB_BUF_THRESHOLD(1));
		DUMPREG(DISPC_VID_V3_WB_FIR(1));
		DUMPREG(DISPC_VID_V3_WB_PICTURE_SIZE(1));
		DUMPREG(DISPC_VID_V3_WB_PIXEL_INC(1));
		DUMPREG(DISPC_VID_V3_WB_ROW_INC(1));
		DUMPREG(DISPC_VID_V3_WB_SIZE(1));
		DUMPREG(DISPC_VID_V3_WB_FIR2(1));
		DUMPREG(DISPC_VID_V3_WB_ACCU2_0(1));
		DUMPREG(DISPC_VID_V3_WB_ACCU2_1(1));
		DUMPREG(DISPC_VID_V3_WB_CONV_COEF(1, 0));
		DUMPREG(DISPC_VID_V3_WB_CONV_COEF(1, 1));
		DUMPREG(DISPC_VID_V3_WB_CONV_COEF(1, 2));
		DUMPREG(DISPC_VID_V3_WB_CONV_COEF(1, 3));
		DUMPREG(DISPC_VID_V3_WB_CONV_COEF(1, 4));
	}

	DUMPREG(DISPC_VID_FIFO_THRESHOLD(1));
	DUMPREG(DISPC_VID_FIFO_SIZE_STATUS(1));
	DUMPREG(DISPC_VID_ROW_INC(1));
	DUMPREG(DISPC_VID_PIXEL_INC(1));
	DUMPREG(DISPC_VID_FIR(1));
	DUMPREG(DISPC_VID_PICTURE_SIZE(1));
	DUMPREG(DISPC_VID_ACCU0(1));
	DUMPREG(DISPC_VID_ACCU1(1));

	DUMPREG(DISPC_VID_FIR_COEF_H(0, 0));
	DUMPREG(DISPC_VID_FIR_COEF_H(0, 1));
	DUMPREG(DISPC_VID_FIR_COEF_H(0, 2));
	DUMPREG(DISPC_VID_FIR_COEF_H(0, 3));
	DUMPREG(DISPC_VID_FIR_COEF_H(0, 4));
	DUMPREG(DISPC_VID_FIR_COEF_H(0, 5));
	DUMPREG(DISPC_VID_FIR_COEF_H(0, 6));
	DUMPREG(DISPC_VID_FIR_COEF_H(0, 7));
	DUMPREG(DISPC_VID_FIR_COEF_HV(0, 0));
	DUMPREG(DISPC_VID_FIR_COEF_HV(0, 1));
	DUMPREG(DISPC_VID_FIR_COEF_HV(0, 2));
	DUMPREG(DISPC_VID_FIR_COEF_HV(0, 3));
	DUMPREG(DISPC_VID_FIR_COEF_HV(0, 4));
	DUMPREG(DISPC_VID_FIR_COEF_HV(0, 5));
	DUMPREG(DISPC_VID_FIR_COEF_HV(0, 6));
	DUMPREG(DISPC_VID_FIR_COEF_HV(0, 7));
	DUMPREG(DISPC_VID_CONV_COEF(0, 0));
	DUMPREG(DISPC_VID_CONV_COEF(0, 1));
	DUMPREG(DISPC_VID_CONV_COEF(0, 2));
	DUMPREG(DISPC_VID_CONV_COEF(0, 3));
	DUMPREG(DISPC_VID_CONV_COEF(0, 4));
	DUMPREG(DISPC_VID_FIR_COEF_V(0, 0));
	DUMPREG(DISPC_VID_FIR_COEF_V(0, 1));
	DUMPREG(DISPC_VID_FIR_COEF_V(0, 2));
	DUMPREG(DISPC_VID_FIR_COEF_V(0, 3));
	DUMPREG(DISPC_VID_FIR_COEF_V(0, 4));
	DUMPREG(DISPC_VID_FIR_COEF_V(0, 5));
	DUMPREG(DISPC_VID_FIR_COEF_V(0, 6));
	DUMPREG(DISPC_VID_FIR_COEF_V(0, 7));

	DUMPREG(DISPC_VID_FIR_COEF_H(1, 0));
	DUMPREG(DISPC_VID_FIR_COEF_H(1, 1));
	DUMPREG(DISPC_VID_FIR_COEF_H(1, 2));
	DUMPREG(DISPC_VID_FIR_COEF_H(1, 3));
	DUMPREG(DISPC_VID_FIR_COEF_H(1, 4));
	DUMPREG(DISPC_VID_FIR_COEF_H(1, 5));
	DUMPREG(DISPC_VID_FIR_COEF_H(1, 6));
	DUMPREG(DISPC_VID_FIR_COEF_H(1, 7));
	DUMPREG(DISPC_VID_FIR_COEF_HV(1, 0));
	DUMPREG(DISPC_VID_FIR_COEF_HV(1, 1));
	DUMPREG(DISPC_VID_FIR_COEF_HV(1, 2));
	DUMPREG(DISPC_VID_FIR_COEF_HV(1, 3));
	DUMPREG(DISPC_VID_FIR_COEF_HV(1, 4));
	DUMPREG(DISPC_VID_FIR_COEF_HV(1, 5));
	DUMPREG(DISPC_VID_FIR_COEF_HV(1, 6));
	DUMPREG(DISPC_VID_FIR_COEF_HV(1, 7));
	DUMPREG(DISPC_VID_CONV_COEF(1, 0));
	DUMPREG(DISPC_VID_CONV_COEF(1, 1));
	DUMPREG(DISPC_VID_CONV_COEF(1, 2));
	DUMPREG(DISPC_VID_CONV_COEF(1, 3));
	DUMPREG(DISPC_VID_CONV_COEF(1, 4));
	DUMPREG(DISPC_VID_FIR_COEF_V(1, 0));
	DUMPREG(DISPC_VID_FIR_COEF_V(1, 1));
	DUMPREG(DISPC_VID_FIR_COEF_V(1, 2));
	DUMPREG(DISPC_VID_FIR_COEF_V(1, 3));
	DUMPREG(DISPC_VID_FIR_COEF_V(1, 4));
	DUMPREG(DISPC_VID_FIR_COEF_V(1, 5));
	DUMPREG(DISPC_VID_FIR_COEF_V(1, 6));
	DUMPREG(DISPC_VID_FIR_COEF_V(1, 7));

	DUMPREG(DISPC_VID_PRELOAD(0));
	DUMPREG(DISPC_VID_PRELOAD(1));

	dss_clk_disable(DSS_CLK_ICK | DSS_CLK_FCK1);
#undef DUMPREG
}

static void _dispc_set_pol_freq(enum omap_channel channel, bool onoff, bool rf,
				bool ieo, bool ipc, bool ihs, bool ivs,
				u8 acbi, u8 acb)
{
	u32 l = 0;

	DSSDBG("onoff %d rf %d ieo %d ipc %d ihs %d ivs %d acbi %d acb %d\n",
			onoff, rf, ieo, ipc, ihs, ivs, acbi, acb);

	l |= FLD_VAL(onoff, 17, 17);
	l |= FLD_VAL(rf, 16, 16);
	l |= FLD_VAL(ieo, 15, 15);
	l |= FLD_VAL(ipc, 14, 14);
	l |= FLD_VAL(ihs, 13, 13);
	l |= FLD_VAL(ivs, 12, 12);
	l |= FLD_VAL(acbi, 11, 8);
	l |= FLD_VAL(acb, 7, 0);

	enable_clocks(1);
	if (OMAP_DSS_CHANNEL_LCD2 == channel)
		dispc_write_reg(DISPC_POL_FREQ2, l);
	else
		dispc_write_reg(DISPC_POL_FREQ, l);
	enable_clocks(0);
}

void dispc_set_pol_freq(enum omap_channel channel,
			enum omap_panel_config config, u8 acbi, u8 acb)
{
	_dispc_set_pol_freq(channel, (config & OMAP_DSS_LCD_ONOFF) != 0,
			(config & OMAP_DSS_LCD_RF) != 0,
			(config & OMAP_DSS_LCD_IEO) != 0,
			(config & OMAP_DSS_LCD_IPC) != 0,
			(config & OMAP_DSS_LCD_IHS) != 0,
			(config & OMAP_DSS_LCD_IVS) != 0,
			acbi, acb);
}

/* with fck as input clock rate, find dispc dividers that produce req_pck */
void dispc_find_clk_divs(bool is_tft, unsigned long req_pck, unsigned long fck,
		struct dispc_clock_info *cinfo)
{
	u16 pcd_min = cpu_is_omap44xx() ? 1 : (is_tft ? 2 : 3);
	unsigned long best_pck;
	u16 best_ld, cur_ld;
	u16 best_pd, cur_pd;

	best_pck = 0;
	best_ld = 0;
	best_pd = 0;

	for (cur_ld = 1; cur_ld <= 255; ++cur_ld) {
		unsigned long lck = fck / cur_ld;

		for (cur_pd = pcd_min; cur_pd <= 255; ++cur_pd) {
			unsigned long pck = lck / cur_pd;
			long old_delta = abs(best_pck - req_pck);
			long new_delta = abs(pck - req_pck);

			if (best_pck == 0 || new_delta < old_delta) {
				best_pck = pck;
				best_ld = cur_ld;
				best_pd = cur_pd;

				if (pck == req_pck)
					goto found;
			}

			if (pck < req_pck)
				break;
		}

		if (lck / pcd_min < req_pck)
			break;
	}

found:
	cinfo->lck_div = best_ld;
	cinfo->pck_div = best_pd;
	cinfo->lck = fck / cinfo->lck_div;
	cinfo->pck = cinfo->lck / cinfo->pck_div;
}

/* calculate clock rates using dividers in cinfo */
int dispc_calc_clock_rates(unsigned long dispc_fclk_rate,
		struct dispc_clock_info *cinfo)
{
	if (cinfo->lck_div > 255 || cinfo->lck_div == 0)
		return -EINVAL;
	if (cinfo->pck_div < 2 || cinfo->pck_div > 255)
		return -EINVAL;

	cinfo->lck = dispc_fclk_rate / cinfo->lck_div;
	cinfo->pck = cinfo->lck / cinfo->pck_div;

	return 0;
}

void dispc_set_clock_div(enum omap_channel channel,
	struct dispc_clock_info *cinfo)
{
	DSSDBG("lck = %lu (%u)\n", cinfo->lck, cinfo->lck_div);
	DSSDBG("pck = %lu (%u)\n", cinfo->pck, cinfo->pck_div);

	dispc_set_lcd_divisor(channel, cinfo->lck_div,
		cinfo->pck_div);
}

void dispc_get_clock_div(enum omap_channel channel,
	struct dispc_clock_info *cinfo)
{
	unsigned long fck;

	fck = dispc_fclk_rate();
	if (OMAP_DSS_CHANNEL_LCD2 == channel) {
		cinfo->lck_div = REG_GET(DISPC_DIVISOR2, 23, 16);
		cinfo->pck_div = REG_GET(DISPC_DIVISOR2, 7, 0);
	} else {
		cinfo->lck_div = REG_GET(DISPC_DIVISOR, 23, 16);
		cinfo->pck_div = REG_GET(DISPC_DIVISOR, 7, 0);
	}
	cinfo->lck = fck / cinfo->lck_div;
	cinfo->pck = cinfo->lck / cinfo->pck_div;
}

/* dispc.irq_lock has to be locked by the caller */
static void _omap_dispc_set_irqs(void)
{
	u32 mask;
	u32 old_mask;
	int i;
	struct omap_dispc_isr_data *isr_data;

	mask = dispc.irq_error_mask;

	for (i = 0; i < DISPC_MAX_NR_ISRS; i++) {
		isr_data = &dispc.registered_isr[i];

		if (isr_data->isr == NULL)
			continue;

		mask |= isr_data->mask;
	}

	enable_clocks(1);

	old_mask = dispc_read_reg(DISPC_IRQENABLE);
	/* clear the irqstatus for newly enabled irqs */
	dispc_write_reg(DISPC_IRQSTATUS, (mask ^ old_mask) & mask);

	dispc_write_reg(DISPC_IRQENABLE, mask);

	enable_clocks(0);
}

int omap_dispc_register_isr(omap_dispc_isr_t isr, void *arg, u32 mask)
{
	int i;
	int ret;
	unsigned long flags;
	struct omap_dispc_isr_data *isr_data;

	if (isr == NULL)
		return -EINVAL;

	if (!dss_get_mainclk_state()) {
		DSSERR("trying to register DSS isr with mainclk disabled\n");
		return -EINVAL;
	}
	spin_lock_irqsave(&dispc.irq_lock, flags);

	/* check for duplicate entry */
	for (i = 0; i < DISPC_MAX_NR_ISRS; i++) {
		isr_data = &dispc.registered_isr[i];
		if (isr_data->isr == isr && isr_data->arg == arg &&
				isr_data->mask == mask) {
			ret = -EINVAL;
			goto err;
		}
	}

	isr_data = NULL;
	ret = -EBUSY;

	for (i = 0; i < DISPC_MAX_NR_ISRS; i++) {
		isr_data = &dispc.registered_isr[i];

		if (isr_data->isr != NULL)
			continue;

		isr_data->isr = isr;
		isr_data->arg = arg;
		isr_data->mask = mask;
		ret = 0;

		break;
	}

	_omap_dispc_set_irqs();

	spin_unlock_irqrestore(&dispc.irq_lock, flags);

	return 0;
err:
	spin_unlock_irqrestore(&dispc.irq_lock, flags);

	return ret;
}
EXPORT_SYMBOL(omap_dispc_register_isr);

int omap_dispc_unregister_isr(omap_dispc_isr_t isr, void *arg, u32 mask)
{
	int i;
	unsigned long flags;
	int ret = -EINVAL;
	struct omap_dispc_isr_data *isr_data;

	spin_lock_irqsave(&dispc.irq_lock, flags);

	for (i = 0; i < DISPC_MAX_NR_ISRS; i++) {
		isr_data = &dispc.registered_isr[i];
		if (isr_data->isr != isr || isr_data->arg != arg ||
				isr_data->mask != mask)
			continue;

		/* found the correct isr */

		isr_data->isr = NULL;
		isr_data->arg = NULL;
		isr_data->mask = 0;

		ret = 0;
		break;
	}

	if (ret == 0) {
		if (dss_get_mainclk_state())
			_omap_dispc_set_irqs();
		else
			DSSINFO("unregistering DSS isr with mainclk off\n");
	}

	spin_unlock_irqrestore(&dispc.irq_lock, flags);

	return ret;
}
EXPORT_SYMBOL(omap_dispc_unregister_isr);

#ifdef DEBUG
static void print_irq_status(u32 status)
{
	if ((status & dispc.irq_error_mask) == 0)
		return;

	printk(KERN_DEBUG "DISPC IRQ: 0x%x: ", status);

#define PIS(x) \
	if (status & DISPC_IRQ_##x) \
		printk(#x " ");
	PIS(GFX_FIFO_UNDERFLOW);
	PIS(OCP_ERR);
	PIS(VID1_FIFO_UNDERFLOW);
	PIS(VID2_FIFO_UNDERFLOW);
	PIS(SYNC_LOST);
	PIS(SYNC_LOST_DIGIT);
#undef PIS

	printk("\n");
}
#endif

/* Called from dss.c. Note that we don't touch clocks here,
 * but we presume they are on because we got an IRQ. However,
 * an irq handler may turn the clocks off, so we may not have
 * clock later in the function. */
void dispc_irq_handler(void)
{
	int i;
	u32 irqstatus;
	u32 handledirqs = 0;
	u32 unhandled_errors;
	struct omap_dispc_isr_data *isr_data;
	struct omap_dispc_isr_data registered_isr[DISPC_MAX_NR_ISRS];

	spin_lock(&dispc.irq_lock);

	irqstatus = dispc_read_reg(DISPC_IRQSTATUS);

#ifdef CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS
	spin_lock(&dispc.irq_stats_lock);
	dispc.irq_stats.irq_count++;
	dss_collect_irq_stats(irqstatus, dispc.irq_stats.irqs);
	spin_unlock(&dispc.irq_stats_lock);
#endif

#ifdef DEBUG
	if (dss_debug)
		print_irq_status(irqstatus);
#endif
	/* Ack the interrupt. Do it here before clocks are possibly turned
	 * off */
	dispc_write_reg(DISPC_IRQSTATUS, irqstatus);
	/* flush posted write */
	dispc_read_reg(DISPC_IRQSTATUS);

	/* make a copy and unlock, so that isrs can unregister
	 * themselves */
	memcpy(registered_isr, dispc.registered_isr,
			sizeof(registered_isr));

	spin_unlock(&dispc.irq_lock);

	for (i = 0; i < DISPC_MAX_NR_ISRS; i++) {
		isr_data = &registered_isr[i];

		if (!isr_data->isr)
			continue;

		if (isr_data->mask & irqstatus) {
			isr_data->isr(isr_data->arg, irqstatus);
			handledirqs |= isr_data->mask;
//Change for OMAPS00239505
			if (isr_data->mask & irqstatus & DISPC_IRQ_VSYNC)
				if (dispc_go_busy(OMAP_DSS_CHANNEL_LCD))
					break;
//Change for OMAPS00239505
		}
	}

	spin_lock(&dispc.irq_lock);

	unhandled_errors = irqstatus & ~handledirqs & dispc.irq_error_mask;

	if (unhandled_errors) {
		dispc.error_irqs |= unhandled_errors;

		dispc.irq_error_mask &= ~unhandled_errors;
		_omap_dispc_set_irqs();

		schedule_work(&dispc.error_work);
	}

	spin_unlock(&dispc.irq_lock);
}

int omapdss_manager_reset(struct omap_overlay_manager *mgr)
{
	bool enable;
	int i, ret = 0;

	if (!mgr || !mgr->device)
		return -EINVAL;

	enable = mgr->device->state == OMAP_DSS_DISPLAY_ACTIVE;
	if (mgr->device->driver->reset)
		mgr->device->driver->reset(mgr->device,
						OMAP_DSS_RESET_OFF);
	else
		omapdss_display_disable(mgr->device);

	for (i = 0; i < omap_dss_get_num_overlays(); ++i) {
		struct omap_overlay *ovl;
		ovl = omap_dss_get_overlay(i);

		if (!(ovl->caps & OMAP_DSS_OVL_CAP_DISPC))
			continue;

		if (ovl->id != 0 && ovl->manager == mgr)
			dispc_enable_plane(ovl->id, 0);
	}

	dispc_go(mgr->id);
	mdelay(50);
	if (enable) {
		if (mgr->device->driver->reset) {
			ret = mgr->device->driver->reset(mgr->device,
						OMAP_DSS_RESET_ON);
			if (ret)
				omapdss_display_disable(mgr->device);
		} else
			ret = omapdss_display_enable(mgr->device);
	}

	return ret;
}

int omapdss_channel_reset(enum omap_channel channel)
{
	int i;
	for (i = 0; i < omap_dss_get_num_overlay_managers(); ++i) {
		struct omap_overlay_manager *mgr;
		mgr = omap_dss_get_overlay_manager(i);
		if (!mgr) {
			WARN_ON(1);
			continue;
		}
		if (mgr->id == channel)
			return omapdss_manager_reset(mgr);
	}
	return -EINVAL;
}

static void dispc_error_worker(struct work_struct *work)
{
	int i;
	u32 errors;
	unsigned long flags;

	spin_lock_irqsave(&dispc.irq_lock, flags);
	errors = dispc.error_irqs;
	dispc.error_irqs = 0;
	spin_unlock_irqrestore(&dispc.irq_lock, flags);

	if (errors & DISPC_IRQ_GFX_FIFO_UNDERFLOW) {
		DSSERR("GFX_FIFO_UNDERFLOW, disabling GFX\n");
		for (i = 0; i < omap_dss_get_num_overlays(); ++i) {
			struct omap_overlay *ovl;
			ovl = omap_dss_get_overlay(i);

			if (!(ovl->caps & OMAP_DSS_OVL_CAP_DISPC))
				continue;

			if (ovl->id == 0) {
				dispc_enable_plane(ovl->id, 0);
				dispc_go(ovl->manager->id);
				mdelay(50);
				break;
			}
		}
	}

	if (errors & DISPC_IRQ_VID1_FIFO_UNDERFLOW) {
		DSSERR("VID1_FIFO_UNDERFLOW, disabling VID1\n");
		for (i = 0; i < omap_dss_get_num_overlays(); ++i) {
			struct omap_overlay *ovl;
			ovl = omap_dss_get_overlay(i);

			if (!(ovl->caps & OMAP_DSS_OVL_CAP_DISPC))
				continue;

			if (ovl->id == 1) {
				dispc_enable_plane(ovl->id, 0);
				dispc_go(ovl->manager->id);
				mdelay(50);
				break;
			}
		}
	}

	if (errors & DISPC_IRQ_VID2_FIFO_UNDERFLOW) {
		DSSERR("VID2_FIFO_UNDERFLOW, disabling VID2\n");
		for (i = 0; i < omap_dss_get_num_overlays(); ++i) {
			struct omap_overlay *ovl;
			ovl = omap_dss_get_overlay(i);

			if (!(ovl->caps & OMAP_DSS_OVL_CAP_DISPC))
				continue;

			if (ovl->id == 2) {
				dispc_enable_plane(ovl->id, 0);
				dispc_go(ovl->manager->id);
				mdelay(50);
				break;
			}
		}
	}
	if (errors & DISPC_IRQ_VID3_FIFO_UNDERFLOW) {
		DSSERR("VID3_FIFO_UNDERFLOW, disabling VID2\n");
		for (i = 0; i < omap_dss_get_num_overlays(); ++i) {
			struct omap_overlay *ovl;
			ovl = omap_dss_get_overlay(i);

			if (!(ovl->caps & OMAP_DSS_OVL_CAP_DISPC))
				continue;

			if (ovl->id == 3) {
				dispc_enable_plane(ovl->id, 0);
				dispc_go(ovl->manager->id);
				mdelay(50);
				break;
			}
		}
	}

	if (errors & DISPC_IRQ_SYNC_LOST) {
		DSSERR("SYNC_LOST, disabling LCD\n");

		omapdss_channel_reset(OMAP_DSS_CHANNEL_LCD);
	}
	if (errors & DISPC_IRQ_SYNC_LOST_2) {
		DSSERR("SYNC_LOST for LCD2, disabling LCD2\n");

		omapdss_channel_reset(OMAP_DSS_CHANNEL_LCD2);
	}

	if (errors & DISPC_IRQ_SYNC_LOST_DIGIT) {
		DSSERR("SYNC_LOST_DIGIT\n");
		DSSERR("SYNC_LOST_DIGIT, disabling TV\n");

		/* WORKAROUND: Currently on OMAP4 if we get digital underflow we are
		putting the panel size to be zero. This is causing V4L2 overlay to
		fail. Temporarily disabling underflow handing till actual fix is found.
		No side effects found on the functionality of HDMI module */
		if (!cpu_is_omap44xx())
			omapdss_channel_reset(OMAP_DSS_CHANNEL_DIGIT);
	}

	if (errors & DISPC_IRQ_OCP_ERR) {
		DSSERR("OCP_ERR\n");
		for (i = 0; i < omap_dss_get_num_overlay_managers(); ++i) {
			struct omap_overlay_manager *mgr;
			mgr = omap_dss_get_overlay_manager(i);

			if (mgr->caps & OMAP_DSS_OVL_CAP_DISPC)
				omapdss_display_disable(mgr->device);
		}
	}

	spin_lock_irqsave(&dispc.irq_lock, flags);
	dispc.irq_error_mask |= errors;
	_omap_dispc_set_irqs();
	spin_unlock_irqrestore(&dispc.irq_lock, flags);
}

int omap_dispc_wait_for_irq_timeout(u32 irqmask, unsigned long timeout)
{
	void dispc_irq_wait_handler(void *data, u32 mask)
	{
		complete((struct completion *)data);
	}

	int r;
	DECLARE_COMPLETION_ONSTACK(completion);

	r = omap_dispc_register_isr(dispc_irq_wait_handler, &completion,
			irqmask);

	if (r)
		return r;

	timeout = wait_for_completion_timeout(&completion, timeout);

	omap_dispc_unregister_isr(dispc_irq_wait_handler, &completion, irqmask);

	if (timeout == 0)
		return -ETIMEDOUT;

	if (timeout == -ERESTARTSYS)
		return -ERESTARTSYS;

	return 0;
}

int omap_dispc_wait_for_irq_interruptible_timeout(u32 irqmask,
		unsigned long timeout)
{
	void dispc_irq_wait_handler(void *data, u32 mask)
	{
		complete((struct completion *)data);
	}

	int r;
	DECLARE_COMPLETION_ONSTACK(completion);

	r = omap_dispc_register_isr(dispc_irq_wait_handler, &completion,
			irqmask);

	if (r)
		return r;

	timeout = wait_for_completion_interruptible_timeout(&completion,
			timeout);

	omap_dispc_unregister_isr(dispc_irq_wait_handler, &completion, irqmask);

	if (timeout == 0)
		return -ETIMEDOUT;

	if (timeout == -ERESTARTSYS)
		return -ERESTARTSYS;

	return 0;
}

#ifdef CONFIG_OMAP2_DSS_FAKE_VSYNC
void dispc_fake_vsync_irq(enum omap_dsi_index ix)
{
	u32 irqstatus = DISPC_IRQ_VSYNC;
	int i;

	WARN_ON(!in_interrupt());

	switch (ix) {
	case DSI1:
		irqstatus = DISPC_IRQ_VSYNC;
		break;
	case DSI2:
		irqstatus = DISPC_IRQ_VSYNC2;
		break;
	default:
		DSSERR("Invalid display id for fake vsync\n");
		return;
	}

	fake_vsync = 1;
	wmb();
	for (i = 0; i < DISPC_MAX_NR_ISRS; i++) {
		struct omap_dispc_isr_data *isr_data;
		isr_data = &dispc.registered_isr[i];

		if (!isr_data->isr)
			continue;

		if (isr_data->mask & irqstatus)
			isr_data->isr(isr_data->arg, irqstatus);
	}
	fake_vsync = 0;
	wmb();
}

bool dispc_is_vsync_fake(void)
{
	rmb();
	return (fake_vsync == 1);
}
#else /* CONFIG_OMAP2_DSS_FAKE_VSYNC not defined */
bool dispc_is_vsync_fake(void)
{
	return false;
}
#endif /* CONFIG_OMAP2_DSS_FAKE_VSYNC */

static void _omap_dispc_initialize_irq(void)
{
	unsigned long flags;

	spin_lock_irqsave(&dispc.irq_lock, flags);

	memset(dispc.registered_isr, 0, sizeof(dispc.registered_isr));

	dispc.irq_error_mask = DISPC_IRQ_MASK_ERROR;

	/* there's SYNC_LOST_DIGIT waiting after enabling the DSS,
	 * so clear it */
	dispc_write_reg(DISPC_IRQSTATUS, dispc_read_reg(DISPC_IRQSTATUS));

	_omap_dispc_set_irqs();

	spin_unlock_irqrestore(&dispc.irq_lock, flags);
}

void dispc_enable_sidle(void)
{
	REG_FLD_MOD(DISPC_SYSCONFIG, 2, 4, 3);	/* SIDLEMODE: smart idle */
}

void dispc_disable_sidle(void)
{
	REG_FLD_MOD(DISPC_SYSCONFIG, 1, 4, 3);	/* SIDLEMODE: no idle */
}

static void _omap_dispc_initial_config(void)
{
	u32 l;

	l = dispc_read_reg(DISPC_SYSCONFIG);
	l = FLD_MOD(l, 2, 13, 12);	/* MIDLEMODE: smart standby */
	l = FLD_MOD(l, 2, 4, 3);	/* SIDLEMODE: smart idle */
	l = FLD_MOD(l, 1, 2, 2);	/* ENWAKEUP */
	l = FLD_MOD(l, 1, 0, 0);	/* AUTOIDLE */
	dispc_write_reg(DISPC_SYSCONFIG, l);

	/* FUNCGATED */
	if (!cpu_is_omap44xx())
		REG_FLD_MOD(DISPC_CONFIG, 1, 9, 9);

	/* L3 firewall setting: enable access to OCM RAM */
	/* XXX this should be somewhere in plat-omap */
	if (cpu_is_omap24xx())
		__raw_writel(0x402000b0, OMAP2_L3_IO_ADDRESS(0x680050a0));

	if (cpu_is_omap44xx())
		_dispc_init_wb_color_conv_coef();

	dispc_set_loadmode(OMAP_DSS_LOAD_FRAME_ONLY);

	dispc_read_plane_fifo_sizes();

	/* Enabling the DISPC_DIVISOR and setting the LCD to 1 */
	if (cpu_is_omap44xx()) {
		REG_FLD_MOD(DISPC_DIVISOR1, 1, 0, 0);
		REG_FLD_MOD(DISPC_DIVISOR1, 1, 23, 16);
	}
}

int dispc_init(struct platform_device *pdev)
{
	u32 rev;
	struct resource *dispc_mem;

	dispc.pdata = pdev->dev.platform_data;
	dispc.pdev = pdev;

	spin_lock_init(&dispc.irq_lock);

#ifdef CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS
	spin_lock_init(&dispc.irq_stats_lock);
	dispc.irq_stats.last_reset = jiffies;
#endif

	INIT_WORK(&dispc.error_work, dispc_error_worker);
	if (cpu_is_omap44xx())
		dispc_mem = platform_get_resource(pdev, IORESOURCE_MEM, 1);
	else
		dispc_mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	dispc_base = dispc.base = ioremap(dispc_mem->start,
		resource_size(dispc_mem));
	if (!dispc.base) {
		DSSERR("can't ioremap DISPC\n");
		return -ENOMEM;
	}

	fake_vsync = 0;
	enable_clocks(1);

	_omap_dispc_initial_config();

	_omap_dispc_initialize_irq();

	dispc_save_context();

	rev = dispc_read_reg(DISPC_REVISION);
	printk(KERN_INFO "OMAP DISPC rev %d.%d\n",
		   FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0));
		dispc_write_reg(DISPC_LINE_NUMBER, 0x95);	//swin.kim add

#ifndef CONFIG_FB_OMAP_BOOTLOADER_INIT

	enable_clocks(0);
#endif

	return 0;
}

void dispc_exit(void)
{
	iounmap(dispc.base);
}

void dispc_enable_plane(enum omap_plane plane, bool enable)
{
	DSSDBG("dispc_enable_plane %d, %d\n", plane, enable);

	if(plane == OMAP_DSS_VIDEO1) {
#if 0
	printk("Reducing the refresh rate\n");
//Switch to lower refresh rate
	timing_h = dispc_read_reg(DISPC_TIMING_H);
        timing_h = FLD_MOD(timing_h, (38-1), 7, 0);
	dispc_write_reg(DISPC_TIMING_H, timing_h);
	reduced_rate = 1;
#endif
	if(enable) {
		vid_in_use = 1;
	}
	else {
		vid_in_use = 0;
	}

	}





	enable_clocks(1);
	_dispc_enable_plane(plane, enable);
	enable_clocks(0);
}

int dispc_setup_plane(enum omap_plane plane,
			u32 paddr, u16 screen_width,
			u16 pos_x, u16 pos_y,
			u16 width, u16 height,
			u16 out_width, u16 out_height,
			enum omap_color_mode color_mode,
			struct omap_dss_yuv2rgb_conv *yuv2rgb_conv,
			enum device_n_buffer_type ilace,
			int x_decim, int y_decim, bool three_tap,
			enum omap_dss_rotation_type rotation_type,
			u8 rotation, bool mirror, u8 global_alpha,
			enum omap_channel channel, u32 puv_addr,
			u16 pic_height, bool wb_source)

{
	int r = 0;

	DSSDBG("dispc_setup_plane %d, pa %x, sw %d, %d,%d, %dx%d -> %dx%d, "
		"ilace %d, decim %dx%d, %d-tap, cmode %x, rot %d, mir %d "
		"chan %d\n",
		   plane, paddr, screen_width, pos_x, pos_y,
		   width, height,
		   out_width, out_height,
		   ilace, x_decim, y_decim, three_tap ? 3 : 5, color_mode,
		   rotation, mirror, channel);

	enable_clocks(1);

	r = _dispc_setup_plane(plane,
			   paddr, screen_width,
			   pos_x, pos_y,
			   width, height,
			   out_width, out_height,
			   color_mode,
			   yuv2rgb_conv,
			   ilace, x_decim, y_decim, three_tap,
			   rotation_type,
			   rotation, mirror,
			   global_alpha,
			   channel, puv_addr,
			   pic_height, wb_source);

	enable_clocks(0);

	return r;
}

/* retrives the new adress from BA1 and puts it into BA0 */
void change_base_address(int plane, u32 p_uv_addr)

{
	u32 val;
	val = dispc_read_reg(DISPC_VID_BA1(plane - 1));
	dispc_write_reg(DISPC_VID_BA0(plane - 1), val);
	if (p_uv_addr) {
		val = dispc_read_reg(DISPC_VID_BA_UV1(plane - 1));
		dispc_write_reg(DISPC_VID_BA_UV0(plane - 1), val);
	}
}

/* Writeback*/
int dispc_setup_wb(struct writeback_cache_data *wb)
{
	u8 rotation = 0;
	int ch_width, ch_height, out_ch_width, out_ch_height, scale_x, scale_y;
	u32 paddr = wb->paddr;
	u32 puv_addr = wb->puv_addr; /* relevant for NV12 format only */
	u16 out_width = wb->width;
	u16 out_height	= wb->height;
	u16 width = wb->input_width;
	u16 height = wb->input_height;
	u32 lines_to_skip = wb->line_skip;

	enum omap_color_mode color_mode = wb->color_mode;  /* output color */

	u32 fifo_low = wb->fifo_low;
	u32 fifo_high = wb->fifo_high;
	enum omap_writeback_source			source = wb->source;

	enum omap_plane plane = OMAP_DSS_WB;

	const int maxdownscale = 2;
	bool three_taps = 0;
	int cconv = 0;
	s32 row_inc = 0;
	s32 pix_inc;
	int truncate = 0;
//Change for OMAPS00239756
	bool vdma = false;
//Change for OMAPS00239756
	DSSDBG("dispc_setup_wb\n");
	DSSDBG("Maxds = %d\n", maxdownscale);
	DSSDBG("out_width, width = %d, %d\n", (int) out_width, (int) width);
	DSSDBG("out_height, height = %d, %d\n", (int) out_height, (int) height);

	if (paddr == 0) {
		printk(KERN_ERR "dispc_setup_wb paddr NULL\n");
		return -EINVAL;
		}

	/* validate color format and 5taps*/
	if (out_width < width / maxdownscale ||
			out_width > width * 8) {
		printk(KERN_ERR "dispc_setup_wb out_width not in range\n");
		return -EINVAL;
	}
	if (out_height < height / maxdownscale ||
			out_height > height * 8){
		printk(KERN_ERR "dispc_setup_wb out_height not in range\n");
		return -EINVAL;
	}
	/* validate color format and 5taps */
	DSSDBG(KERN_ERR "%d color mode %d input color mode",
		color_mode, wb->input_color_mode);

	switch (color_mode) {
	case OMAP_DSS_COLOR_RGB16:
	case OMAP_DSS_COLOR_RGB24P:
	case OMAP_DSS_COLOR_ARGB16:
	case OMAP_DSS_COLOR_RGBA12:
	case OMAP_DSS_COLOR_XRGB12:
	case OMAP_DSS_COLOR_ARGB16_1555:
	case OMAP_DSS_COLOR_RGBX24_32_ALGN:
	case OMAP_DSS_COLOR_XRGB15:
		truncate = 1;
		break;
	case OMAP_DSS_COLOR_ARGB32:
	case OMAP_DSS_COLOR_RGBA32:
	case OMAP_DSS_COLOR_RGB24U:
		break;
	case OMAP_DSS_COLOR_NV12:
	case OMAP_DSS_COLOR_YUV2:
	case OMAP_DSS_COLOR_UYVY:
		cconv = 1;
		break;
	default:
		return -EINVAL;
	}

	if (width > 1280)
		three_taps = 1;

	enable_clocks(1);

	REG_FLD_MOD(dispc_reg_att[plane], truncate, 10, 10);

	/* We handle ONLY overlays as source yet, NOT Managers */
	/* TODO: remove this check once managers are accepted as source */
	if (source > OMAP_WB_TV_MANAGER) {
		REG_FLD_MOD(dispc_reg_att[plane], source, 18, 16);
#ifndef CONFIG_OMAP4_ES1
		/* Memory to memory mode bit is set on ES 2.0 */
		REG_FLD_MOD(dispc_reg_att[plane], 1, 19, 19);
#endif
	}

	pix_inc = 0x1;
	if ((paddr >= 0x60000000) && (paddr <= 0x7fffffff)) {
#ifdef CONFIG_TILER_OMAP
		unsigned long tiler_width, tiler_height;
		struct tiler_view_orient orient = {0};
		u8 mirror = 0;
		unsigned offset1 = 0;
		enum device_n_buffer_type ilace = PBUF_PDEV;
		u16 pic_height = 0; /* not required in case of progressive cases */
		u8 mir_x = 0, mir_y = 0;
		tiler_width = out_width, tiler_height = out_height;

		calc_tiler_row_rotation(rotation, out_width,
			color_mode, lines_to_skip+1, /* y_decim = 1 */
			&row_inc,
			&offset1, ilace,
			pic_height);

		/* mirroring is applied before rotataion */
		/* mirroring is applied before rotataion */
		if (rotation & 1)
			rotation ^= 2;

		tiler_rotate_view(&orient, rotation * 90);

		if (mirror) {
			if (rotation & 1)
				mir_x = 1;
			else
				mir_y = 1;
		}
		orient.x_invert ^= mir_x;
		orient.y_invert ^= mir_y;

		if (orient.rotate_90 & 1)
			swap(tiler_width, tiler_height);

		if (color_mode == OMAP_DSS_COLOR_YUV2 ||
			color_mode == OMAP_DSS_COLOR_UYVY)
			tiler_width /= 2;

		paddr = tiler_reorient_topleft(
			tiler_get_natural_addr((void *)paddr),
			orient, tiler_width, tiler_height);

		if (puv_addr)
			puv_addr = tiler_reorient_topleft(
				tiler_get_natural_addr((void *)puv_addr),
				orient, tiler_width/2, tiler_height/2);

		DSSDBG("rotated addresses: 0x%0x, 0x%0x\n",
						paddr, puv_addr);
		/* set BURSTTYPE if rotation is non-zero */
		REG_FLD_MOD(dispc_reg_att[plane], 0x1, 8, 8);
#endif
	} else {
		row_inc = 1;
		if (lines_to_skip) {
			u8 ps = 2;

			switch (color_mode) {
			case OMAP_DSS_COLOR_RGB24P:
			case OMAP_DSS_COLOR_RGB24U:
			case OMAP_DSS_COLOR_ARGB32:
			case OMAP_DSS_COLOR_RGBA32:
			case OMAP_DSS_COLOR_RGBX32:
				ps = 4;
				break;
			case OMAP_DSS_COLOR_NV12:
				ps = 1;
				break;
			default:
				;
			}
			row_inc += width * ps * lines_to_skip;
		}
	}


	_dispc_set_color_mode(plane, color_mode);

	_dispc_set_plane_ba0(plane, paddr);
	_dispc_set_plane_ba1(plane, paddr);
	if (OMAP_DSS_COLOR_NV12 == color_mode) {
		_dispc_set_plane_ba_uv0(plane, puv_addr);
		_dispc_set_plane_ba_uv1(plane, puv_addr);

		/* DOUBLESTRIDE : 0 for 90-, 270-; 1 for 0- and 180- */
		if (rotation == 1 || rotation == 3)
			REG_FLD_MOD(dispc_reg_att[plane], 0x0, 22, 22);
		else
			REG_FLD_MOD(dispc_reg_att[plane], 0x1, 22, 22);
	}
	_dispc_set_row_inc(plane, row_inc);
	_dispc_set_pix_inc(plane, pix_inc);

	DSSDBG("%dx%d -> %p,%p %dx%d\n",
		   width, height,
		   (void *)paddr, (void *)puv_addr, out_width, out_height);

	/*WB PIC_SIZE is the final destination size*/
	_dispc_set_pic_size(plane, out_width, out_height);
	dispc_setup_plane_fifo(plane, fifo_low, fifo_high);

	/* non interlaced */
	ch_width = width;
	ch_height = height;
	out_ch_width = out_width;
	out_ch_height = out_height;

	/* we must scale NV12 format */
	switch (color_mode) {
	case OMAP_DSS_COLOR_NV12:
		out_ch_height >>= 1;
	case OMAP_DSS_COLOR_UYVY:
	case OMAP_DSS_COLOR_YUV2:
		out_ch_width >>= 1;
	default:
		;
	}
//Change for OMAPS00239756
	vdma = dispc_is_vdma_req(rotation, color_mode);
	if (vdma)
		three_taps = false;
//Change for OMAPS00239756
	DSSDBG("WB ch_width %d ch_height %d out_ch_width %d out_ch_height %d",
		ch_width, ch_height, out_ch_width, out_ch_height);

	/* we must scale NV12 format */
	scale_x = width != out_width || ch_width != out_ch_width;
	scale_y = height != out_height || ch_height != out_ch_height;

	DSSDBG(KERN_ERR"%d scale_x %d scale y ", scale_x, scale_y);
	/*WB size is the size delivered by Video pipeline*/
	_dispc_set_vid_size(plane, width, height);

	_dispc_set_scaling(plane, width, height,
			out_width, out_height,
//Change for OMAPS00239756
			0, three_taps, false, scale_x, scale_y, vdma);
//Change for OMAPS00239756
	if (out_ch_width != out_width) {
		/* this is true for YUV formats */
		DSSDBG("scale uv set");
		_dispc_set_scaling_uv(plane, ch_width, ch_height,
				out_ch_width, out_ch_height, 0,
				three_taps, false, scale_x, scale_y);
	}

	_dispc_enable_vid_color_conv(plane, cconv);
	pix_inc = dispc_read_reg(dispc_reg_att[plane]);
	DSSDBG("vid[%d] attributes = %x\n", plane, pix_inc);

	enable_clocks(0);

	return 0;
}

void dispc_flush_wb(struct writeback_cache_data *wb)
{
	enum omap_writeback_source source = wb->source;
	enum omap_plane plane = OMAP_DSS_WB;
	enum omap_plane input_plane;

	if (source > OMAP_WB_TV_MANAGER) {
		input_plane = (source - 3);
		enable_clocks(1);
		REG_FLD_MOD(dispc_reg_att[input_plane], 0x0, 31, 30);
#ifndef CONFIG_OMAP4_ES1
		/* Memory to memory mode bit is set on ES 2.0 */
		REG_FLD_MOD(dispc_reg_att[plane], 0, 19, 19);
#endif
		enable_clocks(0);
	}
}

void dispc_go_wb(void)
{
	enable_clocks(1);

	if (REG_GET(DISPC_CONTROL2, 6, 6) == 1) {
		DSSERR("GO bit not down for WB\n");
		goto end;
	}
	REG_FLD_MOD(DISPC_CONTROL2, 1, 6, 6);
	DSSDBG("dispc_go_wb\n");
end:
	enable_clocks(0);
}

void dispc_cancel_go_wb(void)
{
	enable_clocks(1);
	if (REG_GET(DISPC_CONTROL2, 6, 6) == 1)
		REG_FLD_MOD(DISPC_CONTROL2, 0, 6, 6);
	enable_clocks(0);
}
#ifdef VID_SYNC_LOST
void modify_lcd_timing(int enable)
{
	u32 regval;
	enable_clocks(1);
	if(enable) {
//Reduce the refresh rate
		printk("Reducing the refresh rate\n");
		regval = omap_readl(0x48050464);
	        regval &= ~0xFF;
		regval |= 0x25;		//HSW = 38
        	omap_writel(regval,0x48050464);
	}
	else {
		printk("Refresh rate restored\n");
		regval = omap_readl(0x48050464);
                regval &= ~0xFF;
                regval |= 0x02;         //HSW = 3
                omap_writel(regval,0x48050464);
	}
	dispc_go(0);
	enable_clocks(0);

}
EXPORT_SYMBOL(modify_lcd_timing);
#endif

#ifdef LCD_REFRESH_CHANGE
void reduce_refresh_rate(int enable)
{
        u32 regval;
        enable_clocks(1);
        if(enable) {
//Reduce the refresh rate
//                printk("Reducing the refresh rate\n");
                regval = omap_readl(0x48050464);
                regval &= ~0xFF;
                regval |= 0x3F;         //HSW = 64
                omap_writel(regval,0x48050464);
        }
        else {
//Increase the Refresh Rate
//                printk("Refresh rate restored\n");
                regval = omap_readl(0x48050464);
                regval &= ~0xFF;
                regval |= 0x02;         //HSW = 3
                omap_writel(regval,0x48050464);
        }
        dispc_go(0);
        enable_clocks(0);
	return;

}
EXPORT_SYMBOL(reduce_refresh_rate);
#endif

