{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.209655,
	"cts__clock__skew__setup__pre_repair": 0.338377,
	"cts__clock__skew__hold__pre_repair": 0.338377,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.309413,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0474141,
	"cts__timing__drv__max_cap__pre_repair": 18,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 84,
	"cts__power__internal__total__pre_repair": 0.0429371,
	"cts__power__switching__total__pre_repair": 0.0221455,
	"cts__power__leakage__total__pre_repair": 0.0038612,
	"cts__power__total__pre_repair": 0.0689439,
	"cts__design__io__pre_repair": 2039,
	"cts__design__die__area__pre_repair": 393869,
	"cts__design__core__area__pre_repair": 380263,
	"cts__design__instance__count__pre_repair": 83403,
	"cts__design__instance__area__pre_repair": 174908,
	"cts__design__instance__count__stdcell__pre_repair": 83403,
	"cts__design__instance__area__stdcell__pre_repair": 174908,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.459967,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.459967,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.209655,
	"cts__clock__skew__setup__post_repair": 0.338377,
	"cts__clock__skew__hold__post_repair": 0.338377,
	"cts__timing__drv__max_slew_limit__post_repair": 0.309413,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0474141,
	"cts__timing__drv__max_cap__post_repair": 18,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 84,
	"cts__power__internal__total__post_repair": 0.0429371,
	"cts__power__switching__total__post_repair": 0.0221455,
	"cts__power__leakage__total__post_repair": 0.0038612,
	"cts__power__total__post_repair": 0.0689439,
	"cts__design__io__post_repair": 2039,
	"cts__design__die__area__post_repair": 393869,
	"cts__design__core__area__post_repair": 380263,
	"cts__design__instance__count__post_repair": 83403,
	"cts__design__instance__area__post_repair": 174908,
	"cts__design__instance__count__stdcell__post_repair": 83403,
	"cts__design__instance__area__stdcell__post_repair": 174908,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.459967,
	"cts__design__instance__utilization__stdcell__post_repair": 0.459967,
	"cts__design__instance__displacement__total": 3206.79,
	"cts__design__instance__displacement__mean": 0.038,
	"cts__design__instance__displacement__max": 5.53,
	"cts__route__wirelength__estimated": 1.7792e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 4,
	"cts__design__instance__displacement__total": 3.885,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 1.574,
	"cts__route__wirelength__estimated": 1.77939e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.207167,
	"cts__clock__skew__setup": 0.336624,
	"cts__clock__skew__hold": 0.336624,
	"cts__timing__drv__max_slew_limit": 0.309884,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.0458186,
	"cts__timing__drv__max_cap": 20,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0429416,
	"cts__power__switching__total": 0.0222376,
	"cts__power__leakage__total": 0.00386125,
	"cts__power__total": 0.0690405,
	"cts__design__io": 2039,
	"cts__design__die__area": 393869,
	"cts__design__core__area": 380263,
	"cts__design__instance__count": 83407,
	"cts__design__instance__area": 174911,
	"cts__design__instance__count__stdcell": 83407,
	"cts__design__instance__area__stdcell": 174911,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.459975,
	"cts__design__instance__utilization__stdcell": 0.459975
}