

================================================================
== Vitis HLS Report for 'HCD'
================================================================
* Date:           Fri Oct 15 01:03:53 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        tmp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max    | min |   max   |   Type   |
    +---------+---------+-----------+-----------+-----+---------+----------+
    |     1500|  3637897|  15.000 us|  36.379 ms|  965|  3637356|  dataflow|
    +---------+---------+-----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                      |                   |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +----------------------+-------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |men2str_U0            |men2str            |       12|    43020|   0.120 us|   0.430 ms|   12|    43020|     none|
        |blur_diff_U0          |blur_diff          |      964|    36173|   9.640 us|   0.362 ms|  964|    36173|     none|
        |str2mem_U0            |str2mem            |        1|  3637355|  10.000 ns|  36.374 ms|    1|  3637355|     none|
        |find_local_maxima_U0  |find_local_maxima  |      963|    35277|   9.630 us|   0.353 ms|  963|    35277|     none|
        |blur_img3_U0          |blur_img3          |      963|    36172|   9.630 us|   0.362 ms|  963|    36172|     none|
        |compute_dif_U0        |compute_dif        |      963|    35401|   9.630 us|   0.354 ms|  963|    35401|     none|
        |getMem_U0             |getMem             |       12|     3592|   0.120 us|  35.920 us|   12|     3592|     none|
        |compute_det_trace_U0  |compute_det_trace  |        1|    34049|  10.000 ns|   0.340 ms|    1|    34049|     none|
        |process_input_U0      |process_input      |        1|    34305|  10.000 ns|   0.343 ms|    1|    34305|     none|
        +----------------------+-------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|     3579|     1962|    -|
|Instance             |      116|    90|    23960|    59937|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      116|    90|    27539|    61901|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        8|     2|        3|       14|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|    ~0|        1|        4|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+------+-------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------+-------------------+---------+----+------+-------+-----+
    |blur_diff_U0          |blur_diff          |       24|  54|  7028|   9015|    0|
    |blur_img3_U0          |blur_img3          |        8|  18|  2385|   3019|    0|
    |compute_det_trace_U0  |compute_det_trace  |        0|   0|   421|    978|    0|
    |compute_dif_U0        |compute_dif        |        8|   0|  2056|   2004|    0|
    |control_s_axi_U       |control_s_axi      |        0|   0|   112|    168|    0|
    |find_local_maxima_U0  |find_local_maxima  |       16|   0|  2476|   2738|    0|
    |getMem_U0             |getMem             |        0|   8|  1759|   4663|    0|
    |men2str_U0            |men2str            |        0|   8|  2065|  24504|    0|
    |menInput_m_axi_U      |menInput_m_axi     |       30|   0|  1415|   1585|    0|
    |menOutput_m_axi_U     |menOutput_m_axi    |       30|   0|  1415|   1585|    0|
    |process_input_U0      |process_input      |        0|   2|   232|    364|    0|
    |str2mem_U0            |str2mem            |        0|   0|  2596|   9314|    0|
    +----------------------+-------------------+---------+----+------+-------+-----+
    |Total                 |                   |      116|  90| 23960|  59937|    0|
    +----------------------+-------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+------+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+------+----+-----+------+-----+---------+
    |col_c22_U          |        0|    68|   0|    -|     2|   32|       64|
    |col_c24_U          |        0|    68|   0|    -|     2|   32|       64|
    |col_c26_U          |        0|    68|   0|    -|     2|   32|       64|
    |col_c28_U          |        0|    68|   0|    -|     2|   32|       64|
    |col_c30_U          |        0|    68|   0|    -|     2|   32|       64|
    |col_c32_U          |        0|    68|   0|    -|     2|   32|       64|
    |col_c34_U          |        0|    68|   0|    -|     2|   32|       64|
    |col_c_U            |        0|    68|   0|    -|     2|   32|       64|
    |pstrmInput_U       |        0|   133|   0|    -|     2|   64|      128|
    |pstrmOutput_U      |        0|   133|   0|    -|     2|   64|      128|
    |row_c21_U          |        0|    68|   0|    -|     2|   32|       64|
    |row_c23_U          |        0|    68|   0|    -|     2|   32|       64|
    |row_c25_U          |        0|    68|   0|    -|     2|   32|       64|
    |row_c27_U          |        0|    68|   0|    -|     2|   32|       64|
    |row_c29_U          |        0|    68|   0|    -|     2|   32|       64|
    |row_c31_U          |        0|    68|   0|    -|     2|   32|       64|
    |row_c33_U          |        0|    68|   0|    -|     2|   32|       64|
    |row_c_U            |        0|    68|   0|    -|     2|   32|       64|
    |stream_Ixx_U       |        0|   133|   0|    -|     2|   64|      128|
    |stream_Ixy_U       |        0|   133|   0|    -|     2|   64|      128|
    |stream_Iyy_U       |        0|   133|   0|    -|     2|   64|      128|
    |stream_Sxx_U       |        0|   133|   0|    -|     2|   64|      128|
    |stream_Sxy_U       |        0|   133|   0|    -|     2|   64|      128|
    |stream_Syy_U       |        0|   133|   0|    -|     2|   64|      128|
    |stream_blur_U      |        0|   133|   0|    -|     2|   64|      128|
    |stream_gray_U      |        0|   133|   0|    -|     2|   64|      128|
    |stream_mem_U       |        0|  1028|   0|    -|     2|  512|     1024|
    |stream_response_U  |        0|   133|   0|    -|     2|   64|      128|
    +-------------------+---------+------+----+-----+------+-----+---------+
    |Total              |        0|  3579|   0|    0|    56| 1728|     3456|
    +-------------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR      |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID      |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY      |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA       |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB       |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR      |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID      |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY      |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA       |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP       |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID      |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY      |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP       |  out|    2|       s_axi|       control|        scalar|
|ap_clk                    |   in|    1|  ap_ctrl_hs|           HCD|  return value|
|ap_rst_n                  |   in|    1|  ap_ctrl_hs|           HCD|  return value|
|interrupt                 |  out|    1|  ap_ctrl_hs|           HCD|  return value|
|m_axi_menInput_AWVALID    |  out|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_AWREADY    |   in|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_AWADDR     |  out|   64|       m_axi|      menInput|       pointer|
|m_axi_menInput_AWID       |  out|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_AWLEN      |  out|    8|       m_axi|      menInput|       pointer|
|m_axi_menInput_AWSIZE     |  out|    3|       m_axi|      menInput|       pointer|
|m_axi_menInput_AWBURST    |  out|    2|       m_axi|      menInput|       pointer|
|m_axi_menInput_AWLOCK     |  out|    2|       m_axi|      menInput|       pointer|
|m_axi_menInput_AWCACHE    |  out|    4|       m_axi|      menInput|       pointer|
|m_axi_menInput_AWPROT     |  out|    3|       m_axi|      menInput|       pointer|
|m_axi_menInput_AWQOS      |  out|    4|       m_axi|      menInput|       pointer|
|m_axi_menInput_AWREGION   |  out|    4|       m_axi|      menInput|       pointer|
|m_axi_menInput_AWUSER     |  out|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_WVALID     |  out|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_WREADY     |   in|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_WDATA      |  out|  512|       m_axi|      menInput|       pointer|
|m_axi_menInput_WSTRB      |  out|   64|       m_axi|      menInput|       pointer|
|m_axi_menInput_WLAST      |  out|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_WID        |  out|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_WUSER      |  out|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARVALID    |  out|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARREADY    |   in|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARADDR     |  out|   64|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARID       |  out|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARLEN      |  out|    8|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARSIZE     |  out|    3|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARBURST    |  out|    2|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARLOCK     |  out|    2|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARCACHE    |  out|    4|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARPROT     |  out|    3|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARQOS      |  out|    4|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARREGION   |  out|    4|       m_axi|      menInput|       pointer|
|m_axi_menInput_ARUSER     |  out|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_RVALID     |   in|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_RREADY     |  out|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_RDATA      |   in|  512|       m_axi|      menInput|       pointer|
|m_axi_menInput_RLAST      |   in|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_RID        |   in|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_RUSER      |   in|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_RRESP      |   in|    2|       m_axi|      menInput|       pointer|
|m_axi_menInput_BVALID     |   in|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_BREADY     |  out|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_BRESP      |   in|    2|       m_axi|      menInput|       pointer|
|m_axi_menInput_BID        |   in|    1|       m_axi|      menInput|       pointer|
|m_axi_menInput_BUSER      |   in|    1|       m_axi|      menInput|       pointer|
|m_axi_menOutput_AWVALID   |  out|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_AWREADY   |   in|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_AWADDR    |  out|   64|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_AWID      |  out|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_AWLEN     |  out|    8|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_AWSIZE    |  out|    3|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_AWBURST   |  out|    2|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_AWLOCK    |  out|    2|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_AWCACHE   |  out|    4|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_AWPROT    |  out|    3|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_AWQOS     |  out|    4|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_AWREGION  |  out|    4|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_AWUSER    |  out|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_WVALID    |  out|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_WREADY    |   in|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_WDATA     |  out|  512|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_WSTRB     |  out|   64|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_WLAST     |  out|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_WID       |  out|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_WUSER     |  out|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARVALID   |  out|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARREADY   |   in|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARADDR    |  out|   64|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARID      |  out|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARLEN     |  out|    8|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARSIZE    |  out|    3|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARBURST   |  out|    2|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARLOCK    |  out|    2|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARCACHE   |  out|    4|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARPROT    |  out|    3|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARQOS     |  out|    4|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARREGION  |  out|    4|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_ARUSER    |  out|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_RVALID    |   in|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_RREADY    |  out|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_RDATA     |   in|  512|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_RLAST     |   in|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_RID       |   in|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_RUSER     |   in|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_RRESP     |   in|    2|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_BVALID    |   in|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_BREADY    |  out|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_BRESP     |   in|    2|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_BID       |   in|    1|       m_axi|     menOutput|       pointer|
|m_axi_menOutput_BUSER     |   in|    1|       m_axi|     menOutput|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

