ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_rcu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c"
  18              		.section	.text.rcu_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	rcu_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	rcu_deinit:
  26              	.LFB56:
   1:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
   2:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \file    gd32f10x_rcu.c
   3:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief   RCU driver
   4:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
   5:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
  10:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  11:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*
  12:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  14:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** are permitted provided that the following conditions are met:
  16:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  17:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****        list of conditions and the following disclaimer.
  19:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****        this list of conditions and the following disclaimer in the documentation 
  21:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****        and/or other materials provided with the distribution.
  22:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****        may be used to endorse or promote products derived from this software without 
  24:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****        specific prior written permission.
  25:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  26:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 2


  33:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** OF SUCH DAMAGE.
  36:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
  37:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  38:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #include "gd32f10x_rcu.h"
  39:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  40:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /* define clock source */
  41:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #define SEL_IRC8M                   ((uint16_t)0U)
  42:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)
  43:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #define SEL_PLL                     ((uint16_t)2U)
  44:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  45:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /* define startup timeout count */
  46:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0xFFFFFU)
  47:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x3FFFFFFU)
  48:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  49:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
  50:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      deinitialize the RCU
  51:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  none
  52:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
  53:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
  54:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
  55:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_deinit(void)
  56:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
  27              		.loc 1 56 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
  57:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* enable IRC8M */
  58:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  39              		.loc 1 58 5
  40 0004 144B     		ldr	r3, .L2
  41 0006 1B68     		ldr	r3, [r3]
  42 0008 134A     		ldr	r2, .L2
  43              		.loc 1 58 13
  44 000a 43F00103 		orr	r3, r3, #1
  45 000e 1360     		str	r3, [r2]
  59:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  46              		.loc 1 59 5
  47 0010 0020     		movs	r0, #0
  48 0012 FFF7FEFF 		bl	rcu_osci_stab_wait
  60:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  61:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  49              		.loc 1 61 5
  50 0016 114B     		ldr	r3, .L2+4
  51 0018 1B68     		ldr	r3, [r3]
  52 001a 104A     		ldr	r2, .L2+4
  53              		.loc 1 61 14
  54 001c 23F00303 		bic	r3, r3, #3
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 3


  55 0020 1360     		str	r3, [r2]
  62:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  63:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset CTL register */
  64:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  56              		.loc 1 64 5
  57 0022 0D4B     		ldr	r3, .L2
  58 0024 1B68     		ldr	r3, [r3]
  59 0026 0C4A     		ldr	r2, .L2
  60              		.loc 1 64 13
  61 0028 23F08473 		bic	r3, r3, #17301504
  62 002c 23F48033 		bic	r3, r3, #65536
  63 0030 1360     		str	r3, [r2]
  65:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  64              		.loc 1 65 5
  65 0032 094B     		ldr	r3, .L2
  66 0034 1B68     		ldr	r3, [r3]
  67 0036 084A     		ldr	r2, .L2
  68              		.loc 1 65 13
  69 0038 23F48023 		bic	r3, r3, #262144
  70 003c 1360     		str	r3, [r2]
  66:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
  67:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  68:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #endif /* GD32F10X_CL */
  69:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  70:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset CFG0 register */
  71:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
  72:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  71              		.loc 1 72 5
  72 003e 074B     		ldr	r3, .L2+4
  73 0040 1A68     		ldr	r2, [r3]
  74 0042 0649     		ldr	r1, .L2+4
  75              		.loc 1 72 14
  76 0044 064B     		ldr	r3, .L2+8
  77 0046 1340     		ands	r3, r3, r2
  78 0048 0B60     		str	r3, [r1]
  73:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
  74:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                   RCU_CFG0_USBDPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_PLLMF_4 | RCU_CFG0_ADCPSC_2);
  75:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #elif defined(GD32F10X_CL)
  76:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  77:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  78:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                   RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4);
  79:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
  80:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  81:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset INT and CFG1 register */
  82:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
  83:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_INT = 0x009f0000U;
  79              		.loc 1 83 5
  80 004a 064B     		ldr	r3, .L2+12
  81              		.loc 1 83 13
  82 004c 4FF41F02 		mov	r2, #10420224
  83 0050 1A60     		str	r2, [r3]
  84:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #elif defined(GD32F10X_CL)
  85:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_INT = 0x00ff0000U;
  86:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
  87:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL);
  88:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
  89:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 4


  84              		.loc 1 89 1
  85 0052 00BF     		nop
  86 0054 80BD     		pop	{r7, pc}
  87              	.L3:
  88 0056 00BF     		.align	2
  89              	.L2:
  90 0058 00100240 		.word	1073876992
  91 005c 04100240 		.word	1073876996
  92 0060 0C0000E0 		.word	-536870900
  93 0064 08100240 		.word	1073877000
  94              		.cfi_endproc
  95              	.LFE56:
  97              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
  98              		.align	1
  99              		.global	rcu_periph_clock_enable
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 104              	rcu_periph_clock_enable:
 105              	.LFB57:
  90:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
  91:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
  92:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      enable the peripherals clock
  93:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  94:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
  95:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G): GPIO ports clock
  96:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_AF : alternate function clock
  97:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CRC: CRC clock
  98:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
  99:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 100:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 101:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 102:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 103:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 104:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 105:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are only available for X
 106:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 107:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 108:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 109:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 110:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 111:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CANx (x=0,1,CAN1 is only available for CL series): CAN clock
 112:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PMU: PMU clock
 113:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_DAC: DAC clock
 114:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_RTC: RTC clock
 115:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_ADCx (x=0,1,2,ADC2 is not available for CL series): ADC clock
 116:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 117:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 118:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 119:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 120:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 121:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 122:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 106              		.loc 1 122 1
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 5


 110              		@ link register save eliminated.
 111 0000 80B4     		push	{r7}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 7, -4
 115 0002 83B0     		sub	sp, sp, #12
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 16
 118 0004 00AF     		add	r7, sp, #0
 119              	.LCFI4:
 120              		.cfi_def_cfa_register 7
 121 0006 0346     		mov	r3, r0
 122 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 123              		.loc 1 123 5
 124 000a FB88     		ldrh	r3, [r7, #6]
 125 000c 9B09     		lsrs	r3, r3, #6
 126 000e 9BB2     		uxth	r3, r3
 127 0010 03F18043 		add	r3, r3, #1073741824
 128 0014 03F50433 		add	r3, r3, #135168
 129 0018 1968     		ldr	r1, [r3]
 130              		.loc 1 123 28
 131 001a FB88     		ldrh	r3, [r7, #6]
 132 001c 03F01F03 		and	r3, r3, #31
 133 0020 0122     		movs	r2, #1
 134 0022 9A40     		lsls	r2, r2, r3
 135              		.loc 1 123 5
 136 0024 FB88     		ldrh	r3, [r7, #6]
 137 0026 9B09     		lsrs	r3, r3, #6
 138 0028 9BB2     		uxth	r3, r3
 139 002a 03F18043 		add	r3, r3, #1073741824
 140 002e 03F50433 		add	r3, r3, #135168
 141 0032 1846     		mov	r0, r3
 142              		.loc 1 123 25
 143 0034 41EA0203 		orr	r3, r1, r2
 144 0038 0360     		str	r3, [r0]
 124:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 145              		.loc 1 124 1
 146 003a 00BF     		nop
 147 003c 0C37     		adds	r7, r7, #12
 148              	.LCFI5:
 149              		.cfi_def_cfa_offset 4
 150 003e BD46     		mov	sp, r7
 151              	.LCFI6:
 152              		.cfi_def_cfa_register 13
 153              		@ sp needed
 154 0040 80BC     		pop	{r7}
 155              	.LCFI7:
 156              		.cfi_restore 7
 157              		.cfi_def_cfa_offset 0
 158 0042 7047     		bx	lr
 159              		.cfi_endproc
 160              	.LFE57:
 162              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
 163              		.align	1
 164              		.global	rcu_periph_clock_disable
 165              		.syntax unified
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 6


 166              		.thumb
 167              		.thumb_func
 169              	rcu_periph_clock_disable:
 170              	.LFB58:
 125:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 126:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 127:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      disable the peripherals clock
 128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 129:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 130:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G): GPIO ports clock
 131:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_AF: alternate function clock
 132:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CRC: CRC clock
 133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 134:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 135:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 136:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 137:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 138:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 139:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 140:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are only available for X
 141:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 142:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 143:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 144:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 145:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 146:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CANx (x=0,1,CAN1 is only available for CL series): CAN clock
 147:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PMU: PMU clock
 148:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_DAC: DAC clock
 149:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_RTC: RTC clock
 150:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_ADCx (x=0,1,2,ADC2 is not available for CL series): ADC clock
 151:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 153:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 154:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 155:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 156:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 157:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 171              		.loc 1 157 1
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 8
 174              		@ frame_needed = 1, uses_anonymous_args = 0
 175              		@ link register save eliminated.
 176 0000 80B4     		push	{r7}
 177              	.LCFI8:
 178              		.cfi_def_cfa_offset 4
 179              		.cfi_offset 7, -4
 180 0002 83B0     		sub	sp, sp, #12
 181              	.LCFI9:
 182              		.cfi_def_cfa_offset 16
 183 0004 00AF     		add	r7, sp, #0
 184              	.LCFI10:
 185              		.cfi_def_cfa_register 7
 186 0006 0346     		mov	r3, r0
 187 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 158:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 188              		.loc 1 158 5
 189 000a FB88     		ldrh	r3, [r7, #6]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 7


 190 000c 9B09     		lsrs	r3, r3, #6
 191 000e 9BB2     		uxth	r3, r3
 192 0010 03F18043 		add	r3, r3, #1073741824
 193 0014 03F50433 		add	r3, r3, #135168
 194 0018 1968     		ldr	r1, [r3]
 195              		.loc 1 158 29
 196 001a FB88     		ldrh	r3, [r7, #6]
 197 001c 03F01F03 		and	r3, r3, #31
 198 0020 0122     		movs	r2, #1
 199 0022 02FA03F3 		lsl	r3, r2, r3
 200              		.loc 1 158 28
 201 0026 DA43     		mvns	r2, r3
 202              		.loc 1 158 5
 203 0028 FB88     		ldrh	r3, [r7, #6]
 204 002a 9B09     		lsrs	r3, r3, #6
 205 002c 9BB2     		uxth	r3, r3
 206 002e 03F18043 		add	r3, r3, #1073741824
 207 0032 03F50433 		add	r3, r3, #135168
 208 0036 1846     		mov	r0, r3
 209              		.loc 1 158 25
 210 0038 01EA0203 		and	r3, r1, r2
 211 003c 0360     		str	r3, [r0]
 159:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 212              		.loc 1 159 1
 213 003e 00BF     		nop
 214 0040 0C37     		adds	r7, r7, #12
 215              	.LCFI11:
 216              		.cfi_def_cfa_offset 4
 217 0042 BD46     		mov	sp, r7
 218              	.LCFI12:
 219              		.cfi_def_cfa_register 13
 220              		@ sp needed
 221 0044 80BC     		pop	{r7}
 222              	.LCFI13:
 223              		.cfi_restore 7
 224              		.cfi_def_cfa_offset 0
 225 0046 7047     		bx	lr
 226              		.cfi_endproc
 227              	.LFE58:
 229              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
 230              		.align	1
 231              		.global	rcu_periph_clock_sleep_enable
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 236              	rcu_periph_clock_sleep_enable:
 237              	.LFB59:
 160:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 161:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 162:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 163:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 164:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 165:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 166:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 167:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 168:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 169:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 8


 170:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 171:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 238              		.loc 1 171 1
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 8
 241              		@ frame_needed = 1, uses_anonymous_args = 0
 242              		@ link register save eliminated.
 243 0000 80B4     		push	{r7}
 244              	.LCFI14:
 245              		.cfi_def_cfa_offset 4
 246              		.cfi_offset 7, -4
 247 0002 83B0     		sub	sp, sp, #12
 248              	.LCFI15:
 249              		.cfi_def_cfa_offset 16
 250 0004 00AF     		add	r7, sp, #0
 251              	.LCFI16:
 252              		.cfi_def_cfa_register 7
 253 0006 0346     		mov	r3, r0
 254 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 172:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 255              		.loc 1 172 5
 256 000a FB88     		ldrh	r3, [r7, #6]
 257 000c 9B09     		lsrs	r3, r3, #6
 258 000e 9BB2     		uxth	r3, r3
 259 0010 03F18043 		add	r3, r3, #1073741824
 260 0014 03F50433 		add	r3, r3, #135168
 261 0018 1968     		ldr	r1, [r3]
 262              		.loc 1 172 28
 263 001a FB88     		ldrh	r3, [r7, #6]
 264 001c 03F01F03 		and	r3, r3, #31
 265 0020 0122     		movs	r2, #1
 266 0022 9A40     		lsls	r2, r2, r3
 267              		.loc 1 172 5
 268 0024 FB88     		ldrh	r3, [r7, #6]
 269 0026 9B09     		lsrs	r3, r3, #6
 270 0028 9BB2     		uxth	r3, r3
 271 002a 03F18043 		add	r3, r3, #1073741824
 272 002e 03F50433 		add	r3, r3, #135168
 273 0032 1846     		mov	r0, r3
 274              		.loc 1 172 25
 275 0034 41EA0203 		orr	r3, r1, r2
 276 0038 0360     		str	r3, [r0]
 173:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 277              		.loc 1 173 1
 278 003a 00BF     		nop
 279 003c 0C37     		adds	r7, r7, #12
 280              	.LCFI17:
 281              		.cfi_def_cfa_offset 4
 282 003e BD46     		mov	sp, r7
 283              	.LCFI18:
 284              		.cfi_def_cfa_register 13
 285              		@ sp needed
 286 0040 80BC     		pop	{r7}
 287              	.LCFI19:
 288              		.cfi_restore 7
 289              		.cfi_def_cfa_offset 0
 290 0042 7047     		bx	lr
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 9


 291              		.cfi_endproc
 292              	.LFE59:
 294              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 295              		.align	1
 296              		.global	rcu_periph_clock_sleep_disable
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 301              	rcu_periph_clock_sleep_disable:
 302              	.LFB60:
 174:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 175:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 176:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 177:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 178:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 179:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 180:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 181:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 182:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 183:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 184:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 185:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 303              		.loc 1 185 1
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 8
 306              		@ frame_needed = 1, uses_anonymous_args = 0
 307              		@ link register save eliminated.
 308 0000 80B4     		push	{r7}
 309              	.LCFI20:
 310              		.cfi_def_cfa_offset 4
 311              		.cfi_offset 7, -4
 312 0002 83B0     		sub	sp, sp, #12
 313              	.LCFI21:
 314              		.cfi_def_cfa_offset 16
 315 0004 00AF     		add	r7, sp, #0
 316              	.LCFI22:
 317              		.cfi_def_cfa_register 7
 318 0006 0346     		mov	r3, r0
 319 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 186:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 320              		.loc 1 186 5
 321 000a FB88     		ldrh	r3, [r7, #6]
 322 000c 9B09     		lsrs	r3, r3, #6
 323 000e 9BB2     		uxth	r3, r3
 324 0010 03F18043 		add	r3, r3, #1073741824
 325 0014 03F50433 		add	r3, r3, #135168
 326 0018 1968     		ldr	r1, [r3]
 327              		.loc 1 186 29
 328 001a FB88     		ldrh	r3, [r7, #6]
 329 001c 03F01F03 		and	r3, r3, #31
 330 0020 0122     		movs	r2, #1
 331 0022 02FA03F3 		lsl	r3, r2, r3
 332              		.loc 1 186 28
 333 0026 DA43     		mvns	r2, r3
 334              		.loc 1 186 5
 335 0028 FB88     		ldrh	r3, [r7, #6]
 336 002a 9B09     		lsrs	r3, r3, #6
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 10


 337 002c 9BB2     		uxth	r3, r3
 338 002e 03F18043 		add	r3, r3, #1073741824
 339 0032 03F50433 		add	r3, r3, #135168
 340 0036 1846     		mov	r0, r3
 341              		.loc 1 186 25
 342 0038 01EA0203 		and	r3, r1, r2
 343 003c 0360     		str	r3, [r0]
 187:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 344              		.loc 1 187 1
 345 003e 00BF     		nop
 346 0040 0C37     		adds	r7, r7, #12
 347              	.LCFI23:
 348              		.cfi_def_cfa_offset 4
 349 0042 BD46     		mov	sp, r7
 350              	.LCFI24:
 351              		.cfi_def_cfa_register 13
 352              		@ sp needed
 353 0044 80BC     		pop	{r7}
 354              	.LCFI25:
 355              		.cfi_restore 7
 356              		.cfi_def_cfa_offset 0
 357 0046 7047     		bx	lr
 358              		.cfi_endproc
 359              	.LFE60:
 361              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 362              		.align	1
 363              		.global	rcu_periph_reset_enable
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 368              	rcu_periph_reset_enable:
 369              	.LFB61:
 188:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 189:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 190:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      reset the peripherals
 191:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 192:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 193:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G): reset GPIO ports
 194:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 195:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 196:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 197:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 198:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are only available fo
 199:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 200:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 201:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 202:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 203:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 204:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CANxRST (x=0,1,CAN1 is only available for CL series): reset CAN
 205:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 206:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 207:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_ADCxRST (x=0,1,2, ADC2 is not available for CL series): reset ADC
 208:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 209:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 211:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 212:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 11


 213:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 370              		.loc 1 213 1
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 8
 373              		@ frame_needed = 1, uses_anonymous_args = 0
 374              		@ link register save eliminated.
 375 0000 80B4     		push	{r7}
 376              	.LCFI26:
 377              		.cfi_def_cfa_offset 4
 378              		.cfi_offset 7, -4
 379 0002 83B0     		sub	sp, sp, #12
 380              	.LCFI27:
 381              		.cfi_def_cfa_offset 16
 382 0004 00AF     		add	r7, sp, #0
 383              	.LCFI28:
 384              		.cfi_def_cfa_register 7
 385 0006 0346     		mov	r3, r0
 386 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 214:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 387              		.loc 1 214 5
 388 000a FB88     		ldrh	r3, [r7, #6]
 389 000c 9B09     		lsrs	r3, r3, #6
 390 000e 9BB2     		uxth	r3, r3
 391 0010 03F18043 		add	r3, r3, #1073741824
 392 0014 03F50433 		add	r3, r3, #135168
 393 0018 1968     		ldr	r1, [r3]
 394              		.loc 1 214 34
 395 001a FB88     		ldrh	r3, [r7, #6]
 396 001c 03F01F03 		and	r3, r3, #31
 397 0020 0122     		movs	r2, #1
 398 0022 9A40     		lsls	r2, r2, r3
 399              		.loc 1 214 5
 400 0024 FB88     		ldrh	r3, [r7, #6]
 401 0026 9B09     		lsrs	r3, r3, #6
 402 0028 9BB2     		uxth	r3, r3
 403 002a 03F18043 		add	r3, r3, #1073741824
 404 002e 03F50433 		add	r3, r3, #135168
 405 0032 1846     		mov	r0, r3
 406              		.loc 1 214 31
 407 0034 41EA0203 		orr	r3, r1, r2
 408 0038 0360     		str	r3, [r0]
 215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 409              		.loc 1 215 1
 410 003a 00BF     		nop
 411 003c 0C37     		adds	r7, r7, #12
 412              	.LCFI29:
 413              		.cfi_def_cfa_offset 4
 414 003e BD46     		mov	sp, r7
 415              	.LCFI30:
 416              		.cfi_def_cfa_register 13
 417              		@ sp needed
 418 0040 80BC     		pop	{r7}
 419              	.LCFI31:
 420              		.cfi_restore 7
 421              		.cfi_def_cfa_offset 0
 422 0042 7047     		bx	lr
 423              		.cfi_endproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 12


 424              	.LFE61:
 426              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 427              		.align	1
 428              		.global	rcu_periph_reset_disable
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 433              	rcu_periph_reset_disable:
 434              	.LFB62:
 216:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 217:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 218:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      disable reset the peripheral
 219:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 220:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 221:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G): reset GPIO ports
 222:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 223:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 224:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 225:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 226:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are only available fo
 227:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 228:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 229:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 230:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 231:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 232:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CANxRST (x=0,1,CAN1 is only available for CL series): reset CAN
 233:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 234:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 235:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_ADCxRST (x=0,1,2, ADC2 is not available for CL series): reset ADC
 236:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 237:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 238:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 239:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 240:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 241:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 435              		.loc 1 241 1
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 8
 438              		@ frame_needed = 1, uses_anonymous_args = 0
 439              		@ link register save eliminated.
 440 0000 80B4     		push	{r7}
 441              	.LCFI32:
 442              		.cfi_def_cfa_offset 4
 443              		.cfi_offset 7, -4
 444 0002 83B0     		sub	sp, sp, #12
 445              	.LCFI33:
 446              		.cfi_def_cfa_offset 16
 447 0004 00AF     		add	r7, sp, #0
 448              	.LCFI34:
 449              		.cfi_def_cfa_register 7
 450 0006 0346     		mov	r3, r0
 451 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 242:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 452              		.loc 1 242 5
 453 000a FB88     		ldrh	r3, [r7, #6]
 454 000c 9B09     		lsrs	r3, r3, #6
 455 000e 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 13


 456 0010 03F18043 		add	r3, r3, #1073741824
 457 0014 03F50433 		add	r3, r3, #135168
 458 0018 1968     		ldr	r1, [r3]
 459              		.loc 1 242 35
 460 001a FB88     		ldrh	r3, [r7, #6]
 461 001c 03F01F03 		and	r3, r3, #31
 462 0020 0122     		movs	r2, #1
 463 0022 02FA03F3 		lsl	r3, r2, r3
 464              		.loc 1 242 34
 465 0026 DA43     		mvns	r2, r3
 466              		.loc 1 242 5
 467 0028 FB88     		ldrh	r3, [r7, #6]
 468 002a 9B09     		lsrs	r3, r3, #6
 469 002c 9BB2     		uxth	r3, r3
 470 002e 03F18043 		add	r3, r3, #1073741824
 471 0032 03F50433 		add	r3, r3, #135168
 472 0036 1846     		mov	r0, r3
 473              		.loc 1 242 31
 474 0038 01EA0203 		and	r3, r1, r2
 475 003c 0360     		str	r3, [r0]
 243:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 476              		.loc 1 243 1
 477 003e 00BF     		nop
 478 0040 0C37     		adds	r7, r7, #12
 479              	.LCFI35:
 480              		.cfi_def_cfa_offset 4
 481 0042 BD46     		mov	sp, r7
 482              	.LCFI36:
 483              		.cfi_def_cfa_register 13
 484              		@ sp needed
 485 0044 80BC     		pop	{r7}
 486              	.LCFI37:
 487              		.cfi_restore 7
 488              		.cfi_def_cfa_offset 0
 489 0046 7047     		bx	lr
 490              		.cfi_endproc
 491              	.LFE62:
 493              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 494              		.align	1
 495              		.global	rcu_bkp_reset_enable
 496              		.syntax unified
 497              		.thumb
 498              		.thumb_func
 500              	rcu_bkp_reset_enable:
 501              	.LFB63:
 244:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 245:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 246:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      reset the BKP domain
 247:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  none
 248:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 249:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 250:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 251:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_bkp_reset_enable(void)
 252:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 502              		.loc 1 252 1
 503              		.cfi_startproc
 504              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 14


 505              		@ frame_needed = 1, uses_anonymous_args = 0
 506              		@ link register save eliminated.
 507 0000 80B4     		push	{r7}
 508              	.LCFI38:
 509              		.cfi_def_cfa_offset 4
 510              		.cfi_offset 7, -4
 511 0002 00AF     		add	r7, sp, #0
 512              	.LCFI39:
 513              		.cfi_def_cfa_register 7
 253:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 514              		.loc 1 253 5
 515 0004 044B     		ldr	r3, .L11
 516 0006 1B68     		ldr	r3, [r3]
 517 0008 034A     		ldr	r2, .L11
 518              		.loc 1 253 15
 519 000a 43F48033 		orr	r3, r3, #65536
 520 000e 1360     		str	r3, [r2]
 254:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 521              		.loc 1 254 1
 522 0010 00BF     		nop
 523 0012 BD46     		mov	sp, r7
 524              	.LCFI40:
 525              		.cfi_def_cfa_register 13
 526              		@ sp needed
 527 0014 80BC     		pop	{r7}
 528              	.LCFI41:
 529              		.cfi_restore 7
 530              		.cfi_def_cfa_offset 0
 531 0016 7047     		bx	lr
 532              	.L12:
 533              		.align	2
 534              	.L11:
 535 0018 20100240 		.word	1073877024
 536              		.cfi_endproc
 537              	.LFE63:
 539              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 540              		.align	1
 541              		.global	rcu_bkp_reset_disable
 542              		.syntax unified
 543              		.thumb
 544              		.thumb_func
 546              	rcu_bkp_reset_disable:
 547              	.LFB64:
 255:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 256:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 257:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      disable the BKP domain reset
 258:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  none
 259:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 260:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 261:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 262:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_bkp_reset_disable(void)
 263:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 548              		.loc 1 263 1
 549              		.cfi_startproc
 550              		@ args = 0, pretend = 0, frame = 0
 551              		@ frame_needed = 1, uses_anonymous_args = 0
 552              		@ link register save eliminated.
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 15


 553 0000 80B4     		push	{r7}
 554              	.LCFI42:
 555              		.cfi_def_cfa_offset 4
 556              		.cfi_offset 7, -4
 557 0002 00AF     		add	r7, sp, #0
 558              	.LCFI43:
 559              		.cfi_def_cfa_register 7
 264:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 560              		.loc 1 264 5
 561 0004 044B     		ldr	r3, .L14
 562 0006 1B68     		ldr	r3, [r3]
 563 0008 034A     		ldr	r2, .L14
 564              		.loc 1 264 15
 565 000a 23F48033 		bic	r3, r3, #65536
 566 000e 1360     		str	r3, [r2]
 265:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 567              		.loc 1 265 1
 568 0010 00BF     		nop
 569 0012 BD46     		mov	sp, r7
 570              	.LCFI44:
 571              		.cfi_def_cfa_register 13
 572              		@ sp needed
 573 0014 80BC     		pop	{r7}
 574              	.LCFI45:
 575              		.cfi_restore 7
 576              		.cfi_def_cfa_offset 0
 577 0016 7047     		bx	lr
 578              	.L15:
 579              		.align	2
 580              	.L14:
 581 0018 20100240 		.word	1073877024
 582              		.cfi_endproc
 583              	.LFE64:
 585              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 586              		.align	1
 587              		.global	rcu_system_clock_source_config
 588              		.syntax unified
 589              		.thumb
 590              		.thumb_func
 592              	rcu_system_clock_source_config:
 593              	.LFB65:
 266:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 267:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 268:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the system clock source
 269:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  ck_sys: system clock source select
 270:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 271:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 272:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 273:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 274:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 275:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 276:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 277:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 278:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 594              		.loc 1 278 1
 595              		.cfi_startproc
 596              		@ args = 0, pretend = 0, frame = 16
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 16


 597              		@ frame_needed = 1, uses_anonymous_args = 0
 598              		@ link register save eliminated.
 599 0000 80B4     		push	{r7}
 600              	.LCFI46:
 601              		.cfi_def_cfa_offset 4
 602              		.cfi_offset 7, -4
 603 0002 85B0     		sub	sp, sp, #20
 604              	.LCFI47:
 605              		.cfi_def_cfa_offset 24
 606 0004 00AF     		add	r7, sp, #0
 607              	.LCFI48:
 608              		.cfi_def_cfa_register 7
 609 0006 7860     		str	r0, [r7, #4]
 279:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg;
 280:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
 281:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 610              		.loc 1 281 11
 611 0008 084B     		ldr	r3, .L17
 612              		.loc 1 281 9
 613 000a 1B68     		ldr	r3, [r3]
 614 000c FB60     		str	r3, [r7, #12]
 282:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 283:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 615              		.loc 1 283 9
 616 000e FB68     		ldr	r3, [r7, #12]
 617 0010 23F00303 		bic	r3, r3, #3
 618 0014 FB60     		str	r3, [r7, #12]
 284:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 619              		.loc 1 284 5
 620 0016 0549     		ldr	r1, .L17
 621              		.loc 1 284 21
 622 0018 FA68     		ldr	r2, [r7, #12]
 623 001a 7B68     		ldr	r3, [r7, #4]
 624 001c 1343     		orrs	r3, r3, r2
 625              		.loc 1 284 14
 626 001e 0B60     		str	r3, [r1]
 285:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 627              		.loc 1 285 1
 628 0020 00BF     		nop
 629 0022 1437     		adds	r7, r7, #20
 630              	.LCFI49:
 631              		.cfi_def_cfa_offset 4
 632 0024 BD46     		mov	sp, r7
 633              	.LCFI50:
 634              		.cfi_def_cfa_register 13
 635              		@ sp needed
 636 0026 80BC     		pop	{r7}
 637              	.LCFI51:
 638              		.cfi_restore 7
 639              		.cfi_def_cfa_offset 0
 640 0028 7047     		bx	lr
 641              	.L18:
 642 002a 00BF     		.align	2
 643              	.L17:
 644 002c 04100240 		.word	1073876996
 645              		.cfi_endproc
 646              	.LFE65:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 17


 648              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 649              		.align	1
 650              		.global	rcu_system_clock_source_get
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 655              	rcu_system_clock_source_get:
 656              	.LFB66:
 286:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 287:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 288:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      get the system clock source
 289:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  none
 290:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 291:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     which clock is selected as CK_SYS source
 292:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_SCSS_IRC8M: CK_IRC8M is selected as the CK_SYS source
 293:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 294:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_SCSS_PLL: CK_PLL is selected as the CK_SYS source
 295:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 296:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 297:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 657              		.loc 1 297 1
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 0
 660              		@ frame_needed = 1, uses_anonymous_args = 0
 661              		@ link register save eliminated.
 662 0000 80B4     		push	{r7}
 663              	.LCFI52:
 664              		.cfi_def_cfa_offset 4
 665              		.cfi_offset 7, -4
 666 0002 00AF     		add	r7, sp, #0
 667              	.LCFI53:
 668              		.cfi_def_cfa_register 7
 298:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 669              		.loc 1 298 22
 670 0004 034B     		ldr	r3, .L21
 671 0006 1B68     		ldr	r3, [r3]
 672 0008 03F00C03 		and	r3, r3, #12
 299:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 673              		.loc 1 299 1
 674 000c 1846     		mov	r0, r3
 675 000e BD46     		mov	sp, r7
 676              	.LCFI54:
 677              		.cfi_def_cfa_register 13
 678              		@ sp needed
 679 0010 80BC     		pop	{r7}
 680              	.LCFI55:
 681              		.cfi_restore 7
 682              		.cfi_def_cfa_offset 0
 683 0012 7047     		bx	lr
 684              	.L22:
 685              		.align	2
 686              	.L21:
 687 0014 04100240 		.word	1073876996
 688              		.cfi_endproc
 689              	.LFE66:
 691              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 692              		.align	1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 18


 693              		.global	rcu_ahb_clock_config
 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
 698              	rcu_ahb_clock_config:
 699              	.LFB67:
 300:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 301:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 302:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the AHB clock prescaler selection
 303:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 304:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 305:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
 306:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 307:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 308:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 309:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 310:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 700              		.loc 1 310 1
 701              		.cfi_startproc
 702              		@ args = 0, pretend = 0, frame = 16
 703              		@ frame_needed = 1, uses_anonymous_args = 0
 704              		@ link register save eliminated.
 705 0000 80B4     		push	{r7}
 706              	.LCFI56:
 707              		.cfi_def_cfa_offset 4
 708              		.cfi_offset 7, -4
 709 0002 85B0     		sub	sp, sp, #20
 710              	.LCFI57:
 711              		.cfi_def_cfa_offset 24
 712 0004 00AF     		add	r7, sp, #0
 713              	.LCFI58:
 714              		.cfi_def_cfa_register 7
 715 0006 7860     		str	r0, [r7, #4]
 311:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg;
 312:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
 313:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 716              		.loc 1 313 11
 717 0008 084B     		ldr	r3, .L24
 718              		.loc 1 313 9
 719 000a 1B68     		ldr	r3, [r3]
 720 000c FB60     		str	r3, [r7, #12]
 314:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 315:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 316:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 721              		.loc 1 316 9
 722 000e FB68     		ldr	r3, [r7, #12]
 723 0010 23F0F003 		bic	r3, r3, #240
 724 0014 FB60     		str	r3, [r7, #12]
 317:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 725              		.loc 1 317 5
 726 0016 0549     		ldr	r1, .L24
 727              		.loc 1 317 21
 728 0018 FA68     		ldr	r2, [r7, #12]
 729 001a 7B68     		ldr	r3, [r7, #4]
 730 001c 1343     		orrs	r3, r3, r2
 731              		.loc 1 317 14
 732 001e 0B60     		str	r3, [r1]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 19


 318:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 733              		.loc 1 318 1
 734 0020 00BF     		nop
 735 0022 1437     		adds	r7, r7, #20
 736              	.LCFI59:
 737              		.cfi_def_cfa_offset 4
 738 0024 BD46     		mov	sp, r7
 739              	.LCFI60:
 740              		.cfi_def_cfa_register 13
 741              		@ sp needed
 742 0026 80BC     		pop	{r7}
 743              	.LCFI61:
 744              		.cfi_restore 7
 745              		.cfi_def_cfa_offset 0
 746 0028 7047     		bx	lr
 747              	.L25:
 748 002a 00BF     		.align	2
 749              	.L24:
 750 002c 04100240 		.word	1073876996
 751              		.cfi_endproc
 752              	.LFE67:
 754              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 755              		.align	1
 756              		.global	rcu_apb1_clock_config
 757              		.syntax unified
 758              		.thumb
 759              		.thumb_func
 761              	rcu_apb1_clock_config:
 762              	.LFB68:
 319:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 320:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 321:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 322:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 323:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 324:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 325:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 326:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
 327:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 328:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 329:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 330:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 331:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 332:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 333:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 763              		.loc 1 333 1
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 16
 766              		@ frame_needed = 1, uses_anonymous_args = 0
 767              		@ link register save eliminated.
 768 0000 80B4     		push	{r7}
 769              	.LCFI62:
 770              		.cfi_def_cfa_offset 4
 771              		.cfi_offset 7, -4
 772 0002 85B0     		sub	sp, sp, #20
 773              	.LCFI63:
 774              		.cfi_def_cfa_offset 24
 775 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 20


 776              	.LCFI64:
 777              		.cfi_def_cfa_register 7
 778 0006 7860     		str	r0, [r7, #4]
 334:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg;
 335:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
 336:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 779              		.loc 1 336 11
 780 0008 084B     		ldr	r3, .L27
 781              		.loc 1 336 9
 782 000a 1B68     		ldr	r3, [r3]
 783 000c FB60     		str	r3, [r7, #12]
 337:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 338:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 339:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 784              		.loc 1 339 9
 785 000e FB68     		ldr	r3, [r7, #12]
 786 0010 23F4E063 		bic	r3, r3, #1792
 787 0014 FB60     		str	r3, [r7, #12]
 340:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 788              		.loc 1 340 5
 789 0016 0549     		ldr	r1, .L27
 790              		.loc 1 340 21
 791 0018 FA68     		ldr	r2, [r7, #12]
 792 001a 7B68     		ldr	r3, [r7, #4]
 793 001c 1343     		orrs	r3, r3, r2
 794              		.loc 1 340 14
 795 001e 0B60     		str	r3, [r1]
 341:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 796              		.loc 1 341 1
 797 0020 00BF     		nop
 798 0022 1437     		adds	r7, r7, #20
 799              	.LCFI65:
 800              		.cfi_def_cfa_offset 4
 801 0024 BD46     		mov	sp, r7
 802              	.LCFI66:
 803              		.cfi_def_cfa_register 13
 804              		@ sp needed
 805 0026 80BC     		pop	{r7}
 806              	.LCFI67:
 807              		.cfi_restore 7
 808              		.cfi_def_cfa_offset 0
 809 0028 7047     		bx	lr
 810              	.L28:
 811 002a 00BF     		.align	2
 812              	.L27:
 813 002c 04100240 		.word	1073876996
 814              		.cfi_endproc
 815              	.LFE68:
 817              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 818              		.align	1
 819              		.global	rcu_apb2_clock_config
 820              		.syntax unified
 821              		.thumb
 822              		.thumb_func
 824              	rcu_apb2_clock_config:
 825              	.LFB69:
 342:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 21


 343:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 344:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the APB2 clock prescaler selection
 345:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 346:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 347:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 348:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
 349:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 350:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
 351:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 352:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 353:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 354:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 355:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 356:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 826              		.loc 1 356 1
 827              		.cfi_startproc
 828              		@ args = 0, pretend = 0, frame = 16
 829              		@ frame_needed = 1, uses_anonymous_args = 0
 830              		@ link register save eliminated.
 831 0000 80B4     		push	{r7}
 832              	.LCFI68:
 833              		.cfi_def_cfa_offset 4
 834              		.cfi_offset 7, -4
 835 0002 85B0     		sub	sp, sp, #20
 836              	.LCFI69:
 837              		.cfi_def_cfa_offset 24
 838 0004 00AF     		add	r7, sp, #0
 839              	.LCFI70:
 840              		.cfi_def_cfa_register 7
 841 0006 7860     		str	r0, [r7, #4]
 357:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg;
 358:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
 359:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 842              		.loc 1 359 11
 843 0008 084B     		ldr	r3, .L30
 844              		.loc 1 359 9
 845 000a 1B68     		ldr	r3, [r3]
 846 000c FB60     		str	r3, [r7, #12]
 360:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 361:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 362:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 847              		.loc 1 362 9
 848 000e FB68     		ldr	r3, [r7, #12]
 849 0010 23F46053 		bic	r3, r3, #14336
 850 0014 FB60     		str	r3, [r7, #12]
 363:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 851              		.loc 1 363 5
 852 0016 0549     		ldr	r1, .L30
 853              		.loc 1 363 21
 854 0018 FA68     		ldr	r2, [r7, #12]
 855 001a 7B68     		ldr	r3, [r7, #4]
 856 001c 1343     		orrs	r3, r3, r2
 857              		.loc 1 363 14
 858 001e 0B60     		str	r3, [r1]
 364:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 859              		.loc 1 364 1
 860 0020 00BF     		nop
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 22


 861 0022 1437     		adds	r7, r7, #20
 862              	.LCFI71:
 863              		.cfi_def_cfa_offset 4
 864 0024 BD46     		mov	sp, r7
 865              	.LCFI72:
 866              		.cfi_def_cfa_register 13
 867              		@ sp needed
 868 0026 80BC     		pop	{r7}
 869              	.LCFI73:
 870              		.cfi_restore 7
 871              		.cfi_def_cfa_offset 0
 872 0028 7047     		bx	lr
 873              	.L31:
 874 002a 00BF     		.align	2
 875              	.L30:
 876 002c 04100240 		.word	1073876996
 877              		.cfi_endproc
 878              	.LFE69:
 880              		.section	.text.rcu_ckout0_config,"ax",%progbits
 881              		.align	1
 882              		.global	rcu_ckout0_config
 883              		.syntax unified
 884              		.thumb
 885              		.thumb_func
 887              	rcu_ckout0_config:
 888              	.LFB70:
 365:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 366:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 367:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the CK_OUT0 clock source
 368:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 369:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 370:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_NONE: no clock selected
 371:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKSYS: system clock selected
 372:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC8M: high speed 8M internal oscillator clock selected
 373:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 374:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV2: CK_PLL/2 selected
 375:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL1: CK_PLL1 selected
 376:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2_DIV2: CK_PLL2/2 selected
 377:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_EXT1: EXT1 selected
 378:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2: PLL2 selected
 379:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 380:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 381:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 382:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src)
 383:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 889              		.loc 1 383 1
 890              		.cfi_startproc
 891              		@ args = 0, pretend = 0, frame = 16
 892              		@ frame_needed = 1, uses_anonymous_args = 0
 893              		@ link register save eliminated.
 894 0000 80B4     		push	{r7}
 895              	.LCFI74:
 896              		.cfi_def_cfa_offset 4
 897              		.cfi_offset 7, -4
 898 0002 85B0     		sub	sp, sp, #20
 899              	.LCFI75:
 900              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 23


 901 0004 00AF     		add	r7, sp, #0
 902              	.LCFI76:
 903              		.cfi_def_cfa_register 7
 904 0006 7860     		str	r0, [r7, #4]
 384:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg;
 385:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
 386:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 905              		.loc 1 386 11
 906 0008 084B     		ldr	r3, .L33
 907              		.loc 1 386 9
 908 000a 1B68     		ldr	r3, [r3]
 909 000c FB60     		str	r3, [r7, #12]
 387:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 388:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset the CKOUT0SRC, set according to ckout0_src */
 389:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_CKOUT0SEL;
 910              		.loc 1 389 9
 911 000e FB68     		ldr	r3, [r7, #12]
 912 0010 23F0E063 		bic	r3, r3, #117440512
 913 0014 FB60     		str	r3, [r7, #12]
 390:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 914              		.loc 1 390 5
 915 0016 0549     		ldr	r1, .L33
 916              		.loc 1 390 21
 917 0018 FA68     		ldr	r2, [r7, #12]
 918 001a 7B68     		ldr	r3, [r7, #4]
 919 001c 1343     		orrs	r3, r3, r2
 920              		.loc 1 390 14
 921 001e 0B60     		str	r3, [r1]
 391:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 922              		.loc 1 391 1
 923 0020 00BF     		nop
 924 0022 1437     		adds	r7, r7, #20
 925              	.LCFI77:
 926              		.cfi_def_cfa_offset 4
 927 0024 BD46     		mov	sp, r7
 928              	.LCFI78:
 929              		.cfi_def_cfa_register 13
 930              		@ sp needed
 931 0026 80BC     		pop	{r7}
 932              	.LCFI79:
 933              		.cfi_restore 7
 934              		.cfi_def_cfa_offset 0
 935 0028 7047     		bx	lr
 936              	.L34:
 937 002a 00BF     		.align	2
 938              	.L33:
 939 002c 04100240 		.word	1073876996
 940              		.cfi_endproc
 941              	.LFE70:
 943              		.section	.text.rcu_pll_config,"ax",%progbits
 944              		.align	1
 945              		.global	rcu_pll_config
 946              		.syntax unified
 947              		.thumb
 948              		.thumb_func
 950              	rcu_pll_config:
 951              	.LFB71:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 24


 392:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 393:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 394:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the main PLL clock 
 395:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 396:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 397:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: IRC8M/2 clock selected as source clock of PLL
 398:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLLSRC_HXTAL: HXTAL selected as source clock of PLL
 399:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 400:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 401:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLL_MULx (XD series x = 2..32, CL series x = 2..14, 6.5, 16..32)
 402:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 403:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 404:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 405:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 406:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 952              		.loc 1 406 1
 953              		.cfi_startproc
 954              		@ args = 0, pretend = 0, frame = 16
 955              		@ frame_needed = 1, uses_anonymous_args = 0
 956              		@ link register save eliminated.
 957 0000 80B4     		push	{r7}
 958              	.LCFI80:
 959              		.cfi_def_cfa_offset 4
 960              		.cfi_offset 7, -4
 961 0002 85B0     		sub	sp, sp, #20
 962              	.LCFI81:
 963              		.cfi_def_cfa_offset 24
 964 0004 00AF     		add	r7, sp, #0
 965              	.LCFI82:
 966              		.cfi_def_cfa_register 7
 967 0006 7860     		str	r0, [r7, #4]
 968 0008 3960     		str	r1, [r7]
 407:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg = 0U;
 969              		.loc 1 407 14
 970 000a 0023     		movs	r3, #0
 971 000c FB60     		str	r3, [r7, #12]
 408:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 409:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 972              		.loc 1 409 11
 973 000e 0B4B     		ldr	r3, .L36
 974              		.loc 1 409 9
 975 0010 1B68     		ldr	r3, [r3]
 976 0012 FB60     		str	r3, [r7, #12]
 410:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 411:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* PLL clock source and multiplication factor configuration */
 412:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 977              		.loc 1 412 9
 978 0014 FB68     		ldr	r3, [r7, #12]
 979 0016 23F00363 		bic	r3, r3, #137363456
 980 001a 23F45023 		bic	r3, r3, #851968
 981 001e FB60     		str	r3, [r7, #12]
 413:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg |= (pll_src | pll_mul);
 982              		.loc 1 413 21
 983 0020 7A68     		ldr	r2, [r7, #4]
 984 0022 3B68     		ldr	r3, [r7]
 985 0024 1343     		orrs	r3, r3, r2
 986              		.loc 1 413 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 25


 987 0026 FA68     		ldr	r2, [r7, #12]
 988 0028 1343     		orrs	r3, r3, r2
 989 002a FB60     		str	r3, [r7, #12]
 414:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 415:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG0 = reg;
 990              		.loc 1 415 5
 991 002c 034A     		ldr	r2, .L36
 992              		.loc 1 415 14
 993 002e FB68     		ldr	r3, [r7, #12]
 994 0030 1360     		str	r3, [r2]
 416:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 995              		.loc 1 416 1
 996 0032 00BF     		nop
 997 0034 1437     		adds	r7, r7, #20
 998              	.LCFI83:
 999              		.cfi_def_cfa_offset 4
 1000 0036 BD46     		mov	sp, r7
 1001              	.LCFI84:
 1002              		.cfi_def_cfa_register 13
 1003              		@ sp needed
 1004 0038 80BC     		pop	{r7}
 1005              	.LCFI85:
 1006              		.cfi_restore 7
 1007              		.cfi_def_cfa_offset 0
 1008 003a 7047     		bx	lr
 1009              	.L37:
 1010              		.align	2
 1011              	.L36:
 1012 003c 04100240 		.word	1073876996
 1013              		.cfi_endproc
 1014              	.LFE71:
 1016              		.section	.text.rcu_predv0_config,"ax",%progbits
 1017              		.align	1
 1018              		.global	rcu_predv0_config
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1023              	rcu_predv0_config:
 1024              	.LFB72:
 417:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 418:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 419:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 420:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the PREDV0 division factor
 421:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 422:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 423:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1,2
 424:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 425:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 426:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 427:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_predv0_config(uint32_t predv0_div)
 428:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 1025              		.loc 1 428 1
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 16
 1028              		@ frame_needed = 1, uses_anonymous_args = 0
 1029              		@ link register save eliminated.
 1030 0000 80B4     		push	{r7}
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 26


 1031              	.LCFI86:
 1032              		.cfi_def_cfa_offset 4
 1033              		.cfi_offset 7, -4
 1034 0002 85B0     		sub	sp, sp, #20
 1035              	.LCFI87:
 1036              		.cfi_def_cfa_offset 24
 1037 0004 00AF     		add	r7, sp, #0
 1038              	.LCFI88:
 1039              		.cfi_def_cfa_register 7
 1040 0006 7860     		str	r0, [r7, #4]
 429:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg = 0U;
 1041              		.loc 1 429 14
 1042 0008 0023     		movs	r3, #0
 1043 000a FB60     		str	r3, [r7, #12]
 430:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 431:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 1044              		.loc 1 431 11
 1045 000c 0A4B     		ldr	r3, .L40
 1046              		.loc 1 431 9
 1047 000e 1B68     		ldr	r3, [r3]
 1048 0010 FB60     		str	r3, [r7, #12]
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset PREDV0 bit */
 433:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_PREDV0;
 1049              		.loc 1 433 9
 1050 0012 FB68     		ldr	r3, [r7, #12]
 1051 0014 23F40033 		bic	r3, r3, #131072
 1052 0018 FB60     		str	r3, [r7, #12]
 434:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     if(RCU_PREDV0_DIV2 == predv0_div){
 1053              		.loc 1 434 7
 1054 001a 7B68     		ldr	r3, [r7, #4]
 1055 001c 012B     		cmp	r3, #1
 1056 001e 03D1     		bne	.L39
 435:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         /* set the PREDV0 bit */
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         reg |= RCU_CFG0_PREDV0;
 1057              		.loc 1 436 13
 1058 0020 FB68     		ldr	r3, [r7, #12]
 1059 0022 43F40033 		orr	r3, r3, #131072
 1060 0026 FB60     		str	r3, [r7, #12]
 1061              	.L39:
 437:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     }
 438:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 439:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG0 = reg;
 1062              		.loc 1 439 5
 1063 0028 034A     		ldr	r2, .L40
 1064              		.loc 1 439 14
 1065 002a FB68     		ldr	r3, [r7, #12]
 1066 002c 1360     		str	r3, [r2]
 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 1067              		.loc 1 440 1
 1068 002e 00BF     		nop
 1069 0030 1437     		adds	r7, r7, #20
 1070              	.LCFI89:
 1071              		.cfi_def_cfa_offset 4
 1072 0032 BD46     		mov	sp, r7
 1073              	.LCFI90:
 1074              		.cfi_def_cfa_register 13
 1075              		@ sp needed
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 27


 1076 0034 80BC     		pop	{r7}
 1077              	.LCFI91:
 1078              		.cfi_restore 7
 1079              		.cfi_def_cfa_offset 0
 1080 0036 7047     		bx	lr
 1081              	.L41:
 1082              		.align	2
 1083              	.L40:
 1084 0038 04100240 		.word	1073876996
 1085              		.cfi_endproc
 1086              	.LFE72:
 1088              		.section	.text.rcu_adc_clock_config,"ax",%progbits
 1089              		.align	1
 1090              		.global	rcu_adc_clock_config
 1091              		.syntax unified
 1092              		.thumb
 1093              		.thumb_func
 1095              	rcu_adc_clock_config:
 1096              	.LFB73:
 441:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #elif defined(GD32F10X_CL)
 442:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 443:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the PREDV0 division factor and clock source
 444:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  predv0_source: PREDV0 input clock source selection
 445:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 446:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PREDV0SRC_HXTAL: HXTAL selected as PREDV0 input source clock
 447:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PREDV0SRC_CKPLL1: CK_PLL1 selected as PREDV0 input source clock
 448:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 449:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 450:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1..16
 451:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 452:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 453:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 454:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_predv0_config(uint32_t predv0_source, uint32_t predv0_div)
 455:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 456:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg = 0U;
 457:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
 458:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CFG1;
 459:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 460:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0);
 461:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 462:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg |= (predv0_source | predv0_div);
 463:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 464:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG1 = reg;
 465:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 466:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 467:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 468:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the PREDV1 division factor
 469:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  predv1_div: PREDV1 division factor
 470:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 471:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PREDV1_DIVx, x = 1..16
 472:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 473:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 474:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 475:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_predv1_config(uint32_t predv1_div)
 476:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 477:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg = 0U;
 478:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 28


 479:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CFG1;
 480:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset the PREDV1 bits */
 481:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_CFG1_PREDV1;
 482:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* set the PREDV1 division factor */
 483:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg |= predv1_div;
 484:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 485:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG1 = reg;
 486:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 487:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 488:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 489:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the PLL1 clock 
 490:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 491:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 492:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLL1_MULx (x = 8..16, 20)
 493:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 494:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 495:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 496:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_pll1_config(uint32_t pll_mul)
 497:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 498:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 499:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG1 |= pll_mul;
 500:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 501:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 502:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 503:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the PLL2 clock 
 504:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 505:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 506:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLL2_MULx (x = 8..16, 20)
 507:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 508:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 509:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 510:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_pll2_config(uint32_t pll_mul)
 511:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 512:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 513:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG1 |= pll_mul; 
 514:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 515:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
 516:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 517:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 518:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the ADC prescaler factor
 519:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  adc_psc: ADC prescaler factor
 520:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 521:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV2: ADC prescaler select CK_APB2/2
 522:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV4: ADC prescaler select CK_APB2/4
 523:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV6: ADC prescaler select CK_APB2/6
 524:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV8: ADC prescaler select CK_APB2/8
 525:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV12: ADC prescaler select CK_APB2/12
 526:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV16: ADC prescaler select CK_APB2/16
 527:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 528:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 529:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 530:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_adc_clock_config(uint32_t adc_psc)
 531:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 1097              		.loc 1 531 1
 1098              		.cfi_startproc
 1099              		@ args = 0, pretend = 0, frame = 16
 1100              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 29


 1101              		@ link register save eliminated.
 1102 0000 80B4     		push	{r7}
 1103              	.LCFI92:
 1104              		.cfi_def_cfa_offset 4
 1105              		.cfi_offset 7, -4
 1106 0002 85B0     		sub	sp, sp, #20
 1107              	.LCFI93:
 1108              		.cfi_def_cfa_offset 24
 1109 0004 00AF     		add	r7, sp, #0
 1110              	.LCFI94:
 1111              		.cfi_def_cfa_register 7
 1112 0006 7860     		str	r0, [r7, #4]
 532:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg0;
 533:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 534:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset the ADCPSC bits */
 535:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg0 = RCU_CFG0;
 1113              		.loc 1 535 12
 1114 0008 184B     		ldr	r3, .L48
 1115              		.loc 1 535 10
 1116 000a 1B68     		ldr	r3, [r3]
 1117 000c FB60     		str	r3, [r7, #12]
 536:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 1118              		.loc 1 536 10
 1119 000e FB68     		ldr	r3, [r7, #12]
 1120 0010 23F08053 		bic	r3, r3, #268435456
 1121 0014 23F44043 		bic	r3, r3, #49152
 1122 0018 FB60     		str	r3, [r7, #12]
 537:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 538:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* set the ADC prescaler factor */
 539:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     switch(adc_psc){
 1123              		.loc 1 539 5
 1124 001a 7B68     		ldr	r3, [r7, #4]
 1125 001c 072B     		cmp	r3, #7
 1126 001e 0FD0     		beq	.L43
 1127 0020 7B68     		ldr	r3, [r7, #4]
 1128 0022 072B     		cmp	r3, #7
 1129 0024 18D8     		bhi	.L47
 1130 0026 7B68     		ldr	r3, [r7, #4]
 1131 0028 032B     		cmp	r3, #3
 1132 002a 03D9     		bls	.L45
 1133 002c 7B68     		ldr	r3, [r7, #4]
 1134 002e 052B     		cmp	r3, #5
 1135 0030 06D0     		beq	.L43
 540:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 541:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV4:
 542:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV6:
 543:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV8:
 544:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             reg0 |= (adc_psc << 14);
 545:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             break;
 546:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 547:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV12:
 548:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV16:
 549:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             adc_psc &= ~BIT(2);
 550:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             reg0 |= (adc_psc << 14 | RCU_CFG0_ADCPSC_2);
 551:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             break;
 552:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 553:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         default:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 30


 554:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             break;
 1136              		.loc 1 554 13
 1137 0032 11E0     		b	.L47
 1138              	.L45:
 544:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             break;
 1139              		.loc 1 544 30
 1140 0034 7B68     		ldr	r3, [r7, #4]
 1141 0036 9B03     		lsls	r3, r3, #14
 544:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             break;
 1142              		.loc 1 544 18
 1143 0038 FA68     		ldr	r2, [r7, #12]
 1144 003a 1343     		orrs	r3, r3, r2
 1145 003c FB60     		str	r3, [r7, #12]
 545:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 1146              		.loc 1 545 13
 1147 003e 0CE0     		b	.L46
 1148              	.L43:
 549:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             reg0 |= (adc_psc << 14 | RCU_CFG0_ADCPSC_2);
 1149              		.loc 1 549 21
 1150 0040 7B68     		ldr	r3, [r7, #4]
 1151 0042 23F00403 		bic	r3, r3, #4
 1152 0046 7B60     		str	r3, [r7, #4]
 550:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             break;
 1153              		.loc 1 550 30
 1154 0048 7B68     		ldr	r3, [r7, #4]
 1155 004a 9A03     		lsls	r2, r3, #14
 550:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             break;
 1156              		.loc 1 550 18
 1157 004c FB68     		ldr	r3, [r7, #12]
 1158 004e 1343     		orrs	r3, r3, r2
 1159 0050 43F08053 		orr	r3, r3, #268435456
 1160 0054 FB60     		str	r3, [r7, #12]
 551:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 1161              		.loc 1 551 13
 1162 0056 00E0     		b	.L46
 1163              	.L47:
 1164              		.loc 1 554 13
 1165 0058 00BF     		nop
 1166              	.L46:
 555:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     }
 556:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 557:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* set the register */
 558:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG0 = reg0;
 1167              		.loc 1 558 5
 1168 005a 044A     		ldr	r2, .L48
 1169              		.loc 1 558 14
 1170 005c FB68     		ldr	r3, [r7, #12]
 1171 005e 1360     		str	r3, [r2]
 559:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 1172              		.loc 1 559 1
 1173 0060 00BF     		nop
 1174 0062 1437     		adds	r7, r7, #20
 1175              	.LCFI95:
 1176              		.cfi_def_cfa_offset 4
 1177 0064 BD46     		mov	sp, r7
 1178              	.LCFI96:
 1179              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 31


 1180              		@ sp needed
 1181 0066 80BC     		pop	{r7}
 1182              	.LCFI97:
 1183              		.cfi_restore 7
 1184              		.cfi_def_cfa_offset 0
 1185 0068 7047     		bx	lr
 1186              	.L49:
 1187 006a 00BF     		.align	2
 1188              	.L48:
 1189 006c 04100240 		.word	1073876996
 1190              		.cfi_endproc
 1191              	.LFE73:
 1193              		.section	.text.rcu_usb_clock_config,"ax",%progbits
 1194              		.align	1
 1195              		.global	rcu_usb_clock_config
 1196              		.syntax unified
 1197              		.thumb
 1198              		.thumb_func
 1200              	rcu_usb_clock_config:
 1201              	.LFB74:
 560:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 561:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 562:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the USBD/USBFS prescaler factor
 563:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  usb_psc: USB prescaler factor
 564:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 565:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1_5: USBD/USBFS prescaler select CK_PLL/1.5
 566:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1: USBD/USBFS prescaler select CK_PLL/1
 567:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2_5: USBD/USBFS prescaler select CK_PLL/2.5
 568:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2: USBD/USBFS prescaler select CK_PLL/2
 569:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 570:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 571:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 572:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_usb_clock_config(uint32_t usb_psc)
 573:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 1202              		.loc 1 573 1
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 16
 1205              		@ frame_needed = 1, uses_anonymous_args = 0
 1206              		@ link register save eliminated.
 1207 0000 80B4     		push	{r7}
 1208              	.LCFI98:
 1209              		.cfi_def_cfa_offset 4
 1210              		.cfi_offset 7, -4
 1211 0002 85B0     		sub	sp, sp, #20
 1212              	.LCFI99:
 1213              		.cfi_def_cfa_offset 24
 1214 0004 00AF     		add	r7, sp, #0
 1215              	.LCFI100:
 1216              		.cfi_def_cfa_register 7
 1217 0006 7860     		str	r0, [r7, #4]
 574:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg;
 575:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
 576:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 1218              		.loc 1 576 11
 1219 0008 084B     		ldr	r3, .L51
 1220              		.loc 1 576 9
 1221 000a 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 32


 1222 000c FB60     		str	r3, [r7, #12]
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 578:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* configure the USBD/USBFS prescaler factor */
 579:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 580:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_USBDPSC;
 1223              		.loc 1 580 9
 1224 000e FB68     		ldr	r3, [r7, #12]
 1225 0010 23F44003 		bic	r3, r3, #12582912
 1226 0014 FB60     		str	r3, [r7, #12]
 581:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #elif defined(GD32F10X_CL)
 582:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_USBFSPSC;
 583:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
 584:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 585:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 1227              		.loc 1 585 5
 1228 0016 0549     		ldr	r1, .L51
 1229              		.loc 1 585 21
 1230 0018 FA68     		ldr	r2, [r7, #12]
 1231 001a 7B68     		ldr	r3, [r7, #4]
 1232 001c 1343     		orrs	r3, r3, r2
 1233              		.loc 1 585 14
 1234 001e 0B60     		str	r3, [r1]
 586:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 1235              		.loc 1 586 1
 1236 0020 00BF     		nop
 1237 0022 1437     		adds	r7, r7, #20
 1238              	.LCFI101:
 1239              		.cfi_def_cfa_offset 4
 1240 0024 BD46     		mov	sp, r7
 1241              	.LCFI102:
 1242              		.cfi_def_cfa_register 13
 1243              		@ sp needed
 1244 0026 80BC     		pop	{r7}
 1245              	.LCFI103:
 1246              		.cfi_restore 7
 1247              		.cfi_def_cfa_offset 0
 1248 0028 7047     		bx	lr
 1249              	.L52:
 1250 002a 00BF     		.align	2
 1251              	.L51:
 1252 002c 04100240 		.word	1073876996
 1253              		.cfi_endproc
 1254              	.LFE74:
 1256              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 1257              		.align	1
 1258              		.global	rcu_rtc_clock_config
 1259              		.syntax unified
 1260              		.thumb
 1261              		.thumb_func
 1263              	rcu_rtc_clock_config:
 1264              	.LFB75:
 587:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 588:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 589:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the RTC clock source selection
 590:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 591:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 592:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 33


 593:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 594:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 595:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_128: CK_HXTAL/128 selected as RTC source clock
 596:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 597:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 598:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 599:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 600:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 1265              		.loc 1 600 1
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 16
 1268              		@ frame_needed = 1, uses_anonymous_args = 0
 1269              		@ link register save eliminated.
 1270 0000 80B4     		push	{r7}
 1271              	.LCFI104:
 1272              		.cfi_def_cfa_offset 4
 1273              		.cfi_offset 7, -4
 1274 0002 85B0     		sub	sp, sp, #20
 1275              	.LCFI105:
 1276              		.cfi_def_cfa_offset 24
 1277 0004 00AF     		add	r7, sp, #0
 1278              	.LCFI106:
 1279              		.cfi_def_cfa_register 7
 1280 0006 7860     		str	r0, [r7, #4]
 601:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg;
 602:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
 603:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_BDCTL; 
 1281              		.loc 1 603 11
 1282 0008 084B     		ldr	r3, .L54
 1283              		.loc 1 603 9
 1284 000a 1B68     		ldr	r3, [r3]
 1285 000c FB60     		str	r3, [r7, #12]
 604:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 605:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 1286              		.loc 1 605 9
 1287 000e FB68     		ldr	r3, [r7, #12]
 1288 0010 23F44073 		bic	r3, r3, #768
 1289 0014 FB60     		str	r3, [r7, #12]
 606:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 1290              		.loc 1 606 5
 1291 0016 0549     		ldr	r1, .L54
 1292              		.loc 1 606 22
 1293 0018 FA68     		ldr	r2, [r7, #12]
 1294 001a 7B68     		ldr	r3, [r7, #4]
 1295 001c 1343     		orrs	r3, r3, r2
 1296              		.loc 1 606 15
 1297 001e 0B60     		str	r3, [r1]
 607:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 1298              		.loc 1 607 1
 1299 0020 00BF     		nop
 1300 0022 1437     		adds	r7, r7, #20
 1301              	.LCFI107:
 1302              		.cfi_def_cfa_offset 4
 1303 0024 BD46     		mov	sp, r7
 1304              	.LCFI108:
 1305              		.cfi_def_cfa_register 13
 1306              		@ sp needed
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 34


 1307 0026 80BC     		pop	{r7}
 1308              	.LCFI109:
 1309              		.cfi_restore 7
 1310              		.cfi_def_cfa_offset 0
 1311 0028 7047     		bx	lr
 1312              	.L55:
 1313 002a 00BF     		.align	2
 1314              	.L54:
 1315 002c 20100240 		.word	1073877024
 1316              		.cfi_endproc
 1317              	.LFE75:
 1319              		.section	.text.rcu_flag_get,"ax",%progbits
 1320              		.align	1
 1321              		.global	rcu_flag_get
 1322              		.syntax unified
 1323              		.thumb
 1324              		.thumb_func
 1326              	rcu_flag_get:
 1327              	.LFB76:
 608:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 609:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
 610:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 611:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the I2S1 clock source selection
 612:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  i2s_clock_source: I2S1 clock source selection
 613:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 614:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_I2S1SRC_CKSYS: System clock selected as I2S1 source clock
 615:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_I2S1SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S1 source clock
 616:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 617:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 618:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 619:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_i2s1_clock_config(uint32_t i2s_clock_source)
 620:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 621:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg;
 622:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
 623:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CFG1; 
 624:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 625:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_CFG1_I2S1SEL;
 626:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 627:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 628:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 629:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 630:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      configure the I2S2 clock source selection
 631:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  i2s_clock_source: I2S2 clock source selection
 632:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 633:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_I2S2SRC_CKSYS: system clock selected as I2S2 source clock
 634:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_I2S2SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S2 source clock
 635:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 636:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 637:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 638:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_i2s2_clock_config(uint32_t i2s_clock_source)
 639:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 640:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg;
 641:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
 642:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CFG1; 
 643:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 644:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_CFG1_I2S2SEL;
 645:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 35


 646:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 647:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #endif /* GD32F10X_CL */
 648:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 649:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 650:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
 651:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
 652:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 653:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
 654:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 655:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
 656:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_PLL1STB: PLL1 stabilization flag(CL series only)
 657:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_PLL2STB: PLL2 stabilization flag(CL series only)
 658:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 659:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
 660:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
 661:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
 662:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
 663:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
 664:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
 665:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
 666:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 667:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     FlagStatus: SET or RESET
 668:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 669:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 670:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 1328              		.loc 1 670 1
 1329              		.cfi_startproc
 1330              		@ args = 0, pretend = 0, frame = 8
 1331              		@ frame_needed = 1, uses_anonymous_args = 0
 1332              		@ link register save eliminated.
 1333 0000 80B4     		push	{r7}
 1334              	.LCFI110:
 1335              		.cfi_def_cfa_offset 4
 1336              		.cfi_offset 7, -4
 1337 0002 83B0     		sub	sp, sp, #12
 1338              	.LCFI111:
 1339              		.cfi_def_cfa_offset 16
 1340 0004 00AF     		add	r7, sp, #0
 1341              	.LCFI112:
 1342              		.cfi_def_cfa_register 7
 1343 0006 0346     		mov	r3, r0
 1344 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 671:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* get the rcu flag */
 672:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
 1345              		.loc 1 672 18
 1346 000a FB88     		ldrh	r3, [r7, #6]
 1347 000c 9B09     		lsrs	r3, r3, #6
 1348 000e 9BB2     		uxth	r3, r3
 1349 0010 03F18043 		add	r3, r3, #1073741824
 1350 0014 03F50433 		add	r3, r3, #135168
 1351 0018 1A68     		ldr	r2, [r3]
 1352              		.loc 1 672 38
 1353 001a FB88     		ldrh	r3, [r7, #6]
 1354 001c 03F01F03 		and	r3, r3, #31
 1355              		.loc 1 672 14
 1356 0020 22FA03F3 		lsr	r3, r2, r3
 1357 0024 03F00103 		and	r3, r3, #1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 36


 1358              		.loc 1 672 7
 1359 0028 002B     		cmp	r3, #0
 1360 002a 01D0     		beq	.L57
 673:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         return SET;
 1361              		.loc 1 673 16
 1362 002c 0123     		movs	r3, #1
 1363 002e 00E0     		b	.L58
 1364              	.L57:
 674:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     }else{
 675:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         return RESET;
 1365              		.loc 1 675 16
 1366 0030 0023     		movs	r3, #0
 1367              	.L58:
 676:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     }
 677:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 1368              		.loc 1 677 1
 1369 0032 1846     		mov	r0, r3
 1370 0034 0C37     		adds	r7, r7, #12
 1371              	.LCFI113:
 1372              		.cfi_def_cfa_offset 4
 1373 0036 BD46     		mov	sp, r7
 1374              	.LCFI114:
 1375              		.cfi_def_cfa_register 13
 1376              		@ sp needed
 1377 0038 80BC     		pop	{r7}
 1378              	.LCFI115:
 1379              		.cfi_restore 7
 1380              		.cfi_def_cfa_offset 0
 1381 003a 7047     		bx	lr
 1382              		.cfi_endproc
 1383              	.LFE76:
 1385              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 1386              		.align	1
 1387              		.global	rcu_all_reset_flag_clear
 1388              		.syntax unified
 1389              		.thumb
 1390              		.thumb_func
 1392              	rcu_all_reset_flag_clear:
 1393              	.LFB77:
 678:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 679:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 680:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      clear all the reset flag
 681:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  none
 682:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 683:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 684:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 685:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_all_reset_flag_clear(void)
 686:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 1394              		.loc 1 686 1
 1395              		.cfi_startproc
 1396              		@ args = 0, pretend = 0, frame = 0
 1397              		@ frame_needed = 1, uses_anonymous_args = 0
 1398              		@ link register save eliminated.
 1399 0000 80B4     		push	{r7}
 1400              	.LCFI116:
 1401              		.cfi_def_cfa_offset 4
 1402              		.cfi_offset 7, -4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 37


 1403 0002 00AF     		add	r7, sp, #0
 1404              	.LCFI117:
 1405              		.cfi_def_cfa_register 7
 687:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 1406              		.loc 1 687 5
 1407 0004 044B     		ldr	r3, .L60
 1408 0006 1B68     		ldr	r3, [r3]
 1409 0008 034A     		ldr	r2, .L60
 1410              		.loc 1 687 16
 1411 000a 43F08073 		orr	r3, r3, #16777216
 1412 000e 1360     		str	r3, [r2]
 688:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 1413              		.loc 1 688 1
 1414 0010 00BF     		nop
 1415 0012 BD46     		mov	sp, r7
 1416              	.LCFI118:
 1417              		.cfi_def_cfa_register 13
 1418              		@ sp needed
 1419 0014 80BC     		pop	{r7}
 1420              	.LCFI119:
 1421              		.cfi_restore 7
 1422              		.cfi_def_cfa_offset 0
 1423 0016 7047     		bx	lr
 1424              	.L61:
 1425              		.align	2
 1426              	.L60:
 1427 0018 24100240 		.word	1073877028
 1428              		.cfi_endproc
 1429              	.LFE77:
 1431              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 1432              		.align	1
 1433              		.global	rcu_interrupt_flag_get
 1434              		.syntax unified
 1435              		.thumb
 1436              		.thumb_func
 1438              	rcu_interrupt_flag_get:
 1439              	.LFB78:
 689:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 690:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 691:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
 692:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 693:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 694:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
 695:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 696:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
 697:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 698:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 699:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB: PLL1 stabilization interrupt flag(CL series only)
 700:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB: PLL2 stabilization interrupt flag(CL series only)
 701:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 702:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 703:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     FlagStatus: SET or RESET
 704:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 705:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 706:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 1440              		.loc 1 706 1
 1441              		.cfi_startproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 38


 1442              		@ args = 0, pretend = 0, frame = 8
 1443              		@ frame_needed = 1, uses_anonymous_args = 0
 1444              		@ link register save eliminated.
 1445 0000 80B4     		push	{r7}
 1446              	.LCFI120:
 1447              		.cfi_def_cfa_offset 4
 1448              		.cfi_offset 7, -4
 1449 0002 83B0     		sub	sp, sp, #12
 1450              	.LCFI121:
 1451              		.cfi_def_cfa_offset 16
 1452 0004 00AF     		add	r7, sp, #0
 1453              	.LCFI122:
 1454              		.cfi_def_cfa_register 7
 1455 0006 0346     		mov	r3, r0
 1456 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 707:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* get the rcu interrupt flag */
 708:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))){
 1457              		.loc 1 708 18
 1458 000a FB88     		ldrh	r3, [r7, #6]
 1459 000c 9B09     		lsrs	r3, r3, #6
 1460 000e 9BB2     		uxth	r3, r3
 1461 0010 03F18043 		add	r3, r3, #1073741824
 1462 0014 03F50433 		add	r3, r3, #135168
 1463 0018 1A68     		ldr	r2, [r3]
 1464              		.loc 1 708 42
 1465 001a FB88     		ldrh	r3, [r7, #6]
 1466 001c 03F01F03 		and	r3, r3, #31
 1467              		.loc 1 708 14
 1468 0020 22FA03F3 		lsr	r3, r2, r3
 1469 0024 03F00103 		and	r3, r3, #1
 1470              		.loc 1 708 7
 1471 0028 002B     		cmp	r3, #0
 1472 002a 01D0     		beq	.L63
 709:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         return SET;
 1473              		.loc 1 709 16
 1474 002c 0123     		movs	r3, #1
 1475 002e 00E0     		b	.L64
 1476              	.L63:
 710:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     }else{
 711:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         return RESET;
 1477              		.loc 1 711 16
 1478 0030 0023     		movs	r3, #0
 1479              	.L64:
 712:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     }
 713:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 1480              		.loc 1 713 1
 1481 0032 1846     		mov	r0, r3
 1482 0034 0C37     		adds	r7, r7, #12
 1483              	.LCFI123:
 1484              		.cfi_def_cfa_offset 4
 1485 0036 BD46     		mov	sp, r7
 1486              	.LCFI124:
 1487              		.cfi_def_cfa_register 13
 1488              		@ sp needed
 1489 0038 80BC     		pop	{r7}
 1490              	.LCFI125:
 1491              		.cfi_restore 7
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 39


 1492              		.cfi_def_cfa_offset 0
 1493 003a 7047     		bx	lr
 1494              		.cfi_endproc
 1495              	.LFE78:
 1497              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 1498              		.align	1
 1499              		.global	rcu_interrupt_flag_clear
 1500              		.syntax unified
 1501              		.thumb
 1502              		.thumb_func
 1504              	rcu_interrupt_flag_clear:
 1505              	.LFB79:
 714:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 715:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 716:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      clear the interrupt flags
 717:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  int_flag_clear: clock stabilization and stuck interrupt flags clear, refer to rcu_i
 718:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 719:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
 720:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
 721:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
 722:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
 723:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
 724:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB_CLR: PLL1 stabilization interrupt flag clear(CL series only)
 725:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB_CLR: PLL2 stabilization interrupt flag clear(CL series only)
 726:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
 727:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 728:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 729:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 730:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag_clear)
 731:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 1506              		.loc 1 731 1
 1507              		.cfi_startproc
 1508              		@ args = 0, pretend = 0, frame = 8
 1509              		@ frame_needed = 1, uses_anonymous_args = 0
 1510              		@ link register save eliminated.
 1511 0000 80B4     		push	{r7}
 1512              	.LCFI126:
 1513              		.cfi_def_cfa_offset 4
 1514              		.cfi_offset 7, -4
 1515 0002 83B0     		sub	sp, sp, #12
 1516              	.LCFI127:
 1517              		.cfi_def_cfa_offset 16
 1518 0004 00AF     		add	r7, sp, #0
 1519              	.LCFI128:
 1520              		.cfi_def_cfa_register 7
 1521 0006 0346     		mov	r3, r0
 1522 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 732:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_REG_VAL(int_flag_clear) |= BIT(RCU_BIT_POS(int_flag_clear));
 1523              		.loc 1 732 5
 1524 000a FB88     		ldrh	r3, [r7, #6]
 1525 000c 9B09     		lsrs	r3, r3, #6
 1526 000e 9BB2     		uxth	r3, r3
 1527 0010 03F18043 		add	r3, r3, #1073741824
 1528 0014 03F50433 		add	r3, r3, #135168
 1529 0018 1968     		ldr	r1, [r3]
 1530              		.loc 1 732 36
 1531 001a FB88     		ldrh	r3, [r7, #6]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 40


 1532 001c 03F01F03 		and	r3, r3, #31
 1533 0020 0122     		movs	r2, #1
 1534 0022 9A40     		lsls	r2, r2, r3
 1535              		.loc 1 732 5
 1536 0024 FB88     		ldrh	r3, [r7, #6]
 1537 0026 9B09     		lsrs	r3, r3, #6
 1538 0028 9BB2     		uxth	r3, r3
 1539 002a 03F18043 		add	r3, r3, #1073741824
 1540 002e 03F50433 		add	r3, r3, #135168
 1541 0032 1846     		mov	r0, r3
 1542              		.loc 1 732 33
 1543 0034 41EA0203 		orr	r3, r1, r2
 1544 0038 0360     		str	r3, [r0]
 733:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 1545              		.loc 1 733 1
 1546 003a 00BF     		nop
 1547 003c 0C37     		adds	r7, r7, #12
 1548              	.LCFI129:
 1549              		.cfi_def_cfa_offset 4
 1550 003e BD46     		mov	sp, r7
 1551              	.LCFI130:
 1552              		.cfi_def_cfa_register 13
 1553              		@ sp needed
 1554 0040 80BC     		pop	{r7}
 1555              	.LCFI131:
 1556              		.cfi_restore 7
 1557              		.cfi_def_cfa_offset 0
 1558 0042 7047     		bx	lr
 1559              		.cfi_endproc
 1560              	.LFE79:
 1562              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 1563              		.align	1
 1564              		.global	rcu_interrupt_enable
 1565              		.syntax unified
 1566              		.thumb
 1567              		.thumb_func
 1569              	rcu_interrupt_enable:
 1570              	.LFB80:
 734:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 735:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 736:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      enable the stabilization interrupt
 737:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 738:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 Only one parameter can be selected which is shown as below:
 739:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 740:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 741:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 742:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 743:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 744:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
 745:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
 746:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 747:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 748:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 749:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_interrupt_enable(rcu_int_enum stab_int)
 750:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 1571              		.loc 1 750 1
 1572              		.cfi_startproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 41


 1573              		@ args = 0, pretend = 0, frame = 8
 1574              		@ frame_needed = 1, uses_anonymous_args = 0
 1575              		@ link register save eliminated.
 1576 0000 80B4     		push	{r7}
 1577              	.LCFI132:
 1578              		.cfi_def_cfa_offset 4
 1579              		.cfi_offset 7, -4
 1580 0002 83B0     		sub	sp, sp, #12
 1581              	.LCFI133:
 1582              		.cfi_def_cfa_offset 16
 1583 0004 00AF     		add	r7, sp, #0
 1584              	.LCFI134:
 1585              		.cfi_def_cfa_register 7
 1586 0006 0346     		mov	r3, r0
 1587 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 751:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_REG_VAL(stab_int) |= BIT(RCU_BIT_POS(stab_int));
 1588              		.loc 1 751 5
 1589 000a FB88     		ldrh	r3, [r7, #6]
 1590 000c 9B09     		lsrs	r3, r3, #6
 1591 000e 9BB2     		uxth	r3, r3
 1592 0010 03F18043 		add	r3, r3, #1073741824
 1593 0014 03F50433 		add	r3, r3, #135168
 1594 0018 1968     		ldr	r1, [r3]
 1595              		.loc 1 751 30
 1596 001a FB88     		ldrh	r3, [r7, #6]
 1597 001c 03F01F03 		and	r3, r3, #31
 1598 0020 0122     		movs	r2, #1
 1599 0022 9A40     		lsls	r2, r2, r3
 1600              		.loc 1 751 5
 1601 0024 FB88     		ldrh	r3, [r7, #6]
 1602 0026 9B09     		lsrs	r3, r3, #6
 1603 0028 9BB2     		uxth	r3, r3
 1604 002a 03F18043 		add	r3, r3, #1073741824
 1605 002e 03F50433 		add	r3, r3, #135168
 1606 0032 1846     		mov	r0, r3
 1607              		.loc 1 751 27
 1608 0034 41EA0203 		orr	r3, r1, r2
 1609 0038 0360     		str	r3, [r0]
 752:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 1610              		.loc 1 752 1
 1611 003a 00BF     		nop
 1612 003c 0C37     		adds	r7, r7, #12
 1613              	.LCFI135:
 1614              		.cfi_def_cfa_offset 4
 1615 003e BD46     		mov	sp, r7
 1616              	.LCFI136:
 1617              		.cfi_def_cfa_register 13
 1618              		@ sp needed
 1619 0040 80BC     		pop	{r7}
 1620              	.LCFI137:
 1621              		.cfi_restore 7
 1622              		.cfi_def_cfa_offset 0
 1623 0042 7047     		bx	lr
 1624              		.cfi_endproc
 1625              	.LFE80:
 1627              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 1628              		.align	1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 42


 1629              		.global	rcu_interrupt_disable
 1630              		.syntax unified
 1631              		.thumb
 1632              		.thumb_func
 1634              	rcu_interrupt_disable:
 1635              	.LFB81:
 753:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 754:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 755:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      disable the stabilization interrupt
 756:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 757:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 758:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 759:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 760:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 761:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 762:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 763:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
 764:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
 765:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 766:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 767:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 768:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_interrupt_disable(rcu_int_enum stab_int)
 769:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 1636              		.loc 1 769 1
 1637              		.cfi_startproc
 1638              		@ args = 0, pretend = 0, frame = 8
 1639              		@ frame_needed = 1, uses_anonymous_args = 0
 1640              		@ link register save eliminated.
 1641 0000 80B4     		push	{r7}
 1642              	.LCFI138:
 1643              		.cfi_def_cfa_offset 4
 1644              		.cfi_offset 7, -4
 1645 0002 83B0     		sub	sp, sp, #12
 1646              	.LCFI139:
 1647              		.cfi_def_cfa_offset 16
 1648 0004 00AF     		add	r7, sp, #0
 1649              	.LCFI140:
 1650              		.cfi_def_cfa_register 7
 1651 0006 0346     		mov	r3, r0
 1652 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 770:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_REG_VAL(stab_int) &= ~BIT(RCU_BIT_POS(stab_int));
 1653              		.loc 1 770 5
 1654 000a FB88     		ldrh	r3, [r7, #6]
 1655 000c 9B09     		lsrs	r3, r3, #6
 1656 000e 9BB2     		uxth	r3, r3
 1657 0010 03F18043 		add	r3, r3, #1073741824
 1658 0014 03F50433 		add	r3, r3, #135168
 1659 0018 1968     		ldr	r1, [r3]
 1660              		.loc 1 770 31
 1661 001a FB88     		ldrh	r3, [r7, #6]
 1662 001c 03F01F03 		and	r3, r3, #31
 1663 0020 0122     		movs	r2, #1
 1664 0022 02FA03F3 		lsl	r3, r2, r3
 1665              		.loc 1 770 30
 1666 0026 DA43     		mvns	r2, r3
 1667              		.loc 1 770 5
 1668 0028 FB88     		ldrh	r3, [r7, #6]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 43


 1669 002a 9B09     		lsrs	r3, r3, #6
 1670 002c 9BB2     		uxth	r3, r3
 1671 002e 03F18043 		add	r3, r3, #1073741824
 1672 0032 03F50433 		add	r3, r3, #135168
 1673 0036 1846     		mov	r0, r3
 1674              		.loc 1 770 27
 1675 0038 01EA0203 		and	r3, r1, r2
 1676 003c 0360     		str	r3, [r0]
 771:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 1677              		.loc 1 771 1
 1678 003e 00BF     		nop
 1679 0040 0C37     		adds	r7, r7, #12
 1680              	.LCFI141:
 1681              		.cfi_def_cfa_offset 4
 1682 0042 BD46     		mov	sp, r7
 1683              	.LCFI142:
 1684              		.cfi_def_cfa_register 13
 1685              		@ sp needed
 1686 0044 80BC     		pop	{r7}
 1687              	.LCFI143:
 1688              		.cfi_restore 7
 1689              		.cfi_def_cfa_offset 0
 1690 0046 7047     		bx	lr
 1691              		.cfi_endproc
 1692              	.LFE81:
 1694              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1695              		.align	1
 1696              		.global	rcu_osci_stab_wait
 1697              		.syntax unified
 1698              		.thumb
 1699              		.thumb_func
 1701              	rcu_osci_stab_wait:
 1702              	.LFB82:
 772:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 773:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 774:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      wait for oscillator stabilization flags is SET or oscillator startup is timeout
 775:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 776:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 777:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 778:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 779:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 780:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 781:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 782:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 783:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 784:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 785:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 786:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 787:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 788:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 1703              		.loc 1 788 1
 1704              		.cfi_startproc
 1705              		@ args = 0, pretend = 0, frame = 16
 1706              		@ frame_needed = 1, uses_anonymous_args = 0
 1707 0000 80B5     		push	{r7, lr}
 1708              	.LCFI144:
 1709              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 44


 1710              		.cfi_offset 7, -8
 1711              		.cfi_offset 14, -4
 1712 0002 84B0     		sub	sp, sp, #16
 1713              	.LCFI145:
 1714              		.cfi_def_cfa_offset 24
 1715 0004 00AF     		add	r7, sp, #0
 1716              	.LCFI146:
 1717              		.cfi_def_cfa_register 7
 1718 0006 0346     		mov	r3, r0
 1719 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 789:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t stb_cnt = 0U;
 1720              		.loc 1 789 14
 1721 000a 0023     		movs	r3, #0
 1722 000c FB60     		str	r3, [r7, #12]
 790:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     ErrStatus reval = ERROR;
 1723              		.loc 1 790 15
 1724 000e 0023     		movs	r3, #0
 1725 0010 FB72     		strb	r3, [r7, #11]
 791:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     FlagStatus osci_stat = RESET;
 1726              		.loc 1 791 16
 1727 0012 0023     		movs	r3, #0
 1728 0014 BB72     		strb	r3, [r7, #10]
 792:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
 793:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     switch(osci){
 1729              		.loc 1 793 5
 1730 0016 FB88     		ldrh	r3, [r7, #6]
 1731 0018 B3F5106F 		cmp	r3, #2304
 1732 001c 69D0     		beq	.L87
 1733 001e B3F5106F 		cmp	r3, #2304
 1734 0022 00F38F80 		bgt	.L96
 1735 0026 B3F5006F 		cmp	r3, #2048
 1736 002a 2FD0     		beq	.L79
 1737 002c B3F5006F 		cmp	r3, #2048
 1738 0030 00F38880 		bgt	.L96
 1739 0034 182B     		cmp	r3, #24
 1740 0036 75D0     		beq	.L91
 1741 0038 182B     		cmp	r3, #24
 1742 003a 00F38380 		bgt	.L96
 1743 003e 002B     		cmp	r3, #0
 1744 0040 3ED0     		beq	.L83
 1745 0042 102B     		cmp	r3, #16
 1746 0044 7ED1     		bne	.L96
 794:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* wait HXTAL stable */
 795:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_HXTAL:
 796:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 1747              		.loc 1 796 14
 1748 0046 07E0     		b	.L74
 1749              	.L76:
 797:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1750              		.loc 1 797 25
 1751 0048 1120     		movs	r0, #17
 1752 004a FFF7FEFF 		bl	rcu_flag_get
 1753 004e 0346     		mov	r3, r0
 1754 0050 BB72     		strb	r3, [r7, #10]
 798:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             stb_cnt++;
 1755              		.loc 1 798 20
 1756 0052 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 45


 1757 0054 0133     		adds	r3, r3, #1
 1758 0056 FB60     		str	r3, [r7, #12]
 1759              	.L74:
 796:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1760              		.loc 1 796 36
 1761 0058 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1762 005a 002B     		cmp	r3, #0
 1763 005c 04D1     		bne	.L75
 796:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1764              		.loc 1 796 36 is_stmt 0 discriminator 1
 1765 005e FB68     		ldr	r3, [r7, #12]
 1766 0060 4FF6FF72 		movw	r2, #65535
 1767 0064 9342     		cmp	r3, r2
 1768 0066 EFD1     		bne	.L76
 1769              	.L75:
 799:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 800:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 801:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 802:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 1770              		.loc 1 802 21 is_stmt 1
 1771 0068 1120     		movs	r0, #17
 1772 006a FFF7FEFF 		bl	rcu_flag_get
 1773 006e 0346     		mov	r3, r0
 1774              		.loc 1 802 11 discriminator 1
 1775 0070 002B     		cmp	r3, #0
 1776 0072 69D0     		beq	.L97
 803:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             reval = SUCCESS;
 1777              		.loc 1 803 19
 1778 0074 0123     		movs	r3, #1
 1779 0076 FB72     		strb	r3, [r7, #11]
 804:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 805:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 1780              		.loc 1 805 9
 1781 0078 66E0     		b	.L97
 1782              	.L81:
 806:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 807:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* wait LXTAL stable */
 808:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_LXTAL:
 809:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 810:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1783              		.loc 1 810 25
 1784 007a 40F60100 		movw	r0, #2049
 1785 007e FFF7FEFF 		bl	rcu_flag_get
 1786 0082 0346     		mov	r3, r0
 1787 0084 BB72     		strb	r3, [r7, #10]
 811:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             stb_cnt++;
 1788              		.loc 1 811 20
 1789 0086 FB68     		ldr	r3, [r7, #12]
 1790 0088 0133     		adds	r3, r3, #1
 1791 008a FB60     		str	r3, [r7, #12]
 1792              	.L79:
 809:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1793              		.loc 1 809 36
 1794 008c BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1795 008e 002B     		cmp	r3, #0
 1796 0090 04D1     		bne	.L80
 809:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 46


 1797              		.loc 1 809 36 is_stmt 0 discriminator 1
 1798 0092 FB68     		ldr	r3, [r7, #12]
 1799 0094 6FF07C42 		mvn	r2, #-67108864
 1800 0098 9342     		cmp	r3, r2
 1801 009a EED1     		bne	.L81
 1802              	.L80:
 812:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 813:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 814:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 815:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 1803              		.loc 1 815 21 is_stmt 1
 1804 009c 40F60100 		movw	r0, #2049
 1805 00a0 FFF7FEFF 		bl	rcu_flag_get
 1806 00a4 0346     		mov	r3, r0
 1807              		.loc 1 815 11 discriminator 1
 1808 00a6 002B     		cmp	r3, #0
 1809 00a8 50D0     		beq	.L98
 816:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             reval = SUCCESS;
 1810              		.loc 1 816 19
 1811 00aa 0123     		movs	r3, #1
 1812 00ac FB72     		strb	r3, [r7, #11]
 817:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 818:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 1813              		.loc 1 818 9
 1814 00ae 4DE0     		b	.L98
 1815              	.L85:
 819:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 820:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* wait IRC8M stable */
 821:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_IRC8M:
 822:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
 823:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1816              		.loc 1 823 25
 1817 00b0 0120     		movs	r0, #1
 1818 00b2 FFF7FEFF 		bl	rcu_flag_get
 1819 00b6 0346     		mov	r3, r0
 1820 00b8 BB72     		strb	r3, [r7, #10]
 824:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             stb_cnt++;
 1821              		.loc 1 824 20
 1822 00ba FB68     		ldr	r3, [r7, #12]
 1823 00bc 0133     		adds	r3, r3, #1
 1824 00be FB60     		str	r3, [r7, #12]
 1825              	.L83:
 822:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1826              		.loc 1 822 36
 1827 00c0 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1828 00c2 002B     		cmp	r3, #0
 1829 00c4 03D1     		bne	.L84
 822:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1830              		.loc 1 822 36 is_stmt 0 discriminator 1
 1831 00c6 FB68     		ldr	r3, [r7, #12]
 1832 00c8 B3F5A06F 		cmp	r3, #1280
 1833 00cc F0D1     		bne	.L85
 1834              	.L84:
 825:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 826:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 827:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 828:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 47


 1835              		.loc 1 828 21 is_stmt 1
 1836 00ce 0120     		movs	r0, #1
 1837 00d0 FFF7FEFF 		bl	rcu_flag_get
 1838 00d4 0346     		mov	r3, r0
 1839              		.loc 1 828 11 discriminator 1
 1840 00d6 002B     		cmp	r3, #0
 1841 00d8 3AD0     		beq	.L99
 829:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             reval = SUCCESS;
 1842              		.loc 1 829 19
 1843 00da 0123     		movs	r3, #1
 1844 00dc FB72     		strb	r3, [r7, #11]
 830:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 831:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 1845              		.loc 1 831 9
 1846 00de 37E0     		b	.L99
 1847              	.L89:
 832:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 833:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* wait IRC40K stable */
 834:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_IRC40K:
 835:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 836:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1848              		.loc 1 836 25
 1849 00e0 40F60110 		movw	r0, #2305
 1850 00e4 FFF7FEFF 		bl	rcu_flag_get
 1851 00e8 0346     		mov	r3, r0
 1852 00ea BB72     		strb	r3, [r7, #10]
 837:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             stb_cnt++;
 1853              		.loc 1 837 20
 1854 00ec FB68     		ldr	r3, [r7, #12]
 1855 00ee 0133     		adds	r3, r3, #1
 1856 00f0 FB60     		str	r3, [r7, #12]
 1857              	.L87:
 835:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1858              		.loc 1 835 36
 1859 00f2 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1860 00f4 002B     		cmp	r3, #0
 1861 00f6 03D1     		bne	.L88
 835:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1862              		.loc 1 835 36 is_stmt 0 discriminator 1
 1863 00f8 FB68     		ldr	r3, [r7, #12]
 1864 00fa 1A4A     		ldr	r2, .L102
 1865 00fc 9342     		cmp	r3, r2
 1866 00fe EFD1     		bne	.L89
 1867              	.L88:
 838:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 839:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 840:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 841:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 1868              		.loc 1 841 21 is_stmt 1
 1869 0100 40F60110 		movw	r0, #2305
 1870 0104 FFF7FEFF 		bl	rcu_flag_get
 1871 0108 0346     		mov	r3, r0
 1872              		.loc 1 841 11 discriminator 1
 1873 010a 002B     		cmp	r3, #0
 1874 010c 22D0     		beq	.L100
 842:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             reval = SUCCESS;
 1875              		.loc 1 842 19
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 48


 1876 010e 0123     		movs	r3, #1
 1877 0110 FB72     		strb	r3, [r7, #11]
 843:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 844:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 1878              		.loc 1 844 9
 1879 0112 1FE0     		b	.L100
 1880              	.L93:
 845:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 846:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* wait PLL stable */
 847:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_PLL_CK:
 848:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 849:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1881              		.loc 1 849 25
 1882 0114 1920     		movs	r0, #25
 1883 0116 FFF7FEFF 		bl	rcu_flag_get
 1884 011a 0346     		mov	r3, r0
 1885 011c BB72     		strb	r3, [r7, #10]
 850:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             stb_cnt++;
 1886              		.loc 1 850 20
 1887 011e FB68     		ldr	r3, [r7, #12]
 1888 0120 0133     		adds	r3, r3, #1
 1889 0122 FB60     		str	r3, [r7, #12]
 1890              	.L91:
 848:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1891              		.loc 1 848 36
 1892 0124 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1893 0126 002B     		cmp	r3, #0
 1894 0128 03D1     		bne	.L92
 848:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1895              		.loc 1 848 36 is_stmt 0 discriminator 1
 1896 012a FB68     		ldr	r3, [r7, #12]
 1897 012c 0D4A     		ldr	r2, .L102
 1898 012e 9342     		cmp	r3, r2
 1899 0130 F0D1     		bne	.L93
 1900              	.L92:
 851:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 852:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 853:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 854:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 1901              		.loc 1 854 21 is_stmt 1
 1902 0132 1920     		movs	r0, #25
 1903 0134 FFF7FEFF 		bl	rcu_flag_get
 1904 0138 0346     		mov	r3, r0
 1905              		.loc 1 854 11 discriminator 1
 1906 013a 002B     		cmp	r3, #0
 1907 013c 0CD0     		beq	.L101
 855:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             reval = SUCCESS;
 1908              		.loc 1 855 19
 1909 013e 0123     		movs	r3, #1
 1910 0140 FB72     		strb	r3, [r7, #11]
 856:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 857:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 1911              		.loc 1 857 9
 1912 0142 09E0     		b	.L101
 1913              	.L96:
 858:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 859:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 49


 860:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* wait PLL1 stable */
 861:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_PLL1_CK:
 862:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 863:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 864:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             stb_cnt++;
 865:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 866:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 867:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 868:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL1STB)){
 869:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             reval = SUCCESS;
 870:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 871:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 872:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* wait PLL2 stable */
 873:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_PLL2_CK:
 874:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 875:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 876:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             stb_cnt++;
 877:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 878:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 879:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 880:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL2STB)){
 881:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             reval = SUCCESS;
 882:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
 883:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 884:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #endif /* GD32F10X_CL */
 885:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 886:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     default:
 887:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 1914              		.loc 1 887 9
 1915 0144 00BF     		nop
 1916 0146 08E0     		b	.L78
 1917              	.L97:
 805:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 1918              		.loc 1 805 9
 1919 0148 00BF     		nop
 1920 014a 06E0     		b	.L78
 1921              	.L98:
 818:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 1922              		.loc 1 818 9
 1923 014c 00BF     		nop
 1924 014e 04E0     		b	.L78
 1925              	.L99:
 831:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 1926              		.loc 1 831 9
 1927 0150 00BF     		nop
 1928 0152 02E0     		b	.L78
 1929              	.L100:
 844:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 1930              		.loc 1 844 9
 1931 0154 00BF     		nop
 1932 0156 00E0     		b	.L78
 1933              	.L101:
 857:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 1934              		.loc 1 857 9
 1935 0158 00BF     		nop
 1936              	.L78:
 888:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     }
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 50


 889:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 890:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* return value */
 891:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     return reval;
 1937              		.loc 1 891 12
 1938 015a FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 892:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 1939              		.loc 1 892 1
 1940 015c 1846     		mov	r0, r3
 1941 015e 1037     		adds	r7, r7, #16
 1942              	.LCFI147:
 1943              		.cfi_def_cfa_offset 8
 1944 0160 BD46     		mov	sp, r7
 1945              	.LCFI148:
 1946              		.cfi_def_cfa_register 13
 1947              		@ sp needed
 1948 0162 80BD     		pop	{r7, pc}
 1949              	.L103:
 1950              		.align	2
 1951              	.L102:
 1952 0164 FFFF0F00 		.word	1048575
 1953              		.cfi_endproc
 1954              	.LFE82:
 1956              		.section	.text.rcu_osci_on,"ax",%progbits
 1957              		.align	1
 1958              		.global	rcu_osci_on
 1959              		.syntax unified
 1960              		.thumb
 1961              		.thumb_func
 1963              	rcu_osci_on:
 1964              	.LFB83:
 893:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 894:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 895:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      turn on the oscillator
 896:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 897:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 898:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 899:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 900:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 901:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 902:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 903:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 904:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 905:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 906:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 907:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 908:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 909:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 1965              		.loc 1 909 1
 1966              		.cfi_startproc
 1967              		@ args = 0, pretend = 0, frame = 8
 1968              		@ frame_needed = 1, uses_anonymous_args = 0
 1969              		@ link register save eliminated.
 1970 0000 80B4     		push	{r7}
 1971              	.LCFI149:
 1972              		.cfi_def_cfa_offset 4
 1973              		.cfi_offset 7, -4
 1974 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 51


 1975              	.LCFI150:
 1976              		.cfi_def_cfa_offset 16
 1977 0004 00AF     		add	r7, sp, #0
 1978              	.LCFI151:
 1979              		.cfi_def_cfa_register 7
 1980 0006 0346     		mov	r3, r0
 1981 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 910:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 1982              		.loc 1 910 5
 1983 000a FB88     		ldrh	r3, [r7, #6]
 1984 000c 9B09     		lsrs	r3, r3, #6
 1985 000e 9BB2     		uxth	r3, r3
 1986 0010 03F18043 		add	r3, r3, #1073741824
 1987 0014 03F50433 		add	r3, r3, #135168
 1988 0018 1968     		ldr	r1, [r3]
 1989              		.loc 1 910 26
 1990 001a FB88     		ldrh	r3, [r7, #6]
 1991 001c 03F01F03 		and	r3, r3, #31
 1992 0020 0122     		movs	r2, #1
 1993 0022 9A40     		lsls	r2, r2, r3
 1994              		.loc 1 910 5
 1995 0024 FB88     		ldrh	r3, [r7, #6]
 1996 0026 9B09     		lsrs	r3, r3, #6
 1997 0028 9BB2     		uxth	r3, r3
 1998 002a 03F18043 		add	r3, r3, #1073741824
 1999 002e 03F50433 		add	r3, r3, #135168
 2000 0032 1846     		mov	r0, r3
 2001              		.loc 1 910 23
 2002 0034 41EA0203 		orr	r3, r1, r2
 2003 0038 0360     		str	r3, [r0]
 911:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 2004              		.loc 1 911 1
 2005 003a 00BF     		nop
 2006 003c 0C37     		adds	r7, r7, #12
 2007              	.LCFI152:
 2008              		.cfi_def_cfa_offset 4
 2009 003e BD46     		mov	sp, r7
 2010              	.LCFI153:
 2011              		.cfi_def_cfa_register 13
 2012              		@ sp needed
 2013 0040 80BC     		pop	{r7}
 2014              	.LCFI154:
 2015              		.cfi_restore 7
 2016              		.cfi_def_cfa_offset 0
 2017 0042 7047     		bx	lr
 2018              		.cfi_endproc
 2019              	.LFE83:
 2021              		.section	.text.rcu_osci_off,"ax",%progbits
 2022              		.align	1
 2023              		.global	rcu_osci_off
 2024              		.syntax unified
 2025              		.thumb
 2026              		.thumb_func
 2028              	rcu_osci_off:
 2029              	.LFB84:
 912:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 913:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 52


 914:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      turn off the oscillator
 915:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 916:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 917:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 918:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 919:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 920:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 921:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 922:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 923:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 924:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 925:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 926:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 927:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 928:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 2030              		.loc 1 928 1
 2031              		.cfi_startproc
 2032              		@ args = 0, pretend = 0, frame = 8
 2033              		@ frame_needed = 1, uses_anonymous_args = 0
 2034              		@ link register save eliminated.
 2035 0000 80B4     		push	{r7}
 2036              	.LCFI155:
 2037              		.cfi_def_cfa_offset 4
 2038              		.cfi_offset 7, -4
 2039 0002 83B0     		sub	sp, sp, #12
 2040              	.LCFI156:
 2041              		.cfi_def_cfa_offset 16
 2042 0004 00AF     		add	r7, sp, #0
 2043              	.LCFI157:
 2044              		.cfi_def_cfa_register 7
 2045 0006 0346     		mov	r3, r0
 2046 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 929:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 2047              		.loc 1 929 5
 2048 000a FB88     		ldrh	r3, [r7, #6]
 2049 000c 9B09     		lsrs	r3, r3, #6
 2050 000e 9BB2     		uxth	r3, r3
 2051 0010 03F18043 		add	r3, r3, #1073741824
 2052 0014 03F50433 		add	r3, r3, #135168
 2053 0018 1968     		ldr	r1, [r3]
 2054              		.loc 1 929 27
 2055 001a FB88     		ldrh	r3, [r7, #6]
 2056 001c 03F01F03 		and	r3, r3, #31
 2057 0020 0122     		movs	r2, #1
 2058 0022 02FA03F3 		lsl	r3, r2, r3
 2059              		.loc 1 929 26
 2060 0026 DA43     		mvns	r2, r3
 2061              		.loc 1 929 5
 2062 0028 FB88     		ldrh	r3, [r7, #6]
 2063 002a 9B09     		lsrs	r3, r3, #6
 2064 002c 9BB2     		uxth	r3, r3
 2065 002e 03F18043 		add	r3, r3, #1073741824
 2066 0032 03F50433 		add	r3, r3, #135168
 2067 0036 1846     		mov	r0, r3
 2068              		.loc 1 929 23
 2069 0038 01EA0203 		and	r3, r1, r2
 2070 003c 0360     		str	r3, [r0]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 53


 930:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 2071              		.loc 1 930 1
 2072 003e 00BF     		nop
 2073 0040 0C37     		adds	r7, r7, #12
 2074              	.LCFI158:
 2075              		.cfi_def_cfa_offset 4
 2076 0042 BD46     		mov	sp, r7
 2077              	.LCFI159:
 2078              		.cfi_def_cfa_register 13
 2079              		@ sp needed
 2080 0044 80BC     		pop	{r7}
 2081              	.LCFI160:
 2082              		.cfi_restore 7
 2083              		.cfi_def_cfa_offset 0
 2084 0046 7047     		bx	lr
 2085              		.cfi_endproc
 2086              	.LFE84:
 2088              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 2089              		.align	1
 2090              		.global	rcu_osci_bypass_mode_enable
 2091              		.syntax unified
 2092              		.thumb
 2093              		.thumb_func
 2095              	rcu_osci_bypass_mode_enable:
 2096              	.LFB85:
 931:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 932:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 933:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 934:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 935:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 936:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 937:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 938:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 939:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 940:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 941:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 942:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 2097              		.loc 1 942 1
 2098              		.cfi_startproc
 2099              		@ args = 0, pretend = 0, frame = 16
 2100              		@ frame_needed = 1, uses_anonymous_args = 0
 2101              		@ link register save eliminated.
 2102 0000 80B4     		push	{r7}
 2103              	.LCFI161:
 2104              		.cfi_def_cfa_offset 4
 2105              		.cfi_offset 7, -4
 2106 0002 85B0     		sub	sp, sp, #20
 2107              	.LCFI162:
 2108              		.cfi_def_cfa_offset 24
 2109 0004 00AF     		add	r7, sp, #0
 2110              	.LCFI163:
 2111              		.cfi_def_cfa_register 7
 2112 0006 0346     		mov	r3, r0
 2113 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 943:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg;
 944:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 945:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     switch(osci){
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 54


 2114              		.loc 1 945 5
 2115 000a FB88     		ldrh	r3, [r7, #6]
 2116 000c B3F5106F 		cmp	r3, #2304
 2117 0010 2ED0     		beq	.L111
 2118 0012 B3F5106F 		cmp	r3, #2304
 2119 0016 2DDC     		bgt	.L112
 2120 0018 B3F5006F 		cmp	r3, #2048
 2121 001c 19D0     		beq	.L109
 2122 001e B3F5006F 		cmp	r3, #2048
 2123 0022 27DC     		bgt	.L112
 2124 0024 182B     		cmp	r3, #24
 2125 0026 23D0     		beq	.L111
 2126 0028 182B     		cmp	r3, #24
 2127 002a 23DC     		bgt	.L112
 2128 002c 002B     		cmp	r3, #0
 2129 002e 1FD0     		beq	.L111
 2130 0030 102B     		cmp	r3, #16
 2131 0032 1FD1     		bne	.L112
 946:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* enable HXTAL to bypass mode */
 947:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_HXTAL:
 948:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         reg = RCU_CTL;
 2132              		.loc 1 948 15
 2133 0034 124B     		ldr	r3, .L114
 2134              		.loc 1 948 13
 2135 0036 1B68     		ldr	r3, [r3]
 2136 0038 FB60     		str	r3, [r7, #12]
 949:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 2137              		.loc 1 949 9
 2138 003a 114B     		ldr	r3, .L114
 2139 003c 1B68     		ldr	r3, [r3]
 2140 003e 104A     		ldr	r2, .L114
 2141              		.loc 1 949 17
 2142 0040 23F48033 		bic	r3, r3, #65536
 2143 0044 1360     		str	r3, [r2]
 950:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 2144              		.loc 1 950 9
 2145 0046 0E4A     		ldr	r2, .L114
 2146              		.loc 1 950 24
 2147 0048 FB68     		ldr	r3, [r7, #12]
 2148 004a 43F48023 		orr	r3, r3, #262144
 2149              		.loc 1 950 17
 2150 004e 1360     		str	r3, [r2]
 951:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2151              		.loc 1 951 9
 2152 0050 11E0     		b	.L110
 2153              	.L109:
 952:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* enable LXTAL to bypass mode */
 953:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_LXTAL:
 954:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         reg = RCU_BDCTL;
 2154              		.loc 1 954 15
 2155 0052 0C4B     		ldr	r3, .L114+4
 2156              		.loc 1 954 13
 2157 0054 1B68     		ldr	r3, [r3]
 2158 0056 FB60     		str	r3, [r7, #12]
 955:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 2159              		.loc 1 955 9
 2160 0058 0A4B     		ldr	r3, .L114+4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 55


 2161 005a 1B68     		ldr	r3, [r3]
 2162 005c 094A     		ldr	r2, .L114+4
 2163              		.loc 1 955 19
 2164 005e 23F00103 		bic	r3, r3, #1
 2165 0062 1360     		str	r3, [r2]
 956:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 2166              		.loc 1 956 9
 2167 0064 074A     		ldr	r2, .L114+4
 2168              		.loc 1 956 26
 2169 0066 FB68     		ldr	r3, [r7, #12]
 2170 0068 43F00403 		orr	r3, r3, #4
 2171              		.loc 1 956 19
 2172 006c 1360     		str	r3, [r2]
 957:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2173              		.loc 1 957 9
 2174 006e 02E0     		b	.L110
 2175              	.L111:
 958:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_IRC8M:
 959:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_IRC40K:
 960:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_PLL_CK:
 961:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
 962:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_PLL1_CK:
 963:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_PLL2_CK:
 964:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #endif /* GD32F10X_CL */
 965:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2176              		.loc 1 965 9
 2177 0070 00BF     		nop
 2178 0072 00E0     		b	.L113
 2179              	.L112:
 966:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     default:
 967:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2180              		.loc 1 967 9
 2181 0074 00BF     		nop
 2182              	.L110:
 2183              	.L113:
 968:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     }
 969:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 2184              		.loc 1 969 1
 2185 0076 00BF     		nop
 2186 0078 1437     		adds	r7, r7, #20
 2187              	.LCFI164:
 2188              		.cfi_def_cfa_offset 4
 2189 007a BD46     		mov	sp, r7
 2190              	.LCFI165:
 2191              		.cfi_def_cfa_register 13
 2192              		@ sp needed
 2193 007c 80BC     		pop	{r7}
 2194              	.LCFI166:
 2195              		.cfi_restore 7
 2196              		.cfi_def_cfa_offset 0
 2197 007e 7047     		bx	lr
 2198              	.L115:
 2199              		.align	2
 2200              	.L114:
 2201 0080 00100240 		.word	1073876992
 2202 0084 20100240 		.word	1073877024
 2203              		.cfi_endproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 56


 2204              	.LFE85:
 2206              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 2207              		.align	1
 2208              		.global	rcu_osci_bypass_mode_disable
 2209              		.syntax unified
 2210              		.thumb
 2211              		.thumb_func
 2213              	rcu_osci_bypass_mode_disable:
 2214              	.LFB86:
 970:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
 971:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
 972:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 973:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 974:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 975:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 976:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 977:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
 978:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
 979:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
 980:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 981:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 2215              		.loc 1 981 1
 2216              		.cfi_startproc
 2217              		@ args = 0, pretend = 0, frame = 16
 2218              		@ frame_needed = 1, uses_anonymous_args = 0
 2219              		@ link register save eliminated.
 2220 0000 80B4     		push	{r7}
 2221              	.LCFI167:
 2222              		.cfi_def_cfa_offset 4
 2223              		.cfi_offset 7, -4
 2224 0002 85B0     		sub	sp, sp, #20
 2225              	.LCFI168:
 2226              		.cfi_def_cfa_offset 24
 2227 0004 00AF     		add	r7, sp, #0
 2228              	.LCFI169:
 2229              		.cfi_def_cfa_register 7
 2230 0006 0346     		mov	r3, r0
 2231 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 982:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg;
 983:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
 984:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     switch(osci){
 2232              		.loc 1 984 5
 2233 000a FB88     		ldrh	r3, [r7, #6]
 2234 000c B3F5106F 		cmp	r3, #2304
 2235 0010 2ED0     		beq	.L121
 2236 0012 B3F5106F 		cmp	r3, #2304
 2237 0016 2DDC     		bgt	.L122
 2238 0018 B3F5006F 		cmp	r3, #2048
 2239 001c 19D0     		beq	.L119
 2240 001e B3F5006F 		cmp	r3, #2048
 2241 0022 27DC     		bgt	.L122
 2242 0024 182B     		cmp	r3, #24
 2243 0026 23D0     		beq	.L121
 2244 0028 182B     		cmp	r3, #24
 2245 002a 23DC     		bgt	.L122
 2246 002c 002B     		cmp	r3, #0
 2247 002e 1FD0     		beq	.L121
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 57


 2248 0030 102B     		cmp	r3, #16
 2249 0032 1FD1     		bne	.L122
 985:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* disable HXTAL to bypass mode */
 986:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_HXTAL:
 987:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         reg = RCU_CTL;
 2250              		.loc 1 987 15
 2251 0034 124B     		ldr	r3, .L124
 2252              		.loc 1 987 13
 2253 0036 1B68     		ldr	r3, [r3]
 2254 0038 FB60     		str	r3, [r7, #12]
 988:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 2255              		.loc 1 988 9
 2256 003a 114B     		ldr	r3, .L124
 2257 003c 1B68     		ldr	r3, [r3]
 2258 003e 104A     		ldr	r2, .L124
 2259              		.loc 1 988 17
 2260 0040 23F48033 		bic	r3, r3, #65536
 2261 0044 1360     		str	r3, [r2]
 989:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 2262              		.loc 1 989 9
 2263 0046 0E4A     		ldr	r2, .L124
 2264              		.loc 1 989 24
 2265 0048 FB68     		ldr	r3, [r7, #12]
 2266 004a 23F48023 		bic	r3, r3, #262144
 2267              		.loc 1 989 17
 2268 004e 1360     		str	r3, [r2]
 990:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2269              		.loc 1 990 9
 2270 0050 11E0     		b	.L120
 2271              	.L119:
 991:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* disable LXTAL to bypass mode */
 992:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_LXTAL:
 993:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         reg = RCU_BDCTL;
 2272              		.loc 1 993 15
 2273 0052 0C4B     		ldr	r3, .L124+4
 2274              		.loc 1 993 13
 2275 0054 1B68     		ldr	r3, [r3]
 2276 0056 FB60     		str	r3, [r7, #12]
 994:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 2277              		.loc 1 994 9
 2278 0058 0A4B     		ldr	r3, .L124+4
 2279 005a 1B68     		ldr	r3, [r3]
 2280 005c 094A     		ldr	r2, .L124+4
 2281              		.loc 1 994 19
 2282 005e 23F00103 		bic	r3, r3, #1
 2283 0062 1360     		str	r3, [r2]
 995:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 2284              		.loc 1 995 9
 2285 0064 074A     		ldr	r2, .L124+4
 2286              		.loc 1 995 26
 2287 0066 FB68     		ldr	r3, [r7, #12]
 2288 0068 23F00403 		bic	r3, r3, #4
 2289              		.loc 1 995 19
 2290 006c 1360     		str	r3, [r2]
 996:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2291              		.loc 1 996 9
 2292 006e 02E0     		b	.L120
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 58


 2293              	.L121:
 997:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_IRC8M:
 998:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_IRC40K:
 999:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_PLL_CK:
1000:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
1001:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_PLL1_CK:
1002:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case RCU_PLL2_CK:
1003:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #endif /* GD32F10X_CL */
1004:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2294              		.loc 1 1004 9
 2295 0070 00BF     		nop
 2296 0072 00E0     		b	.L123
 2297              	.L122:
1005:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     default:
1006:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2298              		.loc 1 1006 9
 2299 0074 00BF     		nop
 2300              	.L120:
 2301              	.L123:
1007:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     }
1008:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 2302              		.loc 1 1008 1
 2303 0076 00BF     		nop
 2304 0078 1437     		adds	r7, r7, #20
 2305              	.LCFI170:
 2306              		.cfi_def_cfa_offset 4
 2307 007a BD46     		mov	sp, r7
 2308              	.LCFI171:
 2309              		.cfi_def_cfa_register 13
 2310              		@ sp needed
 2311 007c 80BC     		pop	{r7}
 2312              	.LCFI172:
 2313              		.cfi_restore 7
 2314              		.cfi_def_cfa_offset 0
 2315 007e 7047     		bx	lr
 2316              	.L125:
 2317              		.align	2
 2318              	.L124:
 2319 0080 00100240 		.word	1073876992
 2320 0084 20100240 		.word	1073877024
 2321              		.cfi_endproc
 2322              	.LFE86:
 2324              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 2325              		.align	1
 2326              		.global	rcu_hxtal_clock_monitor_enable
 2327              		.syntax unified
 2328              		.thumb
 2329              		.thumb_func
 2331              	rcu_hxtal_clock_monitor_enable:
 2332              	.LFB87:
1009:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1010:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
1011:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      enable the HXTAL clock monitor
1012:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  none
1013:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
1014:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
1015:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 59


1016:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1017:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1018:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 2333              		.loc 1 1018 1
 2334              		.cfi_startproc
 2335              		@ args = 0, pretend = 0, frame = 0
 2336              		@ frame_needed = 1, uses_anonymous_args = 0
 2337              		@ link register save eliminated.
 2338 0000 80B4     		push	{r7}
 2339              	.LCFI173:
 2340              		.cfi_def_cfa_offset 4
 2341              		.cfi_offset 7, -4
 2342 0002 00AF     		add	r7, sp, #0
 2343              	.LCFI174:
 2344              		.cfi_def_cfa_register 7
1019:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 2345              		.loc 1 1019 5
 2346 0004 044B     		ldr	r3, .L127
 2347 0006 1B68     		ldr	r3, [r3]
 2348 0008 034A     		ldr	r2, .L127
 2349              		.loc 1 1019 13
 2350 000a 43F40023 		orr	r3, r3, #524288
 2351 000e 1360     		str	r3, [r2]
1020:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 2352              		.loc 1 1020 1
 2353 0010 00BF     		nop
 2354 0012 BD46     		mov	sp, r7
 2355              	.LCFI175:
 2356              		.cfi_def_cfa_register 13
 2357              		@ sp needed
 2358 0014 80BC     		pop	{r7}
 2359              	.LCFI176:
 2360              		.cfi_restore 7
 2361              		.cfi_def_cfa_offset 0
 2362 0016 7047     		bx	lr
 2363              	.L128:
 2364              		.align	2
 2365              	.L127:
 2366 0018 00100240 		.word	1073876992
 2367              		.cfi_endproc
 2368              	.LFE87:
 2370              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 2371              		.align	1
 2372              		.global	rcu_hxtal_clock_monitor_disable
 2373              		.syntax unified
 2374              		.thumb
 2375              		.thumb_func
 2377              	rcu_hxtal_clock_monitor_disable:
 2378              	.LFB88:
1021:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1022:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
1023:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      disable the HXTAL clock monitor
1024:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  none
1025:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
1026:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
1027:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
1028:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 60


1029:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 2379              		.loc 1 1029 1
 2380              		.cfi_startproc
 2381              		@ args = 0, pretend = 0, frame = 0
 2382              		@ frame_needed = 1, uses_anonymous_args = 0
 2383              		@ link register save eliminated.
 2384 0000 80B4     		push	{r7}
 2385              	.LCFI177:
 2386              		.cfi_def_cfa_offset 4
 2387              		.cfi_offset 7, -4
 2388 0002 00AF     		add	r7, sp, #0
 2389              	.LCFI178:
 2390              		.cfi_def_cfa_register 7
1030:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 2391              		.loc 1 1030 5
 2392 0004 044B     		ldr	r3, .L130
 2393 0006 1B68     		ldr	r3, [r3]
 2394 0008 034A     		ldr	r2, .L130
 2395              		.loc 1 1030 13
 2396 000a 23F40023 		bic	r3, r3, #524288
 2397 000e 1360     		str	r3, [r2]
1031:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 2398              		.loc 1 1031 1
 2399 0010 00BF     		nop
 2400 0012 BD46     		mov	sp, r7
 2401              	.LCFI179:
 2402              		.cfi_def_cfa_register 13
 2403              		@ sp needed
 2404 0014 80BC     		pop	{r7}
 2405              	.LCFI180:
 2406              		.cfi_restore 7
 2407              		.cfi_def_cfa_offset 0
 2408 0016 7047     		bx	lr
 2409              	.L131:
 2410              		.align	2
 2411              	.L130:
 2412 0018 00100240 		.word	1073876992
 2413              		.cfi_endproc
 2414              	.LFE88:
 2416              		.section	.text.rcu_irc8m_adjust_value_set,"ax",%progbits
 2417              		.align	1
 2418              		.global	rcu_irc8m_adjust_value_set
 2419              		.syntax unified
 2420              		.thumb
 2421              		.thumb_func
 2423              	rcu_irc8m_adjust_value_set:
 2424              	.LFB89:
1032:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1033:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
1034:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      set the IRC8M adjust value
1035:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
1036:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
1037:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
1038:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
1039:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_irc8m_adjust_value_set(uint8_t irc8m_adjval)
1040:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 2425              		.loc 1 1040 1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 61


 2426              		.cfi_startproc
 2427              		@ args = 0, pretend = 0, frame = 16
 2428              		@ frame_needed = 1, uses_anonymous_args = 0
 2429              		@ link register save eliminated.
 2430 0000 80B4     		push	{r7}
 2431              	.LCFI181:
 2432              		.cfi_def_cfa_offset 4
 2433              		.cfi_offset 7, -4
 2434 0002 85B0     		sub	sp, sp, #20
 2435              	.LCFI182:
 2436              		.cfi_def_cfa_offset 24
 2437 0004 00AF     		add	r7, sp, #0
 2438              	.LCFI183:
 2439              		.cfi_def_cfa_register 7
 2440 0006 0346     		mov	r3, r0
 2441 0008 FB71     		strb	r3, [r7, #7]
1041:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t reg;
1042:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
1043:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg = RCU_CTL;
 2442              		.loc 1 1043 11
 2443 000a 094B     		ldr	r3, .L133
 2444              		.loc 1 1043 9
 2445 000c 1B68     		ldr	r3, [r3]
 2446 000e FB60     		str	r3, [r7, #12]
1044:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
1045:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     reg &= ~RCU_CTL_IRC8MADJ;
 2447              		.loc 1 1045 9
 2448 0010 FB68     		ldr	r3, [r7, #12]
 2449 0012 23F0F803 		bic	r3, r3, #248
 2450 0016 FB60     		str	r3, [r7, #12]
1046:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & 0x1FU) << 3));
 2451              		.loc 1 1046 46
 2452 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2453 001a DB00     		lsls	r3, r3, #3
 2454 001c DAB2     		uxtb	r2, r3
 2455              		.loc 1 1046 5
 2456 001e 0449     		ldr	r1, .L133
 2457              		.loc 1 1046 20
 2458 0020 FB68     		ldr	r3, [r7, #12]
 2459 0022 1343     		orrs	r3, r3, r2
 2460              		.loc 1 1046 13
 2461 0024 0B60     		str	r3, [r1]
1047:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 2462              		.loc 1 1047 1
 2463 0026 00BF     		nop
 2464 0028 1437     		adds	r7, r7, #20
 2465              	.LCFI184:
 2466              		.cfi_def_cfa_offset 4
 2467 002a BD46     		mov	sp, r7
 2468              	.LCFI185:
 2469              		.cfi_def_cfa_register 13
 2470              		@ sp needed
 2471 002c 80BC     		pop	{r7}
 2472              	.LCFI186:
 2473              		.cfi_restore 7
 2474              		.cfi_def_cfa_offset 0
 2475 002e 7047     		bx	lr
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 62


 2476              	.L134:
 2477              		.align	2
 2478              	.L133:
 2479 0030 00100240 		.word	1073876992
 2480              		.cfi_endproc
 2481              	.LFE89:
 2483              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 2484              		.align	1
 2485              		.global	rcu_deepsleep_voltage_set
 2486              		.syntax unified
 2487              		.thumb
 2488              		.thumb_func
 2490              	rcu_deepsleep_voltage_set:
 2491              	.LFB90:
1048:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1049:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
1050:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      deep-sleep mode voltage select
1051:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1052:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
1053:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_2: the core voltage is 1.2V
1054:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_1: the core voltage is 1.1V
1055:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_0: the core voltage is 1.0V
1056:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_9: the core voltage is 0.9V
1057:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
1058:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     none
1059:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
1060:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1061:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {    
 2492              		.loc 1 1061 1
 2493              		.cfi_startproc
 2494              		@ args = 0, pretend = 0, frame = 8
 2495              		@ frame_needed = 1, uses_anonymous_args = 0
 2496              		@ link register save eliminated.
 2497 0000 80B4     		push	{r7}
 2498              	.LCFI187:
 2499              		.cfi_def_cfa_offset 4
 2500              		.cfi_offset 7, -4
 2501 0002 83B0     		sub	sp, sp, #12
 2502              	.LCFI188:
 2503              		.cfi_def_cfa_offset 16
 2504 0004 00AF     		add	r7, sp, #0
 2505              	.LCFI189:
 2506              		.cfi_def_cfa_register 7
 2507 0006 7860     		str	r0, [r7, #4]
1062:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 2508              		.loc 1 1062 11
 2509 0008 7B68     		ldr	r3, [r7, #4]
 2510 000a 03F00703 		and	r3, r3, #7
 2511 000e 7B60     		str	r3, [r7, #4]
1063:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     RCU_DSV = dsvol;
 2512              		.loc 1 1063 5
 2513 0010 034A     		ldr	r2, .L136
 2514              		.loc 1 1063 13
 2515 0012 7B68     		ldr	r3, [r7, #4]
 2516 0014 1360     		str	r3, [r2]
1064:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 2517              		.loc 1 1064 1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 63


 2518 0016 00BF     		nop
 2519 0018 0C37     		adds	r7, r7, #12
 2520              	.LCFI190:
 2521              		.cfi_def_cfa_offset 4
 2522 001a BD46     		mov	sp, r7
 2523              	.LCFI191:
 2524              		.cfi_def_cfa_register 13
 2525              		@ sp needed
 2526 001c 80BC     		pop	{r7}
 2527              	.LCFI192:
 2528              		.cfi_restore 7
 2529              		.cfi_def_cfa_offset 0
 2530 001e 7047     		bx	lr
 2531              	.L137:
 2532              		.align	2
 2533              	.L136:
 2534 0020 34100240 		.word	1073877044
 2535              		.cfi_endproc
 2536              	.LFE90:
 2538              		.section	.rodata
 2539              		.align	2
 2540              	.LC0:
 2541 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2541      00000000 
 2541      01020304 
 2541      06
 2542 000d 070809   		.ascii	"\007\010\011"
 2543              		.align	2
 2544              	.LC1:
 2545 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2545      01020304 
 2546              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 2547              		.align	1
 2548              		.global	rcu_clock_freq_get
 2549              		.syntax unified
 2550              		.thumb
 2551              		.thumb_func
 2553              	rcu_clock_freq_get:
 2554              	.LFB91:
1065:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1066:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** /*!
1067:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
1068:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[in]  clock: the clock frequency which to get
1069:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
1070:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        CK_SYS: system clock frequency
1071:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1072:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1073:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1074:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \param[out] none
1075:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1076:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** */
1077:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1078:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** {
 2555              		.loc 1 1078 1
 2556              		.cfi_startproc
 2557              		@ args = 0, pretend = 0, frame = 88
 2558              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 64


 2559              		@ link register save eliminated.
 2560 0000 90B4     		push	{r4, r7}
 2561              	.LCFI193:
 2562              		.cfi_def_cfa_offset 8
 2563              		.cfi_offset 4, -8
 2564              		.cfi_offset 7, -4
 2565 0002 96B0     		sub	sp, sp, #88
 2566              	.LCFI194:
 2567              		.cfi_def_cfa_offset 96
 2568 0004 00AF     		add	r7, sp, #0
 2569              	.LCFI195:
 2570              		.cfi_def_cfa_register 7
 2571 0006 0346     		mov	r3, r0
 2572 0008 FB71     		strb	r3, [r7, #7]
1079:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t sws, ck_freq = 0U;
 2573              		.loc 1 1079 19
 2574 000a 0023     		movs	r3, #0
 2575 000c 7B65     		str	r3, [r7, #84]
1080:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
1081:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t pllsel, predv0sel, pllmf,ck_src, idx, clk_exp;
1082:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
1083:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint32_t predv0, predv1, pll1mf;
1084:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #endif /* GD32F10X_CL */
1085:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1086:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1087:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 2576              		.loc 1 1087 13
 2577 000e 5F4B     		ldr	r3, .L158
 2578 0010 07F11804 		add	r4, r7, #24
 2579 0014 0FCB     		ldm	r3, {r0, r1, r2, r3}
 2580 0016 84E80F00 		stm	r4, {r0, r1, r2, r3}
1088:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2581              		.loc 1 1088 13
 2582 001a 5D4A     		ldr	r2, .L158+4
 2583 001c 07F11003 		add	r3, r7, #16
 2584 0020 92E80300 		ldm	r2, {r0, r1}
 2585 0024 83E80300 		stm	r3, {r0, r1}
1089:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2586              		.loc 1 1089 13
 2587 0028 594A     		ldr	r2, .L158+4
 2588 002a 07F10803 		add	r3, r7, #8
 2589 002e 92E80300 		ldm	r2, {r0, r1}
 2590 0032 83E80300 		stm	r3, {r0, r1}
1090:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1091:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 2591              		.loc 1 1091 11
 2592 0036 574B     		ldr	r3, .L158+8
 2593 0038 1B68     		ldr	r3, [r3]
 2594 003a 9B08     		lsrs	r3, r3, #2
 2595              		.loc 1 1091 9
 2596 003c 03F00303 		and	r3, r3, #3
 2597 0040 7B64     		str	r3, [r7, #68]
1092:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     switch(sws){
 2598              		.loc 1 1092 5
 2599 0042 7B6C     		ldr	r3, [r7, #68]
 2600 0044 022B     		cmp	r3, #2
 2601 0046 0FD0     		beq	.L139
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 65


 2602 0048 7B6C     		ldr	r3, [r7, #68]
 2603 004a 022B     		cmp	r3, #2
 2604 004c 45D8     		bhi	.L140
 2605 004e 7B6C     		ldr	r3, [r7, #68]
 2606 0050 002B     		cmp	r3, #0
 2607 0052 03D0     		beq	.L141
 2608 0054 7B6C     		ldr	r3, [r7, #68]
 2609 0056 012B     		cmp	r3, #1
 2610 0058 03D0     		beq	.L142
 2611 005a 3EE0     		b	.L140
 2612              	.L141:
1093:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1094:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case SEL_IRC8M:
1095:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 2613              		.loc 1 1095 20
 2614 005c 4E4B     		ldr	r3, .L158+12
 2615 005e 3B65     		str	r3, [r7, #80]
1096:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2616              		.loc 1 1096 9
 2617 0060 3EE0     		b	.L143
 2618              	.L142:
1097:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* HXTAL is selected as CK_SYS */
1098:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case SEL_HXTAL:
1099:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         cksys_freq = HXTAL_VALUE;
 2619              		.loc 1 1099 20
 2620 0062 4D4B     		ldr	r3, .L158+12
 2621 0064 3B65     		str	r3, [r7, #80]
1100:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2622              		.loc 1 1100 9
 2623 0066 3BE0     		b	.L143
 2624              	.L139:
1101:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* PLL is selected as CK_SYS */
1102:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case SEL_PLL:
1103:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
1104:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
 2625              		.loc 1 1104 19
 2626 0068 4A4B     		ldr	r3, .L158+8
 2627 006a 1B68     		ldr	r3, [r3]
 2628              		.loc 1 1104 16
 2629 006c 03F48033 		and	r3, r3, #65536
 2630 0070 3B64     		str	r3, [r7, #64]
1105:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1106:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
 2631              		.loc 1 1106 11
 2632 0072 3B6C     		ldr	r3, [r7, #64]
 2633 0074 B3F5803F 		cmp	r3, #65536
 2634 0078 0DD1     		bne	.L144
1107:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             /* PLL clock source is HXTAL */
1108:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             ck_src = HXTAL_VALUE;
 2635              		.loc 1 1108 20
 2636 007a 474B     		ldr	r3, .L158+12
 2637 007c BB64     		str	r3, [r7, #72]
1109:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1110:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
1111:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             predv0sel = (RCU_CFG0 & RCU_CFG0_PREDV0);
 2638              		.loc 1 1111 26
 2639 007e 454B     		ldr	r3, .L158+8
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 66


 2640 0080 1B68     		ldr	r3, [r3]
 2641              		.loc 1 1111 23
 2642 0082 03F40033 		and	r3, r3, #131072
 2643 0086 FB63     		str	r3, [r7, #60]
1112:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
1113:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             if(RCU_CFG0_PREDV0 == predv0sel){
 2644              		.loc 1 1113 15
 2645 0088 FB6B     		ldr	r3, [r7, #60]
 2646 008a B3F5003F 		cmp	r3, #131072
 2647 008e 04D1     		bne	.L145
1114:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 ck_src = HXTAL_VALUE/2U;
 2648              		.loc 1 1114 24
 2649 0090 424B     		ldr	r3, .L158+16
 2650 0092 BB64     		str	r3, [r7, #72]
 2651 0094 01E0     		b	.L145
 2652              	.L144:
1115:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             }
1116:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #elif defined(GD32F10X_CL)
1117:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
1118:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             /* source clock use PLL1 */
1119:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
1120:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 predv1 = (uint32_t)((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
1121:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
1122:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 if(17U == pll1mf){
1123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                     pll1mf = 20U;
1124:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 }
1125:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****                 ck_src = (ck_src / predv1) * pll1mf;
1126:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             }
1127:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
1128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             ck_src /= predv0;
1129:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** #endif /* GD32F10X_HD and GD32F10X_XD */
1130:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }else{
1131:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             /* PLL clock source is IRC8M/2 */
1132:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             ck_src = IRC8M_VALUE/2U;
 2653              		.loc 1 1132 20
 2654 0096 414B     		ldr	r3, .L158+16
 2655 0098 BB64     		str	r3, [r7, #72]
 2656              	.L145:
1133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
1134:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1135:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         /* PLL multiplication factor */
1136:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
 2657              		.loc 1 1136 17
 2658 009a 3E4B     		ldr	r3, .L158+8
 2659 009c 1B68     		ldr	r3, [r3]
 2660 009e 9B0C     		lsrs	r3, r3, #18
 2661              		.loc 1 1136 15
 2662 00a0 03F00F03 		and	r3, r3, #15
 2663 00a4 FB64     		str	r3, [r7, #76]
1137:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2664              		.loc 1 1137 13
 2665 00a6 3B4B     		ldr	r3, .L158+8
 2666 00a8 1B68     		ldr	r3, [r3]
 2667              		.loc 1 1137 22
 2668 00aa 03F00063 		and	r3, r3, #134217728
 2669              		.loc 1 1137 11
 2670 00ae 002B     		cmp	r3, #0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 67


 2671 00b0 03D0     		beq	.L146
1138:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             pllmf |= 0x10U;
 2672              		.loc 1 1138 19
 2673 00b2 FB6C     		ldr	r3, [r7, #76]
 2674 00b4 43F01003 		orr	r3, r3, #16
 2675 00b8 FB64     		str	r3, [r7, #76]
 2676              	.L146:
1139:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
1140:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         if(pllmf < 15U){
 2677              		.loc 1 1140 11
 2678 00ba FB6C     		ldr	r3, [r7, #76]
 2679 00bc 0E2B     		cmp	r3, #14
 2680 00be 03D8     		bhi	.L147
1141:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             pllmf += 2U;
 2681              		.loc 1 1141 19
 2682 00c0 FB6C     		ldr	r3, [r7, #76]
 2683 00c2 0233     		adds	r3, r3, #2
 2684 00c4 FB64     		str	r3, [r7, #76]
 2685 00c6 02E0     		b	.L148
 2686              	.L147:
1142:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }else{
1143:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             pllmf += 1U;
 2687              		.loc 1 1143 19
 2688 00c8 FB6C     		ldr	r3, [r7, #76]
 2689 00ca 0133     		adds	r3, r3, #1
 2690 00cc FB64     		str	r3, [r7, #76]
 2691              	.L148:
1144:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
1145:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1146:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         cksys_freq = ck_src * pllmf;
 2692              		.loc 1 1146 20
 2693 00ce BB6C     		ldr	r3, [r7, #72]
 2694 00d0 FA6C     		ldr	r2, [r7, #76]
 2695 00d2 02FB03F3 		mul	r3, r2, r3
 2696 00d6 3B65     		str	r3, [r7, #80]
1147:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1148:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     #ifdef GD32F10X_CL
1149:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         if(15U == pllmf){
1150:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             /* PLL source clock multiply by 6.5 */
1151:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****             cksys_freq = ck_src * 6U + ck_src / 2U;
1152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         }
1153:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     #endif /* GD32F10X_CL */
1154:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1155:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2697              		.loc 1 1155 9
 2698 00d8 02E0     		b	.L143
 2699              	.L140:
1156:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1157:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     default:
1158:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 2700              		.loc 1 1158 20
 2701 00da 2F4B     		ldr	r3, .L158+12
 2702 00dc 3B65     		str	r3, [r7, #80]
1159:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2703              		.loc 1 1159 9
 2704 00de 00BF     		nop
 2705              	.L143:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 68


1160:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     }
1161:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** 
1162:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* calculate AHB clock frequency */
1163:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 2706              		.loc 1 1163 11
 2707 00e0 2C4B     		ldr	r3, .L158+8
 2708 00e2 1B68     		ldr	r3, [r3]
 2709 00e4 1B09     		lsrs	r3, r3, #4
 2710              		.loc 1 1163 9
 2711 00e6 03F00F03 		and	r3, r3, #15
 2712 00ea BB63     		str	r3, [r7, #56]
1164:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     clk_exp = ahb_exp[idx];
 2713              		.loc 1 1164 22
 2714 00ec 07F11802 		add	r2, r7, #24
 2715 00f0 BB6B     		ldr	r3, [r7, #56]
 2716 00f2 1344     		add	r3, r3, r2
 2717 00f4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2718              		.loc 1 1164 13
 2719 00f6 7B63     		str	r3, [r7, #52]
1165:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 2720              		.loc 1 1165 14
 2721 00f8 3A6D     		ldr	r2, [r7, #80]
 2722 00fa 7B6B     		ldr	r3, [r7, #52]
 2723 00fc 22FA03F3 		lsr	r3, r2, r3
 2724 0100 3B63     		str	r3, [r7, #48]
1166:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
1167:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* calculate APB1 clock frequency */
1168:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 2725              		.loc 1 1168 11
 2726 0102 244B     		ldr	r3, .L158+8
 2727 0104 1B68     		ldr	r3, [r3]
 2728 0106 1B0A     		lsrs	r3, r3, #8
 2729              		.loc 1 1168 9
 2730 0108 03F00703 		and	r3, r3, #7
 2731 010c BB63     		str	r3, [r7, #56]
1169:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     clk_exp = apb1_exp[idx];
 2732              		.loc 1 1169 23
 2733 010e 07F11002 		add	r2, r7, #16
 2734 0112 BB6B     		ldr	r3, [r7, #56]
 2735 0114 1344     		add	r3, r3, r2
 2736 0116 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2737              		.loc 1 1169 13
 2738 0118 7B63     		str	r3, [r7, #52]
1170:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2739              		.loc 1 1170 15
 2740 011a 3A6B     		ldr	r2, [r7, #48]
 2741 011c 7B6B     		ldr	r3, [r7, #52]
 2742 011e 22FA03F3 		lsr	r3, r2, r3
 2743 0122 FB62     		str	r3, [r7, #44]
1171:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
1172:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* calculate APB2 clock frequency */
1173:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 2744              		.loc 1 1173 11
 2745 0124 1B4B     		ldr	r3, .L158+8
 2746 0126 1B68     		ldr	r3, [r3]
 2747 0128 DB0A     		lsrs	r3, r3, #11
 2748              		.loc 1 1173 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 69


 2749 012a 03F00703 		and	r3, r3, #7
 2750 012e BB63     		str	r3, [r7, #56]
1174:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     clk_exp = apb2_exp[idx];
 2751              		.loc 1 1174 23
 2752 0130 07F10802 		add	r2, r7, #8
 2753 0134 BB6B     		ldr	r3, [r7, #56]
 2754 0136 1344     		add	r3, r3, r2
 2755 0138 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2756              		.loc 1 1174 13
 2757 013a 7B63     		str	r3, [r7, #52]
1175:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 2758              		.loc 1 1175 15
 2759 013c 3A6B     		ldr	r2, [r7, #48]
 2760 013e 7B6B     		ldr	r3, [r7, #52]
 2761 0140 22FA03F3 		lsr	r3, r2, r3
 2762 0144 BB62     		str	r3, [r7, #40]
1176:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     
1177:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     /* return the clocks frequency */
1178:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     switch(clock){
 2763              		.loc 1 1178 5
 2764 0146 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2765 0148 032B     		cmp	r3, #3
 2766 014a 17D8     		bhi	.L157
 2767 014c 01A2     		adr	r2, .L151
 2768 014e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2769 0152 00BF     		.p2align 2
 2770              	.L151:
 2771 0154 65010000 		.word	.L154+1
 2772 0158 6B010000 		.word	.L153+1
 2773 015c 71010000 		.word	.L152+1
 2774 0160 77010000 		.word	.L150+1
 2775              		.p2align 1
 2776              	.L154:
1179:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case CK_SYS:
1180:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         ck_freq = cksys_freq;
 2777              		.loc 1 1180 17
 2778 0164 3B6D     		ldr	r3, [r7, #80]
 2779 0166 7B65     		str	r3, [r7, #84]
1181:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2780              		.loc 1 1181 9
 2781 0168 09E0     		b	.L155
 2782              	.L153:
1182:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case CK_AHB:
1183:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         ck_freq = ahb_freq;
 2783              		.loc 1 1183 17
 2784 016a 3B6B     		ldr	r3, [r7, #48]
 2785 016c 7B65     		str	r3, [r7, #84]
1184:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2786              		.loc 1 1184 9
 2787 016e 06E0     		b	.L155
 2788              	.L152:
1185:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case CK_APB1:
1186:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         ck_freq = apb1_freq;
 2789              		.loc 1 1186 17
 2790 0170 FB6A     		ldr	r3, [r7, #44]
 2791 0172 7B65     		str	r3, [r7, #84]
1187:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 70


 2792              		.loc 1 1187 9
 2793 0174 03E0     		b	.L155
 2794              	.L150:
1188:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     case CK_APB2:
1189:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         ck_freq = apb2_freq;
 2795              		.loc 1 1189 17
 2796 0176 BB6A     		ldr	r3, [r7, #40]
 2797 0178 7B65     		str	r3, [r7, #84]
1190:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2798              		.loc 1 1190 9
 2799 017a 00E0     		b	.L155
 2800              	.L157:
1191:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     default:
1192:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****         break;
 2801              		.loc 1 1192 9
 2802 017c 00BF     		nop
 2803              	.L155:
1193:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     }
1194:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c ****     return ck_freq;
 2804              		.loc 1 1194 12
 2805 017e 7B6D     		ldr	r3, [r7, #84]
1195:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_rcu.c **** }
 2806              		.loc 1 1195 1
 2807 0180 1846     		mov	r0, r3
 2808 0182 5837     		adds	r7, r7, #88
 2809              	.LCFI196:
 2810              		.cfi_def_cfa_offset 8
 2811 0184 BD46     		mov	sp, r7
 2812              	.LCFI197:
 2813              		.cfi_def_cfa_register 13
 2814              		@ sp needed
 2815 0186 90BC     		pop	{r4, r7}
 2816              	.LCFI198:
 2817              		.cfi_restore 7
 2818              		.cfi_restore 4
 2819              		.cfi_def_cfa_offset 0
 2820 0188 7047     		bx	lr
 2821              	.L159:
 2822 018a 00BF     		.align	2
 2823              	.L158:
 2824 018c 00000000 		.word	.LC0
 2825 0190 10000000 		.word	.LC1
 2826 0194 04100240 		.word	1073876996
 2827 0198 00127A00 		.word	8000000
 2828 019c 00093D00 		.word	4000000
 2829              		.cfi_endproc
 2830              	.LFE91:
 2832              		.text
 2833              	.Letext0:
 2834              		.file 2 "C:/arm-toolchain/14.3/arm-none-eabi/include/machine/_default_types.h"
 2835              		.file 3 "C:/arm-toolchain/14.3/arm-none-eabi/include/sys/_stdint.h"
 2836              		.file 4 "./Firmware/CMSIS/GD/GD32F10x/Include/gd32f10x.h"
 2837              		.file 5 "./Firmware/GD32F10x_standard_peripheral/Include/gd32f10x_rcu.h"
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 71


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_rcu.c
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:19     .text.rcu_deinit:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:25     .text.rcu_deinit:00000000 rcu_deinit
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1701   .text.rcu_osci_stab_wait:00000000 rcu_osci_stab_wait
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:90     .text.rcu_deinit:00000058 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:98     .text.rcu_periph_clock_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:104    .text.rcu_periph_clock_enable:00000000 rcu_periph_clock_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:163    .text.rcu_periph_clock_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:169    .text.rcu_periph_clock_disable:00000000 rcu_periph_clock_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:230    .text.rcu_periph_clock_sleep_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:236    .text.rcu_periph_clock_sleep_enable:00000000 rcu_periph_clock_sleep_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:295    .text.rcu_periph_clock_sleep_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:301    .text.rcu_periph_clock_sleep_disable:00000000 rcu_periph_clock_sleep_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:362    .text.rcu_periph_reset_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:368    .text.rcu_periph_reset_enable:00000000 rcu_periph_reset_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:427    .text.rcu_periph_reset_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:433    .text.rcu_periph_reset_disable:00000000 rcu_periph_reset_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:494    .text.rcu_bkp_reset_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:500    .text.rcu_bkp_reset_enable:00000000 rcu_bkp_reset_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:535    .text.rcu_bkp_reset_enable:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:540    .text.rcu_bkp_reset_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:546    .text.rcu_bkp_reset_disable:00000000 rcu_bkp_reset_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:581    .text.rcu_bkp_reset_disable:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:586    .text.rcu_system_clock_source_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:592    .text.rcu_system_clock_source_config:00000000 rcu_system_clock_source_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:644    .text.rcu_system_clock_source_config:0000002c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:649    .text.rcu_system_clock_source_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:655    .text.rcu_system_clock_source_get:00000000 rcu_system_clock_source_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:687    .text.rcu_system_clock_source_get:00000014 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:692    .text.rcu_ahb_clock_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:698    .text.rcu_ahb_clock_config:00000000 rcu_ahb_clock_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:750    .text.rcu_ahb_clock_config:0000002c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:755    .text.rcu_apb1_clock_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:761    .text.rcu_apb1_clock_config:00000000 rcu_apb1_clock_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:813    .text.rcu_apb1_clock_config:0000002c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:818    .text.rcu_apb2_clock_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:824    .text.rcu_apb2_clock_config:00000000 rcu_apb2_clock_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:876    .text.rcu_apb2_clock_config:0000002c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:881    .text.rcu_ckout0_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:887    .text.rcu_ckout0_config:00000000 rcu_ckout0_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:939    .text.rcu_ckout0_config:0000002c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:944    .text.rcu_pll_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:950    .text.rcu_pll_config:00000000 rcu_pll_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1012   .text.rcu_pll_config:0000003c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1017   .text.rcu_predv0_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1023   .text.rcu_predv0_config:00000000 rcu_predv0_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1084   .text.rcu_predv0_config:00000038 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1089   .text.rcu_adc_clock_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1095   .text.rcu_adc_clock_config:00000000 rcu_adc_clock_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1189   .text.rcu_adc_clock_config:0000006c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1194   .text.rcu_usb_clock_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1200   .text.rcu_usb_clock_config:00000000 rcu_usb_clock_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1252   .text.rcu_usb_clock_config:0000002c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1257   .text.rcu_rtc_clock_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1263   .text.rcu_rtc_clock_config:00000000 rcu_rtc_clock_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1315   .text.rcu_rtc_clock_config:0000002c $d
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s 			page 72


C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1320   .text.rcu_flag_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1326   .text.rcu_flag_get:00000000 rcu_flag_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1386   .text.rcu_all_reset_flag_clear:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1392   .text.rcu_all_reset_flag_clear:00000000 rcu_all_reset_flag_clear
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1427   .text.rcu_all_reset_flag_clear:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1432   .text.rcu_interrupt_flag_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1438   .text.rcu_interrupt_flag_get:00000000 rcu_interrupt_flag_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1498   .text.rcu_interrupt_flag_clear:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1504   .text.rcu_interrupt_flag_clear:00000000 rcu_interrupt_flag_clear
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1563   .text.rcu_interrupt_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1569   .text.rcu_interrupt_enable:00000000 rcu_interrupt_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1628   .text.rcu_interrupt_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1634   .text.rcu_interrupt_disable:00000000 rcu_interrupt_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1695   .text.rcu_osci_stab_wait:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1952   .text.rcu_osci_stab_wait:00000164 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1957   .text.rcu_osci_on:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:1963   .text.rcu_osci_on:00000000 rcu_osci_on
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2022   .text.rcu_osci_off:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2028   .text.rcu_osci_off:00000000 rcu_osci_off
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2089   .text.rcu_osci_bypass_mode_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2095   .text.rcu_osci_bypass_mode_enable:00000000 rcu_osci_bypass_mode_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2201   .text.rcu_osci_bypass_mode_enable:00000080 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2207   .text.rcu_osci_bypass_mode_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2213   .text.rcu_osci_bypass_mode_disable:00000000 rcu_osci_bypass_mode_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2319   .text.rcu_osci_bypass_mode_disable:00000080 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2325   .text.rcu_hxtal_clock_monitor_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2331   .text.rcu_hxtal_clock_monitor_enable:00000000 rcu_hxtal_clock_monitor_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2366   .text.rcu_hxtal_clock_monitor_enable:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2371   .text.rcu_hxtal_clock_monitor_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2377   .text.rcu_hxtal_clock_monitor_disable:00000000 rcu_hxtal_clock_monitor_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2412   .text.rcu_hxtal_clock_monitor_disable:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2417   .text.rcu_irc8m_adjust_value_set:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2423   .text.rcu_irc8m_adjust_value_set:00000000 rcu_irc8m_adjust_value_set
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2479   .text.rcu_irc8m_adjust_value_set:00000030 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2484   .text.rcu_deepsleep_voltage_set:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2490   .text.rcu_deepsleep_voltage_set:00000000 rcu_deepsleep_voltage_set
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2534   .text.rcu_deepsleep_voltage_set:00000020 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2539   .rodata:00000000 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2547   .text.rcu_clock_freq_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2553   .text.rcu_clock_freq_get:00000000 rcu_clock_freq_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2771   .text.rcu_clock_freq_get:00000154 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2775   .text.rcu_clock_freq_get:00000164 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccZOFSYM.s:2824   .text.rcu_clock_freq_get:0000018c $d

NO UNDEFINED SYMBOLS
