#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  4 13:10:21 2022
# Process ID: 13568
# Current directory: C:/Users/12345/Desktop/APS/APS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13440 C:\Users\12345\Desktop\APS\APS\APS.xpr
# Log file: C:/Users/12345/Desktop/APS/APS/vivado.log
# Journal file: C:/Users/12345/Desktop/APS/APS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/12345/Desktop/APS/APS/APS.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/8200464.SIPC/Desktop/APS' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project 'APS.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_miet/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 663.629 ; gain = 61.984
update_compile_order -fileset sources_1
close_project
open_project C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_miet/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property top processor [current_fileset]
update_compile_order -fileset sources_1
close [ open C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv w ]
add_files C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top process_bench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'ALUOp' on this module [C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "process_bench_behav -key {Behavioral:sim_1:Functional:process_bench} -tclbatch {process_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source process_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'process_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 795.293 ; gain = 15.199
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 795.496 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 865.609 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1091.992 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_decoder_riscv_obf [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder_riscv_obf' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj tb_decoder_riscv_obf_vlog.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder_riscv_obf' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_decoder_riscv_obf_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_riscv_obf_behav xil_defaultlib.tb_decoder_riscv_obf xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_riscv_obf_behav xil_defaultlib.tb_decoder_riscv_obf xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.tb_decoder_riscv_obf
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_decoder_riscv_obf_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/xsim.dir/tb_decoder_riscv_obf_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/xsim.dir/tb_decoder_riscv_obf_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec  4 16:55:19 2022. For additional details about this file, please refer to the WebTalk help file at D:/Vivado_miet/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  4 16:55:19 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decoder_riscv_obf_behav -key {Behavioral:sim_1:Functional:tb_decoder_riscv_obf} -tclbatch {tb_decoder_riscv_obf.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_decoder_riscv_obf.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decoder_riscv_obf_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
run 10 us
SUCCESS!
$finish called at time : 12800 ns : File "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/tb_decoder_riscv_obf.v" Line 243
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder_riscv_obf' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_decoder_riscv_obf_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_riscv_obf_behav xil_defaultlib.tb_decoder_riscv_obf xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_riscv_obf_behav xil_defaultlib.tb_decoder_riscv_obf xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top process_bench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "process_bench_behav -key {Behavioral:sim_1:Functional:process_bench} -tclbatch {process_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source process_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'process_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1091.992 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'process_bench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj process_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.992 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 18:12:56 2022...
