
*** Running vivado
    with args -log riscv_processor_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_processor_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source riscv_processor_top.tcl -notrace
Command: synth_design -top riscv_processor_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18348 
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:61]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:94]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:95]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:96]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 791.070 ; gain = 238.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_processor_top' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/riscv_processor_top.sv:1]
	Parameter IS_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/clock_divider.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/clock_divider.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/debounce.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/debounce.sv:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/edge_detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (3#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/edge_detector.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/riscv_core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/control_unit.sv:1]
	Parameter R_TYPE bound to: 7'b0110011 
	Parameter I_TYPE bound to: 7'b0010011 
	Parameter LOAD bound to: 7'b0000011 
	Parameter STORE bound to: 7'b0100011 
	Parameter BRANCH bound to: 7'b1100011 
	Parameter JAL bound to: 7'b1101111 
	Parameter JALR bound to: 7'b1100111 
	Parameter NOP bound to: 7'b0000000 
	Parameter ALU_ADD bound to: 4'b0000 
	Parameter ALU_SUB bound to: 4'b0001 
	Parameter ALU_AND bound to: 4'b0010 
	Parameter ALU_OR bound to: 4'b0011 
	Parameter ALU_SLT bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (4#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/control_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/register_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (5#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/register_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immediate_gen' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/immediate_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immediate_gen' (6#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/immediate_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/alu.sv:1]
	Parameter ALU_ADD bound to: 4'b0000 
	Parameter ALU_SUB bound to: 4'b0001 
	Parameter ALU_AND bound to: 4'b0010 
	Parameter ALU_OR bound to: 4'b0011 
	Parameter ALU_SLT bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core' (8#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/riscv_core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instr_memory' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/instr_memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'program.dat' is read successfully [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/instr_memory.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'instr_memory' (9#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/instr_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (10#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'io_interface' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/io_interface.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/io_interface.sv:41]
WARNING: [Synth 8-6014] Unused sequential element op1_tens_reg was removed.  [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/io_interface.sv:48]
WARNING: [Synth 8-6014] Unused sequential element op1_ones_reg was removed.  [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/io_interface.sv:49]
WARNING: [Synth 8-6014] Unused sequential element op2_tens_reg was removed.  [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/io_interface.sv:50]
WARNING: [Synth 8-6014] Unused sequential element op2_ones_reg was removed.  [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/io_interface.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'io_interface' (11#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/io_interface.sv:1]
INFO: [Synth 8-6085] Hierarchical reference on 'registers' stops possible memory inference [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/register_file.sv:13]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:1]
WARNING: [Synth 8-151] case item 4'b0000 is unreachable [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:81]
WARNING: [Synth 8-151] case item 4'b0001 is unreachable [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:81]
WARNING: [Synth 8-151] case item 4'b0010 is unreachable [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:81]
WARNING: [Synth 8-151] case item 4'b0011 is unreachable [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:81]
INFO: [Synth 8-226] default block is never used [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (12#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_processor_top' (13#1) [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/riscv_processor_top.sv:1]
WARNING: [Synth 8-3331] design display_controller has unconnected port operand1[9]
WARNING: [Synth 8-3331] design display_controller has unconnected port operand1[8]
WARNING: [Synth 8-3331] design display_controller has unconnected port operand2[9]
WARNING: [Synth 8-3331] design display_controller has unconnected port operand2[8]
WARNING: [Synth 8-3331] design display_controller has unconnected port result[19]
WARNING: [Synth 8-3331] design display_controller has unconnected port result[18]
WARNING: [Synth 8-3331] design display_controller has unconnected port result[17]
WARNING: [Synth 8-3331] design display_controller has unconnected port result[16]
WARNING: [Synth 8-3331] design display_controller has unconnected port result[15]
WARNING: [Synth 8-3331] design display_controller has unconnected port result[14]
WARNING: [Synth 8-3331] design display_controller has unconnected port result[13]
WARNING: [Synth 8-3331] design display_controller has unconnected port result[12]
WARNING: [Synth 8-3331] design display_controller has unconnected port result[11]
WARNING: [Synth 8-3331] design display_controller has unconnected port result[10]
WARNING: [Synth 8-3331] design display_controller has unconnected port result[9]
WARNING: [Synth 8-3331] design display_controller has unconnected port result[8]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[0]
WARNING: [Synth 8-3331] design instr_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instr_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 845.512 ; gain = 292.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 845.512 ; gain = 292.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 845.512 ; gain = 292.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 845.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master_.xdc]
Finished Parsing XDC File [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master_.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master_.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_processor_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_processor_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 970.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 970.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 970.703 ; gain = 417.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 970.703 ; gain = 417.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 970.703 ; gain = 417.922
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'io_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                               00
         STATE_INPUT_OPS |                              010 |                               01
           STATE_DISPLAY |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'io_interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 970.703 ; gain = 417.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 12    
+---Registers : 
	               32 Bit    Registers := 33    
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 43    
	  33 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	 257 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   5 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 37    
	  33 Input     32 Bit        Muxes := 2     
Module immediate_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module riscv_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module instr_memory 
Detailed RTL Component Info : 
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
Module data_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module io_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 5     
Module display_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "disp/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'io/op1_value_reg[0]' (FDCE) to 'io/operand1_reg[0]'
INFO: [Synth 8-3886] merging instance 'io/op2_value_reg[0]' (FDCE) to 'io/operand2_reg[0]'
INFO: [Synth 8-3886] merging instance 'io/op1_value_reg[7]' (FDCE) to 'io/op2_value_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\io/op2_value_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 970.703 ; gain = 417.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------+--------------+-----------+----------------------+-----------------+
|Module Name         | RTL Object   | Inference | Size (Depth x Width) | Primitives      | 
+--------------------+--------------+-----------+----------------------+-----------------+
|riscv_processor_top | dmem/mem_reg | Implied   | 256 x 32             | RAM256X1S x 32	 | 
+--------------------+--------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 970.703 ; gain = 417.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 972.523 ; gain = 419.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------------+--------------+-----------+----------------------+-----------------+
|Module Name         | RTL Object   | Inference | Size (Depth x Width) | Primitives      | 
+--------------------+--------------+-----------+----------------------+-----------------+
|riscv_processor_top | dmem/mem_reg | Implied   | 256 x 32             | RAM256X1S x 32	 | 
+--------------------+--------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.680 ; gain = 472.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1038.207 ; gain = 485.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1038.207 ; gain = 485.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1038.207 ; gain = 485.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1038.207 ; gain = 485.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1038.207 ; gain = 485.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1038.207 ; gain = 485.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    55|
|3     |LUT1      |    10|
|4     |LUT2      |    88|
|5     |LUT3      |   164|
|6     |LUT4      |    85|
|7     |LUT5      |   286|
|8     |LUT6      |   447|
|9     |MUXF7     |   140|
|10    |MUXF8     |    62|
|11    |RAM256X1S |    32|
|12    |FDCE      |  1109|
|13    |FDPE      |     1|
|14    |FDRE      |    69|
|15    |IBUF      |    20|
|16    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |  2601|
|2     |  core                 |riscv_core         |  2190|
|3     |    main_alu           |alu                |    79|
|4     |    reg_file           |register_file      |  2077|
|5     |  disp                 |display_controller |    35|
|6     |  dmem                 |data_memory        |    32|
|7     |  \hw_buttons.db_btnl  |debounce           |    30|
|8     |  \hw_buttons.db_btnr  |debounce_0         |    31|
|9     |  \hw_buttons.ed_btnl  |edge_detector      |     1|
|10    |  \hw_buttons.ed_btnr  |edge_detector_1    |     1|
|11    |  \hw_mode.clk_div     |clock_divider      |    72|
|12    |  \hw_mode.db_btnc     |debounce_2         |    30|
|13    |  io                   |io_interface       |   126|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1038.207 ; gain = 485.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1038.207 ; gain = 360.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1038.207 ; gain = 485.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1038.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 1038.207 ; gain = 740.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1038.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.runs/synth_1/riscv_processor_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_processor_top_utilization_synth.rpt -pb riscv_processor_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 19 10:48:07 2025...
