/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [21:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [9:0] _01_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_2z[5:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign _00_[10:1] = _01_;
  assign celloutsig_1_16z = celloutsig_1_0z ^ celloutsig_1_11z[8];
  assign celloutsig_0_22z = celloutsig_0_0z ^ celloutsig_0_1z;
  assign celloutsig_1_2z = celloutsig_1_1z[10] ^ in_data[133];
  assign celloutsig_0_3z = celloutsig_0_2z[3] ^ celloutsig_0_0z;
  assign celloutsig_1_4z = celloutsig_1_3z ^ celloutsig_1_2z;
  assign celloutsig_1_10z = in_data[180] ^ celloutsig_1_6z;
  assign celloutsig_1_11z = { celloutsig_1_1z[9:3], celloutsig_1_7z, celloutsig_1_7z } % { 1'h1, celloutsig_1_5z[9:3], celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[70:69], celloutsig_0_0z };
  assign celloutsig_0_9z = { _00_[9:1], 1'h0, celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, in_data[83:74], celloutsig_0_2z };
  assign celloutsig_0_2z = in_data[77:72] % { 1'h1, in_data[14:10] };
  assign celloutsig_1_1z = in_data[166:154] % { 1'h1, in_data[176:166], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[134:119], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z } % { 1'h1, in_data[130], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, in_data[96] };
  assign celloutsig_0_11z = { in_data[25:14], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z } != { in_data[27], _00_[10:1], 1'h0, _00_[10:1], 1'h0 };
  assign celloutsig_0_23z = { _00_[9:7], celloutsig_0_11z, celloutsig_0_0z } != celloutsig_0_9z[13:9];
  assign celloutsig_1_3z = in_data[127:96] != { in_data[161:131], celloutsig_1_0z };
  assign celloutsig_0_0z = ^ in_data[31:19];
  assign celloutsig_1_18z = ^ { in_data[118:116], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_1_19z = ^ { celloutsig_1_1z[4:0], celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_1z = ^ in_data[76:54];
  assign celloutsig_1_0z = ^ in_data[138:134];
  assign celloutsig_1_6z = ^ { celloutsig_1_1z[10:7], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_7z = ^ { celloutsig_1_5z[16:6], celloutsig_1_3z, celloutsig_1_2z };
  assign _00_[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
