verism
======

a Verilog state machine designer
