Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 29 19:04:01 2026
| Host         : C28-2TK4150H12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       26          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      8           
TIMING-20  Warning           Non-clocked latch                                                 4           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten                 1           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.240        0.000                      0                  163        0.100        0.000                      0                  163        3.000        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                       26.921        0.000                      0                  104        0.131        0.000                      0                  104       19.500        0.000                       0                    86  
  clk_out2_clk_wiz_0                                        3.240        0.000                      0                   53        0.218        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.897        0.000                      0                   30        0.100        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.921ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.971ns  (logic 3.862ns (29.775%)  route 9.109ns (70.225%))
  Logic Levels:           14  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 37.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X157Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/Q
                         net (fo=80, routed)          1.783    -0.229    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[3]
    SLICE_X152Y117       LUT3 (Prop_lut3_I0_O)        0.124    -0.105 f  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.868     0.762    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10_n_0
    SLICE_X154Y122       LUT5 (Prop_lut5_I0_O)        0.124     0.886 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_3/O
                         net (fo=2, routed)           0.717     1.603    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_5[1]
    SLICE_X155Y122       LUT6 (Prop_lut6_I0_O)        0.124     1.727 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.727    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2_0[1]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.367 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/O[3]
                         net (fo=2, routed)           0.498     2.866    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_4
    SLICE_X155Y124       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     3.419 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[0]
                         net (fo=1, routed)           0.805     4.224    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[0]
    SLICE_X157Y122       LUT2 (Prop_lut2_I1_O)        0.299     4.523 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry_i_1/O
                         net (fo=1, routed)           0.000     4.523    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13_0[3]
    SLICE_X157Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.924 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry/CO[3]
                         net (fo=1, routed)           0.000     4.924    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.146 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[0]
                         net (fo=2, routed)           0.837     5.983    video_inst/Inst_vga/color_mapper_inst/position_reg[col][4]_0[0]
    SLICE_X156Y122       LUT6 (Prop_lut6_I3_O)        0.299     6.282 f  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.670     6.952    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X156Y122       LUT6 (Prop_lut6_I2_O)        0.124     7.076 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           0.955     8.031    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6/O
                         net (fo=3, routed)           0.981     9.136    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_n_0
    SLICE_X160Y129       LUT2 (Prop_lut2_I1_O)        0.124     9.260 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2/O
                         net (fo=6, routed)           0.329     9.589    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_0
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124     9.713 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_4__0/O
                         net (fo=1, routed)           0.665    10.378    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X161Y129       LUT6 (Prop_lut6_I2_O)        0.124    10.502 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    10.502    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X161Y129       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.702    37.005    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y129       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.488    
                         clock uncertainty           -0.095    37.394    
    SLICE_X161Y129       FDRE (Setup_fdre_C_D)        0.029    37.423    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.423    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                 26.921    

Slack (MET) :             26.955ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.939ns  (logic 4.058ns (31.363%)  route 8.881ns (68.637%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 37.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X157Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/Q
                         net (fo=80, routed)          1.783    -0.229    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[3]
    SLICE_X152Y117       LUT3 (Prop_lut3_I0_O)        0.124    -0.105 f  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.868     0.762    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10_n_0
    SLICE_X154Y122       LUT5 (Prop_lut5_I0_O)        0.124     0.886 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_3/O
                         net (fo=2, routed)           0.717     1.603    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_5[1]
    SLICE_X155Y122       LUT6 (Prop_lut6_I0_O)        0.124     1.727 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.727    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2_0[1]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.367 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/O[3]
                         net (fo=2, routed)           0.498     2.866    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_4
    SLICE_X155Y124       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     3.419 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[0]
                         net (fo=1, routed)           0.805     4.224    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[0]
    SLICE_X157Y122       LUT2 (Prop_lut2_I1_O)        0.299     4.523 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry_i_1/O
                         net (fo=1, routed)           0.000     4.523    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13_0[3]
    SLICE_X157Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.924 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry/CO[3]
                         net (fo=1, routed)           0.000     4.924    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.146 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[0]
                         net (fo=2, routed)           0.837     5.983    video_inst/Inst_vga/color_mapper_inst/position_reg[col][4]_0[0]
    SLICE_X156Y122       LUT6 (Prop_lut6_I3_O)        0.299     6.282 f  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.670     6.952    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X156Y122       LUT6 (Prop_lut6_I2_O)        0.124     7.076 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           0.955     8.031    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6/O
                         net (fo=3, routed)           0.586     8.740    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_n_0
    SLICE_X160Y129       LUT2 (Prop_lut2_I1_O)        0.118     8.858 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.455     9.314    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_0
    SLICE_X160Y129       LUT6 (Prop_lut6_I2_O)        0.326     9.640 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.706    10.346    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_2_n_0
    SLICE_X161Y129       LUT3 (Prop_lut3_I0_O)        0.124    10.470 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    10.470    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1_n_0
    SLICE_X161Y129       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.702    37.005    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y129       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.488    
                         clock uncertainty           -0.095    37.394    
    SLICE_X161Y129       FDRE (Setup_fdre_C_D)        0.031    37.425    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.425    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                 26.955    

Slack (MET) :             26.998ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 3.862ns (29.845%)  route 9.078ns (70.155%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.996ns = ( 37.004 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X157Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/Q
                         net (fo=80, routed)          1.783    -0.229    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[3]
    SLICE_X152Y117       LUT3 (Prop_lut3_I0_O)        0.124    -0.105 f  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.868     0.762    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10_n_0
    SLICE_X154Y122       LUT5 (Prop_lut5_I0_O)        0.124     0.886 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_3/O
                         net (fo=2, routed)           0.717     1.603    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_5[1]
    SLICE_X155Y122       LUT6 (Prop_lut6_I0_O)        0.124     1.727 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.727    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2_0[1]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.367 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/O[3]
                         net (fo=2, routed)           0.498     2.866    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_4
    SLICE_X155Y124       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     3.419 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[0]
                         net (fo=1, routed)           0.805     4.224    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[0]
    SLICE_X157Y122       LUT2 (Prop_lut2_I1_O)        0.299     4.523 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry_i_1/O
                         net (fo=1, routed)           0.000     4.523    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13_0[3]
    SLICE_X157Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.924 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry/CO[3]
                         net (fo=1, routed)           0.000     4.924    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.146 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[0]
                         net (fo=2, routed)           0.837     5.983    video_inst/Inst_vga/color_mapper_inst/position_reg[col][4]_0[0]
    SLICE_X156Y122       LUT6 (Prop_lut6_I3_O)        0.299     6.282 f  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.670     6.952    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X156Y122       LUT6 (Prop_lut6_I2_O)        0.124     7.076 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           0.787     7.863    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I1_O)        0.124     7.987 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.950     8.936    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3_n_0
    SLICE_X159Y130       LUT2 (Prop_lut2_I0_O)        0.124     9.060 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_3/O
                         net (fo=7, routed)           0.711     9.771    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X158Y131       LUT6 (Prop_lut6_I4_O)        0.124     9.895 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.452    10.347    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__0_n_0
    SLICE_X158Y131       LUT3 (Prop_lut3_I2_O)        0.124    10.471 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.471    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0_n_0
    SLICE_X158Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.701    37.004    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X158Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.487    
                         clock uncertainty           -0.095    37.393    
    SLICE_X158Y131       FDRE (Setup_fdre_C_D)        0.077    37.470    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.470    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                 26.998    

Slack (MET) :             27.072ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.866ns  (logic 3.862ns (30.018%)  route 9.004ns (69.982%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.997ns = ( 37.003 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X157Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/Q
                         net (fo=80, routed)          1.783    -0.229    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[3]
    SLICE_X152Y117       LUT3 (Prop_lut3_I0_O)        0.124    -0.105 f  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.868     0.762    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10_n_0
    SLICE_X154Y122       LUT5 (Prop_lut5_I0_O)        0.124     0.886 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_3/O
                         net (fo=2, routed)           0.717     1.603    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_5[1]
    SLICE_X155Y122       LUT6 (Prop_lut6_I0_O)        0.124     1.727 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.727    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2_0[1]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.367 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/O[3]
                         net (fo=2, routed)           0.498     2.866    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_4
    SLICE_X155Y124       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     3.419 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[0]
                         net (fo=1, routed)           0.805     4.224    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[0]
    SLICE_X157Y122       LUT2 (Prop_lut2_I1_O)        0.299     4.523 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry_i_1/O
                         net (fo=1, routed)           0.000     4.523    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13_0[3]
    SLICE_X157Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.924 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry/CO[3]
                         net (fo=1, routed)           0.000     4.924    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.146 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[0]
                         net (fo=2, routed)           0.837     5.983    video_inst/Inst_vga/color_mapper_inst/position_reg[col][4]_0[0]
    SLICE_X156Y122       LUT6 (Prop_lut6_I3_O)        0.299     6.282 f  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.670     6.952    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X156Y122       LUT6 (Prop_lut6_I2_O)        0.124     7.076 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           0.787     7.863    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I1_O)        0.124     7.987 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.950     8.936    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3_n_0
    SLICE_X159Y130       LUT2 (Prop_lut2_I0_O)        0.124     9.060 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_3/O
                         net (fo=7, routed)           0.663     9.723    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_7_0
    SLICE_X159Y130       LUT6 (Prop_lut6_I4_O)        0.124     9.847 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_4/O
                         net (fo=1, routed)           0.425    10.273    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X158Y130       LUT5 (Prop_lut5_I2_O)        0.124    10.397 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.397    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X158Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.700    37.003    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X158Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.486    
                         clock uncertainty           -0.095    37.392    
    SLICE_X158Y130       FDRE (Setup_fdre_C_D)        0.077    37.469    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.469    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                 27.072    

Slack (MET) :             27.200ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.692ns  (logic 3.738ns (29.453%)  route 8.954ns (70.547%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 37.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X157Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/Q
                         net (fo=80, routed)          1.783    -0.229    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[3]
    SLICE_X152Y117       LUT3 (Prop_lut3_I0_O)        0.124    -0.105 f  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.868     0.762    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10_n_0
    SLICE_X154Y122       LUT5 (Prop_lut5_I0_O)        0.124     0.886 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_3/O
                         net (fo=2, routed)           0.717     1.603    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_5[1]
    SLICE_X155Y122       LUT6 (Prop_lut6_I0_O)        0.124     1.727 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.727    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2_0[1]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.367 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/O[3]
                         net (fo=2, routed)           0.498     2.866    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_4
    SLICE_X155Y124       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     3.419 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[0]
                         net (fo=1, routed)           0.805     4.224    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[0]
    SLICE_X157Y122       LUT2 (Prop_lut2_I1_O)        0.299     4.523 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry_i_1/O
                         net (fo=1, routed)           0.000     4.523    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13_0[3]
    SLICE_X157Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.924 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry/CO[3]
                         net (fo=1, routed)           0.000     4.924    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.146 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[0]
                         net (fo=2, routed)           0.837     5.983    video_inst/Inst_vga/color_mapper_inst/position_reg[col][4]_0[0]
    SLICE_X156Y122       LUT6 (Prop_lut6_I3_O)        0.299     6.282 f  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.670     6.952    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X156Y122       LUT6 (Prop_lut6_I2_O)        0.124     7.076 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           0.955     8.031    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6/O
                         net (fo=3, routed)           0.981     9.136    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_n_0
    SLICE_X160Y129       LUT2 (Prop_lut2_I1_O)        0.124     9.260 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2/O
                         net (fo=6, routed)           0.839    10.099    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X161Y130       LUT6 (Prop_lut6_I1_O)        0.124    10.223 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000    10.223    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__1_n_0
    SLICE_X161Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.702    37.005    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism              0.483    37.488    
                         clock uncertainty           -0.095    37.394    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.029    37.423    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.423    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 27.200    

Slack (MET) :             27.200ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.694ns  (logic 3.738ns (29.448%)  route 8.956ns (70.552%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 37.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X157Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/Q
                         net (fo=80, routed)          1.783    -0.229    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[3]
    SLICE_X152Y117       LUT3 (Prop_lut3_I0_O)        0.124    -0.105 f  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.868     0.762    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10_n_0
    SLICE_X154Y122       LUT5 (Prop_lut5_I0_O)        0.124     0.886 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_3/O
                         net (fo=2, routed)           0.717     1.603    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_5[1]
    SLICE_X155Y122       LUT6 (Prop_lut6_I0_O)        0.124     1.727 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.727    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2_0[1]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.367 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/O[3]
                         net (fo=2, routed)           0.498     2.866    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_4
    SLICE_X155Y124       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     3.419 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[0]
                         net (fo=1, routed)           0.805     4.224    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[0]
    SLICE_X157Y122       LUT2 (Prop_lut2_I1_O)        0.299     4.523 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry_i_1/O
                         net (fo=1, routed)           0.000     4.523    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13_0[3]
    SLICE_X157Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.924 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry/CO[3]
                         net (fo=1, routed)           0.000     4.924    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.146 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[0]
                         net (fo=2, routed)           0.837     5.983    video_inst/Inst_vga/color_mapper_inst/position_reg[col][4]_0[0]
    SLICE_X156Y122       LUT6 (Prop_lut6_I3_O)        0.299     6.282 f  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.670     6.952    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X156Y122       LUT6 (Prop_lut6_I2_O)        0.124     7.076 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           0.955     8.031    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6/O
                         net (fo=3, routed)           0.981     9.136    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_n_0
    SLICE_X160Y129       LUT2 (Prop_lut2_I1_O)        0.124     9.260 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2/O
                         net (fo=6, routed)           0.841    10.101    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X161Y130       LUT6 (Prop_lut6_I2_O)        0.124    10.225 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    10.225    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X161Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.702    37.005    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.488    
                         clock uncertainty           -0.095    37.394    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.031    37.425    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.425    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                 27.200    

Slack (MET) :             27.268ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.672ns  (logic 3.738ns (29.499%)  route 8.934ns (70.501%))
  Logic Levels:           13  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 37.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X157Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/Q
                         net (fo=80, routed)          1.783    -0.229    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[3]
    SLICE_X152Y117       LUT3 (Prop_lut3_I0_O)        0.124    -0.105 f  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.868     0.762    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10_n_0
    SLICE_X154Y122       LUT5 (Prop_lut5_I0_O)        0.124     0.886 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_3/O
                         net (fo=2, routed)           0.717     1.603    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_5[1]
    SLICE_X155Y122       LUT6 (Prop_lut6_I0_O)        0.124     1.727 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.727    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2_0[1]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.367 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/O[3]
                         net (fo=2, routed)           0.498     2.866    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_4
    SLICE_X155Y124       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     3.419 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[0]
                         net (fo=1, routed)           0.805     4.224    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[0]
    SLICE_X157Y122       LUT2 (Prop_lut2_I1_O)        0.299     4.523 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry_i_1/O
                         net (fo=1, routed)           0.000     4.523    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13_0[3]
    SLICE_X157Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.924 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry/CO[3]
                         net (fo=1, routed)           0.000     4.924    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.146 f  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[0]
                         net (fo=2, routed)           0.837     5.983    video_inst/Inst_vga/color_mapper_inst/position_reg[col][4]_0[0]
    SLICE_X156Y122       LUT6 (Prop_lut6_I3_O)        0.299     6.282 r  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.670     6.952    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X156Y122       LUT6 (Prop_lut6_I2_O)        0.124     7.076 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           0.955     8.031    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.155 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6/O
                         net (fo=3, routed)           0.981     9.136    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_n_0
    SLICE_X160Y129       LUT2 (Prop_lut2_I1_O)        0.124     9.260 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2/O
                         net (fo=6, routed)           0.819    10.079    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X162Y130       LUT2 (Prop_lut2_I1_O)        0.124    10.203 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.203    video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X162Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.702    37.005    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                         clock pessimism              0.483    37.488    
                         clock uncertainty           -0.095    37.394    
    SLICE_X162Y130       FDRE (Setup_fdre_C_D)        0.077    37.471    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.471    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 27.268    

Slack (MET) :             27.287ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.694ns  (logic 3.760ns (29.621%)  route 8.934ns (70.379%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 37.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X157Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/Q
                         net (fo=80, routed)          1.783    -0.229    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[3]
    SLICE_X152Y117       LUT3 (Prop_lut3_I0_O)        0.124    -0.105 f  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.868     0.762    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10_n_0
    SLICE_X154Y122       LUT5 (Prop_lut5_I0_O)        0.124     0.886 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_3/O
                         net (fo=2, routed)           0.717     1.603    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_5[1]
    SLICE_X155Y122       LUT6 (Prop_lut6_I0_O)        0.124     1.727 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.727    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2_0[1]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.367 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/O[3]
                         net (fo=2, routed)           0.498     2.866    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_4
    SLICE_X155Y124       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     3.419 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[0]
                         net (fo=1, routed)           0.805     4.224    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[0]
    SLICE_X157Y122       LUT2 (Prop_lut2_I1_O)        0.299     4.523 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry_i_1/O
                         net (fo=1, routed)           0.000     4.523    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13_0[3]
    SLICE_X157Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.924 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry/CO[3]
                         net (fo=1, routed)           0.000     4.924    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.146 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[0]
                         net (fo=2, routed)           0.837     5.983    video_inst/Inst_vga/color_mapper_inst/position_reg[col][4]_0[0]
    SLICE_X156Y122       LUT6 (Prop_lut6_I3_O)        0.299     6.282 f  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.670     6.952    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X156Y122       LUT6 (Prop_lut6_I2_O)        0.124     7.076 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           0.955     8.031    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.155 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6/O
                         net (fo=3, routed)           0.981     9.136    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_n_0
    SLICE_X160Y129       LUT2 (Prop_lut2_I1_O)        0.124     9.260 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2/O
                         net (fo=6, routed)           0.819    10.079    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X162Y130       LUT4 (Prop_lut4_I3_O)        0.146    10.225 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.225    video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X162Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.702    37.005    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.483    37.488    
                         clock uncertainty           -0.095    37.394    
    SLICE_X162Y130       FDRE (Setup_fdre_C_D)        0.118    37.512    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.512    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                 27.287    

Slack (MET) :             27.607ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.291ns  (logic 3.738ns (30.413%)  route 8.553ns (69.587%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X157Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/Q
                         net (fo=80, routed)          1.783    -0.229    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[3]
    SLICE_X152Y117       LUT3 (Prop_lut3_I0_O)        0.124    -0.105 f  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.868     0.762    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10_n_0
    SLICE_X154Y122       LUT5 (Prop_lut5_I0_O)        0.124     0.886 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_3/O
                         net (fo=2, routed)           0.717     1.603    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_5[1]
    SLICE_X155Y122       LUT6 (Prop_lut6_I0_O)        0.124     1.727 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.727    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2_0[1]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.367 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/O[3]
                         net (fo=2, routed)           0.498     2.866    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_4
    SLICE_X155Y124       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     3.419 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[0]
                         net (fo=1, routed)           0.805     4.224    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[0]
    SLICE_X157Y122       LUT2 (Prop_lut2_I1_O)        0.299     4.523 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry_i_1/O
                         net (fo=1, routed)           0.000     4.523    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13_0[3]
    SLICE_X157Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.924 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry/CO[3]
                         net (fo=1, routed)           0.000     4.924    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.146 f  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[0]
                         net (fo=2, routed)           0.837     5.983    video_inst/Inst_vga/color_mapper_inst/position_reg[col][4]_0[0]
    SLICE_X156Y122       LUT6 (Prop_lut6_I3_O)        0.299     6.282 r  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.670     6.952    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X156Y122       LUT6 (Prop_lut6_I2_O)        0.124     7.076 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           0.787     7.863    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I1_O)        0.124     7.987 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.559     8.545    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3_n_0
    SLICE_X159Y130       LUT2 (Prop_lut2_I0_O)        0.124     8.669 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          1.028     9.698    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I4_O)        0.124     9.822 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.822    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    37.009    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.031    37.429    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                 27.607    

Slack (MET) :             27.607ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.291ns  (logic 3.738ns (30.413%)  route 8.553ns (69.587%))
  Logic Levels:           13  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X157Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/Q
                         net (fo=80, routed)          1.783    -0.229    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_0[3]
    SLICE_X152Y117       LUT3 (Prop_lut3_I0_O)        0.124    -0.105 f  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.868     0.762    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_10_n_0
    SLICE_X154Y122       LUT5 (Prop_lut5_I0_O)        0.124     0.886 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_3/O
                         net (fo=2, routed)           0.717     1.603    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][9]_5[1]
    SLICE_X155Y122       LUT6 (Prop_lut6_I0_O)        0.124     1.727 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.727    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_i_2_0[1]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.367 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1/O[3]
                         net (fo=2, routed)           0.498     2.866    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__1_carry__1_n_4
    SLICE_X155Y124       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     3.419 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__29_carry/O[0]
                         net (fo=1, routed)           0.805     4.224    video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry__0[0]
    SLICE_X157Y122       LUT2 (Prop_lut2_I1_O)        0.299     4.523 r  video_inst/Inst_vga/vga_signal_generator_inst/is_horizontal_hash5__35_carry_i_1/O
                         net (fo=1, routed)           0.000     4.523    video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13_0[3]
    SLICE_X157Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.924 r  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry/CO[3]
                         net (fo=1, routed)           0.000     4.924    video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.146 f  video_inst/Inst_vga/color_mapper_inst/is_horizontal_hash5__35_carry__0/O[0]
                         net (fo=2, routed)           0.837     5.983    video_inst/Inst_vga/color_mapper_inst/position_reg[col][4]_0[0]
    SLICE_X156Y122       LUT6 (Prop_lut6_I3_O)        0.299     6.282 r  video_inst/Inst_vga/color_mapper_inst/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.670     6.952    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_2
    SLICE_X156Y122       LUT6 (Prop_lut6_I2_O)        0.124     7.076 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1/O
                         net (fo=2, routed)           0.787     7.863    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_5__1_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I1_O)        0.124     7.987 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3/O
                         net (fo=4, routed)           0.559     8.545    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_3_n_0
    SLICE_X159Y130       LUT2 (Prop_lut2_I0_O)        0.124     8.669 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          1.028     9.698    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X161Y133       LUT2 (Prop_lut2_I1_O)        0.124     9.822 r  video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000     9.822    video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1_n_0
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    37.009    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)        0.031    37.429    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                 27.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.640    -0.903    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.762 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.065    -0.696    video_inst/inst_dvid/TDMS_encoder_blue_n_6
    SLICE_X160Y130       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.911    -1.334    video_inst/inst_dvid/CLK
    SLICE_X160Y130       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/C
                         clock pessimism              0.431    -0.903    
    SLICE_X160Y130       FDRE (Hold_fdre_C_D)         0.075    -0.828    video_inst/inst_dvid/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.642    -0.901    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.694    video_inst/inst_dvid/TDMS_encoder_blue_n_7
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.913    -1.332    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
                         clock pessimism              0.431    -0.901    
    SLICE_X160Y132       FDRE (Hold_fdre_C_D)         0.075    -0.826    video_inst/inst_dvid/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.845%)  route 0.088ns (32.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.645    -0.898    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X156Y111       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.757 f  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[9]/Q
                         net (fo=11, routed)          0.088    -0.669    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/Q[9]
    SLICE_X157Y111       LUT6 (Prop_lut6_I1_O)        0.045    -0.624 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.624    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ[5]_i_1_n_0
    SLICE_X157Y111       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.918    -1.327    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X157Y111       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[5]/C
                         clock pessimism              0.442    -0.885    
    SLICE_X157Y111       FDRE (Hold_fdre_C_D)         0.091    -0.794    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.640    video_inst/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.914    -1.331    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.444    -0.887    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.071    -0.816    video_inst/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.816    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.649    video_inst/inst_dvid/TDMS_encoder_red_n_1
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.914    -1.331    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/C
                         clock pessimism              0.431    -0.900    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.072    -0.828    video_inst/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.059%)  route 0.146ns (50.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/CLK
    SLICE_X159Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[6]/Q
                         net (fo=7, routed)           0.146    -0.612    video_inst/Inst_vga/vga_signal_generator_inst/current_pos[row][6]
    SLICE_X159Y114       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.915    -1.330    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X159Y114       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]/C
                         clock pessimism              0.445    -0.885    
    SLICE_X159Y114       FDRE (Hold_fdre_C_D)         0.075    -0.810    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]
  -------------------------------------------------------------------
                         required time                          0.810    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.165%)  route 0.140ns (49.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X156Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[4]/Q
                         net (fo=9, routed)           0.140    -0.619    video_inst/Inst_vga/vga_signal_generator_inst/current_pos[col][4]
    SLICE_X156Y115       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.914    -1.331    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X156Y115       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/C
                         clock pessimism              0.445    -0.886    
    SLICE_X156Y115       FDRE (Hold_fdre_C_D)         0.066    -0.820    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.315%)  route 0.109ns (43.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.649    video_inst/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.914    -1.331    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
                         clock pessimism              0.431    -0.900    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.047    -0.853    video_inst/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.645    -0.898    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X157Y111       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[5]/Q
                         net (fo=14, routed)          0.142    -0.614    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/Q[5]
    SLICE_X156Y111       LUT4 (Prop_lut4_I2_O)        0.048    -0.566 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.566    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ[7]_i_1_n_0
    SLICE_X156Y111       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.918    -1.327    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X156Y111       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[7]/C
                         clock pessimism              0.442    -0.885    
    SLICE_X156Y111       FDRE (Hold_fdre_C_D)         0.107    -0.778    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.197%)  route 0.140ns (49.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X156Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.619    video_inst/Inst_vga/vga_signal_generator_inst/current_pos[col][1]
    SLICE_X157Y114       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.915    -1.330    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X157Y114       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/C
                         clock pessimism              0.445    -0.885    
    SLICE_X157Y114       FDRE (Hold_fdre_C_D)         0.047    -0.838    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y115   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y113   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y115   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y115   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y115   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y113   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y113   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y115   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y115   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y114   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y115   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y115   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y113   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y113   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y115   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y115   video_inst/Inst_vga/vga_signal_generator_inst/position_reg[col][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.963ns (23.304%)  route 3.169ns (76.696%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419    -2.042 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.075    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296    -0.779 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.353    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.229 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.106     0.877    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     1.001 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.671     1.671    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.963ns (23.304%)  route 3.169ns (76.696%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419    -2.042 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.075    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296    -0.779 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.353    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.229 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.106     0.877    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     1.001 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.671     1.671    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.963ns (23.304%)  route 3.169ns (76.696%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419    -2.042 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.075    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296    -0.779 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.353    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.229 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.106     0.877    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     1.001 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.671     1.671    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.963ns (23.304%)  route 3.169ns (76.696%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419    -2.042 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.075    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296    -0.779 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.353    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.229 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.106     0.877    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     1.001 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.671     1.671    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.963ns (23.304%)  route 3.169ns (76.696%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419    -2.042 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.075    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296    -0.779 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.353    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.229 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.106     0.877    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     1.001 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.671     1.671    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.911    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.839ns (24.394%)  route 2.600ns (75.606%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.075    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296    -0.779 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.353    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.229 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.208     0.978    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.497     5.506    
                         clock uncertainty           -0.072     5.434    
    SLICE_X162Y133       FDRE (Setup_fdre_C_R)       -0.524     4.910    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.839ns (24.394%)  route 2.600ns (75.606%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.075    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296    -0.779 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.353    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.229 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.208     0.978    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.497     5.506    
                         clock uncertainty           -0.072     5.434    
    SLICE_X162Y133       FDRE (Setup_fdre_C_R)       -0.524     4.910    video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.839ns (24.394%)  route 2.600ns (75.606%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.075    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296    -0.779 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.353    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.229 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.208     0.978    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.497     5.506    
                         clock uncertainty           -0.072     5.434    
    SLICE_X162Y133       FDRE (Setup_fdre_C_R)       -0.524     4.910    video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.839ns (24.394%)  route 2.600ns (75.606%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.075    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296    -0.779 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.353    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.229 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.208     0.978    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.497     5.506    
                         clock uncertainty           -0.072     5.434    
    SLICE_X162Y133       FDRE (Setup_fdre_C_R)       -0.524     4.910    video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.839ns (24.394%)  route 2.600ns (75.606%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.075    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296    -0.779 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.353    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.229 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.208     0.978    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.497     5.506    
                         clock uncertainty           -0.072     5.434    
    SLICE_X162Y133       FDRE (Setup_fdre_C_R)       -0.524     4.910    video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  3.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.930%)  route 0.153ns (52.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.153    -0.600    video_inst/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.818    video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.602    video_inst/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059    -0.835    video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.607    video_inst/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052    -0.842    video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.645%)  route 0.147ns (41.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.645    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.734 r  video_inst/inst_dvid/shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.147    -0.586    video_inst/inst_dvid/shift_blue[2]
    SLICE_X162Y137       LUT3 (Prop_lut3_I0_O)        0.045    -0.541 r  video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.541    video_inst/inst_dvid/shift_blue_0[0]
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.430    -0.898    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.120    -0.778    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.206ns (50.812%)  route 0.199ns (49.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643    -0.900    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.736 r  video_inst/inst_dvid/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.199    -0.536    video_inst/inst_dvid/shift_blue[8]
    SLICE_X161Y134       LUT3 (Prop_lut3_I0_O)        0.042    -0.494 r  video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.494    video_inst/inst_dvid/shift_blue_0[6]
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.445    -0.885    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.107    -0.778    video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.192%)  route 0.213ns (53.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/shift_green_reg[3]/Q
                         net (fo=1, routed)           0.213    -0.545    video_inst/inst_dvid/shift_green[3]
    SLICE_X163Y134       LUT3 (Prop_lut3_I0_O)        0.042    -0.503 r  video_inst/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.503    video_inst/inst_dvid/shift_green_1[1]
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.431    -0.899    
    SLICE_X163Y134       FDRE (Hold_fdre_C_D)         0.107    -0.792    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643    -0.900    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.219    -0.540    video_inst/inst_dvid/data1[4]
    SLICE_X163Y133       LUT3 (Prop_lut3_I0_O)        0.044    -0.496 r  video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.496    video_inst/inst_dvid/shift_red[4]
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.431    -0.900    
    SLICE_X163Y133       FDRE (Hold_fdre_C_D)         0.107    -0.793    video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.718%)  route 0.205ns (59.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.205    -0.548    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.047    -0.847    video_inst/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.207ns (48.097%)  route 0.223ns (51.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.735 r  video_inst/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.223    -0.511    video_inst/inst_dvid/data1[5]
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.043    -0.468 r  video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.468    video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.431    -0.899    
    SLICE_X162Y134       FDSE (Hold_fdse_C_D)         0.131    -0.768    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.208ns (48.248%)  route 0.223ns (51.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.735 r  video_inst/inst_dvid/shift_red_reg[3]/Q
                         net (fo=1, routed)           0.223    -0.512    video_inst/inst_dvid/data1[1]
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.044    -0.468 r  video_inst/inst_dvid/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.468    video_inst/inst_dvid/shift_red[1]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.431    -0.899    
    SLICE_X162Y134       FDSE (Hold_fdse_C_D)         0.131    -0.768    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y134   video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y134   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y134   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y134   video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.668ns (24.213%)  route 2.091ns (75.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.821    -2.473    video_inst/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           2.091     0.136    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y134       LUT3 (Prop_lut3_I2_O)        0.150     0.286 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.286    video_inst/inst_dvid/shift_green_1[7]
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X163Y134       FDRE (Setup_fdre_C_D)        0.075     5.183    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          5.183    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.642ns (23.946%)  route 2.039ns (76.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.821    -2.473    video_inst/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           2.039     0.084    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y134       LUT3 (Prop_lut3_I2_O)        0.124     0.208 r  video_inst/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.208    video_inst/inst_dvid/shift_green_1[0]
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X163Y134       FDRE (Setup_fdre_C_D)        0.029     5.137    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          5.137    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.670ns (24.732%)  route 2.039ns (75.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.821    -2.473    video_inst/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           2.039     0.084    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y134       LUT3 (Prop_lut3_I2_O)        0.152     0.236 r  video_inst/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.236    video_inst/inst_dvid/shift_green_1[1]
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X163Y134       FDRE (Setup_fdre_C_D)        0.075     5.183    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          5.183    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.580ns (22.507%)  route 1.997ns (77.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.824    -2.470    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.997    -0.017    video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y133       LUT3 (Prop_lut3_I2_O)        0.124     0.107 r  video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.107    video_inst/inst_dvid/shift_red[2]
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDRE (Setup_fdre_C_D)        0.029     5.136    video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          5.136    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.608ns (23.340%)  route 1.997ns (76.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.824    -2.470    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.997    -0.017    video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y133       LUT3 (Prop_lut3_I2_O)        0.152     0.135 r  video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.135    video_inst/inst_dvid/shift_red[4]
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDRE (Setup_fdre_C_D)        0.075     5.182    video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          5.182    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.642ns (25.262%)  route 1.899ns (74.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.821    -2.473    video_inst/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           1.899    -0.056    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y134       LUT3 (Prop_lut3_I2_O)        0.124     0.068 r  video_inst/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.068    video_inst/inst_dvid/shift_green_1[3]
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X163Y134       FDRE (Setup_fdre_C_D)        0.031     5.139    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.672ns (26.134%)  route 1.899ns (73.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.821    -2.473    video_inst/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           1.899    -0.056    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y134       LUT3 (Prop_lut3_I2_O)        0.154     0.098 r  video_inst/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.098    video_inst/inst_dvid/shift_green_1[5]
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X163Y134       FDRE (Setup_fdre_C_D)        0.075     5.183    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          5.183    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.715ns (36.867%)  route 1.224ns (63.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.824    -2.470    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.554    -1.497    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.296    -1.201 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.671    -0.530    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.715ns (36.867%)  route 1.224ns (63.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.824    -2.470    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.554    -1.497    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.296    -1.201 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.671    -0.530    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.715ns (36.867%)  route 1.224ns (63.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.824    -2.470    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.554    -1.497    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.296    -1.201 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.671    -0.530    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     4.584    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  5.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.226ns (34.963%)  route 0.420ns (65.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.128    -0.772 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.191    -0.581    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.098    -0.483 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.230    -0.253    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X162Y134       FDSE (Hold_fdse_C_S)         0.009    -0.354    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.226ns (34.963%)  route 0.420ns (65.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.128    -0.772 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.191    -0.581    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.098    -0.483 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.230    -0.253    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X162Y134       FDSE (Hold_fdse_C_S)         0.009    -0.354    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.226ns (34.963%)  route 0.420ns (65.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.128    -0.772 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.191    -0.581    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.098    -0.483 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.230    -0.253    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X162Y134       FDSE (Hold_fdse_C_S)         0.009    -0.354    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.226ns (34.963%)  route 0.420ns (65.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.128    -0.772 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.191    -0.581    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.098    -0.483 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.230    -0.253    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X162Y134       FDSE (Hold_fdse_C_S)         0.009    -0.354    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.226ns (34.963%)  route 0.420ns (65.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.643    -0.900    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.128    -0.772 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.191    -0.581    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.098    -0.483 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.230    -0.253    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X162Y134       FDSE (Hold_fdse_C_S)         0.009    -0.354    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.227ns (29.448%)  route 0.544ns (70.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  video_inst/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.544    -0.227    video_inst/inst_dvid/latched_blue[4]
    SLICE_X161Y134       LUT3 (Prop_lut3_I2_O)        0.099    -0.128 r  video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    video_inst/inst_dvid/shift_blue_0[6]
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.107    -0.256    video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.226ns (29.357%)  route 0.544ns (70.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  video_inst/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.544    -0.227    video_inst/inst_dvid/latched_blue[4]
    SLICE_X161Y134       LUT3 (Prop_lut3_I2_O)        0.098    -0.129 r  video_inst/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    video_inst/inst_dvid/shift_blue_0[4]
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.091    -0.272    video_inst/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.128ns (17.804%)  route 0.591ns (82.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.642    -0.901    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.128    -0.773 r  video_inst/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.591    -0.182    video_inst/inst_dvid/latched_blue[8]
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.753    -0.578    
                         clock uncertainty            0.215    -0.364    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.033    -0.331    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.164ns (21.344%)  route 0.604ns (78.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.641    -0.902    video_inst/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.164    -0.738 r  video_inst/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.604    -0.133    video_inst/inst_dvid/latched_green[8]
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.753    -0.578    
                         clock uncertainty            0.215    -0.364    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.063    -0.301    video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.185ns (20.799%)  route 0.704ns (79.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.704    -0.053    video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y137       LUT3 (Prop_lut3_I2_O)        0.044    -0.009 r  video_inst/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.009    video_inst/inst_dvid/shift_blue_0[3]
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.131    -0.230    video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.220    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            numeric_stepper_t/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.798ns  (logic 2.357ns (19.981%)  route 9.441ns (80.019%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    B22                  IBUF (Prop_ibuf_I_O)         1.091     1.091 r  btn_IBUF[4]_inst/O
                         net (fo=12, routed)          8.349     9.441    numeric_stepper_t/btn_IBUF[1]
    SLICE_X148Y126       LUT3 (Prop_lut3_I2_O)        0.124     9.565 r  numeric_stepper_t/process_q0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     9.565    numeric_stepper_t/process_q0_carry__0_i_5__0_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.078 r  numeric_stepper_t/process_q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.078    numeric_stepper_t/process_q0_carry__0_n_0
    SLICE_X148Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.401 r  numeric_stepper_t/process_q0_carry__1/O[1]
                         net (fo=1, routed)           0.579    10.980    numeric_stepper_t/process_q0_carry__1_n_6
    SLICE_X149Y127       LUT4 (Prop_lut4_I0_O)        0.306    11.286 r  numeric_stepper_t/process_q[9]_i_2/O
                         net (fo=1, routed)           0.512    11.798    numeric_stepper_t/process_q[9]_i_2_n_0
    SLICE_X150Y127       FDRE                                         r  numeric_stepper_t/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.709ns  (logic 2.103ns (17.957%)  route 9.606ns (82.043%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=8, routed)           8.356     9.441    numeric_stepper_v/btn_IBUF[1]
    SLICE_X152Y113       LUT3 (Prop_lut3_I1_O)        0.124     9.565 r  numeric_stepper_v/process_q0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.565    numeric_stepper_v/process_q0_carry_i_3_n_0
    SLICE_X152Y113       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.945 r  numeric_stepper_v/process_q0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.945    numeric_stepper_v/process_q0_carry_n_0
    SLICE_X152Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.164 r  numeric_stepper_v/process_q0_carry__0/O[0]
                         net (fo=1, routed)           1.250    11.414    numeric_stepper_v/process_q0_carry__0_n_7
    SLICE_X152Y112       LUT6 (Prop_lut6_I5_O)        0.295    11.709 r  numeric_stepper_v/process_q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.709    numeric_stepper_v/process_q[4]_i_1_n_0
    SLICE_X152Y112       FDRE                                         r  numeric_stepper_v/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.601ns  (logic 2.236ns (19.270%)  route 9.366ns (80.730%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=8, routed)           8.370     9.455    numeric_stepper_v/btn_IBUF[1]
    SLICE_X152Y114       LUT3 (Prop_lut3_I2_O)        0.124     9.579 r  numeric_stepper_v/process_q0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.579    numeric_stepper_v/process_q0_carry__0_i_5_n_0
    SLICE_X152Y114       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.092 r  numeric_stepper_v/process_q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    numeric_stepper_v/process_q0_carry__0_n_0
    SLICE_X152Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.311 r  numeric_stepper_v/process_q0_carry__1/O[0]
                         net (fo=1, routed)           0.996    11.306    numeric_stepper_v/process_q0_carry__1_n_7
    SLICE_X154Y113       LUT6 (Prop_lut6_I5_O)        0.295    11.601 r  numeric_stepper_v/process_q[8]_i_2/O
                         net (fo=1, routed)           0.000    11.601    numeric_stepper_v/process_q[8]_i_2_n_0
    SLICE_X154Y113       FDRE                                         r  numeric_stepper_v/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.535ns  (logic 1.585ns (13.737%)  route 9.950ns (86.263%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=8, routed)           8.656     9.740    numeric_stepper_v/btn_IBUF[1]
    SLICE_X154Y113       LUT2 (Prop_lut2_I0_O)        0.152     9.892 r  numeric_stepper_v/process_q[10]_i_2/O
                         net (fo=1, routed)           0.290    10.182    numeric_stepper_v/is_increment
    SLICE_X154Y113       LUT6 (Prop_lut6_I5_O)        0.348    10.530 r  numeric_stepper_v/process_q[10]_i_1/O
                         net (fo=6, routed)           1.005    11.535    numeric_stepper_v/process_q[10]_i_1_n_0
    SLICE_X152Y114       FDRE                                         r  numeric_stepper_v/process_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.514ns  (logic 2.218ns (19.259%)  route 9.297ns (80.741%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=8, routed)           8.356     9.441    numeric_stepper_v/btn_IBUF[1]
    SLICE_X152Y113       LUT3 (Prop_lut3_I1_O)        0.124     9.565 r  numeric_stepper_v/process_q0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.565    numeric_stepper_v/process_q0_carry_i_3_n_0
    SLICE_X152Y113       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.945 r  numeric_stepper_v/process_q0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.945    numeric_stepper_v/process_q0_carry_n_0
    SLICE_X152Y114       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.268 r  numeric_stepper_v/process_q0_carry__0/O[1]
                         net (fo=1, routed)           0.940    11.208    numeric_stepper_v/process_q0_carry__0_n_6
    SLICE_X152Y112       LUT6 (Prop_lut6_I5_O)        0.306    11.514 r  numeric_stepper_v/process_q[5]_i_1/O
                         net (fo=1, routed)           0.000    11.514    numeric_stepper_v/process_q[5]_i_1_n_0
    SLICE_X152Y112       FDRE                                         r  numeric_stepper_v/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.353ns  (logic 2.211ns (19.471%)  route 9.143ns (80.529%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=8, routed)           8.356     9.441    numeric_stepper_v/btn_IBUF[1]
    SLICE_X152Y113       LUT3 (Prop_lut3_I1_O)        0.124     9.565 r  numeric_stepper_v/process_q0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.565    numeric_stepper_v/process_q0_carry_i_3_n_0
    SLICE_X152Y113       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.945 r  numeric_stepper_v/process_q0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.945    numeric_stepper_v/process_q0_carry_n_0
    SLICE_X152Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.260 r  numeric_stepper_v/process_q0_carry__0/O[3]
                         net (fo=1, routed)           0.786    11.046    numeric_stepper_v/process_q0_carry__0_n_4
    SLICE_X152Y112       LUT6 (Prop_lut6_I5_O)        0.307    11.353 r  numeric_stepper_v/process_q[7]_i_1/O
                         net (fo=1, routed)           0.000    11.353    numeric_stepper_v/process_q[7]_i_1_n_0
    SLICE_X152Y112       FDRE                                         r  numeric_stepper_v/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.264ns  (logic 1.585ns (14.068%)  route 9.679ns (85.932%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=8, routed)           8.656     9.740    numeric_stepper_v/btn_IBUF[1]
    SLICE_X154Y113       LUT2 (Prop_lut2_I0_O)        0.152     9.892 r  numeric_stepper_v/process_q[10]_i_2/O
                         net (fo=1, routed)           0.290    10.182    numeric_stepper_v/is_increment
    SLICE_X154Y113       LUT6 (Prop_lut6_I5_O)        0.348    10.530 r  numeric_stepper_v/process_q[10]_i_1/O
                         net (fo=6, routed)           0.734    11.264    numeric_stepper_v/process_q[10]_i_1_n_0
    SLICE_X152Y115       FDRE                                         r  numeric_stepper_v/process_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            numeric_stepper_v/process_q_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.264ns  (logic 1.585ns (14.068%)  route 9.679ns (85.932%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=8, routed)           8.656     9.740    numeric_stepper_v/btn_IBUF[1]
    SLICE_X154Y113       LUT2 (Prop_lut2_I0_O)        0.152     9.892 r  numeric_stepper_v/process_q[10]_i_2/O
                         net (fo=1, routed)           0.290    10.182    numeric_stepper_v/is_increment
    SLICE_X154Y113       LUT6 (Prop_lut6_I5_O)        0.348    10.530 r  numeric_stepper_v/process_q[10]_i_1/O
                         net (fo=6, routed)           0.734    11.264    numeric_stepper_v/process_q[10]_i_1_n_0
    SLICE_X152Y115       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            numeric_stepper_t/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.260ns  (logic 2.109ns (18.733%)  route 9.151ns (81.267%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    B22                  IBUF (Prop_ibuf_I_O)         1.091     1.091 r  btn_IBUF[4]_inst/O
                         net (fo=12, routed)          8.357     9.449    numeric_stepper_t/btn_IBUF[1]
    SLICE_X148Y125       LUT3 (Prop_lut3_I1_O)        0.124     9.573 r  numeric_stepper_t/process_q0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.573    numeric_stepper_t/process_q0_carry_i_3__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.953 r  numeric_stepper_t/process_q0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.953    numeric_stepper_t/process_q0_carry_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.172 r  numeric_stepper_t/process_q0_carry__0/O[0]
                         net (fo=1, routed)           0.794    10.965    numeric_stepper_t/process_q0_carry__0_n_7
    SLICE_X151Y126       LUT6 (Prop_lut6_I3_O)        0.295    11.260 r  numeric_stepper_t/process_q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.260    numeric_stepper_t/process_q[4]_i_1_n_0
    SLICE_X151Y126       FDRE                                         r  numeric_stepper_t/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            numeric_stepper_t/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.161ns  (logic 2.224ns (19.930%)  route 8.937ns (80.070%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    B22                  IBUF (Prop_ibuf_I_O)         1.091     1.091 r  btn_IBUF[4]_inst/O
                         net (fo=12, routed)          8.357     9.449    numeric_stepper_t/btn_IBUF[1]
    SLICE_X148Y125       LUT3 (Prop_lut3_I1_O)        0.124     9.573 r  numeric_stepper_t/process_q0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.573    numeric_stepper_t/process_q0_carry_i_3__0_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.953 r  numeric_stepper_t/process_q0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.953    numeric_stepper_t/process_q0_carry_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.276 r  numeric_stepper_t/process_q0_carry__0/O[1]
                         net (fo=1, routed)           0.579    10.855    numeric_stepper_t/process_q0_carry__0_n_6
    SLICE_X149Y126       LUT4 (Prop_lut4_I0_O)        0.306    11.161 r  numeric_stepper_t/process_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    11.161    numeric_stepper_t/process_q[5]_i_1__0_n_0
    SLICE_X149Y126       FDRE                                         r  numeric_stepper_t/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numeric_stepper_v/prev_down_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_v/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.589%)  route 0.175ns (48.411%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y112       FDRE                         0.000     0.000 r  numeric_stepper_v/prev_down_reg/C
    SLICE_X153Y112       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numeric_stepper_v/prev_down_reg/Q
                         net (fo=7, routed)           0.175     0.316    numeric_stepper_v/prev_down
    SLICE_X152Y112       LUT6 (Prop_lut6_I1_O)        0.045     0.361 r  numeric_stepper_v/process_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.361    numeric_stepper_v/process_q[5]_i_1_n_0
    SLICE_X152Y112       FDRE                                         r  numeric_stepper_v/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_v/prev_down_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_v/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.446%)  route 0.176ns (48.554%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y112       FDRE                         0.000     0.000 r  numeric_stepper_v/prev_down_reg/C
    SLICE_X153Y112       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  numeric_stepper_v/prev_down_reg/Q
                         net (fo=7, routed)           0.176     0.317    numeric_stepper_v/prev_down
    SLICE_X152Y112       LUT6 (Prop_lut6_I2_O)        0.045     0.362 r  numeric_stepper_v/process_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.362    numeric_stepper_v/process_q[4]_i_1_n_0
    SLICE_X152Y112       FDRE                                         r  numeric_stepper_v/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_v/prev_down_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_v/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.153%)  route 0.178ns (48.847%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y112       FDRE                         0.000     0.000 r  numeric_stepper_v/prev_down_reg/C
    SLICE_X153Y112       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  numeric_stepper_v/prev_down_reg/Q
                         net (fo=7, routed)           0.178     0.319    numeric_stepper_v/prev_down
    SLICE_X152Y112       LUT6 (Prop_lut6_I3_O)        0.045     0.364 r  numeric_stepper_v/process_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.364    numeric_stepper_v/process_q[2]_i_1_n_0
    SLICE_X152Y112       FDRE                                         r  numeric_stepper_v/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_v/prev_down_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_v/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.917%)  route 0.187ns (50.083%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y112       FDRE                         0.000     0.000 r  numeric_stepper_v/prev_down_reg/C
    SLICE_X153Y112       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numeric_stepper_v/prev_down_reg/Q
                         net (fo=7, routed)           0.187     0.328    numeric_stepper_v/prev_down
    SLICE_X152Y112       LUT6 (Prop_lut6_I1_O)        0.045     0.373 r  numeric_stepper_v/process_q[7]_i_1/O
                         net (fo=1, routed)           0.000     0.373    numeric_stepper_v/process_q[7]_i_1_n_0
    SLICE_X152Y112       FDRE                                         r  numeric_stepper_v/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_t/process_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_t/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE                         0.000     0.000 r  numeric_stepper_t/process_q_reg[4]/C
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numeric_stepper_t/process_q_reg[4]/Q
                         net (fo=36, routed)          0.193     0.334    numeric_stepper_t/time_trigger_value[4]
    SLICE_X151Y126       LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  numeric_stepper_t/process_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.379    numeric_stepper_t/process_q[4]_i_1_n_0
    SLICE_X151Y126       FDRE                                         r  numeric_stepper_t/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_t/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_t/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.151%)  route 0.226ns (54.849%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y125       FDRE                         0.000     0.000 r  numeric_stepper_t/process_q_reg[2]/C
    SLICE_X151Y125       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numeric_stepper_t/process_q_reg[2]/Q
                         net (fo=35, routed)          0.226     0.367    numeric_stepper_t/time_trigger_value[2]
    SLICE_X151Y125       LUT6 (Prop_lut6_I5_O)        0.045     0.412 r  numeric_stepper_t/process_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.412    numeric_stepper_t/process_q[2]_i_1_n_0
    SLICE_X151Y125       FDRE                                         r  numeric_stepper_t/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_t/process_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_t/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.270ns (63.309%)  route 0.156ns (36.691%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y126       FDRE                         0.000     0.000 r  numeric_stepper_t/process_q_reg[5]/C
    SLICE_X149Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numeric_stepper_t/process_q_reg[5]/Q
                         net (fo=34, routed)          0.156     0.297    numeric_stepper_t/time_trigger_value[5]
    SLICE_X148Y126       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.426 r  numeric_stepper_t/process_q0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.426    numeric_stepper_t/process_q0_carry__0_n_4
    SLICE_X148Y126       FDRE                                         r  numeric_stepper_t/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_t/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_t/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.274ns (62.278%)  route 0.166ns (37.722%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y127       FDRE                         0.000     0.000 r  numeric_stepper_t/process_q_reg[9]/C
    SLICE_X150Y127       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numeric_stepper_t/process_q_reg[9]/Q
                         net (fo=32, routed)          0.166     0.330    numeric_stepper_t/time_trigger_value[9]
    SLICE_X148Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.375 r  numeric_stepper_t/process_q0_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     0.375    numeric_stepper_t/process_q0_carry__1_i_1__0_n_0
    SLICE_X148Y127       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.440 r  numeric_stepper_t/process_q0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.440    numeric_stepper_t/process_q0_carry__1_n_5
    SLICE_X148Y127       FDRE                                         r  numeric_stepper_t/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_v/prev_up_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_v/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.331ns (74.802%)  route 0.112ns (25.198%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y114       FDRE                         0.000     0.000 r  numeric_stepper_v/prev_up_reg/C
    SLICE_X153Y114       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numeric_stepper_v/prev_up_reg/Q
                         net (fo=7, routed)           0.112     0.253    numeric_stepper_v/prev_up
    SLICE_X152Y114       LUT3 (Prop_lut3_I1_O)        0.045     0.298 r  numeric_stepper_v/process_q0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.298    numeric_stepper_v/process_q0_carry__0_i_5_n_0
    SLICE_X152Y114       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.443 r  numeric_stepper_v/process_q0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.443    numeric_stepper_v/process_q0_carry__0_n_5
    SLICE_X152Y114       FDRE                                         r  numeric_stepper_v/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numeric_stepper_v/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numeric_stepper_v/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.334ns (74.288%)  route 0.116ns (25.712%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y113       FDRE                         0.000     0.000 r  numeric_stepper_v/process_q_reg[1]/C
    SLICE_X152Y113       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numeric_stepper_v/process_q_reg[1]/Q
                         net (fo=39, routed)          0.116     0.280    numeric_stepper_v/volt_trigger_value[1]
    SLICE_X152Y113       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     0.450 r  numeric_stepper_v/process_q0_carry/O[3]
                         net (fo=1, routed)           0.000     0.450    numeric_stepper_v/process_q0_carry_n_4
    SLICE_X152Y113       FDRE                                         r  numeric_stepper_v/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.488ns  (logic 1.374ns (30.617%)  route 3.114ns (69.383%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/CLK
    SLICE_X158Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y113       FDRE (Prop_fdre_C_Q)         0.518    -1.951 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[2]/Q
                         net (fo=13, routed)          0.868    -1.083    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/Q[2]
    SLICE_X158Y113       LUT4 (Prop_lut4_I3_O)        0.153    -0.930 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_5/O
                         net (fo=1, routed)           0.346    -0.584    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_5_n_0
    SLICE_X159Y113       LUT6 (Prop_lut6_I2_O)        0.331    -0.253 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_4/O
                         net (fo=1, routed)           0.582     0.330    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_4_n_0
    SLICE_X160Y113       LUT4 (Prop_lut4_I3_O)        0.124     0.454 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_2/O
                         net (fo=4, routed)           0.837     1.290    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_sync_is_low1
    SLICE_X161Y114       LUT6 (Prop_lut6_I0_O)        0.124     1.414 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_sync_is_low_reg_i_2/O
                         net (fo=2, routed)           0.481     1.895    video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/CLR
    SLICE_X161Y114       LUT3 (Prop_lut3_I1_O)        0.124     2.019 r  video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.000     2.019    video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/D0
    SLICE_X161Y114       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.486ns  (logic 1.374ns (30.631%)  route 3.112ns (69.369%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/CLK
    SLICE_X158Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y113       FDRE (Prop_fdre_C_Q)         0.518    -1.951 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[2]/Q
                         net (fo=13, routed)          0.868    -1.083    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/Q[2]
    SLICE_X158Y113       LUT4 (Prop_lut4_I3_O)        0.153    -0.930 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_5/O
                         net (fo=1, routed)           0.346    -0.584    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_5_n_0
    SLICE_X159Y113       LUT6 (Prop_lut6_I2_O)        0.331    -0.253 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_4/O
                         net (fo=1, routed)           0.582     0.330    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_4_n_0
    SLICE_X160Y113       LUT4 (Prop_lut4_I3_O)        0.124     0.454 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_2/O
                         net (fo=4, routed)           0.817     1.271    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_sync_is_low1
    SLICE_X160Y114       LUT6 (Prop_lut6_I5_O)        0.124     1.395 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_1/O
                         net (fo=2, routed)           0.498     1.893    video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/CLR
    SLICE_X160Y114       LUT3 (Prop_lut3_I1_O)        0.124     2.017 r  video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.000     2.017    video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/D0
    SLICE_X160Y114       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.450ns  (logic 0.952ns (21.393%)  route 3.498ns (78.607%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X156Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y113       FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[3]/Q
                         net (fo=6, routed)           1.470    -0.543    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/Q[3]
    SLICE_X156Y113       LUT4 (Prop_lut4_I0_O)        0.124    -0.419 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_blank_is_low_reg_i_5/O
                         net (fo=1, routed)           0.579     0.160    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_blank_is_low_reg_i_5_n_0
    SLICE_X156Y112       LUT6 (Prop_lut6_I3_O)        0.124     0.284 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_blank_is_low_reg_i_3/O
                         net (fo=1, routed)           0.855     1.139    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_blank_is_low_reg_i_3_n_0
    SLICE_X157Y112       LUT3 (Prop_lut3_I0_O)        0.124     1.263 f  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_blank_is_low_reg_i_1/O
                         net (fo=2, routed)           0.594     1.857    video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/CLR
    SLICE_X158Y112       LUT3 (Prop_lut3_I1_O)        0.124     1.981 r  video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.000     1.981    video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/D0
    SLICE_X158Y112       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.632ns  (logic 0.828ns (22.800%)  route 2.804ns (77.200%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.825    -2.469    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X156Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y113       FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[3]/Q
                         net (fo=6, routed)           1.473    -0.540    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/Q[3]
    SLICE_X156Y113       LUT5 (Prop_lut5_I1_O)        0.124    -0.416 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_sync_is_low_reg_i_4/O
                         net (fo=8, routed)           0.680     0.264    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_sync_is_low_reg_i_4_n_0
    SLICE_X157Y113       LUT6 (Prop_lut6_I0_O)        0.124     0.388 f  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_sync_is_low_reg_i_2/O
                         net (fo=2, routed)           0.651     1.039    video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/CLR
    SLICE_X161Y113       LUT3 (Prop_lut3_I1_O)        0.124     1.163 r  video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.000     1.163    video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/D0
    SLICE_X161Y113       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.358ns  (logic 0.567ns (41.748%)  route 0.791ns (58.252%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.708    -2.989    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X156Y111       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y111       FDRE (Prop_fdre_C_Q)         0.367    -2.622 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[9]/Q
                         net (fo=11, routed)          0.303    -2.319    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/Q[9]
    SLICE_X157Y113       LUT6 (Prop_lut6_I0_O)        0.100    -2.219 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_sync_is_low_reg_i_3/O
                         net (fo=2, routed)           0.488    -1.731    video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/PRE
    SLICE_X161Y113       LUT3 (Prop_lut3_I0_O)        0.100    -1.631 r  video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.000    -1.631    video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/D0
    SLICE_X161Y113       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.440ns  (logic 0.618ns (42.923%)  route 0.822ns (57.077%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    -2.991    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/CLK
    SLICE_X158Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y113       FDRE (Prop_fdre_C_Q)         0.418    -2.573 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[1]/Q
                         net (fo=12, routed)          0.425    -2.148    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/Q[1]
    SLICE_X161Y114       LUT6 (Prop_lut6_I4_O)        0.100    -2.048 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_sync_is_low_reg_i_2/O
                         net (fo=2, routed)           0.397    -1.651    video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/CLR
    SLICE_X161Y114       LUT3 (Prop_lut3_I1_O)        0.100    -1.551 r  video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.000    -1.551    video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/D0
    SLICE_X161Y114       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.558ns  (logic 0.567ns (36.402%)  route 0.991ns (63.598%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.708    -2.989    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/CLK
    SLICE_X160Y113       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y113       FDRE (Prop_fdre_C_Q)         0.367    -2.622 f  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/processQ_reg[0]/Q
                         net (fo=13, routed)          0.427    -2.195    video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/Q[0]
    SLICE_X160Y113       LUT4 (Prop_lut4_I0_O)        0.100    -2.095 r  video_inst/Inst_vga/vga_signal_generator_inst/vertical_counter_inst/v_blank_is_low_reg_i_2/O
                         net (fo=4, routed)           0.564    -1.531    video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/PRE
    SLICE_X160Y114       LUT3 (Prop_lut3_I0_O)        0.100    -1.431 r  video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.000    -1.431    video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/D0
    SLICE_X160Y114       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.596ns  (logic 0.567ns (35.532%)  route 1.029ns (64.468%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.708    -2.989    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X156Y111       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y111       FDRE (Prop_fdre_C_Q)         0.367    -2.622 f  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/processQ_reg[9]/Q
                         net (fo=11, routed)          0.471    -2.151    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/Q[9]
    SLICE_X157Y112       LUT6 (Prop_lut6_I0_O)        0.100    -2.051 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/h_blank_is_low_reg_i_2/O
                         net (fo=3, routed)           0.558    -1.493    video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/PRE
    SLICE_X158Y112       LUT3 (Prop_lut3_I0_O)        0.100    -1.393 r  video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L3_1/O
                         net (fo=1, routed)           0.000    -1.393    video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/D0
    SLICE_X158Y112       LDCE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/h_blank_is_low_reg/L7/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     5.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.048ns  (logic 1.700ns (13.029%)  route 11.348ns (86.971%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -2.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.392     9.472    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X158Y126       LUT2 (Prop_lut2_I1_O)        0.124     9.596 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.680    10.276    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I3_O)        0.124    10.400 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.958    11.358    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X159Y130       LUT2 (Prop_lut2_I1_O)        0.124    11.482 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          0.486    11.967    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X158Y130       LUT6 (Prop_lut6_I5_O)        0.124    12.091 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3__1/O
                         net (fo=2, routed)           0.832    12.924    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3__1_n_0
    SLICE_X158Y131       LUT3 (Prop_lut3_I1_O)        0.124    13.048 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.048    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0_n_0
    SLICE_X158Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.701    -2.996    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X158Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.974ns  (logic 1.809ns (13.944%)  route 11.165ns (86.056%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.392     9.472    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X158Y126       LUT2 (Prop_lut2_I1_O)        0.124     9.596 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.680    10.276    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I3_O)        0.124    10.400 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          1.276    11.677    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0
    SLICE_X161Y130       LUT5 (Prop_lut5_I0_O)        0.154    11.831 f  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_3__0/O
                         net (fo=3, routed)           0.816    12.647    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_3__0_n_0
    SLICE_X161Y129       LUT3 (Prop_lut3_I1_O)        0.327    12.974 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    12.974    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1_n_0
    SLICE_X161Y129       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.702    -2.995    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y129       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.908ns  (logic 1.700ns (13.170%)  route 11.208ns (86.830%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.392     9.472    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X158Y126       LUT2 (Prop_lut2_I1_O)        0.124     9.596 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.680    10.276    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I3_O)        0.124    10.400 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.958    11.358    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X159Y130       LUT2 (Prop_lut2_I1_O)        0.124    11.482 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          0.486    11.967    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X158Y130       LUT6 (Prop_lut6_I5_O)        0.124    12.091 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3__1/O
                         net (fo=2, routed)           0.692    12.784    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3__1_n_0
    SLICE_X158Y130       LUT5 (Prop_lut5_I4_O)        0.124    12.908 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.908    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X158Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.700    -2.997    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X158Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.729ns  (logic 1.700ns (13.355%)  route 11.029ns (86.645%))
  Logic Levels:           6  (IBUF=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -2.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.392     9.472    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X158Y126       LUT2 (Prop_lut2_I1_O)        0.124     9.596 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.680    10.276    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I3_O)        0.124    10.400 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.963    11.363    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X160Y129       LUT2 (Prop_lut2_I0_O)        0.124    11.487 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2/O
                         net (fo=6, routed)           0.329    11.816    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_6_0
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124    11.940 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_4__0/O
                         net (fo=1, routed)           0.665    12.605    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X161Y129       LUT6 (Prop_lut6_I2_O)        0.124    12.729 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    12.729    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X161Y129       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.702    -2.995    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y129       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.662ns  (logic 1.604ns (12.667%)  route 11.058ns (87.333%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.392     9.472    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X158Y126       LUT2 (Prop_lut2_I1_O)        0.124     9.596 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.680    10.276    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I3_O)        0.124    10.400 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.958    11.358    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X159Y130       LUT2 (Prop_lut2_I1_O)        0.124    11.482 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          1.028    12.510    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I0_O)        0.152    12.662 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    12.662    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1_n_0
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    -2.991    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.655ns  (logic 1.602ns (12.659%)  route 11.053ns (87.341%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.392     9.472    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X158Y126       LUT2 (Prop_lut2_I1_O)        0.124     9.596 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.680    10.276    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I3_O)        0.124    10.400 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.958    11.358    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X159Y130       LUT2 (Prop_lut2_I1_O)        0.124    11.482 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          1.023    12.505    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X161Y133       LUT3 (Prop_lut3_I2_O)        0.150    12.655 r  video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.655    video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    -2.991    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.634ns  (logic 1.576ns (12.474%)  route 11.058ns (87.526%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.392     9.472    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X158Y126       LUT2 (Prop_lut2_I1_O)        0.124     9.596 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.680    10.276    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I3_O)        0.124    10.400 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.958    11.358    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X159Y130       LUT2 (Prop_lut2_I1_O)        0.124    11.482 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          1.028    12.510    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I4_O)        0.124    12.634 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.634    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    -2.991    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.634ns  (logic 1.576ns (12.474%)  route 11.058ns (87.526%))
  Logic Levels:           5  (IBUF=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.392     9.472    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X158Y126       LUT2 (Prop_lut2_I1_O)        0.124     9.596 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.680    10.276    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I3_O)        0.124    10.400 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.958    11.358    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][6]_1
    SLICE_X159Y130       LUT2 (Prop_lut2_I1_O)        0.124    11.482 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[3]_i_2__1/O
                         net (fo=11, routed)          1.028    12.510    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X161Y133       LUT2 (Prop_lut2_I1_O)        0.124    12.634 r  video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    12.634    video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1_n_0
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.706    -2.991    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.607ns  (logic 1.604ns (12.723%)  route 11.003ns (87.277%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -2.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.392     9.472    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X158Y126       LUT2 (Prop_lut2_I1_O)        0.124     9.596 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.680    10.276    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I3_O)        0.124    10.400 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.957    11.357    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_2
    SLICE_X159Y131       LUT6 (Prop_lut6_I1_O)        0.124    11.481 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[4]_i_2/O
                         net (fo=2, routed)           0.974    12.455    video_inst/Inst_vga/vga_signal_generator_inst/encoded_reg[1]
    SLICE_X160Y134       LUT3 (Prop_lut3_I2_O)        0.152    12.607 r  video_inst/Inst_vga/vga_signal_generator_inst/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    12.607    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[3]
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.707    -2.990    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.580ns  (logic 1.809ns (14.380%)  route 10.771ns (85.620%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.392     9.472    video_inst/Inst_vga/vga_signal_generator_inst/sw_IBUF[0]
    SLICE_X158Y126       LUT2 (Prop_lut2_I1_O)        0.124     9.596 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.680    10.276    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_7_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I3_O)        0.124    10.400 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          1.276    11.677    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0
    SLICE_X161Y130       LUT5 (Prop_lut5_I0_O)        0.154    11.831 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_3__0/O
                         net (fo=3, routed)           0.422    12.253    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_3__0_n_0
    SLICE_X161Y131       LUT3 (Prop_lut3_I1_O)        0.327    12.580 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.580    video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          1.703    -2.994    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[blank]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.203ns (56.466%)  route 0.157ns (43.534%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y114       LDCE                         0.000     0.000 r  video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L7/G
    SLICE_X160Y114       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low_reg/L7/Q
                         net (fo=1, routed)           0.157     0.315    video_inst/Inst_vga/vga_signal_generator_inst/v_blank_is_low
    SLICE_X160Y115       LUT2 (Prop_lut2_I0_O)        0.045     0.360 r  video_inst/Inst_vga/vga_signal_generator_inst/vga[blank]_i_1/O
                         net (fo=1, routed)           0.000     0.360    video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[blank]0
    SLICE_X160Y115       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[blank]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.915    -1.330    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X160Y115       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[blank]/C

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.203ns (32.398%)  route 0.424ns (67.602%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       LDCE                         0.000     0.000 r  video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/G
    SLICE_X161Y114       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low_reg/L7/Q
                         net (fo=1, routed)           0.424     0.582    video_inst/Inst_vga/vga_signal_generator_inst/v_sync_is_low
    SLICE_X160Y128       LUT1 (Prop_lut1_I0_O)        0.045     0.627 r  video_inst/Inst_vga/vga_signal_generator_inst/vga[vsync]_i_1/O
                         net (fo=1, routed)           0.000     0.627    video_inst/Inst_vga/vga_signal_generator_inst/vga[vsync]_i_1_n_0
    SLICE_X160Y128       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.909    -1.336    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X160Y128       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[vsync]/C

Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[hsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.203ns (29.009%)  route 0.497ns (70.991%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y113       LDCE                         0.000     0.000 r  video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/G
    SLICE_X161Y113       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low_reg/L7/Q
                         net (fo=1, routed)           0.497     0.655    video_inst/Inst_vga/vga_signal_generator_inst/h_sync_is_low
    SLICE_X160Y128       LUT1 (Prop_lut1_I0_O)        0.045     0.700 r  video_inst/Inst_vga/vga_signal_generator_inst/vga[hsync]_i_1/O
                         net (fo=1, routed)           0.000     0.700    video_inst/Inst_vga/vga_signal_generator_inst/vga[hsync]_i_1_n_0
    SLICE_X160Y128       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[hsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.909    -1.336    video_inst/Inst_vga/vga_signal_generator_inst/CLK
    SLICE_X160Y128       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/vga_reg[hsync]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/roll_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.231ns (15.433%)  route 1.265ns (84.567%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=15, routed)          1.265     1.451    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/reset_n_IBUF
    SLICE_X157Y114       LUT6 (Prop_lut6_I2_O)        0.045     1.496 r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/roll_i_1/O
                         net (fo=1, routed)           0.000     1.496    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/roll_i_1_n_0
    SLICE_X157Y114       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/roll_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.915    -1.330    video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/CLK
    SLICE_X157Y114       FDRE                                         r  video_inst/Inst_vga/vga_signal_generator_inst/horizontal_counter_inst/roll_reg/C

Slack:                    inf
  Source:                 numeric_stepper_v/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.002ns  (logic 0.638ns (31.864%)  route 1.364ns (68.136%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT1=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y115       FDRE                         0.000     0.000 r  numeric_stepper_v/process_q_reg[10]/C
    SLICE_X152Y115       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  numeric_stepper_v/process_q_reg[10]/Q
                         net (fo=23, routed)          0.411     0.575    numeric_stepper_v/volt_trigger_value[10]
    SLICE_X157Y117       LUT1 (Prop_lut1_I0_O)        0.045     0.620 r  numeric_stepper_v/is_trigger_volt6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.620    video_inst/Inst_vga/color_mapper_inst/dc_bias[1]_i_14_0[1]
    SLICE_X157Y117       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.755 r  video_inst/Inst_vga/color_mapper_inst/is_trigger_volt6_carry__0/CO[1]
                         net (fo=1, routed)           0.171     0.926    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6_5[0]
    SLICE_X156Y119       LUT6 (Prop_lut6_I4_O)        0.114     1.040 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_14/O
                         net (fo=1, routed)           0.058     1.098    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_14_n_0
    SLICE_X156Y119       LUT6 (Prop_lut6_I3_O)        0.045     1.143 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6/O
                         net (fo=2, routed)           0.315     1.458    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.045     1.503 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.298     1.801    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0
    SLICE_X160Y129       LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_2/O
                         net (fo=1, routed)           0.111     1.957    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_2_n_0
    SLICE_X161Y129       LUT6 (Prop_lut6_I0_O)        0.045     2.002 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000     2.002    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X161Y129       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.910    -1.335    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y129       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 numeric_stepper_v/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.593ns (29.525%)  route 1.415ns (70.475%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT1=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y115       FDRE                         0.000     0.000 r  numeric_stepper_v/process_q_reg[10]/C
    SLICE_X152Y115       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  numeric_stepper_v/process_q_reg[10]/Q
                         net (fo=23, routed)          0.411     0.575    numeric_stepper_v/volt_trigger_value[10]
    SLICE_X157Y117       LUT1 (Prop_lut1_I0_O)        0.045     0.620 r  numeric_stepper_v/is_trigger_volt6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.620    video_inst/Inst_vga/color_mapper_inst/dc_bias[1]_i_14_0[1]
    SLICE_X157Y117       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.755 r  video_inst/Inst_vga/color_mapper_inst/is_trigger_volt6_carry__0/CO[1]
                         net (fo=1, routed)           0.171     0.926    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6_5[0]
    SLICE_X156Y119       LUT6 (Prop_lut6_I4_O)        0.114     1.040 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_14/O
                         net (fo=1, routed)           0.058     1.098    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_14_n_0
    SLICE_X156Y119       LUT6 (Prop_lut6_I3_O)        0.045     1.143 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6/O
                         net (fo=2, routed)           0.315     1.458    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.045     1.503 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.461     1.963    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_2
    SLICE_X159Y131       LUT5 (Prop_lut5_I4_O)        0.045     2.008 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.008    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0_n_0
    SLICE_X159Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.911    -1.334    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 numeric_stepper_v/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.593ns (29.525%)  route 1.415ns (70.475%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT1=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y115       FDRE                         0.000     0.000 r  numeric_stepper_v/process_q_reg[10]/C
    SLICE_X152Y115       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  numeric_stepper_v/process_q_reg[10]/Q
                         net (fo=23, routed)          0.411     0.575    numeric_stepper_v/volt_trigger_value[10]
    SLICE_X157Y117       LUT1 (Prop_lut1_I0_O)        0.045     0.620 r  numeric_stepper_v/is_trigger_volt6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.620    video_inst/Inst_vga/color_mapper_inst/dc_bias[1]_i_14_0[1]
    SLICE_X157Y117       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.755 r  video_inst/Inst_vga/color_mapper_inst/is_trigger_volt6_carry__0/CO[1]
                         net (fo=1, routed)           0.171     0.926    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6_5[0]
    SLICE_X156Y119       LUT6 (Prop_lut6_I4_O)        0.114     1.040 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_14/O
                         net (fo=1, routed)           0.058     1.098    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_14_n_0
    SLICE_X156Y119       LUT6 (Prop_lut6_I3_O)        0.045     1.143 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6/O
                         net (fo=2, routed)           0.315     1.458    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.045     1.503 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_2__0/O
                         net (fo=13, routed)          0.461     1.963    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_2
    SLICE_X159Y131       LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.008    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__1_n_0
    SLICE_X159Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.911    -1.334    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 numeric_stepper_v/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.016ns  (logic 0.638ns (31.648%)  route 1.378ns (68.352%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT1=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y115       FDRE                         0.000     0.000 r  numeric_stepper_v/process_q_reg[10]/C
    SLICE_X152Y115       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  numeric_stepper_v/process_q_reg[10]/Q
                         net (fo=23, routed)          0.411     0.575    numeric_stepper_v/volt_trigger_value[10]
    SLICE_X157Y117       LUT1 (Prop_lut1_I0_O)        0.045     0.620 r  numeric_stepper_v/is_trigger_volt6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.620    video_inst/Inst_vga/color_mapper_inst/dc_bias[1]_i_14_0[1]
    SLICE_X157Y117       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.755 r  video_inst/Inst_vga/color_mapper_inst/is_trigger_volt6_carry__0/CO[1]
                         net (fo=1, routed)           0.171     0.926    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6_5[0]
    SLICE_X156Y119       LUT6 (Prop_lut6_I4_O)        0.114     1.040 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_14/O
                         net (fo=1, routed)           0.058     1.098    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_14_n_0
    SLICE_X156Y119       LUT6 (Prop_lut6_I3_O)        0.045     1.143 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6/O
                         net (fo=2, routed)           0.305     1.448    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I4_O)        0.045     1.493 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_7/O
                         net (fo=5, routed)           0.191     1.685    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_2
    SLICE_X158Y130       LUT6 (Prop_lut6_I3_O)        0.045     1.730 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3__1/O
                         net (fo=2, routed)           0.241     1.971    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3__1_n_0
    SLICE_X158Y130       LUT5 (Prop_lut5_I4_O)        0.045     2.016 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.016    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X158Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.910    -1.335    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X158Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 numeric_stepper_v/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.068ns  (logic 0.638ns (30.844%)  route 1.430ns (69.156%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT1=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y115       FDRE                         0.000     0.000 r  numeric_stepper_v/process_q_reg[10]/C
    SLICE_X152Y115       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  numeric_stepper_v/process_q_reg[10]/Q
                         net (fo=23, routed)          0.411     0.575    numeric_stepper_v/volt_trigger_value[10]
    SLICE_X157Y117       LUT1 (Prop_lut1_I0_O)        0.045     0.620 r  numeric_stepper_v/is_trigger_volt6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.620    video_inst/Inst_vga/color_mapper_inst/dc_bias[1]_i_14_0[1]
    SLICE_X157Y117       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.755 f  video_inst/Inst_vga/color_mapper_inst/is_trigger_volt6_carry__0/CO[1]
                         net (fo=1, routed)           0.171     0.926    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6_5[0]
    SLICE_X156Y119       LUT6 (Prop_lut6_I4_O)        0.114     1.040 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_14/O
                         net (fo=1, routed)           0.058     1.098    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_14_n_0
    SLICE_X156Y119       LUT6 (Prop_lut6_I3_O)        0.045     1.143 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6/O
                         net (fo=2, routed)           0.305     1.448    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I4_O)        0.045     1.493 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_7/O
                         net (fo=5, routed)           0.335     1.828    video_inst/Inst_vga/vga_signal_generator_inst/position_reg[row][4]_0
    SLICE_X159Y130       LUT2 (Prop_lut2_I1_O)        0.045     1.873 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_3/O
                         net (fo=7, routed)           0.150     2.023    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y130       LUT6 (Prop_lut6_I5_O)        0.045     2.068 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     2.068    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X160Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.911    -1.334    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 numeric_stepper_v/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.638ns (30.807%)  route 1.433ns (69.193%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT1=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y115       FDRE                         0.000     0.000 r  numeric_stepper_v/process_q_reg[10]/C
    SLICE_X152Y115       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  numeric_stepper_v/process_q_reg[10]/Q
                         net (fo=23, routed)          0.411     0.575    numeric_stepper_v/volt_trigger_value[10]
    SLICE_X157Y117       LUT1 (Prop_lut1_I0_O)        0.045     0.620 r  numeric_stepper_v/is_trigger_volt6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.620    video_inst/Inst_vga/color_mapper_inst/dc_bias[1]_i_14_0[1]
    SLICE_X157Y117       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.755 r  video_inst/Inst_vga/color_mapper_inst/is_trigger_volt6_carry__0/CO[1]
                         net (fo=1, routed)           0.171     0.926    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6_5[0]
    SLICE_X156Y119       LUT6 (Prop_lut6_I4_O)        0.114     1.040 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_14/O
                         net (fo=1, routed)           0.058     1.098    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_14_n_0
    SLICE_X156Y119       LUT6 (Prop_lut6_I3_O)        0.045     1.143 r  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6/O
                         net (fo=2, routed)           0.305     1.448    video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[1]_i_6_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I4_O)        0.045     1.493 f  video_inst/Inst_vga/vga_signal_generator_inst/dc_bias[2]_i_7/O
                         net (fo=5, routed)           0.191     1.685    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_2
    SLICE_X158Y130       LUT6 (Prop_lut6_I3_O)        0.045     1.730 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3__1/O
                         net (fo=2, routed)           0.296     2.026    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3__1_n_0
    SLICE_X158Y131       LUT3 (Prop_lut3_I1_O)        0.045     2.071 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.071    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0_n_0
    SLICE_X158Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=84, routed)          0.911    -1.334    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X158Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C





