Release 12.2 Map M.63c (lin)
Xilinx Mapping Report File for Design 'pfc_wrapper'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx150t-fgg676-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -global_opt off -mt off -ir off -pr b
-lc off -power off -o pfc_wrapper_map.ncd pfc_wrapper.ngd pfc_wrapper.pcf 
Target Device  : xc6slx150t
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.52 $
Mapped Date    : Fri Nov 19 10:11:02 2010

Design Summary
--------------
Number of errors:      0
Number of warnings:   12
Slice Logic Utilization:
  Number of Slice Registers:                 3,500 out of 184,304    1%
    Number used as Flip Flops:               3,468
    Number used as Latches:                     32
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,235 out of  92,152    2%
    Number used as logic:                    1,769 out of  92,152    1%
      Number using O6 output only:           1,122
      Number using O5 output only:              67
      Number using O5 and O6:                  580
      Number used as ROM:                        0
    Number used as Memory:                       1 out of  21,680    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    465
      Number with same-slice register load:    463
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,121 out of  23,038    4%
  Number of LUT Flip Flop pairs used:        3,326
    Number with an unused Flip Flop:           541 out of   3,326   16%
    Number with an unused LUT:               1,091 out of   3,326   32%
    Number of fully used LUT-FF pairs:       1,694 out of   3,326   50%
    Number of unique control sets:             151
    Number of slice register sites lost
      to control set restrictions:             491 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        62 out of     396   15%
    Number of LOCed IOBs:                       62 out of      62  100%
    IOB Flip Flops:                             43

Specific Feature Utilization:
  Number of RAMB16BWERs:                        11 out of     268    4%
  Number of RAMB8BWERs:                          0 out of     536    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       4 out of      16   25%
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0%
  Number of ILOGIC2/ISERDES2s:                  23 out of     586    3%
    Number used as ILOGIC2s:                    23
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     586    0%
  Number of OLOGIC2/OSERDES2s:                  20 out of     586    3%
    Number used as OLOGIC2s:                    20
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of GTPA1_DUALs:                         0 out of       4    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       6    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.65

Peak Memory Usage:  441 MB
Total REAL time to MAP completion:  4 mins 3 secs 
Total CPU time to MAP completion:   4 mins 1 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:701 - Signal SYS_CLK_P connected to top level port SYS_CLK_P has
   been removed.
WARNING:MapLib:701 - Signal SYS_CLK_N connected to top level port SYS_CLK_N has
   been removed.
WARNING:Place:1109 - A clock IOB / BUFGMUX clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock
   IOB component <P2L_CLKn> is placed at site <PAD492>. The corresponding BUFG
   component <cmp_gn4124_core/CLKn_bufg> is placed at site <BUFGMUX_X3Y5>. There
   is only a select set of IOBs that can use the fast path to the Clocker
   buffer, and they are not being used. You may want to analyze why this problem
   exists and correct it. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <P2L_CLKn.PAD>
   allowing your design to continue. This constraint disables all clock placer
   rules related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
WARNING:Place:1109 - A clock IOB / BUFGMUX clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock
   IOB component <P2L_CLKp> is placed at site <PAD491>. The corresponding BUFG
   component <cmp_gn4124_core/CLK_bufg> is placed at site <BUFGMUX_X3Y6>. There
   is only a select set of IOBs that can use the fast path to the Clocker
   buffer, and they are not being used. You may want to analyze why this problem
   exists and correct it. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <P2L_CLKp.PAD>
   allowing your design to continue. This constraint disables all clock placer
   rules related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
WARNING:PhysDesignRules:367 - The signal <VC_RDY<0>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <VC_RDY<1>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX_ERROR_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <P_WR_REQ<0>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <P_WR_REQ<1>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <GPIO<1>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Invalid configuration (incorrect pin connections
   and/or modes) on
   block:<cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F>:<ILOGIC2_IFF>. 
   The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Invalid configuration (incorrect pin connections
   and/or modes) on
   block:<cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V>:<ILOGIC2_IFF>. 
   The Q1 output pin of IFF is not used.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network P_WR_REQ<1>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 80 more times for the
   following (max. 5 shown):
   P_WR_REQ<0>_IBUF,
   VC_RDY<1>_IBUF,
   VC_RDY<0>_IBUF,
   TX_ERROR_IBUF,
   GPIO<1>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal L_WR_RDY<1> are pushed
   forward through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal L_WR_RDY<0> are pushed
   forward through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal P_RD_D_RDY<1> are pushed
   forward through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal P_RD_D_RDY<0> are pushed
   forward through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal L2P_RDY are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal VC_RDY<1> are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal VC_RDY<0> are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  94 block(s) removed
  38 block(s) optimized away
 148 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "cmp_sysclk_buf" (IBUFDS) removed.
 The signal "SYS_CLK_P" is loadless and has been removed.
  Loadless block "SYS_CLK_P" (PAD) removed.
 The signal "SYS_CLK_N" is loadless and has been removed.
  Loadless block "SYS_CLK_N" (PAD) removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/valid" is sourceless
and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/prog_full" is
sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/prog_full_i_rstpot" (ROM) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/prog_full_i_rstpot" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/prog_full_i" (FF) removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/full" is sourceless
and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/r
am_valid_int_GND_79_o_MUX_12_o" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/r
am_valid_d1" (FF) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_cy<3>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_cy<4>" (MUX) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/_n0032" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lutdi4" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lut<4>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad<9>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lut<4>" (ROM) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lutdi4" (ROM) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lut<4>" (ROM) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lut<4>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_cy<4>" (MUX) removed.
    The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_cy<4>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lutdi4" (ROM) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lutdi4" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_cy<2>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_cy<3>" (MUX) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lutdi3" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lut<3>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad<7>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lut<3>" (ROM) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lutdi3" (ROM) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lut<3>" (ROM) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lut<3>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_cy<3>" (MUX) removed.
    The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_cy<3>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lutdi3" (ROM) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lutdi3" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad<8>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_cy<1>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_cy<2>" (MUX) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lutdi2" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lut<2>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad<5>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lut<2>" (ROM) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lutdi2" (ROM) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lut<2>" (ROM) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lut<2>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_cy<2>" (MUX) removed.
    The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_cy<2>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lutdi2" (ROM) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lutdi2" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad<6>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_cy<0>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_cy<1>" (MUX) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lutdi1" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lut<1>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad<3>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lut<1>" (ROM) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lutdi1" (ROM) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lut<1>" (ROM) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lut<1>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_cy<1>" (MUX) removed.
    The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_cy<1>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lutdi1" (ROM) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lutdi1" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad<4>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lutdi" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_cy<0>" (MUX) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lut<0>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad<1>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lut<0>" (ROM) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar__n0032_lutdi" (ROM) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lut<0>" (ROM) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lut<0>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_cy<0>" (MUX) removed.
    The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_cy<0>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lutdi" (ROM) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Mcompar_n0005_lutdi" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad<2>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<8>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_xor<9>" (XOR) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/n0025<9>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad_9" (FF) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<9>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<7>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_xor<8>" (XOR) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/n0025<8>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad_8" (FF) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<8>" (MUX) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<8>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<6>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_xor<7>" (XOR) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/n0025<7>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad_7" (FF) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<7>" (MUX) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<7>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<5>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_xor<6>" (XOR) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/n0025<6>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad_6" (FF) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<6>" (MUX) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<6>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<4>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_xor<5>" (XOR) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/n0025<5>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad_5" (FF) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<5>" (MUX) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<5>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<3>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_xor<4>" (XOR) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/n0025<4>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad_4" (FF) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<4>" (MUX) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<4>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<2>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_xor<3>" (XOR) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/n0025<3>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad_3" (FF) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<3>" (MUX) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<3>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<1>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_xor<2>" (XOR) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/n0025<2>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad_2" (FF) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<2>" (MUX) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<2>" is sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<0>" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_xor<1>" (XOR) removed.
  The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/n0025<1>" is sourceless and has been removed.
   Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/diff_pntr_pad_1" (FF) removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<1>" (MUX) removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<1>" is sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/full" is sourceless
and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<31>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<30>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<29>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<28>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<27>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<26>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<25>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<24>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<23>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<22>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<21>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<20>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<19>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<18>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<17>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<16>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<15>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<14>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<13>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<12>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/dout<11>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/valid" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/full" is sourceless
and has been removed.
The signal
"cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/
ram_valid_int_GND_79_o_MUX_12_o" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/
ram_valid_d1" (FF) removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/valid" is sourceless
and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/full" is sourceless
and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<62>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<61>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<60>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<59>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<58>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<57>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<56>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<55>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<54>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<53>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<52>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<51>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<50>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<47>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<46>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<45>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<44>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<43>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<42>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<41>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<40>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<39>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<38>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<37>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/dout<36>" is
sourceless and has been removed.
The signal
"cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram
_valid_int_GND_113_o_MUX_12_o" is sourceless and has been removed.
 Sourceless block
"cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram
_valid_d1" (FF) removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/full" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<63>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<62>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<61>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<60>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<59>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<58>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<57>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<56>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<55>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<54>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<53>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<52>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<51>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<50>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<49>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<48>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<47>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<46>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<45>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<44>" is
sourceless and has been removed.
The signal "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/dout<43>" is
sourceless and has been removed.
Unused block
"cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts
/ram_full_i" (FF) removed.
Unused block "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/GND" (ZERO)
removed.
Unused block "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/VCC" (ONE)
removed.
Unused block
"cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/
Mmux_ram_valid_int_GND_79_o_MUX_12_o11" (ROM) removed.
Unused block
"cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts
/ram_full_i" (FF) removed.
Unused block "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/GND" (ZERO)
removed.
Unused block "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/VCC" (ONE)
removed.
Unused block
"cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
Unused block "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/GND" (ZERO)
removed.
Unused block "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/VCC" (ONE)
removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/grhf.rhf/Mmu
x_ram_valid_int_GND_113_o_MUX_12_o11" (ROM) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ra
m_full_i" (FF) removed.
Unused block "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/GND" (ZERO) removed.
Unused block "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/VCC" (ONE) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/M
mux_ram_valid_int_GND_79_o_MUX_12_o11" (ROM) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_cy<0>" (MUX) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<1>" (ROM) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<2>" (ROM) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<3>" (ROM) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<4>" (ROM) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<5>" (ROM) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<6>" (ROM) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<7>" (ROM) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<8>" (ROM) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.w
rpf/Madd_n0025_lut<9>" (ROM) removed.
Unused block
"cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/
ram_full_i" (FF) removed.
Unused block "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/GND" (ZERO)
removed.
Unused block "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/VCC" (ONE)
removed.
Unused block "cmp_test_ram/GND" (ZERO) removed.
Unused block "cmp_test_ram/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT4
		cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf
.wrpf/Mcompar__n0032_lutdi2
LUT4
		cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf
.wrpf/Mcompar__n0032_lutdi3
LUT2
		cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf
.wrpf/Mcompar__n0032_lutdi4
LUT4
		cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf
.wrpf/Mcompar_n0005_lutdi2
LUT4
		cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf
.wrpf/Mcompar_n0005_lutdi3
LUT2
		cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf
.wrpf/Mcompar_n0005_lutdi4
GND 		cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/XST_GND
VCC 		cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/XST_VCC
LUT4
		cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf
.wrpf/Mcompar__n0032_lutdi2
LUT4
		cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf
.wrpf/Mcompar__n0032_lutdi3
LUT2
		cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf
.wrpf/Mcompar__n0032_lutdi4
LUT4
		cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf
.wrpf/Mcompar_n0005_lutdi2
LUT4
		cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf
.wrpf/Mcompar_n0005_lutdi3
LUT2
		cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf
.wrpf/Mcompar_n0005_lutdi4
GND 		cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/XST_GND
VCC 		cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/XST_VCC
LUT4
		cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gp
f.wrpf/Mcompar__n0032_lutdi2
LUT4
		cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gp
f.wrpf/Mcompar__n0032_lutdi3
LUT2
		cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gp
f.wrpf/Mcompar__n0032_lutdi4
LUT4
		cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gp
f.wrpf/Mcompar_n0005_lutdi2
LUT4
		cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gp
f.wrpf/Mcompar_n0005_lutdi3
LUT2
		cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gp
f.wrpf/Mcompar_n0005_lutdi4
GND 		cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/XST_GND
VCC 		cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/XST_VCC
LUT4
		cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wr
pf/Mcompar__n0032_lutdi2
LUT4
		cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wr
pf/Mcompar__n0032_lutdi3
LUT2
		cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wr
pf/Mcompar__n0032_lutdi4
LUT4
		cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wr
pf/Mcompar_n0005_lutdi2
LUT4
		cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wr
pf/Mcompar_n0005_lutdi3
LUT2
		cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wr
pf/Mcompar_n0005_lutdi4
GND 		cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/XST_GND
VCC 		cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/XST_VCC
GND 		cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/XST_GND
VCC 		cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/XST_VCC
GND 		cmp_test_ram/BU2/XST_GND
VCC 		cmp_test_ram/BU2/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| GPIO<0>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GPIO<1>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| L2P_CLKn                           | IOB              | OUTPUT    | DIFF_SSTL18_I        |       |          |      | ODDR         |          |          |
| L2P_CLKp                           | IOB              | OUTPUT    | DIFF_SSTL18_I        |       |          |      | ODDR         |          |          |
| L2P_DATA<0>                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<1>                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<2>                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<3>                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<4>                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<5>                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<6>                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<7>                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<8>                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<9>                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<10>                       | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<11>                       | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<12>                       | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<13>                       | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<14>                       | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DATA<15>                       | IOB              | OUTPUT    | SSTL18_I             |       |          |      | ODDR         |          |          |
| L2P_DFRAME                         | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OFF          |          |          |
| L2P_EDB                            | IOB              | OUTPUT    | SSTL18_I             |       |          |      |              |          |          |
| L2P_RDY                            | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| L2P_VALID                          | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OFF          |          |          |
| LED_GREEN                          | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| LED_RED                            | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| L_CLKn                             | IOB              | INPUT     | DIFF_SSTL18_I        |       |          |      |              |          |          |
| L_CLKp                             | IOB              | INPUT     | DIFF_SSTL18_I        |       |          |      |              |          |          |
| L_RST_N                            | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| L_WR_RDY<0>                        | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| L_WR_RDY<1>                        | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| P2L_CLKn                           | IOB              | INPUT     | DIFF_SSTL18_I        |       |          |      |              |          |          |
| P2L_CLKp                           | IOB              | INPUT     | DIFF_SSTL18_I        |       |          |      |              |          |          |
| P2L_DATA<0>                        | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<1>                        | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<2>                        | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<3>                        | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<4>                        | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<5>                        | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<6>                        | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<7>                        | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<8>                        | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<9>                        | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<10>                       | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<11>                       | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<12>                       | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<13>                       | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<14>                       | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DATA<15>                       | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_DFRAME                         | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P2L_RDY                            | IOB              | OUTPUT    | SSTL18_I             |       |          |      |              |          |          |
| P2L_VALID                          | IOB              | INPUT     | SSTL18_I             |       |          |      | IDDR         |          |          |
| P_RD_D_RDY<0>                      | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| P_RD_D_RDY<1>                      | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| P_WR_RDY<0>                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      |              |          |          |
| P_WR_RDY<1>                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      |              |          |          |
| P_WR_REQ<0>                        | IOB              | INPUT     | SSTL18_I             |       |          |      |              |          |          |
| P_WR_REQ<1>                        | IOB              | INPUT     | SSTL18_I             |       |          |      |              |          |          |
| RX_ERROR                           | IOB              | OUTPUT    | SSTL18_I             |       |          |      |              |          |          |
| TX_ERROR                           | IOB              | INPUT     | SSTL18_I             |       |          |      |              |          |          |
| VC_RDY<0>                          | IOB              | INPUT     | SSTL18_I             |       |          |      |              |          |          |
| VC_RDY<1>                          | IOB              | INPUT     | SSTL18_I             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
