============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  06:44:05 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (43703 ps) Setup Check with Pin ram_0_char_num_reg[3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2332                  
             Slack:=   43703                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                 (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z           (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z           (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z           (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z           (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7591/z           (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7592/z           (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7491/z           (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g89/z             (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   146    6695    (-,-) 
  ram_0_g11/z             (u)     in_0->z  R     unmapped_or2           2  2.0     0   101    6796    (-,-) 
  ram_0_g7990/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6882    (-,-) 
  ram_0_g7992/z           (u)     in_0->z  R     unmapped_nand2         3  3.0     0   115    6997    (-,-) 
  ram_0_g7947/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    7082    (-,-) 
  ram_0_g7508/z           (u)     in_2->z  R     unmapped_nand3         4  4.0     0   175    7257    (-,-) 
  ram_0_g7504/z           (u)     in_0->z  F     unmapped_nand2         1  1.0     0    86    7343    (-,-) 
  ram_0_g7506/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7429    (-,-) 
  ram_0_char_num_reg[3]/d -       -        R     unmapped_d_flop        1    -     -     0    7429    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (43703 ps) Setup Check with Pin ram_0_char_num_reg[2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2332                  
             Slack:=   43703                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                 (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z           (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z           (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z           (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z           (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7591/z           (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7592/z           (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7491/z           (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g89/z             (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   146    6695    (-,-) 
  ram_0_g11/z             (u)     in_0->z  R     unmapped_or2           2  2.0     0   101    6796    (-,-) 
  ram_0_g7990/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6882    (-,-) 
  ram_0_g7992/z           (u)     in_0->z  R     unmapped_nand2         3  3.0     0   115    6997    (-,-) 
  ram_0_g7947/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    7082    (-,-) 
  ram_0_g7508/z           (u)     in_2->z  R     unmapped_nand3         4  4.0     0   175    7257    (-,-) 
  ram_0_g7501/z           (u)     in_0->z  F     unmapped_nand2         1  1.0     0    86    7343    (-,-) 
  ram_0_g7503/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7429    (-,-) 
  ram_0_char_num_reg[2]/d -       -        R     unmapped_d_flop        1    -     -     0    7429    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (43703 ps) Setup Check with Pin ram_0_char_num_reg[1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2332                  
             Slack:=   43703                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                 (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z           (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z           (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z           (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z           (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7591/z           (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7592/z           (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7491/z           (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g89/z             (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   146    6695    (-,-) 
  ram_0_g11/z             (u)     in_0->z  R     unmapped_or2           2  2.0     0   101    6796    (-,-) 
  ram_0_g7990/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6882    (-,-) 
  ram_0_g7992/z           (u)     in_0->z  R     unmapped_nand2         3  3.0     0   115    6997    (-,-) 
  ram_0_g7947/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    7082    (-,-) 
  ram_0_g7508/z           (u)     in_2->z  R     unmapped_nand3         4  4.0     0   175    7257    (-,-) 
  ram_0_g7498/z           (u)     in_0->z  F     unmapped_nand2         1  1.0     0    86    7343    (-,-) 
  ram_0_g7500/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7429    (-,-) 
  ram_0_char_num_reg[1]/d -       -        R     unmapped_d_flop        1    -     -     0    7429    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (43703 ps) Setup Check with Pin ram_0_char_num_reg[0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2332                  
             Slack:=   43703                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                 (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z           (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z           (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z           (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z           (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7591/z           (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7592/z           (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7491/z           (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g89/z             (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   146    6695    (-,-) 
  ram_0_g11/z             (u)     in_0->z  R     unmapped_or2           2  2.0     0   101    6796    (-,-) 
  ram_0_g7990/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6882    (-,-) 
  ram_0_g7992/z           (u)     in_0->z  R     unmapped_nand2         3  3.0     0   115    6997    (-,-) 
  ram_0_g7947/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    7082    (-,-) 
  ram_0_g7508/z           (u)     in_2->z  R     unmapped_nand3         4  4.0     0   175    7257    (-,-) 
  ram_0_g7495/z           (u)     in_0->z  F     unmapped_nand2         1  1.0     0    86    7343    (-,-) 
  ram_0_g7497/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7429    (-,-) 
  ram_0_char_num_reg[0]/d -       -        R     unmapped_d_flop        1    -     -     0    7429    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (43772 ps) Setup Check with Pin rom_1_n0161_reg/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_n0161_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2263                  
             Slack:=   43772                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad           (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z     (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z     (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7855/z     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7856/z     (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7494/z     (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g90/z       (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  rom_1_g48/z       (u)     in_1->z  F     unmapped_nand2         2  2.0     0   101    6793    (-,-) 
  g16592/z          (u)     in_2->z  F     unmapped_or4           2  2.0     0   224    7016    (-,-) 
  g16559/z          (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7102    (-,-) 
  g16471/z          (u)     in_1->z  F     unmapped_nand2         1  1.0     0    86    7188    (-,-) 
  g16469/z          (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    7274    (-,-) 
  g16470/z          (u)     in_1->z  R     unmapped_nand2         1  1.0     0    86    7359    (-,-) 
  rom_1_n0161_reg/d -       -        R     unmapped_d_flop        1    -     -     0    7359    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (43772 ps) Setup Check with Pin rom_0_n0161_reg/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_n0161_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2263                  
             Slack:=   43772                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad           (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z     (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z     (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7855/z     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7856/z     (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7494/z     (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g90/z       (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  rom_1_g48/z       (u)     in_1->z  F     unmapped_nand2         2  2.0     0   101    6793    (-,-) 
  g16590/z          (u)     in_2->z  F     unmapped_or4           2  2.0     0   224    7016    (-,-) 
  g16550/z          (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7102    (-,-) 
  g16472/z          (u)     in_1->z  F     unmapped_nand2         1  1.0     0    86    7188    (-,-) 
  g16466/z          (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    7274    (-,-) 
  g16467/z          (u)     in_1->z  R     unmapped_nand2         1  1.0     0    86    7359    (-,-) 
  rom_0_n0161_reg/d -       -        R     unmapped_d_flop        1    -     -     0    7359    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (43899 ps) Setup Check with Pin i4004_sp_board_row_reg[1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_row_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2136                  
             Slack:=   43899                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7591/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7592/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7491/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g89/z                 (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   146    6695    (-,-) 
  g16529/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6781    (-,-) 
  g16530/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6866    (-,-) 
  i4004_tio_board_g54/z       (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7009    (-,-) 
  i4004_sp_board_g1482/z      (u)     in_1->z  F     unmapped_nand2         1  1.0     0    86    7095    (-,-) 
  i4004_sp_board_g1483/z      (u)     in_2->z  R     unmapped_nand3         1  1.0     0   137    7232    (-,-) 
  i4004_sp_board_row_reg[1]/d -       -        R     unmapped_d_flop        1    -     -     0    7232    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (43902 ps) Setup Check with Pin i4004_sp_board_row_reg[2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_row_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2133                  
             Slack:=   43902                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7679/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7680/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7492/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g88/z                 (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16531/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16532/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g53/z       (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_sp_board_g1486/z      (u)     in_1->z  F     unmapped_nand2         1  1.0     0    86    7091    (-,-) 
  i4004_sp_board_g1487/z      (u)     in_2->z  R     unmapped_nand3         1  1.0     0   137    7229    (-,-) 
  i4004_sp_board_row_reg[2]/d -       -        R     unmapped_d_flop        1    -     -     0    7229    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (43902 ps) Setup Check with Pin i4004_sp_board_row_reg[0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_row_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2133                  
             Slack:=   43902                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7855/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7856/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7494/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g90/z                 (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16533/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16534/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g3/z        (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_sp_board_g1478/z      (u)     in_1->z  F     unmapped_nand2         1  1.0     0    86    7091    (-,-) 
  i4004_sp_board_g1479/z      (u)     in_2->z  R     unmapped_nand3         1  1.0     0   137    7229    (-,-) 
  i4004_sp_board_row_reg[0]/d -       -        R     unmapped_d_flop        1    -     -     0    7229    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (43912 ps) Setup Check with Pin i4004_alu_board_tmp_reg[2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     329                  
       Uncertainty:-    1250                  
     Required Time:=   50921                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1913                  
             Slack:=   43912                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  poc_pad                      (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7591/z                (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7592/z                (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7491/z                (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g89/z                  (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   146    6695    (-,-) 
  g16529/z                     (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6781    (-,-) 
  g16530/z                     (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6866    (-,-) 
  i4004_tio_board_g54/z        (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7009    (-,-) 
  i4004_alu_board_tmp_reg[2]/d -       -        R     unmapped_d_flop        7    -     -     0    7009    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (43913 ps) Setup Check with Pin i4004_alu_board_tmp_reg[0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     329                  
       Uncertainty:-    1250                  
     Required Time:=   50921                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1912                  
             Slack:=   43913                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  poc_pad                      (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                  (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  g16527/z                     (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6784    (-,-) 
  g16528/z                     (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6870    (-,-) 
  i4004_tio_board_g55/z        (u)     in_0->z  R     unmapped_bufif1        6 10.0     0   138    7008    (-,-) 
  i4004_alu_board_tmp_reg[0]/d -       -        R     unmapped_d_flop        6    -     -     0    7008    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (43915 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     329                  
       Uncertainty:-    1250                  
     Required Time:=   50921                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1910                  
             Slack:=   43915                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  poc_pad                      (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7679/z                (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7680/z                (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7492/z                (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g88/z                  (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16531/z                     (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16532/z                     (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g53/z        (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_alu_board_tmp_reg[3]/d -       -        R     unmapped_d_flop        7    -     -     0    7006    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (43915 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     329                  
       Uncertainty:-    1250                  
     Required Time:=   50921                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1910                  
             Slack:=   43915                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  poc_pad                      (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7855/z                (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7856/z                (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7494/z                (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g90/z                  (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16533/z                     (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16534/z                     (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g3/z         (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_alu_board_tmp_reg[1]/d -       -        R     unmapped_d_flop        7    -     -     0    7006    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (43931 ps) Setup Check with Pin i4004_sp_board_din_n_reg[2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1967                  
             Slack:=   43931                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  poc_pad                       (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8071/z                 (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                 (u)     in_0->z  R     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                 (u)     in_2->z  R     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                 (u)     in_0->z  R     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                 (u)     in_1->z  R     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7591/z                 (u)     in_1->z  R     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7592/z                 (u)     in_15->z F     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7491/z                 (u)     in_6->z  F     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g89/z                   (u)     in_0->z  F     unmapped_bufif1        9 12.0     0   146    6695    (-,-) 
  g16529/z                      (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6781    (-,-) 
  g16530/z                      (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6866    (-,-) 
  i4004_tio_board_g54/z         (u)     in_0->z  F     unmapped_bufif1        7 11.0     0   143    7009    (-,-) 
  i4004_sp_board_g467/z         (u)     in_0->z  R     unmapped_not           1  1.0     0    54    7063    (-,-) 
  i4004_sp_board_din_n_reg[2]/d -       -        R     unmapped_d_flop        1    -     -     0    7063    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (43932 ps) Setup Check with Pin i4004_sp_board_din_n_reg[0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1966                  
             Slack:=   43932                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  poc_pad                       (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8071/z                 (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                 (u)     in_0->z  R     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                 (u)     in_2->z  R     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                 (u)     in_0->z  R     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                 (u)     in_1->z  R     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                 (u)     in_1->z  R     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                 (u)     in_15->z F     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                 (u)     in_6->z  F     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                   (u)     in_0->z  F     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  g16527/z                      (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6784    (-,-) 
  g16528/z                      (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6870    (-,-) 
  i4004_tio_board_g55/z         (u)     in_0->z  F     unmapped_bufif1        6 10.0     0   138    7008    (-,-) 
  i4004_sp_board_g469/z         (u)     in_0->z  R     unmapped_not           1  1.0     0    54    7062    (-,-) 
  i4004_sp_board_din_n_reg[0]/d -       -        R     unmapped_d_flop        1    -     -     0    7062    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (43934 ps) Setup Check with Pin i4004_sp_board_din_n_reg[3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1963                  
             Slack:=   43934                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  poc_pad                       (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8071/z                 (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                 (u)     in_0->z  R     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                 (u)     in_2->z  R     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                 (u)     in_0->z  R     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                 (u)     in_1->z  R     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7679/z                 (u)     in_1->z  R     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7680/z                 (u)     in_15->z F     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7492/z                 (u)     in_6->z  F     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g88/z                   (u)     in_0->z  F     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16531/z                      (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16532/z                      (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g53/z         (u)     in_0->z  F     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_sp_board_g466/z         (u)     in_0->z  R     unmapped_not           1  1.0     0    54    7060    (-,-) 
  i4004_sp_board_din_n_reg[3]/d -       -        R     unmapped_d_flop        1    -     -     0    7060    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (43934 ps) Setup Check with Pin i4004_sp_board_din_n_reg[1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1963                  
             Slack:=   43934                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  poc_pad                       (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8071/z                 (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                 (u)     in_0->z  R     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                 (u)     in_2->z  R     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                 (u)     in_0->z  R     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                 (u)     in_1->z  R     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7855/z                 (u)     in_1->z  R     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7856/z                 (u)     in_15->z F     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7494/z                 (u)     in_6->z  F     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g90/z                   (u)     in_0->z  F     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16533/z                      (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16534/z                      (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g3/z          (u)     in_0->z  F     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_sp_board_g468/z         (u)     in_0->z  R     unmapped_not           1  1.0     0    54    7060    (-,-) 
  i4004_sp_board_din_n_reg[1]/d -       -        R     unmapped_d_flop        1    -     -     0    7060    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (43952 ps) Setup Check with Pin rom_1_chipsel_reg/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_chipsel_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2083                  
             Slack:=   43952                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad             (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z       (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z       (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z       (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z       (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z       (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z       (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z       (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z       (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z         (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  g16627/z            (u)     in_0->z  F     unmapped_complex4      2  2.0     0   224    6922    (-,-) 
  g16573/z            (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    7007    (-,-) 
  g16557/z            (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7093    (-,-) 
  g16558/z            (u)     in_1->z  R     unmapped_nand2         1  1.0     0    86    7179    (-,-) 
  rom_1_chipsel_reg/d -       -        R     unmapped_d_flop        1    -     -     0    7179    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (43952 ps) Setup Check with Pin rom_0_chipsel_reg/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_chipsel_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2083                  
             Slack:=   43952                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad             (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8071/z       (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z       (u)     in_0->z  R     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z       (u)     in_2->z  R     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z       (u)     in_0->z  R     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z       (u)     in_1->z  R     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z       (u)     in_1->z  R     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z       (u)     in_15->z F     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z       (u)     in_6->z  F     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z         (u)     in_0->z  F     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  g16612/z            (u)     in_0->z  F     unmapped_or4           2  2.0     0   224    6922    (-,-) 
  g16576/z            (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    7007    (-,-) 
  g16513/z            (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7093    (-,-) 
  g16514/z            (u)     in_1->z  R     unmapped_nand2         1  1.0     0    86    7179    (-,-) 
  rom_0_chipsel_reg/d -       -        R     unmapped_d_flop        1    -     -     0    7179    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (43985 ps) Setup Check with Pin i4004_tio_board_data_out_reg[2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1913                  
             Slack:=   43985                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7591/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7592/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7491/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g89/z                       (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   146    6695    (-,-) 
  g16529/z                          (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6781    (-,-) 
  g16530/z                          (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6866    (-,-) 
  i4004_tio_board_g54/z             (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7009    (-,-) 
  i4004_tio_board_data_out_reg[2]/d -       -        R     unmapped_d_flop        7    -     -     0    7009    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (43985 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1913                  
             Slack:=   43985                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                         (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                   (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                   (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                   (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                   (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                   (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7591/z                   (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7592/z                   (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7491/z                   (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g89/z                     (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   146    6695    (-,-) 
  g16529/z                        (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6781    (-,-) 
  g16530/z                        (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6866    (-,-) 
  i4004_tio_board_g54/z           (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7009    (-,-) 
  i4004_ip_board_incr_in_reg[2]/d -       -        R     unmapped_d_flop        7    -     -     0    7009    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (43985 ps) Setup Check with Pin i4004_id_board_opr_reg[2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1913                  
             Slack:=   43985                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7591/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7592/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7491/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g89/z                 (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   146    6695    (-,-) 
  g16529/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6781    (-,-) 
  g16530/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6866    (-,-) 
  i4004_tio_board_g54/z       (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7009    (-,-) 
  i4004_id_board_opr_reg[2]/d -       -        R     unmapped_d_flop        7    -     -     0    7009    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (43985 ps) Setup Check with Pin i4004_id_board_opa_reg[2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1913                  
             Slack:=   43985                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7591/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7592/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7491/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g89/z                 (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   146    6695    (-,-) 
  g16529/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6781    (-,-) 
  g16530/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6866    (-,-) 
  i4004_tio_board_g54/z       (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7009    (-,-) 
  i4004_id_board_opa_reg[2]/d -       -        R     unmapped_d_flop        7    -     -     0    7009    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (43986 ps) Setup Check with Pin i4004_tio_board_data_out_reg[0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1912                  
             Slack:=   43986                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  g16527/z                          (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6784    (-,-) 
  g16528/z                          (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6870    (-,-) 
  i4004_tio_board_g55/z             (u)     in_0->z  R     unmapped_bufif1        6 10.0     0   138    7008    (-,-) 
  i4004_tio_board_data_out_reg[0]/d -       -        R     unmapped_d_flop        6    -     -     0    7008    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (43986 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1912                  
             Slack:=   43986                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                         (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                   (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                   (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                   (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                   (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                   (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                   (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                   (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                   (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                     (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  g16527/z                        (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6784    (-,-) 
  g16528/z                        (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6870    (-,-) 
  i4004_tio_board_g55/z           (u)     in_0->z  R     unmapped_bufif1        6 10.0     0   138    7008    (-,-) 
  i4004_ip_board_incr_in_reg[0]/d -       -        R     unmapped_d_flop        6    -     -     0    7008    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (43986 ps) Setup Check with Pin i4004_id_board_opr_reg[0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1912                  
             Slack:=   43986                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                 (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  g16527/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6784    (-,-) 
  g16528/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6870    (-,-) 
  i4004_tio_board_g55/z       (u)     in_0->z  R     unmapped_bufif1        6 10.0     0   138    7008    (-,-) 
  i4004_id_board_opr_reg[0]/d -       -        R     unmapped_d_flop        6    -     -     0    7008    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (43986 ps) Setup Check with Pin i4004_id_board_opa_reg[0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1912                  
             Slack:=   43986                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                 (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  g16527/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6784    (-,-) 
  g16528/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6870    (-,-) 
  i4004_tio_board_g55/z       (u)     in_0->z  R     unmapped_bufif1        6 10.0     0   138    7008    (-,-) 
  i4004_id_board_opa_reg[0]/d -       -        R     unmapped_d_flop        6    -     -     0    7008    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (43988 ps) Setup Check with Pin i4004_tio_board_data_out_reg[3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1910                  
             Slack:=   43988                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7679/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7680/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7492/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g88/z                       (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16531/z                          (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16532/z                          (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g53/z             (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_tio_board_data_out_reg[3]/d -       -        R     unmapped_d_flop        7    -     -     0    7006    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (43988 ps) Setup Check with Pin i4004_tio_board_data_out_reg[1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1910                  
             Slack:=   43988                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7855/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7856/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7494/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g90/z                       (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16533/z                          (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16534/z                          (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g3/z              (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_tio_board_data_out_reg[1]/d -       -        R     unmapped_d_flop        7    -     -     0    7006    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (43988 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1910                  
             Slack:=   43988                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                         (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                   (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                   (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                   (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                   (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                   (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7679/z                   (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7680/z                   (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7492/z                   (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g88/z                     (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16531/z                        (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16532/z                        (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g53/z           (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_ip_board_incr_in_reg[3]/d -       -        R     unmapped_d_flop        7    -     -     0    7006    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (43988 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1910                  
             Slack:=   43988                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                         (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                   (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                   (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                   (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                   (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                   (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7855/z                   (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7856/z                   (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7494/z                   (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g90/z                     (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16533/z                        (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16534/z                        (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g3/z            (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_ip_board_incr_in_reg[1]/d -       -        R     unmapped_d_flop        7    -     -     0    7006    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (43988 ps) Setup Check with Pin i4004_id_board_opr_reg[3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1910                  
             Slack:=   43988                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7679/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7680/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7492/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g88/z                 (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16531/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16532/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g53/z       (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_id_board_opr_reg[3]/d -       -        R     unmapped_d_flop        7    -     -     0    7006    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (43988 ps) Setup Check with Pin i4004_id_board_opr_reg[1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1910                  
             Slack:=   43988                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7855/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7856/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7494/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g90/z                 (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16533/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16534/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g3/z        (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_id_board_opr_reg[1]/d -       -        R     unmapped_d_flop        7    -     -     0    7006    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (43988 ps) Setup Check with Pin i4004_id_board_opa_reg[3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1910                  
             Slack:=   43988                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7679/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7680/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7492/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g88/z                 (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16531/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16532/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g53/z       (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_id_board_opa_reg[3]/d -       -        R     unmapped_d_flop        7    -     -     0    7006    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (43988 ps) Setup Check with Pin i4004_id_board_opa_reg[1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1910                  
             Slack:=   43988                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7855/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7856/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7494/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g90/z                 (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  g16533/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  g16534/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    6863    (-,-) 
  i4004_tio_board_g3/z        (u)     in_0->z  R     unmapped_bufif1        7 11.0     0   143    7006    (-,-) 
  i4004_id_board_opa_reg[1]/d -       -        R     unmapped_d_flop        7    -     -     0    7006    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (44011 ps) Setup Check with Pin ram_0_reg_num_reg[1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_reg_num_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2024                  
             Slack:=   44011                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z          (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z          (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z          (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z          (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z          (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7855/z          (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7856/z          (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7494/z          (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g90/z            (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  ram_0_g8051/z          (u)     in_0->z  F     unmapped_complex2      1  1.0     0    86    6777    (-,-) 
  ram_0_g8009/z          (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    6863    (-,-) 
  ram_0_g7979/z          (u)     in_1->z  F     unmapped_nand2         1  1.0     0    86    6949    (-,-) 
  ram_0_g7980/z          (u)     in_1->z  R     unmapped_nand2         1  1.0     0    86    7034    (-,-) 
  ram_0_g8089/z          (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    7120    (-,-) 
  ram_0_reg_num_reg[1]/d -       -        R     unmapped_d_flop        1    -     -     0    7120    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (44011 ps) Setup Check with Pin ram_0_opa_reg[1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_opa_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2024                  
             Slack:=   44011                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad            (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z      (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z      (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z      (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z      (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z      (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7855/z      (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7856/z      (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7494/z      (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g90/z        (u)     in_0->z  R     unmapped_bufif1        8 11.0     0   143    6692    (-,-) 
  ram_0_g8074/z      (u)     in_1->z  F     unmapped_nand2         1  1.0     0    86    6777    (-,-) 
  ram_0_g8049/z      (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    6863    (-,-) 
  ram_0_g8011/z      (u)     in_1->z  F     unmapped_nand2         1  1.0     0    86    6949    (-,-) 
  ram_0_g8012/z      (u)     in_1->z  R     unmapped_nand2         1  1.0     0    86    7034    (-,-) 
  ram_0_g8088/z      (u)     in_0->z  R     unmapped_complex2      1  1.0     0    86    7120    (-,-) 
  ram_0_opa_reg[1]/d -       -        R     unmapped_d_flop        1    -     -     0    7120    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (44018 ps) Setup Check with Pin rom_1_srcff_reg/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_srcff_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1879                  
             Slack:=   44018                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad           (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z     (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z     (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z     (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z     (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  g16627/z          (u)     in_0->z  F     unmapped_complex4      2  2.0     0   224    6922    (-,-) 
  g16628/z          (u)     in_0->z  R     unmapped_not           1  1.0     0    54    6976    (-,-) 
  rom_1_srcff_reg/d -       -        R     unmapped_d_flop        1    -     -     0    6976    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (44018 ps) Setup Check with Pin rom_0_srcff_reg/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_srcff_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     256                  
       Uncertainty:-    1250                  
     Required Time:=   50994                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    1879                  
             Slack:=   44018                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad           (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8071/z     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z     (u)     in_0->z  R     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z     (u)     in_2->z  R     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z     (u)     in_0->z  R     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z     (u)     in_1->z  R     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z     (u)     in_1->z  R     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z     (u)     in_15->z F     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z     (u)     in_6->z  F     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z       (u)     in_0->z  F     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  g16612/z          (u)     in_0->z  F     unmapped_or4           2  2.0     0   224    6922    (-,-) 
  g16613/z          (u)     in_0->z  R     unmapped_not           1  1.0     0    54    6976    (-,-) 
  rom_0_srcff_reg/d -       -        R     unmapped_d_flop        1    -     -     0    6976    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (44028 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2007                  
             Slack:=   44028                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z  F     unmapped_complex2     80  9.0     0   234    6932    (-,-) 
  ram_0_g6462/z                     (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7017    (-,-) 
  ram_0_g6464/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7103    (-,-) 
  ram_0_ram3_ram_array_reg[19][0]/d -       -        R     unmapped_d_flop        1    -     -     0    7103    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (44028 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2007                  
             Slack:=   44028                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                    (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                    (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                    (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                    (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                    (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                    (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                      (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z  F     unmapped_complex2     80  9.0     0   234    6932    (-,-) 
  ram_0_g6666/z                    (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7017    (-,-) 
  ram_0_g6668/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7103    (-,-) 
  ram_0_ram3_ram_array_reg[2][0]/d -       -        R     unmapped_d_flop        1    -     -     0    7103    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (44028 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2007                  
             Slack:=   44028                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                    (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                    (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                    (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                    (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                    (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                    (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                      (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z  F     unmapped_complex2     80  9.0     0   234    6932    (-,-) 
  ram_0_g6678/z                    (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7017    (-,-) 
  ram_0_g6680/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7103    (-,-) 
  ram_0_ram3_ram_array_reg[1][0]/d -       -        R     unmapped_d_flop        1    -     -     0    7103    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (44028 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2007                  
             Slack:=   44028                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                    (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                    (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                    (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                    (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                    (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                    (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                      (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z  F     unmapped_complex2     80  9.0     0   234    6932    (-,-) 
  ram_0_g6690/z                    (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7017    (-,-) 
  ram_0_g6692/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7103    (-,-) 
  ram_0_ram3_ram_array_reg[0][0]/d -       -        R     unmapped_d_flop        1    -     -     0    7103    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (44028 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2007                  
             Slack:=   44028                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                    (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                    (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                    (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                    (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                    (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                    (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                      (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z  F     unmapped_complex2     80  9.0     0   234    6932    (-,-) 
  ram_0_g7098/z                    (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7017    (-,-) 
  ram_0_g7100/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7103    (-,-) 
  ram_0_ram1_ram_array_reg[6][0]/d -       -        R     unmapped_d_flop        1    -     -     0    7103    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (44028 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2007                  
             Slack:=   44028                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                    (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                    (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                    (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                    (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                    (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                    (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                      (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z  F     unmapped_complex2     80  9.0     0   234    6932    (-,-) 
  ram_0_g7110/z                    (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7017    (-,-) 
  ram_0_g7112/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7103    (-,-) 
  ram_0_ram1_ram_array_reg[5][0]/d -       -        R     unmapped_d_flop        1    -     -     0    7103    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (44028 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2007                  
             Slack:=   44028                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                    (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                    (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                    (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                    (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                    (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                    (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                      (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z  F     unmapped_complex2     80  9.0     0   234    6932    (-,-) 
  ram_0_g7122/z                    (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7017    (-,-) 
  ram_0_g7124/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7103    (-,-) 
  ram_0_ram1_ram_array_reg[4][0]/d -       -        R     unmapped_d_flop        1    -     -     0    7103    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (44028 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2007                  
             Slack:=   44028                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                    (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                    (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                    (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                    (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                    (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                    (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                      (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z  F     unmapped_complex2     80  9.0     0   234    6932    (-,-) 
  ram_0_g7134/z                    (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7017    (-,-) 
  ram_0_g7136/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7103    (-,-) 
  ram_0_ram1_ram_array_reg[3][0]/d -       -        R     unmapped_d_flop        1    -     -     0    7103    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (44028 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2007                  
             Slack:=   44028                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                    (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                    (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                    (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                    (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                    (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                    (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                      (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z  F     unmapped_complex2     80  9.0     0   234    6932    (-,-) 
  ram_0_g7146/z                    (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7017    (-,-) 
  ram_0_g7148/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7103    (-,-) 
  ram_0_ram1_ram_array_reg[2][0]/d -       -        R     unmapped_d_flop        1    -     -     0    7103    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (44028 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2007                  
             Slack:=   44028                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                    (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                    (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                    (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                    (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                    (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                    (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                      (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z  F     unmapped_complex2     80  9.0     0   234    6932    (-,-) 
  ram_0_g7158/z                    (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7017    (-,-) 
  ram_0_g7160/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7103    (-,-) 
  ram_0_ram1_ram_array_reg[1][0]/d -       -        R     unmapped_d_flop        1    -     -     0    7103    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (44028 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           96     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2596     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2596                  
       Input Delay:-    2500                  
         Data Path:-    2007                  
             Slack:=   44028                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -        F     (arrival)             35  6.0    91     0    5096    (-,-) 
  ram_0_g8072/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    5182    (-,-) 
  ram_0_g8073/z                    (u)     in_1->z  F     unmapped_nand2         6  6.0     0   143    5324    (-,-) 
  ram_0_g7995/z                    (u)     in_2->z  F     unmapped_complex3      6  6.0     0   194    5519    (-,-) 
  ram_0_g7977/z                    (u)     in_0->z  F     unmapped_or2           4  4.0     0   123    5642    (-,-) 
  ram_0_g7950/z                    (u)     in_1->z  F     unmapped_or2           4  4.0     0   123    5765    (-,-) 
  ram_0_g7767/z                    (u)     in_1->z  F     unmapped_complex2      1  1.0     0    86    5850    (-,-) 
  ram_0_g7768/z                    (u)     in_15->z R     unmapped_nand16        1  1.0     0   410    6261    (-,-) 
  ram_0_g7493/z                    (u)     in_6->z  R     unmapped_or8           1  1.0     0   288    6549    (-,-) 
  ram_0_g91/z                      (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   149    6698    (-,-) 
  ram_0_g8057/z                    (u)     in_0->z  F     unmapped_complex2     80  9.0     0   234    6932    (-,-) 
  ram_0_g7170/z                    (u)     in_1->z  F     unmapped_or2           1  1.0     0    86    7017    (-,-) 
  ram_0_g7172/z                    (u)     in_0->z  R     unmapped_nand2         1  1.0     0    86    7103    (-,-) 
  ram_0_ram1_ram_array_reg[0][0]/d -       -        R     unmapped_d_flop        1    -     -     0    7103    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.


