[
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518083",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518083",
        "articleTitle": "An efficient test method for embedded multi-port RAM with BIST circuitry",
        "volume": null,
        "issue": null,
        "startPage": "62",
        "endPage": "67",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37345023000,
                "preferredName": "T. Matsumura",
                "firstName": "T.",
                "lastName": "Matsumura"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518084",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518084",
        "articleTitle": "A 5 Gb/s 9-port application specific SRAM with built-in self test",
        "volume": null,
        "issue": null,
        "startPage": "68",
        "endPage": "73",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 38275940600,
                "preferredName": "S.W. Wood",
                "firstName": "S.W.",
                "lastName": "Wood"
            },
            {
                "id": 37356991700,
                "preferredName": "G.F.R. Gibson",
                "firstName": "G.F.R.",
                "lastName": "Gibson"
            },
            {
                "id": 37281885800,
                "preferredName": "S.M.I. Adham",
                "firstName": "S.M.I.",
                "lastName": "Adham"
            },
            {
                "id": 38273371900,
                "preferredName": "B. Nadeau-Dostie",
                "firstName": "B.",
                "lastName": "Nadeau-Dostie"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518077",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518077",
        "articleTitle": "A new serial sensing approach for multistorage non-volatile memories",
        "volume": null,
        "issue": null,
        "startPage": "21",
        "endPage": "26",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37089053761,
                "preferredName": "C. Calligaro",
                "firstName": "C.",
                "lastName": "Calligaro"
            },
            {
                "id": 37346766400,
                "preferredName": "V. Daniele",
                "firstName": "V.",
                "lastName": "Daniele"
            },
            {
                "id": 37268698600,
                "preferredName": "R. Gastaldi",
                "firstName": "R.",
                "lastName": "Gastaldi"
            },
            {
                "id": 37347536100,
                "preferredName": "A. Manstretta",
                "firstName": "A.",
                "lastName": "Manstretta"
            },
            {
                "id": 37272734100,
                "preferredName": "G. Torelli",
                "firstName": "G.",
                "lastName": "Torelli"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518087",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518087",
        "articleTitle": "Logic-enhanced memories for data-intensive processing",
        "volume": null,
        "issue": null,
        "startPage": "88",
        "endPage": "91",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37355166500,
                "preferredName": "S. Van Singel",
                "firstName": "S.",
                "lastName": "Van Singel"
            },
            {
                "id": 37324081800,
                "preferredName": "N. Soparkar",
                "firstName": "N.",
                "lastName": "Soparkar"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518078",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518078",
        "articleTitle": "Embedded RAM testing",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": "33",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37274417300,
                "preferredName": "M. Franklin",
                "firstName": "M.",
                "lastName": "Franklin"
            },
            {
                "id": 37273588500,
                "preferredName": "K.K. Saluja",
                "firstName": "K.K.",
                "lastName": "Saluja"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518090",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518090",
        "articleTitle": "Gallium arsenide MESFET memory architectures",
        "volume": null,
        "issue": null,
        "startPage": "103",
        "endPage": "108",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37324120900,
                "preferredName": "J.F. Lopez",
                "firstName": "J.F.",
                "lastName": "Lopez"
            },
            {
                "id": 37326970400,
                "preferredName": "K. Eshraghian",
                "firstName": "K.",
                "lastName": "Eshraghian"
            },
            {
                "id": 37087899058,
                "preferredName": "M.K. McGeever",
                "firstName": "M.K.",
                "lastName": "McGeever"
            },
            {
                "id": 37347336000,
                "preferredName": "A. Nunez",
                "firstName": "A.",
                "lastName": "Nunez"
            },
            {
                "id": 37270386500,
                "preferredName": "R. Sarmiento",
                "firstName": "R.",
                "lastName": "Sarmiento"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518088",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518088",
        "articleTitle": "The Rambus memory system",
        "volume": null,
        "issue": null,
        "startPage": "94",
        "endPage": "96",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37352624000,
                "preferredName": "J.A. Gasbarro",
                "firstName": "J.A.",
                "lastName": "Gasbarro"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518076",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518076",
        "articleTitle": "A modeling and circuit reduction methodology for circuit simulation of DRAM circuits",
        "volume": null,
        "issue": null,
        "startPage": "15",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37353365300,
                "preferredName": "W.H. Kao",
                "firstName": "W.H.",
                "lastName": "Kao"
            },
            {
                "id": 37088185153,
                "preferredName": "X.C. Gao",
                "firstName": "X.C.",
                "lastName": "Gao"
            },
            {
                "id": 37355204400,
                "preferredName": "R. Hamazaki",
                "firstName": "R.",
                "lastName": "Hamazaki"
            },
            {
                "id": 37285920500,
                "preferredName": "H. Kikuchi",
                "firstName": "H.",
                "lastName": "Kikuchi"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518075",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518075",
        "articleTitle": "Modeling application specific memories",
        "volume": null,
        "issue": null,
        "startPage": "10",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37089115941,
                "preferredName": "D.V. Das",
                "firstName": "D.V.",
                "lastName": "Das"
            },
            {
                "id": 37089114065,
                "preferredName": "R. Kumar",
                "firstName": "R.",
                "lastName": "Kumar"
            },
            {
                "id": 37087257395,
                "preferredName": "M. Lauria",
                "firstName": "M.",
                "lastName": "Lauria"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518080",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518080",
        "articleTitle": "CMOS SRAM test based on quiescent supply current in write operation",
        "volume": null,
        "issue": null,
        "startPage": "42",
        "endPage": "47",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37267323000,
                "preferredName": "M. Hashizume",
                "firstName": "M.",
                "lastName": "Hashizume"
            },
            {
                "id": 37087897500,
                "preferredName": "K. Taga",
                "firstName": "K.",
                "lastName": "Taga"
            },
            {
                "id": 37275578300,
                "preferredName": "T. Koyama",
                "firstName": "T.",
                "lastName": "Koyama"
            },
            {
                "id": 37267296200,
                "preferredName": "T. Tamesada",
                "firstName": "T.",
                "lastName": "Tamesada"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518082",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518082",
        "articleTitle": "Automatic computation of test length for pseudo-random memory tests",
        "volume": null,
        "issue": null,
        "startPage": "56",
        "endPage": "61",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37273366000,
                "preferredName": "A.J. van de Goor",
                "firstName": "A.J.",
                "lastName": "van de Goor"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518091",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518091",
        "articleTitle": "Yield and cost estimation for a CAM based parallel processor",
        "volume": null,
        "issue": null,
        "startPage": "110",
        "endPage": "116",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37355068400,
                "preferredName": "W.B. Noghani",
                "firstName": "W.B.",
                "lastName": "Noghani"
            },
            {
                "id": 37344411900,
                "preferredName": "I.P. Jalowiecki",
                "firstName": "I.P.",
                "lastName": "Jalowiecki"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518089",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518089",
        "articleTitle": "Performance in real-time main-memory databases",
        "volume": null,
        "issue": null,
        "startPage": "97",
        "endPage": "102",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37355166500,
                "preferredName": "S. Van Singel",
                "firstName": "S.",
                "lastName": "Van Singel"
            },
            {
                "id": 37087556969,
                "preferredName": "T. Tabe",
                "firstName": "T.",
                "lastName": "Tabe"
            },
            {
                "id": 37324081800,
                "preferredName": "N. Soparkar",
                "firstName": "N.",
                "lastName": "Soparkar"
            },
            {
                "id": 37347728600,
                "preferredName": "A. Asthana",
                "firstName": "A.",
                "lastName": "Asthana"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518093",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518093",
        "articleTitle": "Composition of multiple faults in RAMs",
        "volume": null,
        "issue": null,
        "startPage": "123",
        "endPage": "128",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37320119700,
                "preferredName": "J.A. Brzozowski",
                "firstName": "J.A.",
                "lastName": "Brzozowski"
            },
            {
                "id": 37326002500,
                "preferredName": "H. Jurgensen",
                "firstName": "H.",
                "lastName": "Jurgensen"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518074",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518074",
        "articleTitle": "Challenges in memory-logic integration",
        "volume": null,
        "issue": null,
        "startPage": "2",
        "endPage": "7",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37355134700,
                "preferredName": "B. Prince",
                "firstName": "B.",
                "lastName": "Prince"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518081",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518081",
        "articleTitle": "Detection of faults in ECL storage elements",
        "volume": null,
        "issue": null,
        "startPage": "48",
        "endPage": "53",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37351391200,
                "preferredName": "S.M. Menon",
                "firstName": "S.M.",
                "lastName": "Menon"
            },
            {
                "id": 37087897253,
                "preferredName": "A. Nymoen",
                "firstName": "A.",
                "lastName": "Nymoen"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518079",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518079",
        "articleTitle": "A bipartite, differential I/sub DDQ/ testable static RAM design",
        "volume": null,
        "issue": null,
        "startPage": "36",
        "endPage": "41",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 38269954500,
                "preferredName": "W.K. Al-Assadi",
                "firstName": "W.K.",
                "lastName": "Al-Assadi"
            },
            {
                "id": 37279015400,
                "preferredName": "A.P. Jayasumana",
                "firstName": "A.P.",
                "lastName": "Jayasumana"
            },
            {
                "id": 37322433800,
                "preferredName": "Y.K. Malaiya",
                "firstName": "Y.K.",
                "lastName": "Malaiya"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518085",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518085",
        "articleTitle": "A 2 cycle 1 Mbit 4 way set associative 4 way interleave multi-processor L2 directory with array access/cycle 2.5 nsec",
        "volume": null,
        "issue": null,
        "startPage": "76",
        "endPage": "81",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37373130200,
                "preferredName": "G.M. Lattimore",
                "firstName": "G.M.",
                "lastName": "Lattimore"
            },
            {
                "id": 37419222200,
                "preferredName": "M. Kumar",
                "firstName": "M.",
                "lastName": "Kumar"
            },
            {
                "id": 37333259100,
                "preferredName": "J.M. Poplawski",
                "firstName": "J.M.",
                "lastName": "Poplawski"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518086",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518086",
        "articleTitle": "Optimization of memory organization and hierarchy for decreased size and power in video and image processing systems",
        "volume": null,
        "issue": null,
        "startPage": "82",
        "endPage": "87",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37283134000,
                "preferredName": "L. Nachtergaele",
                "firstName": "L.",
                "lastName": "Nachtergaele"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37275282900,
                "preferredName": "F. Balasa",
                "firstName": "F.",
                "lastName": "Balasa"
            },
            {
                "id": 37354327100,
                "preferredName": "F. Franssen",
                "firstName": "F.",
                "lastName": "Franssen"
            },
            {
                "id": 37349571600,
                "preferredName": "E. De Greef",
                "firstName": "E.",
                "lastName": "De Greef"
            },
            {
                "id": 37354329200,
                "preferredName": "H. Samsom",
                "firstName": "H.",
                "lastName": "Samsom"
            },
            {
                "id": 37275981200,
                "preferredName": "H. De Man",
                "firstName": "H.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518092",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518092",
        "articleTitle": "Deterministic tests for detecting scrambled pattern-sensitive faults in RAMs",
        "volume": null,
        "issue": null,
        "startPage": "117",
        "endPage": "122",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37272651800,
                "preferredName": "B.F. Cockburn",
                "firstName": "B.F.",
                "lastName": "Cockburn"
            }
        ]
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518094",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518094",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "129",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": []
    },
    {
        "publicationNumber": "3963",
        "doi": "10.1109/MTDT.1995.518073",
        "publicationYear": "1995",
        "publicationDate": "7-8 Aug. 1995",
        "articleNumber": "518073",
        "articleTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": []
    }
]