 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SME
Version: T-2022.03
Date   : Sat Jul 29 15:49:12 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: match_index_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: p_index_match_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SME                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  match_index_reg[0]/CK (DFFRX1)           0.00       0.50 r
  match_index_reg[0]/Q (DFFRX1)            0.60       1.10 r
  U962/Y (BUFX20)                          0.53       1.62 r
  U907/Y (AND2XL)                          0.41       2.03 r
  U861/S (ADDFHX2)                         0.50       2.53 f
  U3148/Y (NOR2X1)                         0.61       3.14 r
  U1170/Y (NAND2X4)                        0.26       3.40 f
  U1248/Y (OAI21X1)                        0.44       3.84 r
  U860/Y (CLKINVX1)                        0.43       4.26 f
  U865/Y (NOR2X1)                          0.68       4.95 r
  U2957/Y (NAND2XL)                        0.33       5.28 f
  U1076/Y (BUFX8)                          0.31       5.59 f
  U1036/Y (OAI22XL)                        0.54       6.13 r
  U2952/Y (NOR4X1)                         0.27       6.39 f
  U2956/Y (AO22X1)                         0.43       6.83 f
  U1383/Y (NOR4X1)                         0.36       7.19 r
  U1089/Y (AOI2BB2X1)                      0.22       7.41 f
  U958/Y (OAI22X1)                         0.27       7.68 r
  U895/Y (AND2X4)                          0.25       7.93 r
  U1574/Y (OAI2BB1X2)                      0.12       8.05 f
  U1000/Y (AOI32XL)                        0.53       8.58 r
  U824/Y (INVX3)                           0.17       8.74 f
  U825/Y (CLKINVX6)                        0.09       8.84 r
  U1588/Y (AOI211XL)                       0.23       9.06 f
  U1059/Y (NOR2X2)                         0.21       9.28 r
  U1010/Y (OR2X6)                          0.16       9.43 r
  U1018/Y (NAND2X8)                        0.10       9.53 f
  U981/Y (NAND2X8)                         0.13       9.66 r
  U1017/Y (OR2XL)                          0.32       9.98 r
  U899/Y (NAND2X1)                         0.16      10.14 f
  p_index_match_reg[3]/D (DFFRX1)          0.00      10.14 f
  data arrival time                                  10.14

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  p_index_match_reg[3]/CK (DFFRX1)         0.00      10.40 r
  library setup time                      -0.23      10.17
  data required time                                 10.17
  -----------------------------------------------------------
  data required time                                 10.17
  data arrival time                                 -10.14
  -----------------------------------------------------------
  slack (MET)                                         0.03


1
