Release 12.3 - xst M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: x359.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "x359.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "x359"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-ft256

---- Source Options
Top Module Name                    : x359
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "macros353.v" in library work
Module <myRAM_WxD_D> compiled
Module <MSRL16_1> compiled
Module <MSRL16> compiled
Module <MSRLC16E> compiled
Module <MSRLC16E_1> compiled
Module <RAM16XnnD> compiled
Module <RAM16XnnD_1> compiled
Module <RAM32XnnD> compiled
Module <RAM32XnnD_1> compiled
Module <SRPL> compiled
Compiling verilog file "mcontr_refresh.v" in library work
Module <SRPL_1> compiled
Compiling verilog file "mcontr_line_wr.v" in library work
Module <mcontr_refresh> compiled
Compiling verilog file "mcontr_line_rd.v" in library work
Module <mcontr_line_wr> compiled
Compiling verilog file "mcontr_cmd.v" in library work
Module <mcontr_line_rd> compiled
Compiling verilog file "mcontr_arbiter.v" in library work
Module <mcontr_cmd> compiled
Compiling verilog file "channel_wr.v" in library work
Module <mcontr_arbiter> compiled
Compiling verilog file "channel_rd_short.v" in library work
Module <channel_wr> compiled
Compiling verilog file "channel_rd.v" in library work
Module <channel_rd_short> compiled
Compiling verilog file "sync_frames.v" in library work
Module <channel_rd> compiled
Compiling verilog file "sensor_phase359_vact.v" in library work
Module <sync_frames> compiled
Compiling verilog file "sensor_phase359.v" in library work
Module <sensor_phase353_vact> compiled
Compiling verilog file "sdram_phase.v" in library work
Module <sensor_phase353> compiled
Compiling verilog file "mcontr359.v" in library work
Module <sdram_phase> compiled
Compiling verilog file "ioports353.v" in library work
Module <mcontr> compiled
Module <dmapads> compiled
Module <i2cpads> compiled
Module <sysinterface> compiled
Module <dpads32> compiled
Module <sddrio16> compiled
Module <sddrio0> compiled
Module <dqs2> compiled
Module <dqs2_0> compiled
Module <sddrdm> compiled
Module <sddrdm0> compiled
Module <sdo15_2> compiled
Module <sdo1_2> compiled
Module <sdo0_2> compiled
Module <ipadql> compiled
Module <ipadql0> compiled
Module <bpadql> compiled
Module <bpadql0> compiled
Module <dio1> compiled
Compiling verilog file "i2csbr.v" in library work
Module <dio0> compiled
Compiling verilog file "dcm_phase.v" in library work
Module <i2csbr> compiled
Compiling verilog file "clkios353.v" in library work
Module <dcm_phase> compiled
Module <dcm333> compiled
Compiling verilog file "x359.v" in library work
Module <clockios353> compiled
Module <x359> compiled
No errors in compilation
Analysis of file <"x359.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <x359> in library <work> with parameters.
	DA_CH_MUX = "00110100"
	DA_CLKSRC = "00001000"
	DA_DCM1_ADDRESS = "00000001"
	DA_DCM2_ADDRESS = "00000010"
	DA_DCM_S1_ADDRESS = "00000011"
	DA_DCM_S2_ADDRESS = "00000100"
	DA_DCM_S3_ADDRESS = "00000101"
	DA_DDR_BUF_RW = "01110000"
	DA_DDR_R = "01100100"
	DA_DDR_W = "01100011"
	DA_DSWE_H_ADDRESS = "01010000"
	DA_DSWE_L_ADDRESS = "01000000"
	DA_FRAMEN = "00001001"
	DA_MEM_ADDRESS = "00110011"
	HACT_REGEN = "00001110"
	MODELREV = "00000011010110011010000001010100"
	SET_BA = "00110110"
	SET_DELAY = "00001100"
	SET_DFSX = "00001010"
	SET_DFSX1 = "00111001"
	SET_DFSX2 = "00111011"
	SET_DFSX3 = "00111101"
	SET_DFSY = "00001011"
	SET_DFSY1 = "00111010"
	SET_DFSY2 = "00111100"
	SET_DFSY3 = "00111110"
	SET_FS0BL = "00010110"
	SET_FS0IX = "00010101"
	SET_FS0X = "00010011"
	SET_FS0Y = "00010100"
	SET_FS1BL = "00100110"
	SET_FS1IX = "00100101"
	SET_FS1X = "00100011"
	SET_FS1Y = "00100100"
	SET_HACT_DELAY = "00001101"
	SET_I2C_MUX = "00000111"
	SET_MUX = "00000110"
	SET_SEQ_LEN = "00110101"
	TEST_BRAM = "01100001"
	WNR_ADDRESS = "00110001"

Analyzing hierarchy for module <dcm_phase> in library <work> with parameters.
	NO_SHIFT90 = "00000000000000000000000000000001"

Analyzing hierarchy for module <sensor_phase353_vact> in library <work> with parameters.
	IS_SIMUL = "00000000000000000000000000000000"

Analyzing hierarchy for module <sensor_phase353> in library <work> with parameters.
	IS_SIMUL = "00000000000000000000000000000000"

Analyzing hierarchy for module <dcm333> in library <work>.

Analyzing hierarchy for module <i2csbr> in library <work>.

Analyzing hierarchy for module <sddrio16> in library <work>.

Analyzing hierarchy for module <sddrdm> in library <work>.

Analyzing hierarchy for module <sdo15_2> in library <work>.

Analyzing hierarchy for module <sdo1_2> in library <work>.

Analyzing hierarchy for module <dqs2> in library <work>.

Analyzing hierarchy for module <sdram_phase> in library <work>.

Analyzing hierarchy for module <mcontr> in library <work>.

Analyzing hierarchy for module <sync_frames> in library <work>.

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000001111"
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000001111"
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000001110"

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrdm0> in library <work>.

Analyzing hierarchy for module <sdo0_2> in library <work>.

Analyzing hierarchy for module <dqs2_0> in library <work>.

Analyzing hierarchy for module <dqs2_0> in library <work>.

Analyzing hierarchy for module <mcontr_cmd> in library <work>.

Analyzing hierarchy for module <mcontr_arbiter> in library <work>.

Analyzing hierarchy for module <mcontr_refresh> in library <work> with parameters.
	REFRESHPERIOD = "01111010000"

Analyzing hierarchy for module <channel_wr> in library <work>.

Analyzing hierarchy for module <channel_rd> in library <work>.

Analyzing hierarchy for module <channel_rd_short> in library <work>.

Analyzing hierarchy for module <mcontr_line_wr> in library <work>.

Analyzing hierarchy for module <mcontr_line_rd> in library <work>.

Analyzing hierarchy for module <MSRL16_1> in library <work>.

WARNING:Xst:2591 - "clkios353.v" line 94: attribute on instance <CLKIN_DIVIDE_BY_2> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 94: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 94: attribute on instance <CLKOUT_PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 94: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 94: attribute on instance <DESKEW_ADJUST> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 94: attribute on instance <DLL_FREQUENCY_MODE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 94: attribute on instance <DUTY_CYCLE_CORRECTION> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 94: attribute on instance <PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 506: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 507: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 475: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 622: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 505: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "mcontr359.v" line 451: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "mcontr359.v" line 452: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "mcontr359.v" line 453: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 473: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 624: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <x359>.
WARNING:Xst:863 - "x359.v" line 187: Name conflict (<px_vact1> and <PX_VACT1>, renaming px_vact1 as px_vact1_rnm0).
WARNING:Xst:863 - "x359.v" line 201: Name conflict (<px_vact2> and <PX_VACT2>, renaming px_vact2 as px_vact2_rnm0).
WARNING:Xst:863 - "x359.v" line 186: Name conflict (<px_hact1> and <PX_HACT1>, renaming px_hact1 as px_hact1_rnm0).
WARNING:Xst:863 - "x359.v" line 200: Name conflict (<px_hact2> and <PX_HACT2>, renaming px_hact2 as px_hact2_rnm0).
	DA_CH_MUX = 8'b00110100
	DA_CLKSRC = 8'b00001000
	DA_DCM1_ADDRESS = 8'b00000001
	DA_DCM2_ADDRESS = 8'b00000010
	DA_DCM_S1_ADDRESS = 8'b00000011
	DA_DCM_S2_ADDRESS = 8'b00000100
	DA_DCM_S3_ADDRESS = 8'b00000101
	DA_DDR_BUF_RW = 8'b01110000
	DA_DDR_R = 8'b01100100
	DA_DDR_W = 8'b01100011
	DA_DSWE_H_ADDRESS = 8'b01010000
	DA_DSWE_L_ADDRESS = 8'b01000000
	DA_FRAMEN = 8'b00001001
	DA_MEM_ADDRESS = 8'b00110011
	HACT_REGEN = 8'b00001110
	MODELREV = 32'b00000011010110011010000001010100
	SET_BA = 8'b00110110
	SET_DELAY = 8'b00001100
	SET_DFSX = 8'b00001010
	SET_DFSX1 = 8'b00111001
	SET_DFSX2 = 8'b00111011
	SET_DFSX3 = 8'b00111101
	SET_DFSY = 8'b00001011
	SET_DFSY1 = 8'b00111010
	SET_DFSY2 = 8'b00111100
	SET_DFSY3 = 8'b00111110
	SET_FS0BL = 8'b00010110
	SET_FS0IX = 8'b00010101
	SET_FS0X = 8'b00010011
	SET_FS0Y = 8'b00010100
	SET_FS1BL = 8'b00100110
	SET_FS1IX = 8'b00100101
	SET_FS1X = 8'b00100011
	SET_FS1Y = 8'b00100100
	SET_HACT_DELAY = 8'b00001101
	SET_I2C_MUX = 8'b00000111
	SET_MUX = 8'b00000110
	SET_SEQ_LEN = 8'b00110101
	TEST_BRAM = 8'b01100001
	WNR_ADDRESS = 8'b00110001
Module <x359> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_RUN> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_RUN> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_RUN> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_RUN> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_always0> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_always0> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_always0> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_always0> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_always0> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_SDCLKE> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_SDCLKE> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_SDCLKE> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_SDCLKE> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_sdcl_fb> in unit <x359>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <i_sdcl_fb> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_sdcl_fb> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_sdcl_fb> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_sdcl_fb> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_sdcl_fb> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_BPF> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_BPF> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_BPF> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_BPF> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_HACT> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_HACT> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_HACT> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_HACT> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_VACT> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_VACT> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_VACT> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_VACT> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_DCLK> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_DCLK> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_DCLK> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_DCLK> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_DCLK> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_MRST> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_MRST> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_MRST> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_MRST> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_MRST> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_ARO> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_ARO> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_ARO> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_ARO> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_ARO> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_ARST> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_ARST> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_ARST> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_ARST> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_ARST> in unit <x359>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_PX_DCLK1> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_DCLK1> in unit <x359>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_PX_DCLK1> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_DCLK1B> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_PX_DCLK1B> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_DCLK1B> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_PX_DCLK1B> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_MRST_INT0> in unit <x359>.
    Set user-defined property "KEEP =  TRUE" for instance <i_PX_MRST_INT0> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_ARST_INT0> in unit <x359>.
    Set user-defined property "KEEP =  TRUE" for instance <i_PX_ARST_INT0> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_ARO_INT0> in unit <x359>.
    Set user-defined property "KEEP =  TRUE" for instance <i_PX_ARO_INT0> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_MRST_INT1> in unit <x359>.
    Set user-defined property "KEEP =  TRUE" for instance <i_PX_MRST_INT1> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_ARST_INT1> in unit <x359>.
    Set user-defined property "KEEP =  TRUE" for instance <i_PX_ARST_INT1> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_ARO_INT1> in unit <x359>.
    Set user-defined property "KEEP =  TRUE" for instance <i_PX_ARO_INT1> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_MRST1_INT> in unit <x359>.
    Set user-defined property "IOB =  FORCE" for instance <i_PX_MRST1_INT> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_MRST2_INT> in unit <x359>.
    Set user-defined property "IOB =  FORCE" for instance <i_PX_MRST2_INT> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_MRST3_INT> in unit <x359>.
    Set user-defined property "IOB =  FORCE" for instance <i_PX_MRST3_INT> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_ARST1_INT> in unit <x359>.
    Set user-defined property "IOB =  FORCE" for instance <i_PX_ARST1_INT> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_ARST2_INT> in unit <x359>.
    Set user-defined property "IOB =  FORCE" for instance <i_PX_ARST2_INT> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_ARST3_INT> in unit <x359>.
    Set user-defined property "IOB =  FORCE" for instance <i_PX_ARST3_INT> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_ARO1_INT> in unit <x359>.
    Set user-defined property "IOB =  FORCE" for instance <i_PX_ARO1_INT> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_ARO2_INT> in unit <x359>.
    Set user-defined property "IOB =  FORCE" for instance <i_PX_ARO2_INT> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_ARO3_INT> in unit <x359>.
    Set user-defined property "IOB =  FORCE" for instance <i_PX_ARO3_INT> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_BPF1> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_PX_BPF1> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_PX_BPF1> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_BPF1> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_MRST1> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_PX_MRST1> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_MRST1> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_PX_MRST1> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_ARO1> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_PX_ARO1> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_ARO1> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_PX_ARO1> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_ARST1> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_PX_ARST1> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_ARST1> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_PX_ARST1> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_SENSPGM1> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_SENSPGM1> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_SENSPGM1> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_SENSPGM1> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_SENSPGM1> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_SENSPGM1> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_SENSPGM1> in unit <x359>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_PX_DCLK2> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_DCLK2> in unit <x359>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_PX_DCLK2> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_DCLK2B> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_PX_DCLK2B> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_DCLK2B> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_PX_DCLK2B> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_BPF2> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_PX_BPF2> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_PX_BPF2> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_PX_BPF2> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_BPF2> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_MRST2> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_PX_MRST2> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_MRST2> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_PX_MRST2> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_ARO2> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_PX_ARO2> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_ARO2> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_PX_ARO2> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_ARST2> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_PX_ARST2> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_ARST2> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_PX_ARST2> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_SENSPGM2> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_SENSPGM2> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_SENSPGM2> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_SENSPGM2> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_SENSPGM2> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_SENSPGM2> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_SENSPGM2> in unit <x359>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_PX_DCLK3> in unit <x359>.
    Set user-defined property "INIT =  0" for instance <i_PX_DCLK3> in unit <x359>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_PX_DCLK3> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_DCLK3B> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_PX_DCLK3B> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_DCLK3B> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_PX_DCLK3B> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_BPF3> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_PX_BPF3> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_PX_BPF3> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_PX_BPF3> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_BPF3> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_MRST3> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_PX_MRST3> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_MRST3> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_PX_MRST3> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_ARO3> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_PX_ARO3> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_ARO3> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_PX_ARO3> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_PX_ARST3> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_PX_ARST3> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_PX_ARST3> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_PX_ARST3> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_SENSPGM3> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_SENSPGM3> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_SENSPGM3> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_SENSPGM3> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_SENSPGM3> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_SENSPGM3> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_SENSPGM3> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_CLK2> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_CLK2> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_CLK2> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_CLK2> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_CLK1> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_CLK1> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_CLK1> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_CLK1> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_CLK0> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_CLK0> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_CLK0> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_CLK0> in unit <x359>.
    Set user-defined property "CLK_SEL_TYPE =  SYNC" for instance <BUFGMUX_inst> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_sclm> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_sclm> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_sclm> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_sclm> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_sclm> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_sclm> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_sclm> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_sdam> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_sdam> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_sdam> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_sdam> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_sdam> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_sdam> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_sdam> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_AUXSCL> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_AUXSCL> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_AUXSCL> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_AUXSCL> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_AUXSCL> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_AUXSCL> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_AUXSCL> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_AUXSDA> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_AUXSDA> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_AUXSDA> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_AUXSDA> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_AUXSDA> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_AUXSDA> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_AUXSDA> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_scls1> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_scls1> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_scls1> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_scls1> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_scls1> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_scls1> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_scls1> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_sdas1> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_sdas1> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_sdas1> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_sdas1> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_sdas1> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_sdas1> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_sdas1> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_scls2> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_scls2> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_scls2> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_scls2> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_scls2> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_scls2> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_scls2> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_sdas2> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_sdas2> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_sdas2> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_sdas2> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_sdas2> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_sdas2> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_sdas2> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_scls3> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_scls3> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_scls3> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_scls3> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_scls3> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_scls3> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_scls3> in unit <x359>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_sdas3> in unit <x359>.
    Set user-defined property "DRIVE =  12" for instance <i_sdas3> in unit <x359>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_sdas3> in unit <x359>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_sdas3> in unit <x359>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_sdas3> in unit <x359>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_sdas3> in unit <x359>.
    Set user-defined property "SLEW =  SLOW" for instance <i_sdas3> in unit <x359>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_A =  00000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "INIT_B =  00000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "SRVAL_A =  00000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "SRVAL_B =  00000" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <TEST_RAMB16_S18_S18> in unit <x359>.
Analyzing module <dcm_phase> in library <work>.
	NO_SHIFT90 = 32'sb00000000000000000000000000000001
Module <dcm_phase> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_dcm_rst_cmd> in unit <dcm_phase>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  VARIABLE" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "DSS_MODE =  NONE" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "FACTORY_JF =  C080" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <i_dcm_sensor> in unit <dcm_phase>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <i_dcm_sensor> in unit <dcm_phase>.
Analyzing module <sensor_phase353_vact> in library <work>.
	IS_SIMUL = 32'sb00000000000000000000000000000000
Module <sensor_phase353_vact> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_dcm_rst_cmd> in unit <sensor_phase353_vact>.
    Set user-defined property "CLK_SEL_TYPE =  SYNC" for instance <i_pclk> in unit <sensor_phase353_vact>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  VARIABLE" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "DSS_MODE =  NONE" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "FACTORY_JF =  C080" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <i_dcm_sensor> in unit <sensor_phase353_vact>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_hact> in unit <sensor_phase353_vact>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_hact> in unit <sensor_phase353_vact>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_hact> in unit <sensor_phase353_vact>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_hact> in unit <sensor_phase353_vact>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_hact> in unit <sensor_phase353_vact>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_vact> in unit <sensor_phase353_vact>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_vact> in unit <sensor_phase353_vact>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_vact> in unit <sensor_phase353_vact>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_vact> in unit <sensor_phase353_vact>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_vact> in unit <sensor_phase353_vact>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_ihact> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_ihact> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_ihact> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_ihact> in unit <sensor_phase353_vact>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_ihact> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_ivact> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_ivact> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_sync_alt_d0> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_sync_alt_d0> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_sync_alt_d0> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_idi_0> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_0> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_0> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_idi_1> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_1> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_1> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_idi_2> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_2> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_2> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_idi_3> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_3> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_3> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_idi_4> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_4> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_4> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_idi_5> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_5> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_5> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_idi_6> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_6> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_6> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_idi_7> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_7> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_7> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_idi_8> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_8> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_8> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_idi_9> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_9> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_9> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_idi_10> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_10> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_10> in unit <sensor_phase353_vact>.
    Set user-defined property "INIT =  0" for instance <i_idi_11> in unit <sensor_phase353_vact>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_11> in unit <sensor_phase353_vact>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_11> in unit <sensor_phase353_vact>.
Analyzing module <myRAM_WxD_D.1> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000001111
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000000010
Module <myRAM_WxD_D.1> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.2> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000001111
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000001110
Module <myRAM_WxD_D.2> is correct for synthesis.
 
Analyzing module <sensor_phase353> in library <work>.
	IS_SIMUL = 32'sb00000000000000000000000000000000
Module <sensor_phase353> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_dcm_rst_cmd> in unit <sensor_phase353>.
    Set user-defined property "CLK_SEL_TYPE =  SYNC" for instance <i_pclk> in unit <sensor_phase353>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  VARIABLE" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "DSS_MODE =  NONE" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "FACTORY_JF =  C080" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_hact> in unit <sensor_phase353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_hact> in unit <sensor_phase353>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_hact> in unit <sensor_phase353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_hact> in unit <sensor_phase353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_hact> in unit <sensor_phase353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_vact> in unit <sensor_phase353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_vact> in unit <sensor_phase353>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_vact> in unit <sensor_phase353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_vact> in unit <sensor_phase353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_vact> in unit <sensor_phase353>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_ihact> in unit <sensor_phase353>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_ihact> in unit <sensor_phase353>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_ihact> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_ihact> in unit <sensor_phase353>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_ihact> in unit <sensor_phase353>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_ivact> in unit <sensor_phase353>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_ivact> in unit <sensor_phase353>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_ivact> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_ivact> in unit <sensor_phase353>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_ivact> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_sync_alt_d0> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_sync_alt_d0> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_sync_alt_d0> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_0> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_0> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_0> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_1> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_1> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_1> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_2> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_2> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_2> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_3> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_3> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_3> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_4> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_4> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_4> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_5> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_5> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_5> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_6> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_6> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_6> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_7> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_7> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_7> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_8> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_8> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_8> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_9> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_9> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_9> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_10> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_10> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_10> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_11> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_11> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_11> in unit <sensor_phase353>.
Analyzing module <dcm333> in library <work>.
Module <dcm333> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_ixclk> in unit <dcm333>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CLKIN_PERIOD =  8.333330" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  VARIABLE" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "DSS_MODE =  NONE" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "FACTORY_JF =  C080" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_SDCLK> in unit <dcm333>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_SDCLK> in unit <dcm333>.
Analyzing module <i2csbr> in library <work>.
Module <i2csbr> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_i2c_active> in unit <i2csbr>.
Analyzing module <sddrio16> in library <work>.
Module <sddrio16> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq0> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq1> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq10> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq11> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq12> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq13> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq14> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq15> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq2> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq3> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq4> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq5> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq6> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq7> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq8> in unit <sddrio16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq9> in unit <sddrio16>.
Analyzing module <sddrio0.1> in library <work>.
Module <sddrio0.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.1>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.1>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.1>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.1>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.1>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.1>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.1>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.1>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.1>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.1>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.1>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.1>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.1>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.1>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.1>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.1>.
Analyzing module <sddrio0.2> in library <work>.
Module <sddrio0.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.2>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.2>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.2>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.2>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.2>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.2>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.2>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.2>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.2>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.2>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.2>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.2>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.2>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.2>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.2>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.2>.
Analyzing module <sddrio0.3> in library <work>.
Module <sddrio0.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.3>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.3>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.3>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.3>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.3>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.3>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.3>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.3>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.3>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.3>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.3>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.3>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.3>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.3>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.3>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.3>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.3>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.3>.
Analyzing module <sddrio0.4> in library <work>.
Module <sddrio0.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.4>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.4>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.4>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.4>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.4>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.4>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.4>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.4>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.4>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.4>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.4>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.4>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.4>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.4>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.4>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.4>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.4>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.4>.
Analyzing module <sddrio0.5> in library <work>.
Module <sddrio0.5> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.5>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.5>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.5>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.5>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.5>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.5>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.5>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.5>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.5>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.5>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.5>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.5>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.5>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.5>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.5>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.5>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.5>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.5>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.5>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.5>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.5>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.5>.
Analyzing module <sddrio0.6> in library <work>.
Module <sddrio0.6> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.6>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.6>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.6>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.6>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.6>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.6>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.6>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.6>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.6>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.6>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.6>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.6>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.6>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.6>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.6>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.6>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.6>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.6>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.6>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.6>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.6>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.6>.
Analyzing module <sddrio0.7> in library <work>.
Module <sddrio0.7> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.7>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.7>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.7>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.7>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.7>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.7>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.7>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.7>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.7>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.7>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.7>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.7>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.7>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.7>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.7>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.7>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.7>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.7>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.7>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.7>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.7>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.7>.
Analyzing module <sddrio0.8> in library <work>.
Module <sddrio0.8> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.8>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.8>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.8>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.8>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.8>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.8>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.8>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.8>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.8>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.8>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.8>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.8>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.8>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.8>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.8>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.8>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.8>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.8>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.8>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.8>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.8>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.8>.
Analyzing module <sddrio0.9> in library <work>.
Module <sddrio0.9> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.9>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.9>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.9>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.9>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.9>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.9>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.9>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.9>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.9>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.9>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.9>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.9>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.9>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.9>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.9>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.9>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.9>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.9>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.9>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.9>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.9>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.9>.
Analyzing module <sddrio0.10> in library <work>.
Module <sddrio0.10> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.10>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.10>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.10>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.10>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.10>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.10>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.10>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.10>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.10>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.10>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.10>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.10>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.10>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.10>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.10>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.10>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.10>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.10>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.10>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.10>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.10>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.10>.
Analyzing module <sddrio0.11> in library <work>.
Module <sddrio0.11> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.11>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.11>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.11>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.11>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.11>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.11>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.11>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.11>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.11>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.11>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.11>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.11>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.11>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.11>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.11>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.11>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.11>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.11>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.11>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.11>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.11>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.11>.
Analyzing module <sddrio0.12> in library <work>.
Module <sddrio0.12> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.12>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.12>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.12>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.12>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.12>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.12>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.12>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.12>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.12>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.12>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.12>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.12>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.12>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.12>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.12>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.12>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.12>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.12>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.12>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.12>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.12>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.12>.
Analyzing module <sddrio0.13> in library <work>.
Module <sddrio0.13> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.13>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.13>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.13>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.13>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.13>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.13>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.13>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.13>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.13>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.13>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.13>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.13>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.13>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.13>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.13>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.13>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.13>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.13>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.13>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.13>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.13>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.13>.
Analyzing module <sddrio0.14> in library <work>.
Module <sddrio0.14> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.14>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.14>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.14>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.14>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.14>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.14>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.14>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.14>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.14>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.14>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.14>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.14>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.14>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.14>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.14>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.14>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.14>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.14>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.14>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.14>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.14>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.14>.
Analyzing module <sddrio0.15> in library <work>.
Module <sddrio0.15> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.15>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.15>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.15>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.15>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.15>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.15>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.15>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.15>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.15>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.15>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.15>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.15>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.15>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.15>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.15>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.15>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.15>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.15>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.15>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.15>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.15>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.15>.
Analyzing module <sddrio0.16> in library <work>.
Module <sddrio0.16> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0.16>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0.16>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0.16>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0.16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0.16>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0.16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0.16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <sddrio0.16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0.16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0.16>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0.16>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0.16>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0.16>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0.16>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0.16>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0.16>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0.16>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0.16>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0.16>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0.16>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0.16>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0.16>.
Analyzing module <sddrdm> in library <work>.
Module <sddrdm> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq> in unit <sddrdm>.
Analyzing module <sddrdm0> in library <work>.
Module <sddrdm0> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrdm0>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrdm0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrdm0>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_dq> in unit <sddrdm0>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrdm0>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrdm0>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrdm0>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrdm0>.
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrdm0>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrdm0>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrdm0>.
Analyzing module <sdo15_2> in library <work>.
Module <sdo15_2> is correct for synthesis.
 
Analyzing module <sdo1_2> in library <work>.
Module <sdo1_2> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_q> in unit <sdo1_2>.
Analyzing module <sdo0_2> in library <work>.
Module <sdo0_2> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_q> in unit <sdo0_2>.
    Set user-defined property "DRIVE =  12" for instance <i_q> in unit <sdo0_2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_q> in unit <sdo0_2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_q> in unit <sdo0_2>.
    Set user-defined property "SLEW =  SLOW" for instance <i_q> in unit <sdo0_2>.
    Set user-defined property "INIT =  1" for instance <i_d0> in unit <sdo0_2>.
    Set user-defined property "INIT =  1" for instance <i_dr> in unit <sdo0_2>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sdo0_2>.
Analyzing module <dqs2> in library <work>.
Module <dqs2> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <dqs2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <i_t0> in unit <dqs2>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <dqs2>.
    Set user-defined property "INIT =  1" for instance <i_t2> in unit <dqs2>.
Analyzing module <dqs2_0.1> in library <work>.
Module <dqs2_0.1> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "FAST =  TRUE" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <dqs2_0.1>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <dqs2_0.1>.
    Set user-defined property "IOB =  TRUE" for instance <i_q0> in unit <dqs2_0.1>.
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <dqs2_0.1>.
    Set user-defined property "IOB =  TRUE" for instance <i_q1> in unit <dqs2_0.1>.
Analyzing module <dqs2_0.2> in library <work>.
Module <dqs2_0.2> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "FAST =  TRUE" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <dqs2_0.2>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <dqs2_0.2>.
    Set user-defined property "IOB =  TRUE" for instance <i_q0> in unit <dqs2_0.2>.
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <dqs2_0.2>.
    Set user-defined property "IOB =  TRUE" for instance <i_q1> in unit <dqs2_0.2>.
Analyzing module <sdram_phase> in library <work>.
Module <sdram_phase> is correct for synthesis.
 
Analyzing module <mcontr> in library <work>.
Module <mcontr> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <i_pre2cmd_0> in unit <mcontr>.
    Set user-defined property "INIT =  1" for instance <i_pre2cmd_1> in unit <mcontr>.
    Set user-defined property "INIT =  1" for instance <i_pre2cmd_2> in unit <mcontr>.
Analyzing module <mcontr_cmd> in library <work>.
Module <mcontr_cmd> is correct for synthesis.
 
Analyzing module <mcontr_arbiter> in library <work>.
Module <mcontr_arbiter> is correct for synthesis.
 
Analyzing module <MSRL16_1> in library <work>.
Module <MSRL16_1> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <i_q> in unit <MSRL16_1>.
Analyzing module <mcontr_refresh> in library <work>.
	REFRESHPERIOD = 11'b01111010000
Module <mcontr_refresh> is correct for synthesis.
 
Analyzing module <channel_wr> in library <work>.
Module <channel_wr> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_A =  00000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INIT_B =  000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_buf_0> in unit <channel_wr>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_A =  00000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "INIT_B =  000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_buf_1> in unit <channel_wr>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_buf_1> in unit <channel_wr>.
Analyzing module <channel_rd> in library <work>.
Module <channel_rd> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_A =  00000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INIT_B =  000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_buf_0> in unit <channel_rd>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_A =  00000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INIT_B =  000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_buf_1> in unit <channel_rd>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_A =  00000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INIT_B =  000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_buf_2> in unit <channel_rd>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_A =  00000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "INIT_B =  000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_buf_3> in unit <channel_rd>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_buf_3> in unit <channel_rd>.
Analyzing module <channel_rd_short> in library <work>.
Module <channel_rd_short> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_A =  00000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "INIT_B =  000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_buf_0> in unit <channel_rd_short>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_buf_0> in unit <channel_rd_short>.
Analyzing module <mcontr_line_wr> in library <work>.
Module <mcontr_line_wr> is correct for synthesis.
 
Analyzing module <mcontr_line_rd> in library <work>.
Module <mcontr_line_rd> is correct for synthesis.
 
Analyzing module <sync_frames> in library <work>.
Module <sync_frames> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <sddo_chn0_block> in unit <mcontr> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sddo_chn2_block> in unit <mcontr> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sa<9>> in unit <channel_wr> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ny> in unit <channel_wr> has a constant value of 0000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ny_cnt> in unit <channel_wr> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sa<9>> in unit <channel_rd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ny> in unit <channel_rd> has a constant value of 0000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ny_cnt> in unit <channel_rd> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <page_prepared> in unit <channel_wr> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <page_used> in unit <channel_rd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sa<9>> in unit <channel_rd_short> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ny> in unit <channel_rd_short> has a constant value of 0000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ny_cnt> in unit <channel_rd_short> has a constant value of 00000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <sdram_phase>.
    Related source file is "sdram_phase.v".
    Found 1-bit register for signal <dcm_rst>.
    Found 1-bit register for signal <dcm_incdec>.
    Found 1-bit register for signal <dcm_en>.
    Found 2-bit updown counter for signal <phase90sel>.
    Found 2-bit register for signal <dcm_drst>.
    Found 1-bit xor2 for signal <dcm_en$xor0000> created at line 113.
    Found 1-bit register for signal <enrd0>.
    Found 1-bit register for signal <enrd180_d>.
    Found 1-bit register for signal <enrd270>.
    Found 1-bit register for signal <enrd90>.
    Found 1-bit register for signal <wasearly270>.
    Found 1-bit register for signal <wasearly90>.
    Found 1-bit register for signal <waslate270>.
    Found 1-bit register for signal <waslate90>.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
Unit <sdram_phase> synthesized.


Synthesizing Unit <sync_frames>.
    Related source file is "sync_frames.v".
    Found 3-bit register for signal <sync>.
    Found 1-bit register for signal <trig_d>.
    Found 1-bit register for signal <trigs>.
    Found 1-bit register for signal <wait_first>.
    Found 1-bit register for signal <wait_first_d>.
    Found 3-bit register for signal <wait_vacts>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <sync_frames> synthesized.


Synthesizing Unit <myRAM_WxD_D_1>.
    Related source file is "macros353.v".
    Found 16x2-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_1> synthesized.


Synthesizing Unit <myRAM_WxD_D_2>.
    Related source file is "macros353.v".
    Found 16x14-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_2> synthesized.


Synthesizing Unit <mcontr_cmd>.
    Related source file is "mcontr_cmd.v".
WARNING:Xst:647 - Input <mdi<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <mwr_nxny> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ch2_sync>.
    Found 8-bit register for signal <ch0_ny_max>.
    Found 12-bit register for signal <ch2_sa>.
    Found 8-bit register for signal <ch1_y_shift>.
    Found 1-bit register for signal <ch3_read_ahead>.
    Found 8-bit register for signal <ch0_y_shift>.
    Found 8-bit register for signal <ch1_x_shift>.
    Found 1-bit register for signal <ch3_wnr>.
    Found 8-bit register for signal <ch0_x_shift>.
    Found 8-bit register for signal <ch1_x_max>.
    Found 8-bit register for signal <ch0_x_max>.
    Found 12-bit register for signal <ch1_sa>.
    Found 1-bit register for signal <ch3_read_block>.
    Found 10-bit register for signal <snb_msbs>.
    Found 14-bit register for signal <ch1_y_max>.
    Found 10-bit register for signal <nst>.
    Found 8-bit register for signal <ch1_nx_max>.
    Found 14-bit register for signal <ch0_y_max>.
    Found 18-bit register for signal <mancmd>.
    Found 16-bit register for signal <ch3_sa>.
    Found 12-bit register for signal <ch0_sa>.
    Found 1-bit register for signal <ch3_next_block>.
    Found 8-bit register for signal <ch0_nx_max>.
    Found 8-bit register for signal <ch1_ny_max>.
    Found 9-bit register for signal <enrq_chn>.
    Found 1-bit register for signal <mancmd_stb>.
    Found 1-bit register for signal <mwr_ch0>.
    Found 1-bit register for signal <mwr_ch0x>.
    Found 1-bit register for signal <mwr_ch0y>.
    Found 1-bit register for signal <mwr_ch1>.
    Found 1-bit register for signal <mwr_ch1x>.
    Found 1-bit register for signal <mwr_ch1y>.
    Found 1-bit register for signal <mwr_ch2>.
    Found 1-bit register for signal <mwr_ch3>.
    Found 1-bit register for signal <mwr_cmd>.
    Found 1-bit register for signal <mwr_tkpars>.
    Found 9-bit register for signal <ninit_chn>.
    Summary:
	inferred 232 D-type flip-flop(s).
Unit <mcontr_cmd> synthesized.


Synthesizing Unit <mcontr_refresh>.
    Related source file is "mcontr_refresh.v".
    Found 1-bit register for signal <prenext>.
    Found 1-bit register for signal <rq_urgent>.
    Found 1-bit register for signal <rq>.
    Found 1-bit register for signal <pre3refr>.
    Found 13-bit updown counter for signal <nRefrDue>.
    Found 1-bit register for signal <pre4refr>.
    Found 11-bit down counter for signal <rcntr>.
    Found 1-bit register for signal <rtim>.
    Found 3-bit updown counter for signal <ucntr>.
    Summary:
	inferred   3 Counter(s).
	inferred   6 D-type flip-flop(s).
Unit <mcontr_refresh> synthesized.


Synthesizing Unit <dcm_phase>.
    Related source file is "dcm_phase.v".
WARNING:Xst:646 - Signal <pre_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dcm_done>.
    Found 3-bit register for signal <dcm_drst>.
    Found 1-bit register for signal <dcm_en>.
    Found 1-bit xor2 for signal <dcm_en$xor0000> created at line 99.
    Found 1-bit register for signal <dcm_incdec>.
    Found 3-bit register for signal <dcm_reset_done>.
    Found 1-bit register for signal <dcm_rst>.
    Found 2-bit updown counter for signal <phase90_reg>.
    Found 9-bit updown counter for signal <phase_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
Unit <dcm_phase> synthesized.


Synthesizing Unit <sensor_phase353_vact>.
    Related source file is "sensor_phase359_vact.v".
WARNING:Xst:647 - Input <debug<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <reset_fifo_in_cntr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <mode_alt_sync> equivalent to <mode_14bits_sync> has been removed
    Found 1-bit register for signal <shact>.
    Found 1-bit register for signal <svact>.
    Found 1-bit register for signal <dcm_done>.
    Found 14-bit register for signal <sdo>.
    Found 1-bit register for signal <fvact>.
    Found 3-bit register for signal <dcm_drst>.
    Found 1-bit register for signal <dcm_en>.
    Found 1-bit xor2 for signal <dcm_en$xor0000> created at line 143.
    Found 1-bit register for signal <dcm_fifo_locked>.
    Found 2-bit register for signal <dcm_in_locked>.
    Found 1-bit register for signal <dcm_incdec>.
    Found 4-bit down counter for signal <dcm_locked_cntr>.
    Found 3-bit register for signal <dcm_reset_done>.
    Found 1-bit register for signal <dcm_rst>.
    Found 1-bit register for signal <en_idata>.
    Found 1-bit xor2 for signal <en_idata$xor0000> created at line 173.
    Found 4-bit up counter for signal <fifo_data_in_addr>.
    Found 4-bit register for signal <fifo_data_in_addr_saved>.
    Found 4-bit subtractor for signal <fifo_data_in_addr_saved$sub0000> created at line 404.
    Found 4-bit register for signal <fifo_hact_in_addr>.
    Found 4-bit subtractor for signal <fifo_hact_in_addr$sub0000> created at line 402.
    Found 4-bit up counter for signal <fifo_out_addr>.
    Found 14-bit down counter for signal <hact_count>.
    Found 1-bit register for signal <hact_count_zero>.
    Found 14-bit register for signal <hact_length_sync>.
    Found 4-bit register for signal <hact_q0_d>.
    Found 1-bit register for signal <hact_q1>.
    Found 4-bit register for signal <hact_q1_d>.
    Found 1-bit register for signal <hact_regen_isync>.
    Found 1-bit register for signal <hact_regen_sync>.
    Found 1-bit register for signal <hact_selected>.
    Found 1-bit register for signal <hact_selected_2_cycles>.
    Found 2-bit register for signal <hact_selected_d>.
    Found 1-bit register for signal <hact_vd>.
    Found 14-bit register for signal <idi14>.
    Found 1-bit register for signal <ihact_rst_in>.
    Found 1-bit register for signal <inv_en_idata>.
    Found 1-bit register for signal <inv_gclk_idata>.
    Found 1-bit register for signal <mode_12bits_sync>.
    Found 1-bit register for signal <mode_14bits_sync>.
    Found 2-bit updown counter for signal <phase90sel>.
    Found 3-bit updown counter for signal <phase_hact_sel>.
    Found 3-bit register for signal <phase_hact_sel_sync>.
    Found 1-bit register for signal <pre_en_idata>.
    Found 3-bit register for signal <pre_reset_out_fifo>.
    Found 3-bit register for signal <pre_reset_out_fifo_back>.
    Found 1-bit register for signal <pre_shact_d>.
    Found 1-bit register for signal <pre_svact_d>.
    Found 1-bit register for signal <reset_out_fifo>.
    Found 1-bit register for signal <reset_out_fifo_back>.
    Found 1-bit register for signal <rq>.
    Found 1-bit register for signal <rq_back>.
    Found 2-bit register for signal <shact_zero>.
    Found 2-bit register for signal <sync_alt_d>.
    Found 1-bit register for signal <vact_bypass>.
    Found 4-bit register for signal <vact_q0_d>.
    Found 1-bit register for signal <vact_q1>.
    Found 4-bit register for signal <vact_q1_d>.
    Found 1-bit register for signal <vact_sel_d>.
    Found 1-bit register for signal <vact_sel_dd>.
    Found 1-bit register for signal <vact_selected>.
    Found 1-bit register for signal <vact_selected_2_cycles>.
    Found 2-bit register for signal <vact_selected_d>.
    Found 1-bit register for signal <vact_vd>.
    Found 1-bit register for signal <wait_reset_back>.
    Summary:
	inferred   6 Counter(s).
	inferred 127 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <sensor_phase353_vact> synthesized.


Synthesizing Unit <sensor_phase353>.
    Related source file is "sensor_phase359.v".
WARNING:Xst:647 - Input <debug<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <reset_fifo_in_cntr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <shact>.
    Found 1-bit register for signal <svact>.
    Found 1-bit register for signal <dcm_done>.
    Found 14-bit register for signal <sdo>.
    Found 1-bit register for signal <fvact>.
    Found 3-bit register for signal <dcm_drst>.
    Found 1-bit register for signal <dcm_en>.
    Found 1-bit xor2 for signal <dcm_en$xor0000> created at line 143.
    Found 1-bit register for signal <dcm_fifo_locked>.
    Found 2-bit register for signal <dcm_in_locked>.
    Found 1-bit register for signal <dcm_incdec>.
    Found 4-bit down counter for signal <dcm_locked_cntr>.
    Found 3-bit register for signal <dcm_reset_done>.
    Found 1-bit register for signal <dcm_rst>.
    Found 1-bit register for signal <en_idata>.
    Found 1-bit xor2 for signal <en_idata$xor0000> created at line 173.
    Found 4-bit up counter for signal <fifo_data_in_addr>.
    Found 4-bit register for signal <fifo_data_in_addr_saved>.
    Found 4-bit subtractor for signal <fifo_data_in_addr_saved$sub0000> created at line 403.
    Found 4-bit register for signal <fifo_hact_in_addr>.
    Found 4-bit subtractor for signal <fifo_hact_in_addr$sub0000> created at line 401.
    Found 4-bit up counter for signal <fifo_out_addr>.
    Found 14-bit down counter for signal <hact_count>.
    Found 1-bit register for signal <hact_count_zero>.
    Found 14-bit register for signal <hact_length_sync>.
    Found 4-bit register for signal <hact_q0_d>.
    Found 1-bit register for signal <hact_q1>.
    Found 4-bit register for signal <hact_q1_d>.
    Found 1-bit register for signal <hact_regen_isync>.
    Found 1-bit register for signal <hact_regen_sync>.
    Found 1-bit register for signal <hact_selected>.
    Found 1-bit register for signal <hact_selected_2_cycles>.
    Found 2-bit register for signal <hact_selected_d>.
    Found 1-bit register for signal <hact_vd>.
    Found 14-bit register for signal <idi14>.
    Found 1-bit register for signal <ihact_rst_in>.
    Found 1-bit register for signal <inv_en_idata>.
    Found 1-bit register for signal <inv_gclk_idata>.
    Found 1-bit register for signal <mode_12bits_sync>.
    Found 1-bit register for signal <mode_14bits_sync>.
    Found 1-bit register for signal <mode_alt_sync>.
    Found 2-bit updown counter for signal <phase90sel>.
    Found 3-bit updown counter for signal <phase_hact_sel>.
    Found 3-bit register for signal <phase_hact_sel_sync>.
    Found 1-bit register for signal <pre_en_idata>.
    Found 3-bit register for signal <pre_reset_out_fifo>.
    Found 3-bit register for signal <pre_reset_out_fifo_back>.
    Found 1-bit register for signal <pre_shact_d>.
    Found 1-bit register for signal <pre_svact_d>.
    Found 1-bit register for signal <reset_out_fifo>.
    Found 1-bit register for signal <reset_out_fifo_back>.
    Found 1-bit register for signal <rq>.
    Found 1-bit register for signal <rq_back>.
    Found 2-bit register for signal <shact_zero>.
    Found 2-bit register for signal <sync_alt_d>.
    Found 1-bit register for signal <vact_bypass>.
    Found 4-bit register for signal <vact_q0_d>.
    Found 1-bit register for signal <vact_q1>.
    Found 4-bit register for signal <vact_q1_d>.
    Found 1-bit register for signal <vact_sel_d>.
    Found 1-bit register for signal <vact_sel_dd>.
    Found 1-bit register for signal <vact_selected>.
    Found 1-bit register for signal <vact_selected_2_cycles>.
    Found 2-bit register for signal <vact_selected_d>.
    Found 1-bit register for signal <vact_vd>.
    Found 1-bit register for signal <wait_reset_back>.
    Summary:
	inferred   6 Counter(s).
	inferred 128 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <sensor_phase353> synthesized.


Synthesizing Unit <dcm333>.
    Related source file is "clkios353.v".
WARNING:Xst:647 - Input <sdcl_fb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <gsdclk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dcm_done>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dcm333> synthesized.


Synthesizing Unit <i2csbr>.
    Related source file is "i2csbr.v".
WARNING:Xst:646 - Signal <wrs_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrd_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wra_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sdasp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2c_active_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <wrd_stb>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <rd_req>.
    Found 1-bit register for signal <wra_stb>.
    Found 16-bit register for signal <sr>.
    Found 1-bit register for signal <acknw>.
    Found 4-bit up counter for signal <bcntr>.
    Found 1-bit register for signal <rd>.
    Found 1-bit register for signal <rd_d>.
    Found 8-bit register for signal <rd_sr>.
    Found 1-bit register for signal <sclf>.
    Found 1-bit register for signal <sclp>.
    Found 3-bit register for signal <sclr>.
    Found 1-bit register for signal <sdamf>.
    Found 1-bit register for signal <sdamp>.
    Found 3-bit register for signal <sdamr>.
    Found 1-bit register for signal <sdasf>.
    Found 3-bit register for signal <sdasr>.
    Found 1-bit register for signal <slave_en_sync>.
    Found 1-bit register for signal <start_d>.
    Found 1-bit register for signal <this_ackn>.
    Found 1-bit register for signal <this_sa>.
    Found 1-bit register for signal <wr_d>.
    Found 1-bit register for signal <wra>.
    Found 1-bit register for signal <wrd>.
    Found 1-bit register for signal <wrs>.
    Summary:
	inferred   1 Counter(s).
	inferred  54 D-type flip-flop(s).
Unit <i2csbr> synthesized.


Synthesizing Unit <sddrio0_1>.
    Related source file is "ioports353.v".
Unit <sddrio0_1> synthesized.


Synthesizing Unit <sddrio0_2>.
    Related source file is "ioports353.v".
Unit <sddrio0_2> synthesized.


Synthesizing Unit <sddrio0_3>.
    Related source file is "ioports353.v".
Unit <sddrio0_3> synthesized.


Synthesizing Unit <sddrio0_4>.
    Related source file is "ioports353.v".
Unit <sddrio0_4> synthesized.


Synthesizing Unit <sddrio0_5>.
    Related source file is "ioports353.v".
Unit <sddrio0_5> synthesized.


Synthesizing Unit <sddrio0_6>.
    Related source file is "ioports353.v".
Unit <sddrio0_6> synthesized.


Synthesizing Unit <sddrio0_7>.
    Related source file is "ioports353.v".
Unit <sddrio0_7> synthesized.


Synthesizing Unit <sddrio0_8>.
    Related source file is "ioports353.v".
Unit <sddrio0_8> synthesized.


Synthesizing Unit <sddrio0_9>.
    Related source file is "ioports353.v".
Unit <sddrio0_9> synthesized.


Synthesizing Unit <sddrio0_10>.
    Related source file is "ioports353.v".
Unit <sddrio0_10> synthesized.


Synthesizing Unit <sddrio0_11>.
    Related source file is "ioports353.v".
Unit <sddrio0_11> synthesized.


Synthesizing Unit <sddrio0_12>.
    Related source file is "ioports353.v".
Unit <sddrio0_12> synthesized.


Synthesizing Unit <sddrio0_13>.
    Related source file is "ioports353.v".
Unit <sddrio0_13> synthesized.


Synthesizing Unit <sddrio0_14>.
    Related source file is "ioports353.v".
Unit <sddrio0_14> synthesized.


Synthesizing Unit <sddrio0_15>.
    Related source file is "ioports353.v".
Unit <sddrio0_15> synthesized.


Synthesizing Unit <sddrio0_16>.
    Related source file is "ioports353.v".
Unit <sddrio0_16> synthesized.


Synthesizing Unit <sddrdm0>.
    Related source file is "ioports353.v".
Unit <sddrdm0> synthesized.


Synthesizing Unit <sdo0_2>.
    Related source file is "ioports353.v".
Unit <sdo0_2> synthesized.


Synthesizing Unit <dqs2_0_1>.
    Related source file is "ioports353.v".
Unit <dqs2_0_1> synthesized.


Synthesizing Unit <dqs2_0_2>.
    Related source file is "ioports353.v".
Unit <dqs2_0_2> synthesized.


Synthesizing Unit <channel_wr>.
    Related source file is "channel_wr.v".
WARNING:Xst:647 - Input <x_max<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <y_shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x_shift<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ny_max> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fill_order> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <y<12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <page_prepared0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <page_prepared> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ny_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ny> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <init0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <len>.
    Found 12-bit register for signal <sa<21:10>>.
    Found 9-bit register for signal <sa<8:0>>.
    Found 1-bit register for signal <rq_urgent>.
    Found 1-bit register for signal <rq>.
    Found 10-bit up counter for signal <a>.
    Found 1-bit register for signal <a_d>.
    Found 2-bit register for signal <bank>.
    Found 14-bit comparator equal for signal <bank$cmp_eq0000> created at line 191.
    Found 8-bit comparator not equal for signal <bank$cmp_ne0000> created at line 188.
    Found 5-bit updown counter for signal <full_pages_in_buffer>.
    Found 8-bit up counter for signal <ibwe_cnt>.
    Found 1-bit register for signal <init_pclk>.
    Found 7-bit up accumulator for signal <nx>.
    Found 8-bit comparator equal for signal <nx$cmp_eq0000> created at line 188.
    Found 8-bit up counter for signal <nx_cnt>.
    Found 1-bit register for signal <re>.
    Found 12-bit register for signal <y<11:0>>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Accumulator(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <channel_wr> synthesized.


Synthesizing Unit <channel_rd>.
    Related source file is "channel_rd.v".
WARNING:Xst:647 - Input <next_line> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x_max<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <y_shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x_shift<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ny_max> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fill_order> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <y<12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <page_used0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <page_used> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <obpage> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <obaddr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ny_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ny> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <init0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <len>.
    Found 12-bit register for signal <sa<21:10>>.
    Found 9-bit register for signal <sa<8:0>>.
    Found 1-bit register for signal <rq_urgent>.
    Found 1-bit register for signal <rq>.
    Found 11-bit up counter for signal <a>.
    Found 2-bit register for signal <bank>.
    Found 14-bit comparator equal for signal <bank$cmp_eq0000> created at line 186.
    Found 8-bit comparator not equal for signal <bank$cmp_ne0000> created at line 183.
    Found 2-bit register for signal <ch1a_d>.
    Found 1-bit register for signal <init_pclk>.
    Found 7-bit up accumulator for signal <nx>.
    Found 8-bit comparator equal for signal <nx$cmp_eq0000> created at line 183.
    Found 8-bit up counter for signal <nx_cnt>.
    Found 8-bit up counter for signal <obre_cnt>.
    Found 3-bit updown counter for signal <rq_cnt>.
    Found 1-bit register for signal <we>.
    Found 12-bit register for signal <y<11:0>>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Accumulator(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <channel_rd> synthesized.


Synthesizing Unit <channel_rd_short>.
    Related source file is "channel_rd_short.v".
WARNING:Xst:647 - Input <next_line> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x_max<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <y_shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x_shift<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ny_max> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fill_order> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <y<12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <page_used0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <page_used> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <obpage> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <obdat_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <obdat_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <obdat_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <obaddr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ny_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ny> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <init0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1a_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <sa<21>> equivalent to <sa<20>> has been removed
    Found 5-bit register for signal <len>.
    Found 11-bit register for signal <sa<20:10>>.
    Found 9-bit register for signal <sa<8:0>>.
    Found 1-bit register for signal <rq_urgent>.
    Found 1-bit register for signal <rq>.
    Found 11-bit up counter for signal <a>.
    Found 2-bit register for signal <bank>.
    Found 1-bit register for signal <init_pclk>.
    Found 7-bit up accumulator for signal <nx>.
    Found 8-bit up counter for signal <nx_cnt>.
    Found 8-bit up counter for signal <obre_cnt>.
    Found 3-bit updown counter for signal <rq_cnt>.
    Found 1-bit register for signal <we>.
    Found 12-bit register for signal <y<11:0>>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Accumulator(s).
	inferred  43 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <channel_rd_short> synthesized.


Synthesizing Unit <MSRL16_1>.
    Related source file is "macros353.v".
Unit <MSRL16_1> synthesized.


Synthesizing Unit <sddrio16>.
    Related source file is "ioports353.v".
Unit <sddrio16> synthesized.


Synthesizing Unit <sddrdm>.
    Related source file is "ioports353.v".
Unit <sddrdm> synthesized.


Synthesizing Unit <sdo1_2>.
    Related source file is "ioports353.v".
Unit <sdo1_2> synthesized.


Synthesizing Unit <dqs2>.
    Related source file is "ioports353.v".
WARNING:Xst:646 - Signal <t2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dqs2> synthesized.


Synthesizing Unit <mcontr_arbiter>.
    Related source file is "mcontr_arbiter.v".
    Found 9-bit register for signal <start>.
    Found 6-bit register for signal <sddo_sel>.
    Found 9-bit register for signal <channel>.
    Found 1-bit register for signal <start_lnrd>.
    Found 1-bit register for signal <start_lnwr>.
    Found 9-bit register for signal <busy>.
    Found 3-bit down counter for signal <cntr>.
    Found 18-bit register for signal <frosen_rq>.
    Found 1-bit register for signal <pre2start>.
    Found 1-bit register for signal <prestart>.
    Found 1-bit register for signal <want>.
    Summary:
	inferred   1 Counter(s).
	inferred  56 D-type flip-flop(s).
Unit <mcontr_arbiter> synthesized.


Synthesizing Unit <mcontr_line_wr>.
    Related source file is "mcontr_line_wr.v".
    Found 1-bit register for signal <predrun>.
    Found 1-bit register for signal <drive_dq3>.
    Found 1-bit register for signal <inuse3>.
    Found 1-bit register for signal <dmask3>.
    Found 1-bit register for signal <pre3act>.
    Found 1-bit register for signal <pre3pre>.
    Found 13-bit register for signal <pre3sda>.
    Found 2-bit register for signal <pre3sdb>.
    Found 1-bit register for signal <drive_sd3>.
    Found 1-bit register for signal <pre3wr>.
    Found 1-bit register for signal <drive_dq3_off>.
    Found 1-bit register for signal <drun>.
    Found 1-bit register for signal <fullpage>.
    Found 6-bit down counter for signal <left>.
    Found 10-bit adder for signal <pre3sda$add0000> created at line 147.
    Found 13-bit adder for signal <pre3sda$addsub0000> created at line 143.
    Found 4-bit comparator equal for signal <pre3sda$cmp_eq0000> created at line 146.
    Found 1-bit xor2 for signal <pre3sdb_1$xor0000> created at line 152.
    Found 1-bit register for signal <pre4act1>.
    Found 1-bit register for signal <pre4act2>.
    Found 1-bit register for signal <pre4pre>.
    Found 1-bit register for signal <pre4pre1>.
    Found 1-bit register for signal <pre4pre2>.
    Found 1-bit register for signal <pre4wr>.
    Found 1-bit register for signal <pre4wr1>.
    Found 1-bit register for signal <pre4wr_else>.
    Found 1-bit register for signal <pre5act2>.
    Found 1-bit register for signal <pre5wr>.
    Found 1-bit register for signal <preprenext>.
    Summary:
	inferred   1 Counter(s).
	inferred  37 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <mcontr_line_wr> synthesized.


Synthesizing Unit <mcontr_line_rd>.
    Related source file is "mcontr_line_rd.v".
WARNING:Xst:646 - Signal <next_ca> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <prenext>.
    Found 1-bit register for signal <predrun>.
    Found 1-bit register for signal <inuse3>.
    Found 1-bit register for signal <pre3act>.
    Found 1-bit register for signal <pre3rd>.
    Found 1-bit register for signal <dqs_re3>.
    Found 1-bit register for signal <pre3pre>.
    Found 13-bit register for signal <pre3sda>.
    Found 2-bit register for signal <pre3sdb>.
    Found 1-bit register for signal <fullpage>.
    Found 6-bit down counter for signal <left>.
    Found 10-bit adder for signal <pre3sda$add0000> created at line 164.
    Found 13-bit adder for signal <pre3sda$addsub0000> created at line 160.
    Found 4-bit comparator equal for signal <pre3sda$cmp_eq0000> created at line 163.
    Found 1-bit xor2 for signal <pre3sdb_1$xor0000> created at line 169.
    Found 1-bit register for signal <pre4act1>.
    Found 1-bit register for signal <pre4act2>.
    Found 1-bit register for signal <pre4pre>.
    Found 1-bit register for signal <pre4pre1>.
    Found 1-bit register for signal <pre4pre2>.
    Found 1-bit register for signal <pre4pre3>.
    Found 1-bit register for signal <pre4rd>.
    Found 1-bit register for signal <pre4rd1>.
    Found 1-bit register for signal <pre4rd_else>.
    Found 1-bit register for signal <pre5act2>.
    Found 1-bit register for signal <pre5rd>.
    Summary:
	inferred   1 Counter(s).
	inferred  34 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <mcontr_line_rd> synthesized.


Synthesizing Unit <sdo15_2>.
    Related source file is "ioports353.v".
Unit <sdo15_2> synthesized.


Synthesizing Unit <mcontr>.
    Related source file is "mcontr359.v".
WARNING:Xst:1305 - Output <mdo> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <piorw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ch4_last_line> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ch5_a_out> is never assigned. Tied to value 0000000000000000000000.
WARNING:Xst:1305 - Output <ch4_a_out> is never assigned. Tied to value 0000000000000000000000.
WARNING:Xst:1305 - Output <nst> is never assigned. Tied to value 0000000000.
WARNING:Xst:647 - Input <wnr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <nstx> is never assigned. Tied to value 00000.
WARNING:Xst:1305 - Output <nsty> is never assigned. Tied to value 00000.
WARNING:Xst:1780 - Signal <used_4_sb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tok_rd_dav> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tok_frame_writtens> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tok_frame_written> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <start_chn<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snb_msbs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sddo_wpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sddo_tw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sddo_sel_dd<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sddo_sel_dd<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sddo_sel_dd<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <prenext_wpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <prenext_tw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <prenext_tr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <prenext_t20x20> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <prenext_rpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <predrun_t20x20> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3wr_wpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3wr_tw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3sdb_wpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3sdb_tw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3sdb_tr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3sdb_t20x20> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3sdb_rpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3sda_wpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3sda_tw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3sda_tr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3sda_t20x20> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3sda_rpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3rd_tr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3rd_t20x20> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3rd_rpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3pre_wpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3pre_tw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3pre_tr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3pre_t20x20> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3pre_rpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3act_wpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3act_tw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3act_tr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3act_t20x20> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre3act_rpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <obre> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <obdat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <obadr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ntile_y> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ntile_x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <inuse3_wpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <inuse3_tw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <inuse3_tr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <inuse3_t20x20> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <inuse3_rpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inuse3_refr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ibwe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ibdat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ibadr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enrq_chn<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <drive_sd3_wpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <drive_sd3_tw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <drive_dq3_wpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <drive_dq3_tw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dqs_re3_tr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dqs_re3_t20x20> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dqs_re3_rpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dmask3_wpf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dmask3_tw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <compr_tk_data_we> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <compr_tk_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chn5_len> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chn4_len> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chn3_len> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chn2_len> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <channel<8:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch3_wnr_current> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch3_wnr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch3_sa> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch3_read_block> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch3_read_ahead> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch3_next_block> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch2_sync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch2_sa> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1_y_shift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1_y_max> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1_x_shift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1_x_max> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1_sa> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1_ny_max> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1_nx_max> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch0_y_shift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch0_y_max> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch0_x_shift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch0_x_max> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch0_sa> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch0_ny_max> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch0_nx_max> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch0_next_line_clone> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch0_line_number> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit register for signal <pre2sda>.
    Found 2-bit register for signal <pre2sdb>.
    Found 1-bit register for signal <drive_dq2>.
    Found T flip-flop for signal <tok_frame_num_wr>.
    Found 1-bit register for signal <dmask2>.
    Found 32-bit register for signal <sddo>.
    Found 1-bit register for signal <drive_sd2>.
    Found 1-bit register for signal <dqs_re>.
    Found 1-bit register for signal <next>.
    Found 6-bit register for signal <sddo_sel_d>.
    Found 6-bit register for signal <sddo_sel_dd>.
    Summary:
	inferred   1 T-type flip-flop(s).
	inferred  64 D-type flip-flop(s).
Unit <mcontr> synthesized.


Synthesizing Unit <x359>.
    Related source file is "x359.v".
WARNING:Xst:1780 - Signal <xfpgatdo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <xfpgastat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <xclk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vjump> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trig_rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trig_aro2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trig_aro1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stereo_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stch5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stch3_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stch1_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <spxd3<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <spxd2<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <spxd1<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sphase> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sp0_vact> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sp0_hact> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sp0_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sens_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sens_a1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sens_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <select_ipx_spx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sdram_wpage> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sdram_cnt_C> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sdram_cnt_B> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sdram_cnt_A> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sclk90> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sclk180> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sa_int> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <res_ready> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <res_oe_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <res_do_max> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <res_a_max> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <regfil_do> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:1780 - Signal <rd_regs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <px_vact_go_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <px_vact_go> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <px_vact2_dd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <px_vact1_dd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <px_hact2_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <px_hact1_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <px_d2a_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <px_d2a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sclk90> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sclk270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sclk180> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_sclk0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pre_dir_N_fl<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pio_usec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pio_sec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_clk2_cnt_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <n_lines_reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <mcontr_init_out<8:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mcontr_init_out<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <isdclk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipxd_buffered_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipxd3_dl3_neg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipxd3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipxd2_dl3_neg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipxd2_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipxd2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipxd1_dl3_neg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipxd1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_vact_buffered_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_vact3_dl1_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_vact3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_vact2_dl1_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_vact2_dd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_vact2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_vact1_dl1_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_vact1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_mrst3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_mrst2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_mrst1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_hact_buffered_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_hact3_dl1_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_hact3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_hact2_dl1_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_hact2_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_hact2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_hact1_dl1_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_hact1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_cnvsync3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_cnvsync2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_cnvsync1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_cnvclk3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_cnvclk2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_cnvclk1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ipx_bpf_direct_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_bpf_direct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ipx_bpf3_dl> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ipx_bpf3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ipx_bpf2_dl> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ipx_bpf2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ipx_bpf1_dl> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ipx_bpf1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_arst3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_arst2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_arst1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_aro3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_aro2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipx_aro1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <io_pins> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <icnvsync> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <icnvclk> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ia<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2c_wra_stb_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2c_stop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2c_slave_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2c_rd_stb_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2c_mux> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2c_brd_address> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2c_aux_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hl_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hist_do> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <framen> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <fpn_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fpn_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fisum_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fisum> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ext_i2c_disable> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <dsdo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dma_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dma_d0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcm_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcm2_status<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcm1_status> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcm1_locked> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dclk3_status<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dclk3_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dclk2_status<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dclk2_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dclk1_status<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dclk1_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data12bits> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data10bits> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <da_trig_delay> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <da_test_sdram_rd_dd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <da_test_sdram_rd_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <da_test_sdram_dd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <da_test_sdram_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da_set_mux_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <da_ddr_buf_r_ddd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da_dcm2_dd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ctrl_reg<31:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <corr_finished> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <corr_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <chn_mux_d<15:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <chn_mux_d<8:7>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <chn_mux_32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chn_mux<15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chn_mux<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch5a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch4a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch4_wpage_imt_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch4_wpage_imt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch3do<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch3a_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ch3a_buffered> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:1780 - Signal <ch3_vact_imt_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch3_hact_imt_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch3_blank_line_ready_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch3_blank_line_ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch3_a_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch2_a_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1do<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch1_vact_imt_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch1_read_allow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch1_hact_imt_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch1_fill_order> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch1_blank_line_ready_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1_blank_line_ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1_a_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch0_test_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch0_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch0_a_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <buf_pix_cnt_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <buf_pix_cnt2_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bdo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <aror3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <aror2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <aror1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ao_wire> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_check_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PX_MRST3_INT0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PX_MRST2_INT0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PX_MRST1_INT0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PX_ARST3_INT0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PX_ARST2_INT0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PX_ARST1_INT0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PX_ARO3_INT0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PX_ARO2_INT0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PX_ARO1_INT0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EnV3_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EnV3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EnV2_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <EnV2_buf_d> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <EnV2_buf> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <EnV2> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:1780 - Signal <EnV1_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EnV1_buf_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EnV1_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EnV1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <i2c_j3_allow> equivalent to <i2c_j2_allow> has been removed
    Register <i2c_j4_allow> equivalent to <i2c_j2_allow> has been removed
    Register <pre_ipx_vact_direct_d> equivalent to <ivd_del> has been removed
    Found 18-bit subtractor for signal <$sub0000> created at line 2488.
    Found 18-bit subtractor for signal <$sub0001> created at line 2494.
    Found 18-bit subtractor for signal <$sub0002> created at line 2562.
    Found 18-bit subtractor for signal <$sub0003> created at line 2568.
    Found 18-bit subtractor for signal <$sub0004> created at line 3013.
    Found 1-bit register for signal <addr_2bits_disable>.
    Found 1-bit register for signal <addr_2bits_disable_d>.
    Found 1-bit register for signal <addr_2bits_disable_dd>.
    Found 1-bit register for signal <addr_2bits_eeprom_disable>.
    Found 1-bit register for signal <addr_2bits_eeprom_disable_d>.
    Found 1-bit register for signal <addr_2bits_eeprom_disable_dd>.
    Found 1-bit register for signal <aror>.
    Found 16-bit up counter for signal <aror_cnt>.
    Found 1-bit register for signal <arstr>.
    Found 16-bit register for signal <BL0>.
    Found 16-bit register for signal <BL1>.
    Found 10-bit up counter for signal <bram_cnt_A>.
    Found 10-bit up counter for signal <bram_cnt_B>.
    Found 16-bit register for signal <bram_do>.
    Found 16-bit up counter for signal <buf_cnt>.
    Found 18-bit comparator equal for signal <buf_cnt$cmp_eq0000> created at line 2628.
    Found 16-bit up counter for signal <buf_cnt2>.
    Found 18-bit comparator equal for signal <buf_cnt2$cmp_eq0000> created at line 2647.
    Found 1-bit register for signal <buf_cnt_en>.
    Found 16-bit comparator equal for signal <buf_cnt_en$cmp_eq0000> created at line 2621.
    Found 1-bit register for signal <buf_cnt_en2>.
    Found 16-bit comparator equal for signal <buf_cnt_en2$cmp_eq0000> created at line 2640.
    Found 1-bit register for signal <buf_cnt_en2_d>.
    Found 1-bit register for signal <buf_cnt_en_d>.
    Found 1-bit register for signal <buf_lock>.
    Found 1-bit register for signal <buf_lock_d>.
    Found 16-bit up counter for signal <buf_pix_cnt>.
    Found 16-bit up counter for signal <buf_pix_cnt2>.
    Found 1-bit register for signal <ch0_frame_en>.
    Found 1-bit register for signal <ch0_frame_ready>.
    Found 1-bit register for signal <ch0_frame_ready_d>.
    Found 4-bit updown counter for signal <ch0_frames_in_sdram>.
    Found 16-bit up counter for signal <ch0_hact_cnt>.
    Found 16-bit register for signal <ch0_N_fl>.
    Found 16-bit register for signal <ch0_N_fp>.
    Found 1-bit register for signal <ch0_wpage>.
    Found 1-bit register for signal <ch0_wpage_last>.
    Found 11-bit up counter for signal <ch0a>.
    Found 4-bit adder for signal <ch0a$add0000> created at line 2009.
    Found 16-bit up counter for signal <ch1_blank_cnt>.
    Found 1-bit register for signal <ch1_blank_cnt_en>.
    Found 18-bit comparator equal for signal <ch1_blank_cnt_en$cmp_eq0000> created at line 2568.
    Found 1-bit register for signal <ch1_blank_cnt_en_d>.
    Found 1-bit register for signal <ch1_blank_hact_imt>.
    Found 18-bit comparator equal for signal <ch1_blank_hact_imt$cmp_eq0000> created at line 2562.
    Found 1-bit register for signal <ch1_blank_hact_imt_d>.
    Found 16-bit up counter for signal <ch1_blank_line_cnt>.
    Found 1-bit register for signal <ch1_blank_line_done_d>.
    Found 1-bit register for signal <ch1_blank_lines_done>.
    Found 16-bit comparator not equal for signal <ch1_blank_lines_done$cmp_ne0000> created at line 2580.
    Found 1-bit register for signal <ch1_blank_vact_imt>.
    Found 16-bit up counter for signal <ch1_blank_vact_imt_cnt>.
    Found 1-bit register for signal <ch1_block_reads>.
    Found 16-bit comparator equal for signal <ch1_block_reads$cmp_eq0000> created at line 2217.
    Found 1-bit register for signal <ch1_frame_done>.
    Found 16-bit comparator not equal for signal <ch1_frame_done$cmp_ne0000> created at line 2260.
    Found 1-bit register for signal <ch1_hact_delay>.
    Found 1-bit register for signal <ch1_hact_imt>.
    Found 1-bit register for signal <ch1_hact_imt_d>.
    Found 12-bit up counter for signal <ch1_line_cnt>.
    Found 1-bit register for signal <ch1_line_done>.
    Found 12-bit comparator not equal for signal <ch1_line_done$cmp_ne0000> created at line 2252.
    Found 1-bit register for signal <ch1_line_done_d>.
    Found 16-bit up counter for signal <ch1_line_pause_cnt>.
    Found 1-bit register for signal <ch1_line_pause_cnt_en>.
    Found 16-bit comparator equal for signal <ch1_line_pause_cnt_en$cmp_eq0000> created at line 2188.
    Found 1-bit register for signal <ch1_line_pause_cnt_en_d>.
    Found 1-bit register for signal <ch1_line_ready>.
    Found 1-bit register for signal <ch1_line_ready_d>.
    Found 12-bit up counter for signal <ch1_n_lines_cnt>.
    Found 16-bit up counter for signal <ch1_n_lines_err>.
    Found 12-bit register for signal <ch1_n_lines_reg>.
    Found 14-bit comparator equal for signal <ch1_n_lines_reg$cmp_eq0000> created at line 3269.
    Found 1-bit register for signal <ch1_n_lines_reset>.
    Found 12-bit up counter for signal <ch1_n_pixels_cnt>.
    Found 16-bit up counter for signal <ch1_n_pixels_err>.
    Found 12-bit register for signal <ch1_n_pixels_reg>.
    Found 16-bit comparator equal for signal <ch1_n_pixels_reg$cmp_eq0000> created at line 3286.
    Found 1-bit register for signal <ch1_read_start>.
    Found 1-bit register for signal <ch1_vact_imt>.
    Found 16-bit up counter for signal <ch1_vact_imt_cnt>.
    Found 12-bit up counter for signal <ch1a>.
    Found 5-bit adder for signal <ch1a$add0000> created at line 2239.
    Found 12-bit comparator equal for signal <ch1a$cmp_eq0000> created at line 2239.
    Found 16-bit up counter for signal <ch1weo_cnt>.
    Found 1-bit register for signal <ch2_frame_en>.
    Found 1-bit register for signal <ch2_frame_ready>.
    Found 1-bit register for signal <ch2_frame_ready_d>.
    Found 4-bit updown counter for signal <ch2_frames_in_sdram>.
    Found 16-bit up counter for signal <ch2_hact_cnt>.
    Found 16-bit register for signal <ch2_N_fl>.
    Found 16-bit register for signal <ch2_N_fp>.
    Found 12-bit up counter for signal <ch2_n_lines_cnt>.
    Found 16-bit up counter for signal <ch2_n_lines_err>.
    Found 12-bit register for signal <ch2_n_lines_reg>.
    Found 14-bit comparator equal for signal <ch2_n_lines_reg$cmp_eq0000> created at line 3305.
    Found 1-bit register for signal <ch2_n_lines_reset>.
    Found 12-bit up counter for signal <ch2_n_pixels_cnt>.
    Found 16-bit up counter for signal <ch2_n_pixels_err>.
    Found 12-bit register for signal <ch2_n_pixels_reg>.
    Found 16-bit comparator equal for signal <ch2_n_pixels_reg$cmp_eq0000> created at line 3322.
    Found 1-bit register for signal <ch2_wpage>.
    Found 1-bit register for signal <ch2_wpage_last>.
    Found 11-bit up counter for signal <ch2a>.
    Found 4-bit adder for signal <ch2a$add0000> created at line 2122.
    Found 16-bit up counter for signal <ch3_blank_cnt>.
    Found 1-bit register for signal <ch3_blank_cnt_en>.
    Found 18-bit comparator equal for signal <ch3_blank_cnt_en$cmp_eq0000> created at line 2494.
    Found 1-bit register for signal <ch3_blank_cnt_en_d>.
    Found 1-bit register for signal <ch3_blank_hact_imt>.
    Found 18-bit comparator equal for signal <ch3_blank_hact_imt$cmp_eq0000> created at line 2488.
    Found 1-bit register for signal <ch3_blank_hact_imt_d>.
    Found 16-bit up counter for signal <ch3_blank_line_cnt>.
    Found 1-bit register for signal <ch3_blank_line_done_d>.
    Found 1-bit register for signal <ch3_blank_lines_done>.
    Found 16-bit comparator not equal for signal <ch3_blank_lines_done$cmp_ne0000> created at line 2506.
    Found 1-bit register for signal <ch3_blank_vact_imt>.
    Found 16-bit up counter for signal <ch3_blank_vact_imt_cnt>.
    Found 1-bit register for signal <ch3_block_reads>.
    Found 16-bit comparator equal for signal <ch3_block_reads$cmp_eq0000> created at line 2328.
    Found 1-bit register for signal <ch3_frame_done>.
    Found 16-bit comparator not equal for signal <ch3_frame_done$cmp_ne0000> created at line 2371.
    Found 1-bit register for signal <ch3_hact_delay>.
    Found 1-bit register for signal <ch3_hact_imt>.
    Found 1-bit register for signal <ch3_hact_imt_d>.
    Found 12-bit up counter for signal <ch3_line_cnt>.
    Found 1-bit register for signal <ch3_line_done>.
    Found 12-bit comparator not equal for signal <ch3_line_done$cmp_ne0000> created at line 2363.
    Found 1-bit register for signal <ch3_line_done_d>.
    Found 16-bit up counter for signal <ch3_line_pause_cnt>.
    Found 1-bit register for signal <ch3_line_pause_cnt_en>.
    Found 16-bit comparator equal for signal <ch3_line_pause_cnt_en$cmp_eq0000> created at line 2300.
    Found 1-bit register for signal <ch3_line_pause_cnt_en_d>.
    Found 1-bit register for signal <ch3_line_ready>.
    Found 1-bit register for signal <ch3_line_ready_d>.
    Found 12-bit up counter for signal <ch3_n_lines_cnt>.
    Found 16-bit up counter for signal <ch3_n_lines_err>.
    Found 12-bit register for signal <ch3_n_lines_reg>.
    Found 14-bit comparator equal for signal <ch3_n_lines_reg$cmp_eq0000> created at line 3342.
    Found 1-bit register for signal <ch3_n_lines_reset>.
    Found 12-bit up counter for signal <ch3_n_pixels_cnt>.
    Found 16-bit up counter for signal <ch3_n_pixels_err>.
    Found 12-bit register for signal <ch3_n_pixels_reg>.
    Found 16-bit comparator equal for signal <ch3_n_pixels_reg$cmp_eq0000> created at line 3359.
    Found 1-bit register for signal <ch3_read_start>.
    Found 1-bit register for signal <ch3_vact_imt>.
    Found 16-bit up counter for signal <ch3_vact_imt_cnt>.
    Found 12-bit up counter for signal <ch3a>.
    Found 5-bit adder for signal <ch3a$add0000> created at line 2350.
    Found 12-bit comparator equal for signal <ch3a$cmp_eq0000> created at line 2350.
    Found 16-bit up counter for signal <ch3weo_cnt>.
    Found 16-bit up counter for signal <ch5weo_cnt>.
    Found 16-bit up counter for signal <check_counter>.
    Found 16-bit register for signal <chn_mux>.
    Found 7-bit register for signal <chn_mux_d<6:0>>.
    Found 7-bit comparator not equal for signal <chn_mux_d_6$cmp_ne0000> created at line 2895.
    Found 1-bit register for signal <combine_into_two_frames>.
    Found 1-bit register for signal <da_ddr_buf_r_d>.
    Found 1-bit register for signal <da_ddr_buf_r_dd>.
    Found 1-bit register for signal <da_ddr_buf_w_d>.
    Found 1-bit register for signal <da_ddr_buf_w_dd>.
    Found 2-bit register for signal <dcm1_ph90>.
    Found 9-bit register for signal <dcm1_reg>.
    Found 9-bit updown counter for signal <dcm2_cnt>.
    Found 1-bit register for signal <dcm2_en>.
    Found 1-bit register for signal <dcm2_incdec>.
    Found 9-bit register for signal <dcm2_reg>.
    Found 9-bit updown counter for signal <dcm_s1_cnt>.
    Found 1-bit register for signal <dcm_s1_en>.
    Found 1-bit xor2 for signal <dcm_s1_en$xor0000> created at line 524.
    Found 1-bit register for signal <dcm_s1_incdec>.
    Found 2-bit updown counter for signal <dcm_s1_ph90>.
    Found 9-bit register for signal <dcm_s1_reg>.
    Found 9-bit updown counter for signal <dcm_s2_cnt>.
    Found 1-bit register for signal <dcm_s2_en>.
    Found 1-bit register for signal <dcm_s2_incdec>.
    Found 2-bit updown counter for signal <dcm_s2_ph90>.
    Found 9-bit register for signal <dcm_s2_reg>.
    Found 9-bit updown counter for signal <dcm_s3_cnt>.
    Found 1-bit register for signal <dcm_s3_en>.
    Found 1-bit register for signal <dcm_s3_incdec>.
    Found 2-bit updown counter for signal <dcm_s3_ph90>.
    Found 9-bit register for signal <dcm_s3_reg>.
    Found 12-bit up counter for signal <ddr_addr_r>.
    Found 11-bit up counter for signal <ddr_addr_w>.
    Found 5-bit adder for signal <ddr_addr_w$add0000> created at line 1583.
    Found 16-bit register for signal <ddr_do>.
    Found 1-bit register for signal <ddr_pg_r>.
    Found 1-bit register for signal <ddr_pg_r_d>.
    Found 1-bit register for signal <ddr_pg_w>.
    Found 1-bit register for signal <ddr_pg_w_d>.
    Found 14-bit register for signal <dir_N_fl>.
    Found 16-bit register for signal <dir_N_fp>.
    Found 1-bit register for signal <disable_ch0>.
    Found 1-bit register for signal <disable_ch2>.
    Found 1-bit register for signal <disable_output>.
    Found 16-bit up counter for signal <env1_cnt>.
    Found 1-bit register for signal <EnV1_new>.
    Found 18-bit comparator equal for signal <EnV1_new$cmp_eq0000> created at line 3013.
    Found 16-bit up counter for signal <env2_cnt>.
    Found 1-bit register for signal <EnV2_new>.
    Found 16-bit up accumulator for signal <fosum>.
    Found 16-bit register for signal <fosum_reg>.
    Found 1-bit register for signal <fvact_direct>.
    Found 1-bit 4-to-1 multiplexer for signal <fvact_direct$mux0000>.
    Found 3-bit register for signal <hact_regen>.
    Found 1-bit register for signal <hact_vglued_d>.
    Found 16-bit up counter for signal <hl_cnt>.
    Found 16-bit register for signal <i2c_addr_ctrl>.
    Found 1-bit register for signal <i2c_aux_allow>.
    Found 8-bit up counter for signal <i2c_bit_cnt>.
    Found 4-bit up counter for signal <i2c_cnt>.
    Found 1-bit register for signal <i2c_j2_allow>.
    Found 1-bit xor2 for signal <i2c_j4_block_sensor$xor0000> created at line 1215.
    Found 8-bit register for signal <i2c_rdat>.
    Found 8-bit 4-to-1 multiplexer for signal <i2c_rdat$mux0000> created at line 1028.
    Found 8-bit register for signal <i2c_reg_addr>.
    Found 1-bit register for signal <i2c_scls_d>.
    Found 1-bit register for signal <i2c_sdaso_d>.
    Found 1-bit register for signal <i2c_sdaso_dd>.
    Found 2-bit register for signal <i2c_sensor_eeprom_mux>.
    Found 2-bit register for signal <i2c_sensor_mux>.
    Found 1-bit register for signal <i2c_wrd_stb_d>.
    Found 32-bit register for signal <idi>.
    Found 16-bit register for signal <idi_d>.
    Found 16-bit register for signal <idi_stored>.
    Found 1-bit register for signal <ihact>.
    Found 1-bit register for signal <ipx_hact1_dl1_neg>.
    Found 1-bit register for signal <ipx_hact1_dl2_neg>.
    Found 1-bit register for signal <ipx_hact2_dl1_neg>.
    Found 1-bit register for signal <ipx_hact2_dl2_neg>.
    Found 1-bit register for signal <ipx_hact3_dl1_neg>.
    Found 1-bit register for signal <ipx_hact3_dl2_neg>.
    Found 1-bit register for signal <ipx_hact_direct>.
    Found 1-bit register for signal <ipx_hact_direct_d>.
    Found 1-bit register for signal <ipx_vact1_del>.
    Found 1-bit register for signal <ipx_vact1_dl1_neg>.
    Found 1-bit register for signal <ipx_vact1_dl2_neg>.
    Found 1-bit register for signal <ipx_vact2_dl1_neg>.
    Found 1-bit register for signal <ipx_vact2_dl2_neg>.
    Found 1-bit register for signal <ipx_vact3_del>.
    Found 1-bit register for signal <ipx_vact3_dl1_neg>.
    Found 1-bit register for signal <ipx_vact3_dl2_neg>.
    Found 1-bit register for signal <ipx_vact_direct>.
    Found 1-bit register for signal <ipx_vact_direct_d>.
    Found 12-bit register for signal <ipxd1_dl1_neg>.
    Found 12-bit register for signal <ipxd1_dl2_neg>.
    Found 12-bit register for signal <ipxd2_dl1_neg>.
    Found 12-bit register for signal <ipxd2_dl2_neg>.
    Found 12-bit up counter for signal <ipxd3_cnt>.
    Found 12-bit register for signal <ipxd3_dl1_neg>.
    Found 12-bit register for signal <ipxd3_dl2_neg>.
    Found 12-bit register for signal <ipxd_direct>.
    Found 12-bit register for signal <ipxd_direct_d>.
    Found 2-bit register for signal <irun>.
    Found 1-bit register for signal <ivact>.
    Found 1-bit register for signal <ivd_del>.
    Found 16-bit up counter for signal <ivi_cnt>.
    Found 16-bit register for signal <ivi_reg>.
    Found 16-bit register for signal <IX0>.
    Found 16-bit register for signal <IX1>.
    Found 1-bit register for signal <let_go>.
    Found 18-bit comparator equal for signal <let_go$cmp_eq0000> created at line 3019.
    Found 1-bit register for signal <let_go_d>.
    Found 16-bit register for signal <MAX_DELAY>.
    Found 1-bit register for signal <mrstr>.
    Found 1-bit register for signal <mux_tap>.
    Found 8-bit register for signal <mux_tap_d>.
    Found 12-bit up counter for signal <n_lines_cnt>.
    Found 12-bit register for signal <n_lines_reg>.
    Found 14-bit comparator equal for signal <n_lines_reg$cmp_eq0000> created at line 3234.
    Found 12-bit up counter for signal <n_pixels_cnt>.
    Found 12-bit register for signal <n_pixels_reg>.
    Found 16-bit up counter for signal <new_clk0_cnt>.
    Found 16-bit register for signal <new_clk0_cnt_reg>.
    Found 16-bit up counter for signal <new_clk1_cnt>.
    Found 16-bit register for signal <new_clk1_cnt_reg>.
    Found 16-bit up counter for signal <new_clk2_cnt>.
    Found 1-bit register for signal <npretrist>.
    Found 1-bit register for signal <nsddqt>.
    Found 16-bit up counter for signal <output_frame_counter>.
    Found 8-bit up counter for signal <pclk_cnt>.
    Found 12-bit register for signal <pixd_vglued_d>.
    Found 16-bit register for signal <pre_BL0>.
    Found 16-bit register for signal <pre_BL1>.
    Found 16-bit register for signal <pre_ch0_N_fl>.
    Found 16-bit register for signal <pre_ch0_N_fp>.
    Found 1-bit register for signal <pre_ch1_hact_delay>.
    Found 16-bit register for signal <pre_ch2_N_fl>.
    Found 16-bit register for signal <pre_ch2_N_fp>.
    Found 1-bit register for signal <pre_ch3_hact_delay>.
    Found 16-bit register for signal <pre_dir_N_fl>.
    Found 16-bit register for signal <pre_dir_N_fp>.
    Found 1-bit register for signal <pre_disable_input>.
    Found 1-bit register for signal <pre_disable_output>.
    Found 16-bit up counter for signal <pre_hact_direct_cnt>.
    Found 1-bit register for signal <pre_hact_direct_d>.
    Found 3-bit register for signal <pre_hact_regen>.
    Found 1-bit register for signal <pre_ihact>.
    Found 1-bit register for signal <pre_ihact_d>.
    Found 1-bit register for signal <pre_ipx_hact_direct>.
    Found 1-bit 4-to-1 multiplexer for signal <pre_ipx_hact_direct$mux0000>.
    Found 1-bit register for signal <pre_ipx_vact_direct>.
    Found 1-bit 4-to-1 multiplexer for signal <pre_ipx_vact_direct$mux0000>.
    Found 12-bit register for signal <pre_ipxd_direct>.
    Found 12-bit 4-to-1 multiplexer for signal <pre_ipxd_direct$mux0000>.
    Found 1-bit register for signal <pre_ivact>.
    Found 1-bit register for signal <pre_ivact_d>.
    Found 16-bit register for signal <pre_IX0>.
    Found 16-bit register for signal <pre_IX1>.
    Found 16-bit register for signal <pre_px_data1>.
    Found 16-bit register for signal <pre_px_data2>.
    Found 1-bit register for signal <pre_px_hact1>.
    Found 16-bit up counter for signal <pre_px_hact1_cnt>.
    Found 1-bit register for signal <pre_px_hact1_d>.
    Found 1-bit register for signal <pre_px_hact2>.
    Found 16-bit up counter for signal <pre_px_hact2_cnt>.
    Found 1-bit register for signal <pre_px_hact2_d>.
    Found 1-bit register for signal <pre_px_vact1>.
    Found 16-bit comparator equal for signal <pre_px_vact1$cmp_eq0000> created at line 1944.
    Found 1-bit register for signal <pre_px_vact1_d>.
    Found 1-bit register for signal <pre_px_vact2>.
    Found 16-bit comparator equal for signal <pre_px_vact2$cmp_eq0000> created at line 2055.
    Found 1-bit register for signal <pre_px_vact2_d>.
    Found 12-bit register for signal <pre_pxdr>.
    Found 1-bit register for signal <pre_vg_mode>.
    Found 1-bit register for signal <pre_vg_mode_mux>.
    Found 16-bit register for signal <px_d1>.
    Found 16-bit register for signal <px_d1_d>.
    Found 16-bit register for signal <px_d2>.
    Found 16-bit register for signal <px_d2_d>.
    Found 1-bit register for signal <px_hact1_d>.
    Found 1-bit register for signal <px_hact1_dd>.
    Found 1-bit register for signal <px_hact1_rnm0>.
    Found 1-bit register for signal <px_hact2_d>.
    Found 1-bit register for signal <px_hact2_dd>.
    Found 1-bit register for signal <px_hact2_rnm0>.
    Found 1-bit register for signal <px_vact1_d>.
    Found 1-bit register for signal <px_vact1_rnm0>.
    Found 1-bit register for signal <px_vact2_d>.
    Found 1-bit register for signal <px_vact2_rnm0>.
    Found 12-bit register for signal <pxdr>.
    Found 3-bit register for signal <regfil_ro>.
    Found 11-bit up counter for signal <regfila>.
    Found 16-bit up counter for signal <reset_counter>.
    Found 1-bit register for signal <reset_event>.
    Found 16-bit up counter for signal <rreg>.
    Found 1-bit register for signal <rst>.
    Found 2-bit up counter for signal <rst_cnt>.
    Found 8-bit up counter for signal <sclk0_cnt>.
    Found 13-bit register for signal <sda_p>.
    Found 2-bit register for signal <sdba_p>.
    Found 1-bit register for signal <sdcas_p>.
    Found 1-bit register for signal <SDCLKE_r>.
    Found 32-bit register for signal <sddi_r2>.
    Found 2-bit register for signal <sddm_p>.
    Found 32-bit register for signal <sddo_p>.
    Found 1-bit register for signal <sddqt_manual_1>.
    Found 8-bit up counter for signal <sdram_read_cnt>.
    Found 8-bit up counter for signal <sdram_write_cnt>.
    Found 1-bit register for signal <sdras_p>.
    Found 1-bit register for signal <sdwe_p>.
    Found 1-bit register for signal <select_clk>.
    Found 16-bit register for signal <SL>.
    Found 8-bit up counter for signal <sp0_clk_cnt>.
    Found 1-bit register for signal <stch1>.
    Found 1-bit register for signal <stch1_first>.
    Found 1-bit register for signal <stch3>.
    Found 1-bit register for signal <stch3_first>.
    Found 1-bit register for signal <test_page_r>.
    Found 1-bit register for signal <test_page_w>.
    Found 1-bit register for signal <test_pattern>.
    Found 12-bit up counter for signal <test_pattern_counter>.
    Found 1-bit register for signal <trig>.
    Found 1-bit register for signal <trig_d>.
    Found 32-bit register for signal <Trig_delay>.
    Found 32-bit up counter for signal <trig_delay_cnt>.
    Found 1-bit register for signal <trig_delay_en>.
    Found 32-bit comparator equal for signal <trig_delay_en$cmp_eq0000> created at line 810.
    Found 1-bit register for signal <vact_vglued_d>.
    Found 1-bit register for signal <vg_mode>.
    Found 1-bit register for signal <vg_mode_buffered>.
    Found 1-bit register for signal <vg_mode_buffered_1>.
    Found 1-bit register for signal <vg_mode_buffered_1_d>.
    Found 1-bit register for signal <vg_mode_buffered_d>.
    Found 1-bit register for signal <vg_mode_ch1_blank_lines>.
    Found 1-bit register for signal <vg_mode_ch1_blank_lines_d>.
    Found 1-bit register for signal <vg_mode_ch3_blank_lines>.
    Found 1-bit register for signal <vg_mode_ch3_blank_lines_d>.
    Found 1-bit register for signal <vg_mode_direct>.
    Found 1-bit register for signal <vg_mode_direct_d>.
    Found 1-bit register for signal <vg_mode_mux>.
    Summary:
	inferred  79 Counter(s).
	inferred   1 Accumulator(s).
	inferred 1270 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <x359> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x14-bit dual-port RAM                               : 3
 16x2-bit dual-port RAM                                : 3
# Adders/Subtractors                                   : 26
 10-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 6
 18-bit subtractor                                     : 5
 4-bit adder                                           : 2
 4-bit subtractor                                      : 6
 5-bit adder                                           : 3
# Counters                                             : 112
 10-bit up counter                                     : 3
 11-bit down counter                                   : 1
 11-bit up counter                                     : 6
 12-bit up counter                                     : 14
 13-bit updown counter                                 : 1
 14-bit down counter                                   : 3
 16-bit up counter                                     : 35
 2-bit up counter                                      : 1
 2-bit updown counter                                  : 7
 3-bit down counter                                    : 1
 3-bit updown counter                                  : 7
 4-bit down counter                                    : 3
 4-bit up counter                                      : 8
 5-bit updown counter                                  : 3
 6-bit down counter                                    : 2
 8-bit up counter                                      : 12
 9-bit updown counter                                  : 5
# Accumulators                                         : 7
 16-bit up accumulator                                 : 1
 7-bit up accumulator                                  : 6
# Registers                                            : 899
 1-bit register                                        : 710
 10-bit register                                       : 2
 12-bit register                                       : 23
 13-bit register                                       : 4
 14-bit register                                       : 9
 16-bit register                                       : 39
 18-bit register                                       : 2
 2-bit register                                        : 31
 3-bit register                                        : 25
 32-bit register                                       : 3
 4-bit register                                        : 18
 5-bit register                                        : 6
 6-bit register                                        : 3
 8-bit register                                        : 14
 9-bit register                                        : 10
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Comparators                                          : 49
 12-bit comparator equal                               : 2
 12-bit comparator not equal                           : 2
 14-bit comparator equal                               : 9
 16-bit comparator equal                               : 11
 16-bit comparator not equal                           : 4
 18-bit comparator equal                               : 8
 4-bit comparator equal                                : 2
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 5
 8-bit comparator not equal                            : 5
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 3
 12-bit 4-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <vact_q1> in Unit <i_sp0> is equivalent to the following FF/Latch, which will be removed : <vact_q0_d_0> 
INFO:Xst:2261 - The FF/Latch <frosen_rq_6> in Unit <i_mcontr_arbiter> is equivalent to the following 3 FFs/Latches, which will be removed : <frosen_rq_7> <frosen_rq_15> <frosen_rq_16> 
WARNING:Xst:1426 - The value init of the FF/Latch mode_12bits_sync hinder the constant cleaning in the block i_sp0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch mode_12bits_sync hinder the constant cleaning in the block i_sp2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch mode_12bits_sync hinder the constant cleaning in the block i_sp1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch irun_0 hinder the constant cleaning in the block x359.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch SDCLKE_r hinder the constant cleaning in the block x359.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sa_20 hinder the constant cleaning in the block i_channel2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sa_20 hinder the constant cleaning in the block i_channel3.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <len_3> (without init value) has a constant value of 1 in block <i_channel0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <len_4> (without init value) has a constant value of 0 in block <i_channel0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sa_20> has a constant value of 0 in block <i_channel1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sa_21> has a constant value of 0 in block <i_channel1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <len_0> (without init value) has a constant value of 1 in block <i_channel1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <len_1> (without init value) has a constant value of 1 in block <i_channel1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <len_2> (without init value) has a constant value of 1 in block <i_channel1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <len_3> (without init value) has a constant value of 1 in block <i_channel1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <len_4> (without init value) has a constant value of 0 in block <i_channel1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sa_21> has a constant value of 0 in block <i_channel2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sa_21> has a constant value of 0 in block <i_channel3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sa_21> has a constant value of 0 in block <i_channel4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sa_20> has a constant value of 0 in block <i_channel4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sa_20> has a constant value of 0 in block <i_channel5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data1_12> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data1_13> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data1_14> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data1_15> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data2_12> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data2_13> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data2_14> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data2_15> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dcm1_ph90_0> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dcm1_ph90_1> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <idi14_0> has a constant value of 0 in block <i_sp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <idi14_1> has a constant value of 0 in block <i_sp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mode_14bits_sync> has a constant value of 0 in block <i_sp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sync_alt_d_1> has a constant value of 0 in block <i_sp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <idi14_0> has a constant value of 0 in block <i_sp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <idi14_1> has a constant value of 0 in block <i_sp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mode_14bits_sync> has a constant value of 0 in block <i_sp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sync_alt_d_1> has a constant value of 0 in block <i_sp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mode_alt_sync> has a constant value of 0 in block <i_sp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <idi14_0> has a constant value of 0 in block <i_sp2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <idi14_1> has a constant value of 0 in block <i_sp2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mode_14bits_sync> has a constant value of 0 in block <i_sp2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sync_alt_d_1> has a constant value of 0 in block <i_sp2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mode_alt_sync> has a constant value of 0 in block <i_sp2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slave_en_sync> (without init value) has a constant value of 1 in block <i_i2csbr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frosen_rq_6> has a constant value of 0 in block <i_mcontr_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sa_21> has a constant value of 0 in block <i_channel0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sa_20> has a constant value of 0 in block <i_channel0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <len_0> (without init value) has a constant value of 1 in block <i_channel0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <len_1> (without init value) has a constant value of 1 in block <i_channel0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <len_2> (without init value) has a constant value of 1 in block <i_channel0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_15> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_14> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_13> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_12> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_15> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_14> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_13> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_12> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sync_alt_d_2> has a constant value of 0 in block <i_sp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sync_alt_d_2> has a constant value of 0 in block <i_sp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sync_alt_d_2> has a constant value of 0 in block <i_sp2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_d_12> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_d_13> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_d_14> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_d_15> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_d_12> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_d_13> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_d_14> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_d_15> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sdo_0> of sequential type is unconnected in block <i_sp0>.
WARNING:Xst:2677 - Node <sdo_1> of sequential type is unconnected in block <i_sp0>.
WARNING:Xst:2677 - Node <sdo_0> of sequential type is unconnected in block <i_sp1>.
WARNING:Xst:2677 - Node <sdo_1> of sequential type is unconnected in block <i_sp1>.
WARNING:Xst:2677 - Node <sdo_0> of sequential type is unconnected in block <i_sp2>.
WARNING:Xst:2677 - Node <sdo_1> of sequential type is unconnected in block <i_sp2>.
WARNING:Xst:2677 - Node <enrq_chn_6> of sequential type is unconnected in block <i_mcontr_cmd>.
WARNING:Xst:2677 - Node <enrq_chn_7> of sequential type is unconnected in block <i_mcontr_cmd>.
WARNING:Xst:2677 - Node <channel_6> of sequential type is unconnected in block <i_mcontr_arbiter>.
WARNING:Xst:2677 - Node <channel_7> of sequential type is unconnected in block <i_mcontr_arbiter>.
WARNING:Xst:2677 - Node <channel_8> of sequential type is unconnected in block <i_mcontr_arbiter>.
WARNING:Xst:2677 - Node <start_6> of sequential type is unconnected in block <i_mcontr_arbiter>.
WARNING:Xst:2677 - Node <start_7> of sequential type is unconnected in block <i_mcontr_arbiter>.
WARNING:Xst:2677 - Node <sddo_sel_d_0> of sequential type is unconnected in block <i_mcontr>.
WARNING:Xst:2677 - Node <sddo_sel_d_2> of sequential type is unconnected in block <i_mcontr>.
WARNING:Xst:2677 - Node <sddo_sel_d_4> of sequential type is unconnected in block <i_mcontr>.
WARNING:Xst:2677 - Node <sddo_sel_dd_0> of sequential type is unconnected in block <i_mcontr>.
WARNING:Xst:2677 - Node <sddo_sel_dd_2> of sequential type is unconnected in block <i_mcontr>.
WARNING:Xst:2677 - Node <sddo_sel_dd_4> of sequential type is unconnected in block <i_mcontr>.
WARNING:Xst:2677 - Node <idi_stored_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_12> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_13> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_14> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_15> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_12> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_13> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_14> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_15> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <pre_dir_N_fl_14> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <pre_dir_N_fl_15> of sequential type is unconnected in block <x359>.
WARNING:Xst:2404 -  FFs/Latches <len<4:4>> (without init value) have a constant value of 0 in block <channel_rd_short>.

Synthesizing (advanced) Unit <myRAM_WxD_D_1>.
INFO:Xst:3048 - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_1> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_2>.
INFO:Xst:3048 - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 14-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 14-bit                    |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_2> synthesized (advanced).
WARNING:Xst:2677 - Node <sddo_sel_d_0> of sequential type is unconnected in block <mcontr>.
WARNING:Xst:2677 - Node <sddo_sel_d_2> of sequential type is unconnected in block <mcontr>.
WARNING:Xst:2677 - Node <sddo_sel_d_4> of sequential type is unconnected in block <mcontr>.
WARNING:Xst:2677 - Node <sddo_sel_dd_0> of sequential type is unconnected in block <mcontr>.
WARNING:Xst:2677 - Node <sddo_sel_dd_2> of sequential type is unconnected in block <mcontr>.
WARNING:Xst:2677 - Node <sddo_sel_dd_4> of sequential type is unconnected in block <mcontr>.
WARNING:Xst:2677 - Node <chn_mux_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_12> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_13> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_14> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <chn_mux_15> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <pre_dir_N_fl_14> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <pre_dir_N_fl_15> of sequential type is unconnected in block <x359>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x14-bit dual-port distributed RAM                   : 3
 16x2-bit dual-port distributed RAM                    : 3
# Adders/Subtractors                                   : 26
 10-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 6
 18-bit subtractor                                     : 5
 4-bit adder                                           : 2
 4-bit subtractor                                      : 6
 5-bit adder                                           : 3
# Counters                                             : 111
 10-bit up counter                                     : 3
 11-bit down counter                                   : 1
 11-bit up counter                                     : 6
 12-bit up counter                                     : 14
 13-bit updown counter                                 : 1
 14-bit down counter                                   : 3
 16-bit up counter                                     : 35
 2-bit updown counter                                  : 7
 3-bit down counter                                    : 1
 3-bit updown counter                                  : 7
 4-bit down counter                                    : 3
 4-bit up counter                                      : 8
 5-bit updown counter                                  : 3
 6-bit down counter                                    : 2
 8-bit up counter                                      : 12
 9-bit updown counter                                  : 5
# Accumulators                                         : 7
 16-bit up accumulator                                 : 1
 7-bit up accumulator                                  : 6
# Registers                                            : 2590
 Flip-Flops                                            : 2590
# Comparators                                          : 49
 12-bit comparator equal                               : 2
 12-bit comparator not equal                           : 2
 14-bit comparator equal                               : 9
 16-bit comparator equal                               : 11
 16-bit comparator not equal                           : 4
 18-bit comparator equal                               : 8
 4-bit comparator equal                                : 2
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 5
 8-bit comparator not equal                            : 5
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 3
 12-bit 4-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <slave_en_sync> (without init value) has a constant value of 1 in block <i2csbr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sa_20> has a constant value of 0 in block <channel_rd_short>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <len_0> (without init value) has a constant value of 1 in block <channel_rd_short>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <len_1> (without init value) has a constant value of 1 in block <channel_rd_short>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <len_2> (without init value) has a constant value of 1 in block <channel_rd_short>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <len_3> (without init value) has a constant value of 1 in block <channel_rd_short>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch mode_12bits_sync hinder the constant cleaning in the block sensor_phase353_vact.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <sync_alt_d_1> has a constant value of 0 in block <sensor_phase353_vact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <idi14_1> has a constant value of 0 in block <sensor_phase353_vact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <idi14_0> has a constant value of 0 in block <sensor_phase353_vact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mode_14bits_sync> has a constant value of 0 in block <sensor_phase353_vact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sync_alt_d_2> has a constant value of 0 in block <sensor_phase353_vact>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch irun_0 hinder the constant cleaning in the block x359.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch SDCLKE_r hinder the constant cleaning in the block x359.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <pre_px_data1_12> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data1_13> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data1_14> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data1_15> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data2_12> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data2_13> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data2_14> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pre_px_data2_15> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_15> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_14> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_13> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_12> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_15> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_14> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_13> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_12> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_d_12> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_d_13> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_d_14> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d1_d_15> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_d_12> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_d_13> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_d_14> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <px_d2_d_15> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <vact_q1> in Unit <sensor_phase353_vact> is equivalent to the following FF/Latch, which will be removed : <vact_q0_d_0> 
INFO:Xst:2261 - The FF/Latch <vact_q0_d_1> in Unit <sensor_phase353_vact> is equivalent to the following FF/Latch, which will be removed : <vact_q1_d_0> 
INFO:Xst:2261 - The FF/Latch <vact_q0_d_2> in Unit <sensor_phase353_vact> is equivalent to the following FF/Latch, which will be removed : <vact_q1_d_1> 
INFO:Xst:2261 - The FF/Latch <vact_q0_d_3> in Unit <sensor_phase353_vact> is equivalent to the following FF/Latch, which will be removed : <vact_q1_d_2> 
INFO:Xst:2261 - The FF/Latch <ivd_del> in Unit <x359> is equivalent to the following FF/Latch, which will be removed : <ipx_vact_direct_d> 
INFO:Xst:2261 - The FF/Latch <pre_px_vact1_d> in Unit <x359> is equivalent to the following FF/Latch, which will be removed : <px_vact1_rnm0> 
INFO:Xst:2261 - The FF/Latch <pre_px_vact2_d> in Unit <x359> is equivalent to the following FF/Latch, which will be removed : <px_vact2_rnm0> 
INFO:Xst:2261 - The FF/Latch <sddm_p_0> in Unit <x359> is equivalent to the following FF/Latch, which will be removed : <sddm_p_1> 
WARNING:Xst:1293 - FF/Latch <frosen_rq_6> has a constant value of 0 in block <mcontr_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frosen_rq_7> has a constant value of 0 in block <mcontr_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frosen_rq_15> has a constant value of 0 in block <mcontr_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frosen_rq_16> has a constant value of 0 in block <mcontr_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <channel_6> has a constant value of 0 in block <mcontr_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <channel_7> has a constant value of 0 in block <mcontr_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <start_6> has a constant value of 0 in block <mcontr_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <start_7> has a constant value of 0 in block <mcontr_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <busy_6> has a constant value of 0 in block <mcontr_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <busy_7> has a constant value of 0 in block <mcontr_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tok_frame_num_wr_0> (without init value) has a constant value of 0 in block <mcontr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <nx_0> has a constant value of 0 in block <channel_rd_short>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sa_2> has a constant value of 0 in block <channel_rd_short>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <new_clk2_cnt_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <new_clk2_cnt_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <new_clk2_cnt_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <new_clk2_cnt_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <new_clk2_cnt_12> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <new_clk2_cnt_13> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <new_clk2_cnt_14> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <new_clk2_cnt_15> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch0_hact_cnt_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch0_hact_cnt_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch0_hact_cnt_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch0_hact_cnt_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch0_hact_cnt_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch0_hact_cnt_12> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch0_hact_cnt_13> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch0_hact_cnt_14> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch0_hact_cnt_15> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch2_hact_cnt_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch2_hact_cnt_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch2_hact_cnt_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch2_hact_cnt_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch2_hact_cnt_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch2_hact_cnt_12> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch2_hact_cnt_13> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch2_hact_cnt_14> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <ch2_hact_cnt_15> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i2c_cnt_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i2c_cnt_3> of sequential type is unconnected in block <x359>.
INFO:Xst:1901 - Instance i_dcm2 in unit dcm333 of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance i_dr in unit sddrio0_1 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_2 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_3 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_4 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_5 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_6 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_7 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_8 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_9 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_10 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_11 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_12 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_13 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_14 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_15 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrio0_16 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_dr in unit sddrdm0 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_sddqs/i_dqsl/i_dr in unit x359 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_sddqs/i_dqsu/i_dr in unit x359 of type FDDRCPE has been replaced by ODDR2

Optimizing unit <x359> ...

Optimizing unit <sdram_phase> ...

Optimizing unit <sync_frames> ...

Optimizing unit <mcontr_cmd> ...

Optimizing unit <mcontr_refresh> ...

Optimizing unit <dcm_phase> ...

Optimizing unit <dcm333> ...

Optimizing unit <i2csbr> ...

Optimizing unit <sddrio0_1> ...

Optimizing unit <sddrio0_2> ...

Optimizing unit <sddrio0_3> ...

Optimizing unit <sddrio0_4> ...

Optimizing unit <sddrio0_5> ...

Optimizing unit <sddrio0_6> ...

Optimizing unit <sddrio0_7> ...

Optimizing unit <sddrio0_8> ...

Optimizing unit <sddrio0_9> ...

Optimizing unit <sddrio0_10> ...

Optimizing unit <sddrio0_11> ...

Optimizing unit <sddrio0_12> ...

Optimizing unit <sddrio0_13> ...

Optimizing unit <sddrio0_14> ...

Optimizing unit <sddrio0_15> ...

Optimizing unit <sddrio0_16> ...

Optimizing unit <sddrdm0> ...

Optimizing unit <sdo0_2> ...

Optimizing unit <channel_wr> ...

Optimizing unit <channel_rd> ...

Optimizing unit <channel_rd_short> ...

Optimizing unit <sensor_phase353_vact> ...

Optimizing unit <sensor_phase353> ...

Optimizing unit <sddrio16> ...

Optimizing unit <mcontr_arbiter> ...

Optimizing unit <mcontr_line_wr> ...

Optimizing unit <mcontr_line_rd> ...

Optimizing unit <sdo15_2> ...

Optimizing unit <mcontr> ...
WARNING:Xst:1426 - The value init of the FF/Latch i_sp2/mode_12bits_sync hinder the constant cleaning in the block x359.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch i_sp1/mode_12bits_sync hinder the constant cleaning in the block x359.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch i_mcontr/i_channel2/sa_20 hinder the constant cleaning in the block x359.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch i_mcontr/i_channel3/sa_20 hinder the constant cleaning in the block x359.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <i_mcontr/i_channel4/sa_20> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_mcontr/i_channel4/sa_21> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_mcontr/i_channel2/sa_21> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_mcontr/i_channel0/len_4> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_mcontr/i_channel0/len_3> (without init value) has a constant value of 1 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_mcontr/i_channel0/len_2> (without init value) has a constant value of 1 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_mcontr/i_channel0/len_1> (without init value) has a constant value of 1 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_mcontr/i_channel0/len_0> (without init value) has a constant value of 1 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_mcontr/i_channel0/sa_20> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_mcontr/i_channel0/sa_21> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_mcontr/i_channel3/sa_21> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_mcontr/i_channel1/len_4> (without init value) has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_mcontr/i_channel1/len_3> (without init value) has a constant value of 1 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_mcontr/i_channel1/len_2> (without init value) has a constant value of 1 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_mcontr/i_channel1/len_1> (without init value) has a constant value of 1 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_mcontr/i_channel1/len_0> (without init value) has a constant value of 1 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_mcontr/i_channel1/sa_21> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_mcontr/i_channel1/sa_20> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_sp1/sync_alt_d_1> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_sp1/mode_14bits_sync> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_sp1/mode_alt_sync> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_sp2/sync_alt_d_1> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_sp2/mode_14bits_sync> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_sp2/mode_alt_sync> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dcm1_ph90_1> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dcm1_ph90_0> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_sp1/sync_alt_d_2> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_sp2/sync_alt_d_2> has a constant value of 0 in block <x359>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <idi_stored_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_12> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_13> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_14> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <idi_stored_15> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sdram_phase/enrd90> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sdram_phase/enrd270> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sdram_phase/wasearly270> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sdram_phase/waslate270> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sdram_phase/wasearly90> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sdram_phase/waslate90> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sdram_phase/enrd180_d> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sdram_phase/enrd0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_dcm_359_1/dcm_reset_done_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_dcm_359_1/dcm_reset_done_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_dcm_359_1/dcm_reset_done_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_dcm_359_1/dcm_done> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp0/i_fifo_data_vact/Mram_ram2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp0/i_fifo_data_vact/Mram_ram1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp0/sdo_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp0/sdo_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp2/i_fifo_data_vact/Mram_ram2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp2/i_fifo_data_vact/Mram_ram1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp2/sdo_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp2/sdo_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp2/idi14_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp2/idi14_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp1/i_fifo_data_vact/Mram_ram2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp1/i_fifo_data_vact/Mram_ram1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp1/sdo_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp1/sdo_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp1/idi14_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp1/idi14_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_line_rd/dqs_re3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_arbiter/channel_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel5/a_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel5/a_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel3/len_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel3/len_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel3/len_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel3/len_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel3/len_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel2/len_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel2/len_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel2/len_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel2/len_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel2/len_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel4/len_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel4/len_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel4/len_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel4/len_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_channel4/len_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/mwr_tkpars> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/mwr_ch0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/mwr_ch2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/mwr_ch1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/mwr_ch3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/mwr_ch0x> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/mwr_ch1x> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/mwr_ch0y> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/mwr_ch1y> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/enrq_chn_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/enrq_chn_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ninit_chn_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ninit_chn_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/snb_msbs_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/snb_msbs_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/snb_msbs_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/snb_msbs_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/snb_msbs_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/snb_msbs_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/snb_msbs_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/snb_msbs_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/snb_msbs_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/snb_msbs_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/nst_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/nst_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/nst_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/nst_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/nst_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/nst_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/nst_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/nst_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/nst_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/nst_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sa_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sa_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sa_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sa_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sa_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sa_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sa_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sa_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sa_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sa_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sa_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sa_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_sa_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_sa_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_sa_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_sa_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_sa_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_sa_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_sa_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_sa_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_sa_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_sa_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_sa_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_sa_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_sa_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_sa_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_sa_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_sa_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_sa_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_sa_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_sa_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_sa_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_sa_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_sa_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_sa_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_sa_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch2_sync> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_12> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_13> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_14> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_sa_15> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_max_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_max_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_max_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_max_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_max_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_max_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_max_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_max_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_wnr> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_read_ahead> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_shift_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_shift_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_shift_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_shift_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_shift_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_shift_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_shift_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_x_shift_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_nx_max_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_nx_max_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_nx_max_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_nx_max_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_nx_max_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_nx_max_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_nx_max_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_nx_max_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_12> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_max_13> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_shift_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_shift_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_shift_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_shift_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_shift_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_shift_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_shift_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_y_shift_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_ny_max_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_ny_max_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_ny_max_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_ny_max_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_ny_max_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_ny_max_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_ny_max_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch0_ny_max_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_max_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_max_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_max_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_max_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_max_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_max_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_max_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_max_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_8> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_9> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_10> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_11> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_12> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_max_13> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_shift_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_shift_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_shift_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_shift_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_shift_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_shift_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_shift_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_x_shift_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_nx_max_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_nx_max_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_nx_max_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_nx_max_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_nx_max_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_nx_max_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_nx_max_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_nx_max_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_shift_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_shift_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_shift_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_shift_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_shift_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_shift_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_shift_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_y_shift_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_ny_max_0> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_ny_max_1> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_ny_max_2> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_ny_max_3> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_ny_max_4> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_ny_max_5> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_ny_max_6> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch1_ny_max_7> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_next_block> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/i_mcontr_cmd/ch3_read_block> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_mcontr/dqs_re> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp2/vact_bypass> of sequential type is unconnected in block <x359>.
WARNING:Xst:2677 - Node <i_sp1/vact_bypass> of sequential type is unconnected in block <x359>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_10> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_10> <i_sp1/hact_length_sync_10> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_11> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_11> <i_sp1/hact_length_sync_11> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_12> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_12> <i_sp1/hact_length_sync_12> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_13> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_13> <i_sp1/hact_length_sync_13> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_0> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_0> <i_sp1/hact_length_sync_0> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_1> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_1> <i_sp1/hact_length_sync_1> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_2> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_2> <i_sp1/hact_length_sync_2> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_3> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_3> <i_sp1/hact_length_sync_3> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_4> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_4> <i_sp1/hact_length_sync_4> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_5> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_5> <i_sp1/hact_length_sync_5> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_6> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_6> <i_sp1/hact_length_sync_6> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_7> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_7> <i_sp1/hact_length_sync_7> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_8> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_8> <i_sp1/hact_length_sync_8> 
INFO:Xst:2261 - The FF/Latch <i_sp0/hact_length_sync_9> in Unit <x359> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sp2/hact_length_sync_9> <i_sp1/hact_length_sync_9> 
INFO:Xst:2261 - The FF/Latch <dcm2_incdec> in Unit <x359> is equivalent to the following FF/Latch, which will be removed : <i_sdram_phase/dcm_incdec> 
INFO:Xst:2261 - The FF/Latch <dcm2_en> in Unit <x359> is equivalent to the following FF/Latch, which will be removed : <i_sdram_phase/dcm_en> 
Found area constraint ratio of 100 (+ 5) on block x359, actual ratio is 30.

Final Macro Processing ...

Processing Unit <x359> :
	Found 2-bit shift register for signal <irun_1>.
	Found 2-bit shift register for signal <regfil_ro_1>.
	Found 8-bit shift register for signal <mux_tap_d_7>.
	Found 2-bit shift register for signal <trig_d>.
	Found 2-bit shift register for signal <ipxd1_dl2_neg_0>.
	Found 2-bit shift register for signal <ipxd1_dl2_neg_1>.
	Found 2-bit shift register for signal <ipxd1_dl2_neg_2>.
	Found 2-bit shift register for signal <ipxd1_dl2_neg_3>.
	Found 2-bit shift register for signal <ipxd1_dl2_neg_4>.
	Found 2-bit shift register for signal <ipxd1_dl2_neg_5>.
	Found 2-bit shift register for signal <ipxd1_dl2_neg_6>.
	Found 2-bit shift register for signal <ipxd1_dl2_neg_7>.
	Found 2-bit shift register for signal <ipxd1_dl2_neg_8>.
	Found 2-bit shift register for signal <ipxd1_dl2_neg_9>.
	Found 2-bit shift register for signal <ipxd1_dl2_neg_10>.
	Found 2-bit shift register for signal <ipxd1_dl2_neg_11>.
	Found 2-bit shift register for signal <ipxd2_dl2_neg_0>.
	Found 2-bit shift register for signal <ipxd2_dl2_neg_1>.
	Found 2-bit shift register for signal <ipxd2_dl2_neg_2>.
	Found 2-bit shift register for signal <ipxd2_dl2_neg_3>.
	Found 2-bit shift register for signal <ipxd2_dl2_neg_4>.
	Found 2-bit shift register for signal <ipxd2_dl2_neg_5>.
	Found 2-bit shift register for signal <ipxd2_dl2_neg_6>.
	Found 2-bit shift register for signal <ipxd2_dl2_neg_7>.
	Found 2-bit shift register for signal <ipxd2_dl2_neg_8>.
	Found 2-bit shift register for signal <ipxd2_dl2_neg_9>.
	Found 2-bit shift register for signal <ipxd2_dl2_neg_10>.
	Found 2-bit shift register for signal <ipxd2_dl2_neg_11>.
	Found 2-bit shift register for signal <ipxd3_dl2_neg_0>.
	Found 2-bit shift register for signal <ipxd3_dl2_neg_1>.
	Found 2-bit shift register for signal <ipxd3_dl2_neg_2>.
	Found 2-bit shift register for signal <ipxd3_dl2_neg_3>.
	Found 2-bit shift register for signal <ipxd3_dl2_neg_4>.
	Found 2-bit shift register for signal <ipxd3_dl2_neg_5>.
	Found 2-bit shift register for signal <ipxd3_dl2_neg_6>.
	Found 2-bit shift register for signal <ipxd3_dl2_neg_7>.
	Found 2-bit shift register for signal <ipxd3_dl2_neg_8>.
	Found 2-bit shift register for signal <ipxd3_dl2_neg_9>.
	Found 2-bit shift register for signal <ipxd3_dl2_neg_10>.
	Found 2-bit shift register for signal <ipxd3_dl2_neg_11>.
	Found 2-bit shift register for signal <sda_p_0>.
	Found 2-bit shift register for signal <sda_p_1>.
	Found 2-bit shift register for signal <sda_p_2>.
	Found 2-bit shift register for signal <sda_p_3>.
	Found 2-bit shift register for signal <sda_p_4>.
	Found 2-bit shift register for signal <sda_p_5>.
	Found 2-bit shift register for signal <sda_p_6>.
	Found 2-bit shift register for signal <sda_p_7>.
	Found 2-bit shift register for signal <sda_p_8>.
	Found 2-bit shift register for signal <sda_p_9>.
	Found 2-bit shift register for signal <sda_p_10>.
	Found 2-bit shift register for signal <sda_p_11>.
	Found 2-bit shift register for signal <sda_p_12>.
	Found 2-bit shift register for signal <sdba_p_0>.
	Found 2-bit shift register for signal <sdba_p_1>.
	Found 2-bit shift register for signal <ipx_hact_direct>.
	Found 2-bit shift register for signal <ipxd_direct_0>.
	Found 2-bit shift register for signal <ipxd_direct_1>.
	Found 2-bit shift register for signal <ipxd_direct_2>.
	Found 2-bit shift register for signal <ipxd_direct_3>.
	Found 2-bit shift register for signal <ipxd_direct_4>.
	Found 2-bit shift register for signal <ipxd_direct_5>.
	Found 2-bit shift register for signal <ipxd_direct_6>.
	Found 2-bit shift register for signal <ipxd_direct_7>.
	Found 2-bit shift register for signal <ipxd_direct_8>.
	Found 2-bit shift register for signal <ipxd_direct_9>.
	Found 2-bit shift register for signal <ipxd_direct_10>.
	Found 2-bit shift register for signal <ipxd_direct_11>.
	Found 2-bit shift register for signal <i_i2csbr/sdamr_1>.
	Found 2-bit shift register for signal <i_i2csbr/sclr_1>.
	Found 2-bit shift register for signal <i_sp0/pre_reset_out_fifo_back_1>.
	Found 2-bit shift register for signal <i_sp0/shact_zero_1>.
	Found 2-bit shift register for signal <i_sp0/vact_selected>.
	Found 2-bit shift register for signal <i_sp0/hact_q1_d_0>.
	Found 2-bit shift register for signal <i_sp0/pre_reset_out_fifo_1>.
	Found 2-bit shift register for signal <i_sp0/dcm_in_locked_1>.
	Found 2-bit shift register for signal <i_sp2/pre_reset_out_fifo_back_1>.
	Found 2-bit shift register for signal <i_sp2/shact_zero_1>.
	Found 2-bit shift register for signal <i_sp2/vact_q1_d_0>.
	Found 2-bit shift register for signal <i_sp2/hact_q1_d_0>.
	Found 2-bit shift register for signal <i_sp2/pre_reset_out_fifo_1>.
	Found 2-bit shift register for signal <i_sp2/dcm_in_locked_1>.
	Found 2-bit shift register for signal <i_sp1/pre_reset_out_fifo_back_1>.
	Found 2-bit shift register for signal <i_sp1/shact_zero_1>.
	Found 2-bit shift register for signal <i_sp1/vact_q1_d_0>.
	Found 2-bit shift register for signal <i_sp1/hact_q1_d_0>.
	Found 2-bit shift register for signal <i_sp1/pre_reset_out_fifo_1>.
	Found 2-bit shift register for signal <i_sp1/dcm_in_locked_1>.
	Found 3-bit shift register for signal <i_mcontr/i_mcontr_line_rd/pre4pre3>.
	Found 2-bit shift register for signal <i_mcontr/i_mcontr_line_wr/pre4pre2>.
	Found 2-bit shift register for signal <i_mcontr/i_mcontr_refresh/pre3refr>.
	Found 2-bit shift register for signal <i_mcontr/sddo_sel_dd_5>.
	Found 2-bit shift register for signal <i_mcontr/sddo_sel_dd_3>.
	Found 2-bit shift register for signal <i_mcontr/sddo_sel_dd_1>.
Unit <x359> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3195
 Flip-Flops                                            : 3195
# Shift Registers                                      : 94
 2-bit shift register                                  : 92
 3-bit shift register                                  : 1
 8-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : x359.ngr
Top Level Output File Name         : x359
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 137

Cell Usage :
# BELS                             : 6693
#      GND                         : 19
#      INV                         : 295
#      LUT1                        : 930
#      LUT2                        : 496
#      LUT3                        : 536
#      LUT3_L                      : 3
#      LUT4                        : 1413
#      LUT4_L                      : 9
#      MUXCY                       : 1448
#      MUXF5                       : 247
#      MUXF6                       : 4
#      VCC                         : 19
#      XORCY                       : 1274
# FlipFlops/Latches                : 3333
#      FD                          : 375
#      FD_1                        : 409
#      FDC                         : 40
#      FDCE                        : 45
#      FDCPE                       : 2
#      FDCPE_1                     : 2
#      FDE                         : 219
#      FDE_1                       : 647
#      FDPE                        : 1
#      FDR                         : 260
#      FDR_1                       : 147
#      FDRE                        : 739
#      FDRE_1                      : 279
#      FDRS_1                      : 17
#      FDRSE_1                     : 15
#      FDS                         : 13
#      FDS_1                       : 57
#      FDSE                        : 18
#      FDSE_1                      : 4
#      IDDR2                       : 21
#      ODDR2                       : 23
# RAMS                             : 58
#      RAM16X1D                    : 42
#      RAMB16_S18_S18              : 1
#      RAMB16_S18_S36              : 15
# Shift Registers                  : 103
#      SRL16                       : 14
#      SRL16_1                     : 82
#      SRL16E                      : 7
# Clock Buffers                    : 12
#      BUFG                        : 8
#      BUFGMUX                     : 4
# IO Buffers                       : 135
#      IBUF                        : 49
#      IBUFDS                      : 1
#      IBUFG                       : 4
#      IOBUF                       : 31
#      OBUF                        : 49
#      OBUFDS                      : 1
# DCMs                             : 5
#      DCM_SP                      : 5
# Others                           : 11
#      PULLDOWN                    : 1
#      PULLUP                      : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200eft256-4 

 Number of Slices:                     2566  out of   8672    29%  
 Number of Slice Flip Flops:           3237  out of  17344    18%  
 Number of 4 input LUTs:               3869  out of  17344    22%  
    Number used as logic:              3682
    Number used as Shift registers:     103
    Number used as RAMs:                 84
 Number of IOs:                         137
 Number of bonded IOBs:                 137  out of    190    72%  
    IOB Flip Flops:                      96
 Number of BRAMs:                        16  out of     28    57%  
 Number of GCLKs:                        12  out of     24    50%  
 Number of DCMs:                          5  out of      8    62%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
DCLK                               | i_dcm_359_1/i_dcm_sensor:CLK0   | 3121  |
DCLK                               | i_dcm_359_1/i_dcm_sensor:CLK270 | 75    |
CLK2                               | IBUFG                           | 8     |
CLK1                               | IBUFG                           | 16    |
CLK0                               | IBUFG                           | 16    |
DCLK                               | BUFGMUX+i_sp0/i_dcm_sensor:CLK2X| 306   |
ARO                                | IBUF+BUFG                       | 2     |
-----------------------------------+---------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------+---------------------------+-------+
Control Signal                                        | Buffer(FF name)           | Load  |
------------------------------------------------------+---------------------------+-------+
N0(XST_GND:G)                                         | NONE(i_sddqs/i_dqsl/i_q0) | 47    |
reset_event(reset_event:Q)                            | NONE(new_clk0_cnt_0)      | 40    |
i_sdram_phase/dcm_rst(i_sdram_phase/dcm_rst:Q)        | NONE(i_dcm_359_2/dcm_done)| 1     |
i_sp0/reset_out_fifo(i_sp0/reset_out_fifo:Q)          | NONE(i_sp0/rq)            | 1     |
i_sp0/reset_out_fifo_back(i_sp0/reset_out_fifo_back:Q)| NONE(i_sp0/rq_back)       | 1     |
i_sp1/reset_out_fifo(i_sp1/reset_out_fifo:Q)          | NONE(i_sp1/rq)            | 1     |
i_sp1/reset_out_fifo_back(i_sp1/reset_out_fifo_back:Q)| NONE(i_sp1/rq_back)       | 1     |
i_sp2/reset_out_fifo(i_sp2/reset_out_fifo:Q)          | NONE(i_sp2/rq)            | 1     |
i_sp2/reset_out_fifo_back(i_sp2/reset_out_fifo_back:Q)| NONE(i_sp2/rq_back)       | 1     |
------------------------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 27.072ns (Maximum Frequency: 36.939MHz)
   Minimum input arrival time before clock: 3.752ns
   Maximum output required time after clock: 11.237ns
   Maximum combinational path delay: 7.559ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCLK'
  Clock period: 27.072ns (frequency: 36.939MHz)
  Total number of paths / destination ports: 60383 / 7862
-------------------------------------------------------------------------
Delay:               6.768ns (Levels of Logic = 7)
  Source:            sp0_clk_cnt_1 (FF)
  Destination:       i2c_rdat_1 (FF)
  Source Clock:      DCLK falling 2.0X
  Destination Clock: DCLK falling

  Data Path: sp0_clk_cnt_1 to i2c_rdat_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.451  sp0_clk_cnt_1 (sp0_clk_cnt_1)
     LUT4_L:I3->LO         1   0.704   0.104  i2c_do_wire<17>177 (i2c_do_wire<17>177)
     LUT4:I3->O            1   0.704   0.424  i2c_do_wire<17>194 (i2c_do_wire<17>194)
     LUT4_L:I3->LO         1   0.704   0.104  i2c_do_wire<17>216_SW0 (N605)
     LUT4:I3->O            1   0.704   0.424  i2c_do_wire<17>216 (i2c_do_wire<17>216)
     LUT4:I3->O            1   0.704   0.000  i2c_do_wire<17>227 (i2c_do_wire<17>)
     MUXF5:I1->O           1   0.321   0.000  Mmux_i2c_rdat_mux0000_41 (Mmux_i2c_rdat_mux0000_41)
     MUXF6:I0->O           1   0.521   0.000  Mmux_i2c_rdat_mux0000_2_f5_0 (i2c_rdat_mux0000<25>)
     FDE_1:D                   0.308          i2c_rdat_1
    ----------------------------------------
    Total                      6.768ns (5.261ns logic, 1.507ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK2'
  Clock period: 3.788ns (frequency: 263.992MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.788ns (Levels of Logic = 8)
  Source:            new_clk2_cnt_1 (FF)
  Destination:       new_clk2_cnt_7 (FF)
  Source Clock:      CLK2 falling
  Destination Clock: CLK2 falling

  Data Path: new_clk2_cnt_1 to new_clk2_cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  new_clk2_cnt_1 (new_clk2_cnt_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_new_clk2_cnt_cy<1>_rt (Mcount_new_clk2_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_new_clk2_cnt_cy<1> (Mcount_new_clk2_cnt_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk2_cnt_cy<2> (Mcount_new_clk2_cnt_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk2_cnt_cy<3> (Mcount_new_clk2_cnt_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk2_cnt_cy<4> (Mcount_new_clk2_cnt_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk2_cnt_cy<5> (Mcount_new_clk2_cnt_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_new_clk2_cnt_cy<6> (Mcount_new_clk2_cnt_cy<6>)
     XORCY:CI->O           1   0.804   0.000  Mcount_new_clk2_cnt_xor<7> (Result<7>)
     FDC:D                     0.308          new_clk2_cnt_7
    ----------------------------------------
    Total                      3.788ns (3.166ns logic, 0.622ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK1'
  Clock period: 4.344ns (frequency: 230.203MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               4.344ns (Levels of Logic = 16)
  Source:            new_clk1_cnt_1 (FF)
  Destination:       new_clk1_cnt_15 (FF)
  Source Clock:      CLK1 falling
  Destination Clock: CLK1 falling

  Data Path: new_clk1_cnt_1 to new_clk1_cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  new_clk1_cnt_1 (new_clk1_cnt_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_new_clk1_cnt_cy<1>_rt (Mcount_new_clk1_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_new_clk1_cnt_cy<1> (Mcount_new_clk1_cnt_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk1_cnt_cy<2> (Mcount_new_clk1_cnt_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk1_cnt_cy<3> (Mcount_new_clk1_cnt_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk1_cnt_cy<4> (Mcount_new_clk1_cnt_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk1_cnt_cy<5> (Mcount_new_clk1_cnt_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk1_cnt_cy<6> (Mcount_new_clk1_cnt_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk1_cnt_cy<7> (Mcount_new_clk1_cnt_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk1_cnt_cy<8> (Mcount_new_clk1_cnt_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk1_cnt_cy<9> (Mcount_new_clk1_cnt_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk1_cnt_cy<10> (Mcount_new_clk1_cnt_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk1_cnt_cy<11> (Mcount_new_clk1_cnt_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk1_cnt_cy<12> (Mcount_new_clk1_cnt_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk1_cnt_cy<13> (Mcount_new_clk1_cnt_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_new_clk1_cnt_cy<14> (Mcount_new_clk1_cnt_cy<14>)
     XORCY:CI->O           1   0.804   0.000  Mcount_new_clk1_cnt_xor<15> (Result<15>1)
     FDC:D                     0.308          new_clk1_cnt_15
    ----------------------------------------
    Total                      4.344ns (3.638ns logic, 0.706ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK0'
  Clock period: 4.344ns (frequency: 230.203MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               4.344ns (Levels of Logic = 16)
  Source:            new_clk0_cnt_1 (FF)
  Destination:       new_clk0_cnt_15 (FF)
  Source Clock:      CLK0 falling
  Destination Clock: CLK0 falling

  Data Path: new_clk0_cnt_1 to new_clk0_cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  new_clk0_cnt_1 (new_clk0_cnt_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_new_clk0_cnt_cy<1>_rt (Mcount_new_clk0_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_new_clk0_cnt_cy<1> (Mcount_new_clk0_cnt_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk0_cnt_cy<2> (Mcount_new_clk0_cnt_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk0_cnt_cy<3> (Mcount_new_clk0_cnt_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk0_cnt_cy<4> (Mcount_new_clk0_cnt_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk0_cnt_cy<5> (Mcount_new_clk0_cnt_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk0_cnt_cy<6> (Mcount_new_clk0_cnt_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk0_cnt_cy<7> (Mcount_new_clk0_cnt_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk0_cnt_cy<8> (Mcount_new_clk0_cnt_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk0_cnt_cy<9> (Mcount_new_clk0_cnt_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk0_cnt_cy<10> (Mcount_new_clk0_cnt_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk0_cnt_cy<11> (Mcount_new_clk0_cnt_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk0_cnt_cy<12> (Mcount_new_clk0_cnt_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_new_clk0_cnt_cy<13> (Mcount_new_clk0_cnt_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_new_clk0_cnt_cy<14> (Mcount_new_clk0_cnt_cy<14>)
     XORCY:CI->O           1   0.804   0.000  Mcount_new_clk0_cnt_xor<15> (Result<15>2)
     FDC:D                     0.308          new_clk0_cnt_15
    ----------------------------------------
    Total                      4.344ns (3.638ns logic, 0.706ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARO'
  Clock period: 4.014ns (frequency: 249.128MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.014ns (Levels of Logic = 0)
  Source:            Mshreg_irun_1 (FF)
  Destination:       irun_1 (FF)
  Source Clock:      ARO rising
  Destination Clock: ARO rising

  Data Path: Mshreg_irun_1 to irun_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   3.706   0.000  Mshreg_irun_1 (Mshreg_irun_1)
     FD:D                      0.308          irun_1
    ----------------------------------------
    Total                      4.014ns (4.014ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCLK'
  Total number of paths / destination ports: 55 / 52
-------------------------------------------------------------------------
Offset:              3.752ns (Levels of Logic = 1)
  Source:            PX_HACT1 (PAD)
  Destination:       i_sp0/i_ihact (FF)
  Destination Clock: DCLK rising 2.0X

  Data Path: PX_HACT1 to i_sp0/i_ihact
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  i_sp0/i_hact (i_sp0/ihact)
     IDDR2:D                   2.114          i_sp0/i_ihact
    ----------------------------------------
    Total                      3.752ns (3.332ns logic, 0.420ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCLK'
  Total number of paths / destination ports: 230 / 71
-------------------------------------------------------------------------
Offset:              11.237ns (Levels of Logic = 6)
  Source:            i_i2csbr/acknw (FF)
  Destination:       PX_SDA1 (PAD)
  Source Clock:      DCLK falling

  Data Path: i_i2csbr/acknw to PX_SDA1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.762  i_i2csbr/acknw (i_i2csbr/acknw)
     LUT3:I0->O            2   0.704   0.622  i_i2csbr/int_slave_do1 (i_i2csbr/int_slave_do)
     LUT4:I0->O            7   0.704   0.787  i_i2csbr/sdaso1 (i2c_sdaso)
     LUT4:I1->O            5   0.704   0.808  i_i2csbr/sdasen1 (i2c_sdasen)
     LUT4:I0->O            1   0.704   0.455  i_sdas2_not0000_SW0 (N295)
     LUT4:I2->O            1   0.704   0.420  i_sdas2_not0000 (i_sdas2_not0000)
     IOBUF:T->IO               3.272          i_sdas2 (PX_SDA2)
    ----------------------------------------
    Total                     11.237ns (7.383ns logic, 3.854ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ARO'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.407ns (Levels of Logic = 2)
  Source:            irun_1 (FF)
  Destination:       RUN (PAD)
  Source Clock:      ARO rising

  Data Path: irun_1 to RUN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  irun_1 (irun_1)
     INV:I->O              1   0.704   0.420  i_RUN_not00001_INV_0 (i_RUN_not0000)
     OBUF:I->O                 3.272          i_RUN (RUN)
    ----------------------------------------
    Total                      5.407ns (4.567ns logic, 0.840ns route)
                                       (84.5% logic, 15.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 27 / 9
-------------------------------------------------------------------------
Delay:               7.559ns (Levels of Logic = 4)
  Source:            ARO (PAD)
  Destination:       SENSPGM1 (PAD)

  Data Path: ARO to SENSPGM1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  i_ARO (iaro1)
     LUT3:I0->O            1   0.704   0.424  i_SENSPGM1_not0000_SW0 (N282)
     LUT4:I3->O            3   0.704   0.531  i_SENSPGM1_not0000 (i_SENSPGM1_not0000)
     IOBUF:T->IO               3.272          i_SENSPGM1 (SENSPGM1)
    ----------------------------------------
    Total                      7.559ns (5.898ns logic, 1.661ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 39.00 secs
 
--> 


Total memory usage is 501104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  944 (   0 filtered)
Number of infos    :   61 (   0 filtered)

