// Seed: 3789107764
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1 - id_1;
  logic [7:0] id_3;
  assign id_3[1] = id_3;
  id_4 :
  assert property (@(negedge id_2) 1)
  else $display(1);
  wire id_5;
endmodule
module module_1 (
    input  tri0 id_0
    , id_8,
    output tri0 id_1,
    output tri0 id_2,
    output wor  id_3,
    input  wand id_4,
    output tri0 id_5,
    input  wire id_6
);
  assign id_5 = 1;
  assign id_3 = id_0;
  wire id_9;
  wire id_10, id_11;
  module_0(
      id_11, id_11
  );
  assign id_1 = id_4 == 1;
  wire id_12;
endmodule
