{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 21:13:30 2025 " "Info: Processing started: Sun Jan 26 21:13:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Core -c CPU_Core " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Core -c CPU_Core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPU_Core.v(303) " "Warning (10273): Verilog HDL warning at CPU_Core.v(303): extended using \"x\" or \"z\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 303 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_Core.v 13 13 " "Info: Found 13 design units, including 13 entities, in source file CPU_Core.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Core " "Info: Found entity 1: CPU_Core" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 CPU_Core_Main " "Info: Found entity 2: CPU_Core_Main" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mux3to1 " "Info: Found entity 3: mux3to1" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 75 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 hex_ssd " "Info: Found entity 4: hex_ssd" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 82 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Program_Counter " "Info: Found entity 5: Program_Counter" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 108 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 Adder32Bit " "Info: Found entity 6: Adder32Bit" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 128 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Instruction_Memory " "Info: Found entity 7: Instruction_Memory" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 143 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 Decoder " "Info: Found entity 8: Decoder" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 181 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Info: Found entity 9: alu" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 225 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 Register_File " "Info: Found entity 10: Register_File" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 390 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 Mux_32_bit " "Info: Found entity 11: Mux_32_bit" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 451 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 Data_Memory " "Info: Found entity 12: Data_Memory" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 458 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 Control " "Info: Found entity 13: Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 490 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_Core " "Info: Elaborating entity \"CPU_Core\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[7\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[6\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[5\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[4\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[3\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[2\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[1\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] CPU_Core.v(7) " "Warning (10034): Output port \"LEDG\[0\]\" at CPU_Core.v(7) has no driver" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_ssd hex_ssd:C0 " "Info: Elaborating entity \"hex_ssd\" for hierarchy \"hex_ssd:C0\"" {  } { { "CPU_Core.v" "C0" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Core_Main CPU_Core_Main:DUT " "Info: Elaborating entity \"CPU_Core_Main\" for hierarchy \"CPU_Core_Main:DUT\"" {  } { { "CPU_Core.v" "DUT" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32Bit CPU_Core_Main:DUT\|Adder32Bit:C3 " "Info: Elaborating entity \"Adder32Bit\" for hierarchy \"CPU_Core_Main:DUT\|Adder32Bit:C3\"" {  } { { "CPU_Core.v" "C3" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter CPU_Core_Main:DUT\|Program_Counter:C1 " "Info: Elaborating entity \"Program_Counter\" for hierarchy \"CPU_Core_Main:DUT\|Program_Counter:C1\"" {  } { { "CPU_Core.v" "C1" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory CPU_Core_Main:DUT\|Instruction_Memory:C4 " "Info: Elaborating entity \"Instruction_Memory\" for hierarchy \"CPU_Core_Main:DUT\|Instruction_Memory:C4\"" {  } { { "CPU_Core.v" "C4" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder CPU_Core_Main:DUT\|Decoder:C5 " "Info: Elaborating entity \"Decoder\" for hierarchy \"CPU_Core_Main:DUT\|Decoder:C5\"" {  } { { "CPU_Core.v" "C5" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control CPU_Core_Main:DUT\|Control:C6 " "Info: Elaborating entity \"Control\" for hierarchy \"CPU_Core_Main:DUT\|Control:C6\"" {  } { { "CPU_Core.v" "C6" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_i_instr CPU_Core.v(494) " "Warning (10036): Verilog HDL or VHDL warning at CPU_Core.v(494): object \"is_i_instr\" assigned a value but never read" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File CPU_Core_Main:DUT\|Register_File:C7 " "Info: Elaborating entity \"Register_File\" for hierarchy \"CPU_Core_Main:DUT\|Register_File:C7\"" {  } { { "CPU_Core.v" "C7" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_addr1 CPU_Core.v(414) " "Warning (10235): Verilog HDL Always Construct warning at CPU_Core.v(414): variable \"rd_addr1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 414 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_en1 CPU_Core.v(418) " "Warning (10235): Verilog HDL Always Construct warning at CPU_Core.v(418): variable \"rd_en1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_addr1 CPU_Core.v(419) " "Warning (10235): Verilog HDL Always Construct warning at CPU_Core.v(419): variable \"rd_addr1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data1 CPU_Core.v(412) " "Warning (10240): Verilog HDL Always Construct warning at CPU_Core.v(412): inferring latch(es) for variable \"rd_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 412 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_addr2 CPU_Core.v(427) " "Warning (10235): Verilog HDL Always Construct warning at CPU_Core.v(427): variable \"rd_addr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 427 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_en2 CPU_Core.v(431) " "Warning (10235): Verilog HDL Always Construct warning at CPU_Core.v(431): variable \"rd_en2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_addr2 CPU_Core.v(432) " "Warning (10235): Verilog HDL Always Construct warning at CPU_Core.v(432): variable \"rd_addr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 432 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data2 CPU_Core.v(425) " "Warning (10240): Verilog HDL Always Construct warning at CPU_Core.v(425): inferring latch(es) for variable \"rd_data2\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 425 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[0\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[0\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[1\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[1\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[2\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[2\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[3\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[3\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[4\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[4\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[5\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[5\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[6\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[6\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[7\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[7\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[8\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[8\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[9\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[9\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[10\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[10\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[11\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[11\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[12\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[12\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[13\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[13\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[14\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[14\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[15\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[15\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[16\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[16\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[17\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[17\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[18\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[18\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[19\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[19\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[20\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[20\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[21\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[21\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[22\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[22\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[23\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[23\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[24\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[24\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[25\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[25\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[26\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[26\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[27\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[27\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[28\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[28\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[29\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[29\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[30\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[30\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data2\[31\] CPU_Core.v(431) " "Info (10041): Inferred latch for \"rd_data2\[31\]\" at CPU_Core.v(431)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[0\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[0\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[1\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[1\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[2\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[2\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[3\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[3\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[4\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[4\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[5\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[5\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[6\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[6\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[7\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[7\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[8\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[8\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[9\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[9\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[10\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[10\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[11\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[11\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[12\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[12\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[13\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[13\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[14\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[14\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[15\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[15\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[16\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[16\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[17\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[17\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[18\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[18\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[19\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[19\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[20\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[20\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[21\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[21\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[22\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[22\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[23\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[23\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[24\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[24\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[25\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[25\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[26\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[26\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[27\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[27\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[28\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[28\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[29\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[29\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[30\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[30\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data1\[31\] CPU_Core.v(418) " "Info (10041): Inferred latch for \"rd_data1\[31\]\" at CPU_Core.v(418)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU_Core_Main:DUT\|alu:C8 " "Info: Elaborating entity \"alu\" for hierarchy \"CPU_Core_Main:DUT\|alu:C8\"" {  } { { "CPU_Core.v" "C8" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPU_Core.v(341) " "Warning (10270): Verilog HDL Case Statement warning at CPU_Core.v(341): incomplete case statement has no default case item" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 341 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPU_Core.v(309) " "Warning (10270): Verilog HDL Case Statement warning at CPU_Core.v(309): incomplete case statement has no default case item" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 309 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_temp CPU_Core.v(299) " "Warning (10240): Verilog HDL Always Construct warning at CPU_Core.v(299): inferring latch(es) for variable \"r_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[0\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[0\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[1\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[1\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[2\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[2\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[3\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[3\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[4\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[4\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[5\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[5\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[6\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[6\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[7\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[7\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[8\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[8\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[9\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[9\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[10\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[10\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[11\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[11\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[12\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[12\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[13\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[13\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[14\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[14\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[15\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[15\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[16\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[16\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[17\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[17\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[18\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[18\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[19\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[19\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[20\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[20\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[21\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[21\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[22\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[22\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[23\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[23\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[24\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[24\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[25\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[25\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[26\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[26\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[27\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[27\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[28\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[28\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[29\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[29\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[30\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[30\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_temp\[31\] CPU_Core.v(299) " "Info (10041): Inferred latch for \"r_temp\[31\]\" at CPU_Core.v(299)" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory CPU_Core_Main:DUT\|Data_Memory:C9 " "Info: Elaborating entity \"Data_Memory\" for hierarchy \"CPU_Core_Main:DUT\|Data_Memory:C9\"" {  } { { "CPU_Core.v" "C9" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32_bit CPU_Core_Main:DUT\|Mux_32_bit:C10 " "Info: Elaborating entity \"Mux_32_bit\" for hierarchy \"CPU_Core_Main:DUT\|Mux_32_bit:C10\"" {  } { { "CPU_Core.v" "C10" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:M1 " "Info: Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:M1\"" {  } { { "CPU_Core.v" "M1" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[31\]~0 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[31\]~0\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[31\]~0" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[30\]~1 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[30\]~1\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[30\]~1" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[29\]~2 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[29\]~2\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[29\]~2" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[28\]~3 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[28\]~3\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[28\]~3" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[27\]~4 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[27\]~4\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[27\]~4" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[26\]~5 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[26\]~5\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[26\]~5" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[25\]~6 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[25\]~6\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[25\]~6" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[24\]~7 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[24\]~7\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[24\]~7" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[23\]~8 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[23\]~8\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[23\]~8" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[22\]~9 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[22\]~9\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[22\]~9" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[21\]~10 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[21\]~10\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[21\]~10" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[20\]~11 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[20\]~11\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[20\]~11" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[19\]~12 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[19\]~12\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[19\]~12" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[18\]~13 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[18\]~13\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[18\]~13" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[17\]~14 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[17\]~14\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[17\]~14" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[16\]~15 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[16\]~15\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[16\]~15" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[15\]~16 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[15\]~16\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[15\]~16" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[14\]~17 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[14\]~17\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[14\]~17" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[13\]~18 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[13\]~18\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[13\]~18" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[12\]~19 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[12\]~19\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[12\]~19" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[11\]~20 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[11\]~20\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[11\]~20" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[10\]~21 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[10\]~21\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[10\]~21" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[9\]~22 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[9\]~22\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[9\]~22" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[8\]~23 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[8\]~23\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[8\]~23" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[7\]~24 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[7\]~24\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[7\]~24" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[6\]~25 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[6\]~25\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[6\]~25" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs1\[5\]~26 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs1\[5\]~26\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs1\[5\]~26" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[31\]~0 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[31\]~0\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[31\]~0" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[30\]~1 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[30\]~1\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[30\]~1" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[29\]~2 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[29\]~2\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[29\]~2" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[28\]~3 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[28\]~3\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[28\]~3" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[27\]~4 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[27\]~4\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[27\]~4" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[26\]~5 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[26\]~5\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[26\]~5" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[25\]~6 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[25\]~6\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[25\]~6" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[24\]~7 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[24\]~7\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[24\]~7" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[23\]~8 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[23\]~8\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[23\]~8" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[22\]~9 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[22\]~9\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[22\]~9" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[21\]~10 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[21\]~10\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[21\]~10" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[20\]~11 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[20\]~11\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[20\]~11" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[19\]~12 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[19\]~12\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[19\]~12" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[18\]~13 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[18\]~13\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[18\]~13" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[17\]~14 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[17\]~14\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[17\]~14" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[16\]~15 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[16\]~15\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[16\]~15" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[15\]~16 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[15\]~16\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[15\]~16" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[14\]~17 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[14\]~17\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[14\]~17" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[13\]~18 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[13\]~18\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[13\]~18" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[12\]~19 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[12\]~19\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[12\]~19" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[11\]~20 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[11\]~20\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[11\]~20" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[10\]~21 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[10\]~21\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[10\]~21" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[9\]~22 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[9\]~22\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[9\]~22" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[8\]~23 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[8\]~23\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[8\]~23" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[7\]~24 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[7\]~24\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[7\]~24" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[6\]~25 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[6\]~25\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[6\]~25" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rs2\[5\]~26 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rs2\[5\]~26\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rs2\[5\]~26" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[31\]~0 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[31\]~0\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[31\]~0" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[30\]~1 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[30\]~1\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[30\]~1" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[29\]~2 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[29\]~2\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[29\]~2" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[28\]~3 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[28\]~3\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[28\]~3" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[27\]~4 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[27\]~4\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[27\]~4" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[26\]~5 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[26\]~5\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[26\]~5" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[25\]~6 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[25\]~6\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[25\]~6" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[24\]~7 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[24\]~7\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[24\]~7" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[23\]~8 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[23\]~8\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[23\]~8" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[22\]~9 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[22\]~9\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[22\]~9" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[21\]~10 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[21\]~10\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[21\]~10" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[20\]~11 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[20\]~11\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[20\]~11" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[19\]~12 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[19\]~12\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[19\]~12" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[18\]~13 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[18\]~13\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[18\]~13" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[17\]~14 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[17\]~14\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[17\]~14" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[16\]~15 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[16\]~15\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[16\]~15" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[15\]~16 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[15\]~16\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[15\]~16" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[14\]~17 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[14\]~17\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[14\]~17" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[13\]~18 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[13\]~18\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[13\]~18" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[12\]~19 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[12\]~19\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[12\]~19" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[11\]~20 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[11\]~20\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[11\]~20" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[10\]~21 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[10\]~21\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[10\]~21" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[9\]~22 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[9\]~22\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[9\]~22" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[8\]~23 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[8\]~23\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[8\]~23" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[7\]~24 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[7\]~24\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[7\]~24" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[6\]~25 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[6\]~25\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[6\]~25" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU_Core_Main:DUT\|W_rd\[5\]~26 " "Warning (12110): Net \"CPU_Core_Main:DUT\|W_rd\[5\]~26\" is missing source, defaulting to GND" {  } { { "CPU_Core.v" "W_rd\[5\]~26" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile " "Info: RAM logic \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile\" is uninferred due to asynchronous read logic" {  } { { "CPU_Core.v" "Regfile" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 397 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[4\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[5\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[6\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[0\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[1\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[2\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[3\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[4\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[5\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[6\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[7\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[0\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[1\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[2\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[3\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[12\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[12\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[11\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[11\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[10\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[10\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[9\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[9\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[8\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[8\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[13\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[13\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[14\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[14\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[15\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[15\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[16\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[16\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[17\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[17\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[18\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[18\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[19\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[19\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[20\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[20\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[21\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[21\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[22\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[22\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[23\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[23\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[24\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[24\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[25\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[25\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[26\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[26\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[27\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[27\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[28\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[29\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[29\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[30\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[30\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[31\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[31\] " "Warning: Latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[25\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[25\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[25\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[25\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[25\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[25\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[26\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[26\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[26\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[26\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[26\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[26\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[27\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[27\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[27\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[27\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[27\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[27\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[28\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[28\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[28\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[28\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[28\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[28\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[29\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[29\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[29\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[29\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[29\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[29\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[30\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[30\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[30\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[30\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[30\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[30\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[31\] CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[31\]~_emulated CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[31\]~latch " "Warning (13310): Register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[31\]\" is converted into an equivalent circuit using register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[31\]~_emulated\" and latch \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[31\]~latch\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "347 100 " "Info: 347 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~544 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~544\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~545 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~545\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~546 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~546\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~547 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~547\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~548 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~548\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~549 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~549\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~550 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~550\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~551 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~551\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~552 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~552\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~553 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~553\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~554 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~554\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~555 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~555\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~556 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~556\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~557 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~557\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~558 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~558\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~559 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~559\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~560 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~560\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~561 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~561\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~562 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~562\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~563 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~563\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~564 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~564\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~565 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~565\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~566 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~566\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~567 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~567\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~568 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~568\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~569 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~569\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~570 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~570\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~571 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~571\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~572 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~572\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~573 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~573\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~574 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~574\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~575 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~575\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~608 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~608\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~609 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~609\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~610 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~610\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~611 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~611\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~612 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~612\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~613 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~613\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~614 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~614\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~615 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~615\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~616 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~616\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~617 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~617\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~618 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~618\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~619 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~619\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~620 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~620\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~621 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~621\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~622 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~622\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~623 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~623\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~624 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~624\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~625 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~625\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~626 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~626\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~627 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~627\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~628 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~628\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~629 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~629\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~630 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~630\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~631 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~631\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~632 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~632\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~633 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~633\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~634 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~634\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~635 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~635\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~636 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~636\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~637 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~637\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~638 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~638\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~639 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~639\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~672 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~672\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~673 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~673\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~674 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~674\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~675 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~675\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~676 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~676\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~677 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~677\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~678 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~678\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~679 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~679\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~680 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~680\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~681 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~681\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~682 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~682\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~683 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~683\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~684 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~684\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~685 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~685\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~686 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~686\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~687 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~687\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~688 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~688\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~689 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~689\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~690 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~690\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~691 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~691\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~692 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~692\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~693 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~693\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~694 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~694\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~695 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~695\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~696 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~696\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~697 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~697\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~698 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~698\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~699 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~699\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~700 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~700\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~701 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~701\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~702 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~702\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~703 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~703\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~736 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~736\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~737 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~737\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~738 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~738\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU_Core_Main:DUT\|Register_File:C7\|Regfile~739 " "Info: Register \"CPU_Core_Main:DUT\|Register_File:C7\|Regfile~739\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.map.smsg " "Info: Generated suppressed messages file C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1172 " "Info: Implemented 1172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info: Implemented 82 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1068 " "Info: Implemented 1068 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 342 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 342 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 21:13:34 2025 " "Info: Processing ended: Sun Jan 26 21:13:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 21:13:35 2025 " "Info: Processing started: Sun Jan 26 21:13:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_Core -c CPU_Core " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_Core -c CPU_Core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_Core EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"CPU_Core\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~head_lut " "Info: Destination node CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~head_lut" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut " "Info: Destination node CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~head_lut " "Info: Destination node CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~head_lut" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Adder32Bit:C3|out[4]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~head_lut " "Info: Destination node CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~head_lut" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Adder32Bit:C3|out[3]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~head_lut " "Info: Destination node CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~head_lut" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Adder32Bit:C3|out[0]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~head_lut " "Info: Destination node CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~head_lut" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Adder32Bit:C3|out[2]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]~head_lut " "Info: Destination node CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]~head_lut" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Adder32Bit:C3|out[12]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]~head_lut " "Info: Destination node CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]~head_lut" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Adder32Bit:C3|out[13]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]~head_lut " "Info: Destination node CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]~head_lut" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Adder32Bit:C3|out[14]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]~head_lut " "Info: Destination node CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]~head_lut" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Adder32Bit:C3|out[15]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1  " "Info: Automatically promoted node CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Core_Main:DUT\|Decoder:C5\|Selector3~0 " "Info: Destination node CPU_Core_Main:DUT\|Decoder:C5\|Selector3~0" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Decoder:C5|Selector3~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Control:C6|rs1_valid~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2  " "Info: Automatically promoted node CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Control:C6|rs2_valid~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~4  " "Info: Automatically promoted node CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Decoder:C5|Decoder0~4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Warning: Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning: Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning: Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning: Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning: Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning: Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning: Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning: Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning: Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\] register CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\] -16.511 ns " "Info: Slack time is -16.511 ns between source register \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\]\" and destination register \"CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-8.119 ns + Largest register register " "Info: + Largest register to register requirement is -8.119 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 2.996 ns   Shortest register " "Info:   Shortest clock path from clock \"SW\[17\]\" to destination register is 2.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns SW\[17\] 1 CLK Unassigned 310 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 310; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.537 ns) 2.996 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\] 2 REG Unassigned 4 " "Info: 2: + IC(1.699 ns) + CELL(0.537 ns) = 2.996 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 43.29 % ) " "Info: Total cell delay = 1.297 ns ( 43.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.699 ns ( 56.71 % ) " "Info: Total interconnect delay = 1.699 ns ( 56.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 2.996 ns   Longest register " "Info:   Longest clock path from clock \"SW\[17\]\" to destination register is 2.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns SW\[17\] 1 CLK Unassigned 310 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 310; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.537 ns) 2.996 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\] 2 REG Unassigned 4 " "Info: 2: + IC(1.699 ns) + CELL(0.537 ns) = 2.996 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 43.29 % ) " "Info: Total cell delay = 1.297 ns ( 43.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.699 ns ( 56.71 % ) " "Info: Total interconnect delay = 1.699 ns ( 56.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 7.996 ns   Shortest register " "Info:   Shortest clock path from clock \"SW\[0\]\" to source register is 7.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns SW\[0\] 1 CLK Unassigned 33 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 33; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.271 ns) 2.654 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut 2 COMB Unassigned 52 " "Info: 2: + IC(1.623 ns) + CELL(0.271 ns) = 2.654 ns; Loc. = Unassigned; Fanout = 52; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.420 ns) 3.696 ns CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux25~3 3 COMB Unassigned 15 " "Info: 3: + IC(0.622 ns) + CELL(0.420 ns) = 3.696 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux25~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Instruction_Memory:C4|Mux25~3 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 4.452 ns CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2 4 COMB Unassigned 1 " "Info: 4: + IC(0.336 ns) + CELL(0.420 ns) = 4.452 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { CPU_Core_Main:DUT|Instruction_Memory:C4|Mux25~3 CPU_Core_Main:DUT|Control:C6|rs2_valid~2 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.000 ns) 6.279 ns CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2clkctrl 5 COMB Unassigned 32 " "Info: 5: + IC(1.827 ns) + CELL(0.000 ns) = 6.279 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { CPU_Core_Main:DUT|Control:C6|rs2_valid~2 CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.275 ns) 7.996 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\] 6 REG Unassigned 4 " "Info: 6: + IC(1.442 ns) + CELL(0.275 ns) = 7.996 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data2[28] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.146 ns ( 26.84 % ) " "Info: Total cell delay = 2.146 ns ( 26.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.850 ns ( 73.16 % ) " "Info: Total interconnect delay = 5.850 ns ( 73.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 12.151 ns   Longest register " "Info:   Longest clock path from clock \"SW\[17\]\" to source register is 12.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns SW\[17\] 1 CLK Unassigned 310 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 310; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.787 ns) 3.534 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\] 2 REG Unassigned 4 " "Info: 2: + IC(1.987 ns) + CELL(0.787 ns) = 3.534 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.150 ns) 4.649 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut 3 COMB Unassigned 52 " "Info: 3: + IC(0.965 ns) + CELL(0.150 ns) = 4.649 ns; Loc. = Unassigned; Fanout = 52; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.150 ns) 5.962 ns CPU_Core_Main:DUT\|Control:C6\|is_load~12 4 COMB Unassigned 3 " "Info: 4: + IC(1.163 ns) + CELL(0.150 ns) = 5.962 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|is_load~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.420 ns) 7.286 ns CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0 5 COMB Unassigned 17 " "Info: 5: + IC(0.904 ns) + CELL(0.420 ns) = 7.286 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.851 ns CPU_Core_Main:DUT\|Decoder:C5\|Selector10~1 6 COMB Unassigned 3 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 7.851 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Decoder:C5\|Selector10~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~1 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 8.607 ns CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2 7 COMB Unassigned 1 " "Info: 7: + IC(0.606 ns) + CELL(0.150 ns) = 8.607 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { CPU_Core_Main:DUT|Decoder:C5|Selector10~1 CPU_Core_Main:DUT|Control:C6|rs2_valid~2 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.000 ns) 10.434 ns CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2clkctrl 8 COMB Unassigned 32 " "Info: 8: + IC(1.827 ns) + CELL(0.000 ns) = 10.434 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { CPU_Core_Main:DUT|Control:C6|rs2_valid~2 CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.275 ns) 12.151 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\] 9 REG Unassigned 4 " "Info: 9: + IC(1.442 ns) + CELL(0.275 ns) = 12.151 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data2[28] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.842 ns ( 23.39 % ) " "Info: Total cell delay = 2.842 ns ( 23.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.309 ns ( 76.61 % ) " "Info: Total interconnect delay = 9.309 ns ( 76.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.392 ns - Longest register register " "Info: - Longest register to register delay is 8.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\] 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[28] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.275 ns) 1.585 ns CPU_Core_Main:DUT\|alu:C8\|taken_branch~21 2 COMB Unassigned 1 " "Info: 2: + IC(1.310 ns) + CELL(0.275 ns) = 1.585 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|taken_branch~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[28] CPU_Core_Main:DUT|alu:C8|taken_branch~21 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.150 ns CPU_Core_Main:DUT\|alu:C8\|taken_branch~22 3 COMB Unassigned 1 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 2.150 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|taken_branch~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { CPU_Core_Main:DUT|alu:C8|taken_branch~21 CPU_Core_Main:DUT|alu:C8|taken_branch~22 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 2.906 ns CPU_Core_Main:DUT\|alu:C8\|taken_branch~23 4 COMB Unassigned 1 " "Info: 4: + IC(0.606 ns) + CELL(0.150 ns) = 2.906 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|taken_branch~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { CPU_Core_Main:DUT|alu:C8|taken_branch~22 CPU_Core_Main:DUT|alu:C8|taken_branch~23 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.471 ns CPU_Core_Main:DUT\|alu:C8\|taken_branch~24 5 COMB Unassigned 26 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 3.471 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|taken_branch~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { CPU_Core_Main:DUT|alu:C8|taken_branch~23 CPU_Core_Main:DUT|alu:C8|taken_branch~24 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.150 ns) 4.796 ns CPU_Core_Main:DUT\|Program_Counter:C1\|Add0~2 6 COMB Unassigned 2 " "Info: 6: + IC(1.175 ns) + CELL(0.150 ns) = 4.796 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|Add0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { CPU_Core_Main:DUT|alu:C8|taken_branch~24 CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.414 ns) 6.388 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[3\]~135 7 COMB Unassigned 2 " "Info: 7: + IC(1.178 ns) + CELL(0.414 ns) = 6.388 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[3\]~135'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.459 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[4\]~137 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.459 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[4\]~137'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.530 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[5\]~140 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.530 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[5\]~140'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.601 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[6\]~142 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.601 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[6\]~142'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.672 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[7\]~144 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.672 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[7\]~144'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.743 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[8\]~146 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.743 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[8\]~146'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.814 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[9\]~148 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.814 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[9\]~148'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.885 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[10\]~150 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.885 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[10\]~150'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.956 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]~152 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.956 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]~152'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~152 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 7.117 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[12\]~154 16 COMB Unassigned 2 " "Info: 16: + IC(0.090 ns) + CELL(0.071 ns) = 7.117 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[12\]~154'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~152 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[12]~154 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.188 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[13\]~156 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.188 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[13\]~156'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[12]~154 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[13]~156 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.259 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[14\]~158 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.259 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[14\]~158'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[13]~156 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[14]~158 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.330 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[15\]~160 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 7.330 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[15\]~160'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[14]~158 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[15]~160 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.401 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[16\]~162 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.401 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[16\]~162'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[15]~160 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[16]~162 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.472 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[17\]~164 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 7.472 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[17\]~164'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[16]~162 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[17]~164 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.543 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[18\]~166 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 7.543 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[18\]~166'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[17]~164 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[18]~166 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.614 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[19\]~168 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 7.614 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[19\]~168'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[18]~166 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[19]~168 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.685 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[20\]~170 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 7.685 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[20\]~170'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[19]~168 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[20]~170 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.756 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[21\]~172 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 7.756 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[21\]~172'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[20]~170 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[21]~172 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.827 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[22\]~174 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 7.827 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[22\]~174'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[21]~172 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[22]~174 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.898 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[23\]~176 27 COMB Unassigned 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 7.898 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[23\]~176'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[22]~174 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[23]~176 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.308 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\]~177 28 COMB Unassigned 1 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 8.308 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\]~177'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[23]~176 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24]~177 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.392 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\] 29 REG Unassigned 4 " "Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 8.392 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24]~177 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.491 ns ( 41.60 % ) " "Info: Total cell delay = 3.491 ns ( 41.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.901 ns ( 58.40 % ) " "Info: Total interconnect delay = 4.901 ns ( 58.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.392 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[28] CPU_Core_Main:DUT|alu:C8|taken_branch~21 CPU_Core_Main:DUT|alu:C8|taken_branch~22 CPU_Core_Main:DUT|alu:C8|taken_branch~23 CPU_Core_Main:DUT|alu:C8|taken_branch~24 CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~152 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[12]~154 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[13]~156 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[14]~158 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[15]~160 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[16]~162 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[17]~164 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[18]~166 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[19]~168 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[20]~170 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[21]~172 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[22]~174 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[23]~176 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24]~177 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.392 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[28] CPU_Core_Main:DUT|alu:C8|taken_branch~21 CPU_Core_Main:DUT|alu:C8|taken_branch~22 CPU_Core_Main:DUT|alu:C8|taken_branch~23 CPU_Core_Main:DUT|alu:C8|taken_branch~24 CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~152 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[12]~154 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[13]~156 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[14]~158 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[15]~160 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[16]~162 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[17]~164 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[18]~166 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[19]~168 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[20]~170 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[21]~172 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[22]~174 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[23]~176 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24]~177 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.392 ns register register " "Info: Estimated most critical path is register to register delay of 8.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\] 1 REG LAB_X22_Y14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y14; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[28] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.275 ns) 1.585 ns CPU_Core_Main:DUT\|alu:C8\|taken_branch~21 2 COMB LAB_X28_Y13 1 " "Info: 2: + IC(1.310 ns) + CELL(0.275 ns) = 1.585 ns; Loc. = LAB_X28_Y13; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|taken_branch~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[28] CPU_Core_Main:DUT|alu:C8|taken_branch~21 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.150 ns CPU_Core_Main:DUT\|alu:C8\|taken_branch~22 3 COMB LAB_X28_Y13 1 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 2.150 ns; Loc. = LAB_X28_Y13; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|taken_branch~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { CPU_Core_Main:DUT|alu:C8|taken_branch~21 CPU_Core_Main:DUT|alu:C8|taken_branch~22 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 2.906 ns CPU_Core_Main:DUT\|alu:C8\|taken_branch~23 4 COMB LAB_X29_Y13 1 " "Info: 4: + IC(0.606 ns) + CELL(0.150 ns) = 2.906 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|taken_branch~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { CPU_Core_Main:DUT|alu:C8|taken_branch~22 CPU_Core_Main:DUT|alu:C8|taken_branch~23 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.471 ns CPU_Core_Main:DUT\|alu:C8\|taken_branch~24 5 COMB LAB_X29_Y13 26 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 3.471 ns; Loc. = LAB_X29_Y13; Fanout = 26; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|taken_branch~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { CPU_Core_Main:DUT|alu:C8|taken_branch~23 CPU_Core_Main:DUT|alu:C8|taken_branch~24 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.150 ns) 4.796 ns CPU_Core_Main:DUT\|Program_Counter:C1\|Add0~2 6 COMB LAB_X32_Y15 2 " "Info: 6: + IC(1.175 ns) + CELL(0.150 ns) = 4.796 ns; Loc. = LAB_X32_Y15; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|Add0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { CPU_Core_Main:DUT|alu:C8|taken_branch~24 CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.414 ns) 6.388 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[3\]~135 7 COMB LAB_X30_Y13 2 " "Info: 7: + IC(1.178 ns) + CELL(0.414 ns) = 6.388 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[3\]~135'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.459 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[4\]~137 8 COMB LAB_X30_Y13 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.459 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[4\]~137'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.530 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[5\]~140 9 COMB LAB_X30_Y13 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.530 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[5\]~140'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.601 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[6\]~142 10 COMB LAB_X30_Y13 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.601 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[6\]~142'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.672 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[7\]~144 11 COMB LAB_X30_Y13 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.672 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[7\]~144'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.743 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[8\]~146 12 COMB LAB_X30_Y13 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.743 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[8\]~146'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.814 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[9\]~148 13 COMB LAB_X30_Y13 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.814 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[9\]~148'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.885 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[10\]~150 14 COMB LAB_X30_Y13 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.885 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[10\]~150'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.956 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]~152 15 COMB LAB_X30_Y13 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.956 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]~152'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~152 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 7.117 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[12\]~154 16 COMB LAB_X30_Y12 2 " "Info: 16: + IC(0.090 ns) + CELL(0.071 ns) = 7.117 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[12\]~154'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~152 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[12]~154 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.188 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[13\]~156 17 COMB LAB_X30_Y12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.188 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[13\]~156'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[12]~154 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[13]~156 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.259 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[14\]~158 18 COMB LAB_X30_Y12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.259 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[14\]~158'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[13]~156 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[14]~158 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.330 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[15\]~160 19 COMB LAB_X30_Y12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 7.330 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[15\]~160'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[14]~158 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[15]~160 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.401 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[16\]~162 20 COMB LAB_X30_Y12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.401 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[16\]~162'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[15]~160 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[16]~162 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.472 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[17\]~164 21 COMB LAB_X30_Y12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 7.472 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[17\]~164'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[16]~162 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[17]~164 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.543 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[18\]~166 22 COMB LAB_X30_Y12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 7.543 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[18\]~166'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[17]~164 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[18]~166 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.614 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[19\]~168 23 COMB LAB_X30_Y12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 7.614 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[19\]~168'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[18]~166 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[19]~168 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.685 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[20\]~170 24 COMB LAB_X30_Y12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 7.685 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[20\]~170'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[19]~168 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[20]~170 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.756 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[21\]~172 25 COMB LAB_X30_Y12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 7.756 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[21\]~172'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[20]~170 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[21]~172 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.827 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[22\]~174 26 COMB LAB_X30_Y12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 7.827 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[22\]~174'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[21]~172 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[22]~174 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.898 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[23\]~176 27 COMB LAB_X30_Y12 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 7.898 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[23\]~176'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[22]~174 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[23]~176 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.308 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\]~177 28 COMB LAB_X30_Y12 1 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 8.308 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\]~177'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[23]~176 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24]~177 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.392 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\] 29 REG LAB_X30_Y12 4 " "Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 8.392 ns; Loc. = LAB_X30_Y12; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24]~177 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.491 ns ( 41.60 % ) " "Info: Total cell delay = 3.491 ns ( 41.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.901 ns ( 58.40 % ) " "Info: Total interconnect delay = 4.901 ns ( 58.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.392 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[28] CPU_Core_Main:DUT|alu:C8|taken_branch~21 CPU_Core_Main:DUT|alu:C8|taken_branch~22 CPU_Core_Main:DUT|alu:C8|taken_branch~23 CPU_Core_Main:DUT|alu:C8|taken_branch~24 CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~152 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[12]~154 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[13]~156 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[14]~158 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[15]~160 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[16]~162 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[17]~164 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[18]~166 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[19]~168 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[20]~170 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[21]~172 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[22]~174 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[23]~176 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24]~177 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "77 3078 " "Info: 77 (of 3078) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "82 " "Warning: Found 82 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[0\] GND " "Info: Pin LEDG\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] GND " "Info: Pin LEDG\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] GND " "Info: Pin LEDG\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] GND " "Info: Pin LEDG\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] GND " "Info: Pin LEDG\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] GND " "Info: Pin LEDG\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] GND " "Info: Pin LEDG\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] GND " "Info: Pin LEDG\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.fit.smsg " "Info: Generated suppressed messages file C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 325 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 325 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Info: Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 21:13:39 2025 " "Info: Processing ended: Sun Jan 26 21:13:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 21:13:40 2025 " "Info: Processing started: Sun Jan 26 21:13:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU_Core -c CPU_Core " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU_Core -c CPU_Core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 21:13:42 2025 " "Info: Processing ended: Sun Jan 26 21:13:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 21:13:43 2025 " "Info: Processing started: Sun Jan 26 21:13:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_Core -c CPU_Core --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_Core -c CPU_Core --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[4\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[4\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[3\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[3\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[2\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[2\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[17\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[17\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[18\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[18\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[18\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[18\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[17\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[17\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[5\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[5\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[5\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[5\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[1\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[1\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[1\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[1\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[19\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[19\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[19\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[19\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[8\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[8\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[8\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[8\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[2\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[2\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[7\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[7\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[26\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[26\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[12\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[12\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[12\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[12\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[26\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[26\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[21\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[21\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[22\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[22\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[22\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[22\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[21\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[21\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[11\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[11\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[11\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[11\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[25\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[25\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[25\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[25\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[23\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[23\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[10\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[10\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[23\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[23\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[10\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[10\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[9\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[9\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[3\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[3\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[9\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[9\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[31\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[31\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[6\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[6\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[31\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[31\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[6\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[6\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[29\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[29\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[29\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[29\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[4\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[4\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[24\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[24\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[24\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[24\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[27\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[27\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[30\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[30\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[30\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[30\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[27\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[27\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[20\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[20\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[0\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[0\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[20\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[20\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[0\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[0\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[16\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[16\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[15\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[15\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[16\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[16\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[15\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[15\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[13\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[13\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[13\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[13\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[14\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[14\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[28\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[28\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[28\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[14\] " "Warning: Node \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[14\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|alu:C8\|r_temp\[4\] " "Warning: Node \"CPU_Core_Main:DUT\|alu:C8\|r_temp\[4\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|alu:C8\|r_temp\[3\] " "Warning: Node \"CPU_Core_Main:DUT\|alu:C8\|r_temp\[3\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|alu:C8\|r_temp\[7\] " "Warning: Node \"CPU_Core_Main:DUT\|alu:C8\|r_temp\[7\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|alu:C8\|r_temp\[2\] " "Warning: Node \"CPU_Core_Main:DUT\|alu:C8\|r_temp\[2\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|alu:C8\|r_temp\[5\] " "Warning: Node \"CPU_Core_Main:DUT\|alu:C8\|r_temp\[5\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|alu:C8\|r_temp\[6\] " "Warning: Node \"CPU_Core_Main:DUT\|alu:C8\|r_temp\[6\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|alu:C8\|r_temp\[1\] " "Warning: Node \"CPU_Core_Main:DUT\|alu:C8\|r_temp\[1\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[18\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[17\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|alu:C8\|r_temp\[0\] " "Warning: Node \"CPU_Core_Main:DUT\|alu:C8\|r_temp\[0\]\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[16\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[22\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[21\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[23\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[15\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[20\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[24\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[14\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[19\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[13\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[12\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[11\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[10\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[9\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[8\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[7\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\]~latch " "Warning: Node \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[6\]~latch\" is a latch" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[0\] " "Info: Assuming node \"SW\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "35 " "Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~latch " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~latch\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~latch " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~latch\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~latch " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~latch\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~latch " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~latch\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~4 " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~4\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~6 " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~6\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux23~1 " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux23~1\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux23~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~_emulated " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~_emulated\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\] " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\]\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux25~2 " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux25~2\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux25~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Decoder:C5\|Selector10~1 " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Decoder:C5\|Selector10~1\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Decoder:C5\|Selector10~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[0\] " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[0\]\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~_emulated " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~_emulated\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~_emulated " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~_emulated\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[2\] " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[2\]\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux26~1 " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux26~1\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux26~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~_emulated " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~_emulated\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[3\] " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[3\]\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[5\] " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[5\]\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux26~0 " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux26~0\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux27~1 " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux27~1\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux27~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux25~3 " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux25~3\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux25~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~head_lut " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~head_lut\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[0\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~head_lut " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~head_lut\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[2\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux29~0 " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux29~0\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux29~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~head_lut " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~head_lut\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[3\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~head_lut " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~head_lut\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux29~1 " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux29~1\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux29~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~_emulated " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~_emulated\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~head_lut " "Info: Detected gated clock \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~head_lut\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[4\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[4\] " "Info: Detected ripple clock \"CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[4\]\" as buffer" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[17\] register CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[19\] register CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\] 62.97 MHz 15.88 ns Internal " "Info: Clock \"SW\[17\]\" has Internal fmax of 62.97 MHz between source register \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[19\]\" and destination register \"CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]\" (period= 15.88 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.326 ns + Longest register register " "Info: + Longest register to register delay is 7.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[19\] 1 REG LCCOMB_X28_Y12_N18 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y12_N18; Fanout = 6; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[19\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.436 ns) 1.225 ns CPU_Core_Main:DUT\|alu:C8\|taken_branch~5 2 COMB LCCOMB_X28_Y15_N2 1 " "Info: 2: + IC(0.789 ns) + CELL(0.436 ns) = 1.225 ns; Loc. = LCCOMB_X28_Y15_N2; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|taken_branch~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] CPU_Core_Main:DUT|alu:C8|taken_branch~5 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.275 ns) 2.227 ns CPU_Core_Main:DUT\|alu:C8\|taken_branch~8 3 COMB LCCOMB_X27_Y16_N14 1 " "Info: 3: + IC(0.727 ns) + CELL(0.275 ns) = 2.227 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|taken_branch~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { CPU_Core_Main:DUT|alu:C8|taken_branch~5 CPU_Core_Main:DUT|alu:C8|taken_branch~8 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.410 ns) 3.654 ns CPU_Core_Main:DUT\|alu:C8\|taken_branch~24 4 COMB LCCOMB_X29_Y13_N0 26 " "Info: 4: + IC(1.017 ns) + CELL(0.410 ns) = 3.654 ns; Loc. = LCCOMB_X29_Y13_N0; Fanout = 26; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|taken_branch~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { CPU_Core_Main:DUT|alu:C8|taken_branch~8 CPU_Core_Main:DUT|alu:C8|taken_branch~24 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.150 ns) 4.853 ns CPU_Core_Main:DUT\|Program_Counter:C1\|Add0~2 5 COMB LCCOMB_X32_Y15_N22 2 " "Info: 5: + IC(1.049 ns) + CELL(0.150 ns) = 4.853 ns; Loc. = LCCOMB_X32_Y15_N22; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|Add0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { CPU_Core_Main:DUT|alu:C8|taken_branch~24 CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.485 ns) 6.335 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[3\]~135 6 COMB LCCOMB_X30_Y13_N14 2 " "Info: 6: + IC(0.997 ns) + CELL(0.485 ns) = 6.335 ns; Loc. = LCCOMB_X30_Y13_N14; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[3\]~135'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.406 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[4\]~137 7 COMB LCCOMB_X30_Y13_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.406 ns; Loc. = LCCOMB_X30_Y13_N16; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[4\]~137'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.477 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[5\]~140 8 COMB LCCOMB_X30_Y13_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.477 ns; Loc. = LCCOMB_X30_Y13_N18; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[5\]~140'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.548 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[6\]~142 9 COMB LCCOMB_X30_Y13_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.548 ns; Loc. = LCCOMB_X30_Y13_N20; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[6\]~142'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.619 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[7\]~144 10 COMB LCCOMB_X30_Y13_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.619 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[7\]~144'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.690 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[8\]~146 11 COMB LCCOMB_X30_Y13_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.690 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[8\]~146'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.761 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[9\]~148 12 COMB LCCOMB_X30_Y13_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.761 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[9\]~148'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.832 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[10\]~150 13 COMB LCCOMB_X30_Y13_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.832 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[10\]~150'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.242 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]~151 14 COMB LCCOMB_X30_Y13_N30 1 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 7.242 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]~151'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~151 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.326 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\] 15 REG LCFF_X30_Y13_N31 4 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 7.326 ns; Loc. = LCFF_X30_Y13_N31; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~151 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.747 ns ( 37.50 % ) " "Info: Total cell delay = 2.747 ns ( 37.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.579 ns ( 62.50 % ) " "Info: Total interconnect delay = 4.579 ns ( 62.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.326 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] CPU_Core_Main:DUT|alu:C8|taken_branch~5 CPU_Core_Main:DUT|alu:C8|taken_branch~8 CPU_Core_Main:DUT|alu:C8|taken_branch~24 CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~151 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.326 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] {} CPU_Core_Main:DUT|alu:C8|taken_branch~5 {} CPU_Core_Main:DUT|alu:C8|taken_branch~8 {} CPU_Core_Main:DUT|alu:C8|taken_branch~24 {} CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~151 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] {} } { 0.000ns 0.789ns 0.727ns 1.017ns 1.049ns 0.997ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.436ns 0.275ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.590 ns - Smallest " "Info: - Smallest clock skew is -8.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 3.219 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[17\]\" to destination register is 3.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 310 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 310; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.537 ns) 3.219 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\] 2 REG LCFF_X30_Y13_N31 4 " "Info: 2: + IC(1.830 ns) + CELL(0.537 ns) = 3.219 ns; Loc. = LCFF_X30_Y13_N31; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 43.15 % ) " "Info: Total cell delay = 1.389 ns ( 43.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.830 ns ( 56.85 % ) " "Info: Total interconnect delay = 1.830 ns ( 56.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.219 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] {} } { 0.000ns 0.000ns 1.830ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 11.809 ns - Longest register " "Info: - Longest clock path from clock \"SW\[17\]\" to source register is 11.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 310 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 310; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.787 ns) 3.469 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\] 2 REG LCFF_X30_Y13_N11 4 " "Info: 2: + IC(1.830 ns) + CELL(0.787 ns) = 3.469 ns; Loc. = LCFF_X30_Y13_N11; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.438 ns) 4.730 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut 3 COMB LCCOMB_X31_Y16_N0 52 " "Info: 3: + IC(0.823 ns) + CELL(0.438 ns) = 4.730 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 52; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.150 ns) 6.344 ns CPU_Core_Main:DUT\|Control:C6\|is_load~12 4 COMB LCCOMB_X29_Y15_N20 3 " "Info: 4: + IC(1.464 ns) + CELL(0.150 ns) = 6.344 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|is_load~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.275 ns) 7.632 ns CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0 5 COMB LCCOMB_X31_Y17_N30 17 " "Info: 5: + IC(1.013 ns) + CELL(0.275 ns) = 7.632 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 17; COMB Node = 'CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.150 ns) 8.493 ns CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1 6 COMB LCCOMB_X29_Y17_N10 2 " "Info: 6: + IC(0.711 ns) + CELL(0.150 ns) = 8.493 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.769 ns) + CELL(0.000 ns) 10.262 ns CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1clkctrl 7 COMB CLKCTRL_G15 32 " "Info: 7: + IC(1.769 ns) + CELL(0.000 ns) = 10.262 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.150 ns) 11.809 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[19\] 8 REG LCCOMB_X28_Y12_N18 6 " "Info: 8: + IC(1.397 ns) + CELL(0.150 ns) = 11.809 ns; Loc. = LCCOMB_X28_Y12_N18; Fanout = 6; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[19\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.802 ns ( 23.73 % ) " "Info: Total cell delay = 2.802 ns ( 23.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.007 ns ( 76.27 % ) " "Info: Total interconnect delay = 9.007 ns ( 76.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.809 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.809 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] {} } { 0.000ns 0.000ns 1.830ns 0.823ns 1.464ns 1.013ns 0.711ns 1.769ns 1.397ns } { 0.000ns 0.852ns 0.787ns 0.438ns 0.150ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.219 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] {} } { 0.000ns 0.000ns 1.830ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.809 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.809 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] {} } { 0.000ns 0.000ns 1.830ns 0.823ns 1.464ns 1.013ns 0.711ns 1.769ns 1.397ns } { 0.000ns 0.852ns 0.787ns 0.438ns 0.150ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.326 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] CPU_Core_Main:DUT|alu:C8|taken_branch~5 CPU_Core_Main:DUT|alu:C8|taken_branch~8 CPU_Core_Main:DUT|alu:C8|taken_branch~24 CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~151 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.326 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] {} CPU_Core_Main:DUT|alu:C8|taken_branch~5 {} CPU_Core_Main:DUT|alu:C8|taken_branch~8 {} CPU_Core_Main:DUT|alu:C8|taken_branch~24 {} CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~151 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] {} } { 0.000ns 0.789ns 0.727ns 1.017ns 1.049ns 0.997ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.436ns 0.275ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.219 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] {} } { 0.000ns 0.000ns 1.830ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.809 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.809 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[19] {} } { 0.000ns 0.000ns 1.830ns 0.823ns 1.464ns 1.013ns 0.711ns 1.769ns 1.397ns } { 0.000ns 0.852ns 0.787ns 0.438ns 0.150ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[0\] register CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[1\] register CPU_Core_Main:DUT\|alu:C8\|r_temp\[1\] 118.82 MHz 8.416 ns Internal " "Info: Clock \"SW\[0\]\" has Internal fmax of 118.82 MHz between source register \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[1\]\" and destination register \"CPU_Core_Main:DUT\|alu:C8\|r_temp\[1\]\" (period= 8.416 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.439 ns + Longest register register " "Info: + Longest register to register delay is 0.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[1\] 1 REG LCCOMB_X27_Y16_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y16_N30; Fanout = 6; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.150 ns) 0.439 ns CPU_Core_Main:DUT\|alu:C8\|r_temp\[1\] 2 REG LCCOMB_X27_Y16_N12 1 " "Info: 2: + IC(0.289 ns) + CELL(0.150 ns) = 0.439 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 1; REG Node = 'CPU_Core_Main:DUT\|alu:C8\|r_temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] CPU_Core_Main:DUT|alu:C8|r_temp[1] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 34.17 % ) " "Info: Total cell delay = 0.150 ns ( 34.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.289 ns ( 65.83 % ) " "Info: Total interconnect delay = 0.289 ns ( 65.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] CPU_Core_Main:DUT|alu:C8|r_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.439 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] {} CPU_Core_Main:DUT|alu:C8|r_temp[1] {} } { 0.000ns 0.289ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.787 ns - Smallest " "Info: - Smallest clock skew is -2.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 7.681 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[0\]\" to destination register is 7.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 33 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 33; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.420 ns) 3.011 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut 2 COMB LCCOMB_X31_Y16_N0 52 " "Info: 2: + IC(1.592 ns) + CELL(0.420 ns) = 3.011 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 52; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.398 ns) 4.127 ns CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~6 3 COMB LCCOMB_X32_Y17_N30 2 " "Info: 3: + IC(0.718 ns) + CELL(0.398 ns) = 4.127 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Decoder:C5|Decoder0~6 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.527 ns CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~4 4 COMB LCCOMB_X32_Y17_N22 1 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 4.527 ns; Loc. = LCCOMB_X32_Y17_N22; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { CPU_Core_Main:DUT|Decoder:C5|Decoder0~6 CPU_Core_Main:DUT|Decoder:C5|Decoder0~4 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 5.997 ns CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~4clkctrl 5 COMB CLKCTRL_G12 8 " "Info: 5: + IC(1.470 ns) + CELL(0.000 ns) = 5.997 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'CPU_Core_Main:DUT\|Decoder:C5\|Decoder0~4clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { CPU_Core_Main:DUT|Decoder:C5|Decoder0~4 CPU_Core_Main:DUT|Decoder:C5|Decoder0~4clkctrl } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.271 ns) 7.681 ns CPU_Core_Main:DUT\|alu:C8\|r_temp\[1\] 6 REG LCCOMB_X27_Y16_N12 1 " "Info: 6: + IC(1.413 ns) + CELL(0.271 ns) = 7.681 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 1; REG Node = 'CPU_Core_Main:DUT\|alu:C8\|r_temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { CPU_Core_Main:DUT|Decoder:C5|Decoder0~4clkctrl CPU_Core_Main:DUT|alu:C8|r_temp[1] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.238 ns ( 29.14 % ) " "Info: Total cell delay = 2.238 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.443 ns ( 70.86 % ) " "Info: Total interconnect delay = 5.443 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.681 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Decoder:C5|Decoder0~6 CPU_Core_Main:DUT|Decoder:C5|Decoder0~4 CPU_Core_Main:DUT|Decoder:C5|Decoder0~4clkctrl CPU_Core_Main:DUT|alu:C8|r_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.681 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Decoder:C5|Decoder0~6 {} CPU_Core_Main:DUT|Decoder:C5|Decoder0~4 {} CPU_Core_Main:DUT|Decoder:C5|Decoder0~4clkctrl {} CPU_Core_Main:DUT|alu:C8|r_temp[1] {} } { 0.000ns 0.000ns 1.592ns 0.718ns 0.250ns 1.470ns 1.413ns } { 0.000ns 0.999ns 0.420ns 0.398ns 0.150ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 10.468 ns - Longest register " "Info: - Longest clock path from clock \"SW\[0\]\" to source register is 10.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 33 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 33; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.275 ns) 2.880 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch 2 REG LCCOMB_X31_Y16_N22 2 " "Info: 2: + IC(1.606 ns) + CELL(0.275 ns) = 2.880 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 2; REG Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.294 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut 3 COMB LCCOMB_X31_Y16_N0 52 " "Info: 3: + IC(0.264 ns) + CELL(0.150 ns) = 3.294 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 52; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.150 ns) 4.908 ns CPU_Core_Main:DUT\|Control:C6\|is_load~12 4 COMB LCCOMB_X29_Y15_N20 3 " "Info: 4: + IC(1.464 ns) + CELL(0.150 ns) = 4.908 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|is_load~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.275 ns) 6.196 ns CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0 5 COMB LCCOMB_X31_Y17_N30 17 " "Info: 5: + IC(1.013 ns) + CELL(0.275 ns) = 6.196 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 17; COMB Node = 'CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.378 ns) 6.839 ns CPU_Core_Main:DUT\|Decoder:C5\|Selector10~1 6 COMB LCCOMB_X31_Y17_N2 3 " "Info: 6: + IC(0.265 ns) + CELL(0.378 ns) = 6.839 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Decoder:C5\|Selector10~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~1 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.150 ns) 7.430 ns CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2 7 COMB LCCOMB_X32_Y17_N0 1 " "Info: 7: + IC(0.441 ns) + CELL(0.150 ns) = 7.430 ns; Loc. = LCCOMB_X32_Y17_N0; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { CPU_Core_Main:DUT|Decoder:C5|Selector10~1 CPU_Core_Main:DUT|Control:C6|rs2_valid~2 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.000 ns) 8.925 ns CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2clkctrl 8 COMB CLKCTRL_G9 32 " "Info: 8: + IC(1.495 ns) + CELL(0.000 ns) = 8.925 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CPU_Core_Main:DUT|Control:C6|rs2_valid~2 CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.150 ns) 10.468 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[1\] 9 REG LCCOMB_X27_Y16_N30 6 " "Info: 9: + IC(1.393 ns) + CELL(0.150 ns) = 10.468 ns; Loc. = LCCOMB_X27_Y16_N30; Fanout = 6; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.527 ns ( 24.14 % ) " "Info: Total cell delay = 2.527 ns ( 24.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.941 ns ( 75.86 % ) " "Info: Total interconnect delay = 7.941 ns ( 75.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.468 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~1 CPU_Core_Main:DUT|Control:C6|rs2_valid~2 CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.468 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Decoder:C5|Selector10~1 {} CPU_Core_Main:DUT|Control:C6|rs2_valid~2 {} CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] {} } { 0.000ns 0.000ns 1.606ns 0.264ns 1.464ns 1.013ns 0.265ns 0.441ns 1.495ns 1.393ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.275ns 0.378ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.681 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Decoder:C5|Decoder0~6 CPU_Core_Main:DUT|Decoder:C5|Decoder0~4 CPU_Core_Main:DUT|Decoder:C5|Decoder0~4clkctrl CPU_Core_Main:DUT|alu:C8|r_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.681 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Decoder:C5|Decoder0~6 {} CPU_Core_Main:DUT|Decoder:C5|Decoder0~4 {} CPU_Core_Main:DUT|Decoder:C5|Decoder0~4clkctrl {} CPU_Core_Main:DUT|alu:C8|r_temp[1] {} } { 0.000ns 0.000ns 1.592ns 0.718ns 0.250ns 1.470ns 1.413ns } { 0.000ns 0.999ns 0.420ns 0.398ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.468 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~1 CPU_Core_Main:DUT|Control:C6|rs2_valid~2 CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.468 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Decoder:C5|Selector10~1 {} CPU_Core_Main:DUT|Control:C6|rs2_valid~2 {} CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] {} } { 0.000ns 0.000ns 1.606ns 0.264ns 1.464ns 1.013ns 0.265ns 0.441ns 1.495ns 1.393ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.275ns 0.378ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.982 ns + " "Info: + Micro setup delay of destination is 0.982 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 299 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] CPU_Core_Main:DUT|alu:C8|r_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.439 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] {} CPU_Core_Main:DUT|alu:C8|r_temp[1] {} } { 0.000ns 0.289ns } { 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.681 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Decoder:C5|Decoder0~6 CPU_Core_Main:DUT|Decoder:C5|Decoder0~4 CPU_Core_Main:DUT|Decoder:C5|Decoder0~4clkctrl CPU_Core_Main:DUT|alu:C8|r_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.681 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Decoder:C5|Decoder0~6 {} CPU_Core_Main:DUT|Decoder:C5|Decoder0~4 {} CPU_Core_Main:DUT|Decoder:C5|Decoder0~4clkctrl {} CPU_Core_Main:DUT|alu:C8|r_temp[1] {} } { 0.000ns 0.000ns 1.592ns 0.718ns 0.250ns 1.470ns 1.413ns } { 0.000ns 0.999ns 0.420ns 0.398ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.468 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~1 CPU_Core_Main:DUT|Control:C6|rs2_valid~2 CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.468 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Decoder:C5|Selector10~1 {} CPU_Core_Main:DUT|Control:C6|rs2_valid~2 {} CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data2[1] {} } { 0.000ns 0.000ns 1.606ns 0.264ns 1.464ns 1.013ns 0.265ns 0.441ns 1.495ns 1.393ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.275ns 0.378ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[17\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SW\[17\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] SW\[17\] 6.215 ns " "Info: Found hold time violation between source  pin or register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated\" and destination pin or register \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\]\" for clock \"SW\[17\]\" (Hold time is 6.215 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.537 ns + Largest " "Info: + Largest clock skew is 8.537 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 11.784 ns + Longest register " "Info: + Longest clock path from clock \"SW\[17\]\" to destination register is 11.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 310 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 310; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.787 ns) 3.469 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\] 2 REG LCFF_X30_Y13_N11 4 " "Info: 2: + IC(1.830 ns) + CELL(0.787 ns) = 3.469 ns; Loc. = LCFF_X30_Y13_N11; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.438 ns) 4.730 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut 3 COMB LCCOMB_X31_Y16_N0 52 " "Info: 3: + IC(0.823 ns) + CELL(0.438 ns) = 4.730 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 52; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.150 ns) 6.344 ns CPU_Core_Main:DUT\|Control:C6\|is_load~12 4 COMB LCCOMB_X29_Y15_N20 3 " "Info: 4: + IC(1.464 ns) + CELL(0.150 ns) = 6.344 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|is_load~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.275 ns) 7.632 ns CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0 5 COMB LCCOMB_X31_Y17_N30 17 " "Info: 5: + IC(1.013 ns) + CELL(0.275 ns) = 7.632 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 17; COMB Node = 'CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.150 ns) 8.493 ns CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1 6 COMB LCCOMB_X29_Y17_N10 2 " "Info: 6: + IC(0.711 ns) + CELL(0.150 ns) = 8.493 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.769 ns) + CELL(0.000 ns) 10.262 ns CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1clkctrl 7 COMB CLKCTRL_G15 32 " "Info: 7: + IC(1.769 ns) + CELL(0.000 ns) = 10.262 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.150 ns) 11.784 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] 8 REG LCCOMB_X28_Y16_N18 7 " "Info: 8: + IC(1.372 ns) + CELL(0.150 ns) = 11.784 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 7; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.802 ns ( 23.78 % ) " "Info: Total cell delay = 2.802 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.982 ns ( 76.22 % ) " "Info: Total interconnect delay = 8.982 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.784 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.784 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.000ns 1.830ns 0.823ns 1.464ns 1.013ns 0.711ns 1.769ns 1.372ns } { 0.000ns 0.852ns 0.787ns 0.438ns 0.150ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 3.247 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[17\]\" to source register is 3.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 310 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 310; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.537 ns) 3.247 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated 2 REG LCFF_X30_Y16_N29 1 " "Info: 2: + IC(1.858 ns) + CELL(0.537 ns) = 3.247 ns; Loc. = LCFF_X30_Y16_N29; Fanout = 1; REG Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { SW[17] CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 42.78 % ) " "Info: Total cell delay = 1.389 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.858 ns ( 57.22 % ) " "Info: Total interconnect delay = 1.858 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.247 ns" { SW[17] CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.247 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated {} } { 0.000ns 0.000ns 1.858ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.784 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.784 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.000ns 1.830ns 0.823ns 1.464ns 1.013ns 0.711ns 1.769ns 1.372ns } { 0.000ns 0.852ns 0.787ns 0.438ns 0.150ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.247 ns" { SW[17] CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.247 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated {} } { 0.000ns 0.000ns 1.858ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.072 ns - Shortest register register " "Info: - Shortest register to register delay is 2.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated 1 REG LCFF_X30_Y16_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N29; Fanout = 1; REG Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~_emulated'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.150 ns) 0.641 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~head_lut 2 COMB LCCOMB_X29_Y16_N16 65 " "Info: 2: + IC(0.491 ns) + CELL(0.150 ns) = 0.641 ns; Loc. = LCCOMB_X29_Y16_N16; Fanout = 65; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.413 ns) 1.549 ns CPU_Core_Main:DUT\|Register_File:C7\|Regfile~1920 3 COMB LCCOMB_X28_Y16_N8 1 " "Info: 3: + IC(0.495 ns) + CELL(0.413 ns) = 1.549 ns; Loc. = LCCOMB_X28_Y16_N8; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Register_File:C7\|Regfile~1920'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 2.072 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] 4 REG LCCOMB_X28_Y16_N18 7 " "Info: 4: + IC(0.248 ns) + CELL(0.275 ns) = 2.072 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 7; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.838 ns ( 40.44 % ) " "Info: Total cell delay = 0.838 ns ( 40.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 59.56 % ) " "Info: Total interconnect delay = 1.234 ns ( 59.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated {} CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut {} CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.491ns 0.495ns 0.248ns } { 0.000ns 0.150ns 0.413ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.784 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.784 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.000ns 1.830ns 0.823ns 1.464ns 1.013ns 0.711ns 1.769ns 1.372ns } { 0.000ns 0.852ns 0.787ns 0.438ns 0.150ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.247 ns" { SW[17] CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.247 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated {} } { 0.000ns 0.000ns 1.858ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~_emulated {} CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut {} CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.491ns 0.495ns 0.248ns } { 0.000ns 0.150ns 0.413ns 0.275ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SW\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] SW\[0\] 5.454 ns " "Info: Found hold time violation between source  pin or register \"CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch\" and destination pin or register \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\]\" for clock \"SW\[0\]\" (Hold time is 5.454 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.619 ns + Largest " "Info: + Largest clock skew is 7.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 10.348 ns + Longest register " "Info: + Longest clock path from clock \"SW\[0\]\" to destination register is 10.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 33 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 33; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.275 ns) 2.880 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch 2 REG LCCOMB_X31_Y16_N22 2 " "Info: 2: + IC(1.606 ns) + CELL(0.275 ns) = 2.880 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 2; REG Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.294 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut 3 COMB LCCOMB_X31_Y16_N0 52 " "Info: 3: + IC(0.264 ns) + CELL(0.150 ns) = 3.294 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 52; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.150 ns) 4.908 ns CPU_Core_Main:DUT\|Control:C6\|is_load~12 4 COMB LCCOMB_X29_Y15_N20 3 " "Info: 4: + IC(1.464 ns) + CELL(0.150 ns) = 4.908 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|is_load~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.275 ns) 6.196 ns CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0 5 COMB LCCOMB_X31_Y17_N30 17 " "Info: 5: + IC(1.013 ns) + CELL(0.275 ns) = 6.196 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 17; COMB Node = 'CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.150 ns) 7.057 ns CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1 6 COMB LCCOMB_X29_Y17_N10 2 " "Info: 6: + IC(0.711 ns) + CELL(0.150 ns) = 7.057 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.769 ns) + CELL(0.000 ns) 8.826 ns CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1clkctrl 7 COMB CLKCTRL_G15 32 " "Info: 7: + IC(1.769 ns) + CELL(0.000 ns) = 8.826 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.150 ns) 10.348 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] 8 REG LCCOMB_X28_Y16_N18 7 " "Info: 8: + IC(1.372 ns) + CELL(0.150 ns) = 10.348 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 7; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.149 ns ( 20.77 % ) " "Info: Total cell delay = 2.149 ns ( 20.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.199 ns ( 79.23 % ) " "Info: Total interconnect delay = 8.199 ns ( 79.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.348 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.348 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.000ns 1.606ns 0.264ns 1.464ns 1.013ns 0.711ns 1.769ns 1.372ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 2.729 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[0\]\" to source register is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 33 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 33; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.150 ns) 2.729 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch 2 REG LCCOMB_X29_Y16_N20 2 " "Info: 2: + IC(1.580 ns) + CELL(0.150 ns) = 2.729 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 2; REG Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 42.10 % ) " "Info: Total cell delay = 1.149 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.580 ns ( 57.90 % ) " "Info: Total interconnect delay = 1.580 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch {} } { 0.000ns 0.000ns 1.580ns } { 0.000ns 0.999ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.348 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.348 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.000ns 1.606ns 0.264ns 1.464ns 1.013ns 0.711ns 1.769ns 1.372ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch {} } { 0.000ns 0.000ns 1.580ns } { 0.000ns 0.999ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.165 ns - Shortest register register " "Info: - Shortest register to register delay is 2.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch 1 REG LCCOMB_X29_Y16_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 2; REG Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.438 ns) 0.734 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~head_lut 2 COMB LCCOMB_X29_Y16_N16 65 " "Info: 2: + IC(0.296 ns) + CELL(0.438 ns) = 0.734 ns; Loc. = LCCOMB_X29_Y16_N16; Fanout = 65; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.413 ns) 1.642 ns CPU_Core_Main:DUT\|Register_File:C7\|Regfile~1920 3 COMB LCCOMB_X28_Y16_N8 1 " "Info: 3: + IC(0.495 ns) + CELL(0.413 ns) = 1.642 ns; Loc. = LCCOMB_X28_Y16_N8; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Register_File:C7\|Regfile~1920'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 2.165 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] 4 REG LCCOMB_X28_Y16_N18 7 " "Info: 4: + IC(0.248 ns) + CELL(0.275 ns) = 2.165 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 7; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.126 ns ( 52.01 % ) " "Info: Total cell delay = 1.126 ns ( 52.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.039 ns ( 47.99 % ) " "Info: Total interconnect delay = 1.039 ns ( 47.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.165 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch {} CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut {} CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.296ns 0.495ns 0.248ns } { 0.000ns 0.438ns 0.413ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.348 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.348 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~latch {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.000ns 1.606ns 0.264ns 1.464ns 1.013ns 0.711ns 1.769ns 1.372ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch {} } { 0.000ns 0.000ns 1.580ns } { 0.000ns 0.999ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.165 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~latch {} CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut {} CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.296ns 0.495ns 0.248ns } { 0.000ns 0.438ns 0.413ns 0.275ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\] SW\[0\] SW\[17\] 9.170 ns register " "Info: tsu for register \"CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]\" (data pin = \"SW\[0\]\", clock pin = \"SW\[17\]\") is 9.170 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.425 ns + Longest pin register " "Info: + Longest pin to register delay is 12.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 33 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 33; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.420 ns) 3.011 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut 2 COMB LCCOMB_X31_Y16_N0 52 " "Info: 2: + IC(1.592 ns) + CELL(0.420 ns) = 3.011 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 52; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.150 ns) 4.625 ns CPU_Core_Main:DUT\|Control:C6\|is_load~12 3 COMB LCCOMB_X29_Y15_N20 3 " "Info: 3: + IC(1.464 ns) + CELL(0.150 ns) = 4.625 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|is_load~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.275 ns) 5.913 ns CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0 4 COMB LCCOMB_X31_Y17_N30 17 " "Info: 4: + IC(1.013 ns) + CELL(0.275 ns) = 5.913 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 17; COMB Node = 'CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.378 ns) 6.556 ns CPU_Core_Main:DUT\|Decoder:C5\|Selector10~1 5 COMB LCCOMB_X31_Y17_N2 3 " "Info: 5: + IC(0.265 ns) + CELL(0.378 ns) = 6.556 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Decoder:C5\|Selector10~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~1 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 6.967 ns CPU_Core_Main:DUT\|Decoder:C5\|Selector8~2 6 COMB LCCOMB_X31_Y17_N8 11 " "Info: 6: + IC(0.261 ns) + CELL(0.150 ns) = 6.967 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 11; COMB Node = 'CPU_Core_Main:DUT\|Decoder:C5\|Selector8~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { CPU_Core_Main:DUT|Decoder:C5|Selector10~1 CPU_Core_Main:DUT|Decoder:C5|Selector8~2 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.393 ns) 8.753 ns CPU_Core_Main:DUT\|alu:C8\|taken_branch~24 7 COMB LCCOMB_X29_Y13_N0 26 " "Info: 7: + IC(1.393 ns) + CELL(0.393 ns) = 8.753 ns; Loc. = LCCOMB_X29_Y13_N0; Fanout = 26; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|taken_branch~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { CPU_Core_Main:DUT|Decoder:C5|Selector8~2 CPU_Core_Main:DUT|alu:C8|taken_branch~24 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.150 ns) 9.952 ns CPU_Core_Main:DUT\|Program_Counter:C1\|Add0~2 8 COMB LCCOMB_X32_Y15_N22 2 " "Info: 8: + IC(1.049 ns) + CELL(0.150 ns) = 9.952 ns; Loc. = LCCOMB_X32_Y15_N22; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|Add0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { CPU_Core_Main:DUT|alu:C8|taken_branch~24 CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.485 ns) 11.434 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[3\]~135 9 COMB LCCOMB_X30_Y13_N14 2 " "Info: 9: + IC(0.997 ns) + CELL(0.485 ns) = 11.434 ns; Loc. = LCCOMB_X30_Y13_N14; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[3\]~135'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.505 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[4\]~137 10 COMB LCCOMB_X30_Y13_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 11.505 ns; Loc. = LCCOMB_X30_Y13_N16; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[4\]~137'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.576 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[5\]~140 11 COMB LCCOMB_X30_Y13_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.576 ns; Loc. = LCCOMB_X30_Y13_N18; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[5\]~140'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.647 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[6\]~142 12 COMB LCCOMB_X30_Y13_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 11.647 ns; Loc. = LCCOMB_X30_Y13_N20; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[6\]~142'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.718 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[7\]~144 13 COMB LCCOMB_X30_Y13_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 11.718 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[7\]~144'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.789 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[8\]~146 14 COMB LCCOMB_X30_Y13_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 11.789 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[8\]~146'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.860 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[9\]~148 15 COMB LCCOMB_X30_Y13_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 11.860 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[9\]~148'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.931 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[10\]~150 16 COMB LCCOMB_X30_Y13_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 11.931 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[10\]~150'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.341 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]~151 17 COMB LCCOMB_X30_Y13_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 12.341 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]~151'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~151 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.425 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\] 18 REG LCFF_X30_Y13_N31 4 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 12.425 ns; Loc. = LCFF_X30_Y13_N31; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~151 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.391 ns ( 35.34 % ) " "Info: Total cell delay = 4.391 ns ( 35.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.034 ns ( 64.66 % ) " "Info: Total interconnect delay = 8.034 ns ( 64.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.425 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~1 CPU_Core_Main:DUT|Decoder:C5|Selector8~2 CPU_Core_Main:DUT|alu:C8|taken_branch~24 CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~151 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.425 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Decoder:C5|Selector10~1 {} CPU_Core_Main:DUT|Decoder:C5|Selector8~2 {} CPU_Core_Main:DUT|alu:C8|taken_branch~24 {} CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~151 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] {} } { 0.000ns 0.000ns 1.592ns 1.464ns 1.013ns 0.265ns 0.261ns 1.393ns 1.049ns 0.997ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.275ns 0.378ns 0.150ns 0.393ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 3.219 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[17\]\" to destination register is 3.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 310 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 310; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.537 ns) 3.219 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\] 2 REG LCFF_X30_Y13_N31 4 " "Info: 2: + IC(1.830 ns) + CELL(0.537 ns) = 3.219 ns; Loc. = LCFF_X30_Y13_N31; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 43.15 % ) " "Info: Total cell delay = 1.389 ns ( 43.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.830 ns ( 56.85 % ) " "Info: Total interconnect delay = 1.830 ns ( 56.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.219 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] {} } { 0.000ns 0.000ns 1.830ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.425 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~1 CPU_Core_Main:DUT|Decoder:C5|Selector8~2 CPU_Core_Main:DUT|alu:C8|taken_branch~24 CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~151 CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.425 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Decoder:C5|Selector10~1 {} CPU_Core_Main:DUT|Decoder:C5|Selector8~2 {} CPU_Core_Main:DUT|alu:C8|taken_branch~24 {} CPU_Core_Main:DUT|Program_Counter:C1|Add0~2 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[3]~135 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[4]~137 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[5]~140 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[6]~142 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[7]~144 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[8]~146 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[9]~148 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[10]~150 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11]~151 {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] {} } { 0.000ns 0.000ns 1.592ns 1.464ns 1.013ns 0.265ns 0.261ns 1.393ns 1.049ns 0.997ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.275ns 0.378ns 0.150ns 0.393ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.219 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[11] {} } { 0.000ns 0.000ns 1.830ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SW\[17\] HEX3\[4\] CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[3\] 27.223 ns register " "Info: tco from clock \"SW\[17\]\" to destination pin \"HEX3\[4\]\" through register \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[3\]\" is 27.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 11.870 ns + Longest register " "Info: + Longest clock path from clock \"SW\[17\]\" to source register is 11.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 310 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 310; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.787 ns) 3.469 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\] 2 REG LCFF_X30_Y13_N11 4 " "Info: 2: + IC(1.830 ns) + CELL(0.787 ns) = 3.469 ns; Loc. = LCFF_X30_Y13_N11; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.438 ns) 4.730 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut 3 COMB LCCOMB_X31_Y16_N0 52 " "Info: 3: + IC(0.823 ns) + CELL(0.438 ns) = 4.730 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 52; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.150 ns) 6.344 ns CPU_Core_Main:DUT\|Control:C6\|is_load~12 4 COMB LCCOMB_X29_Y15_N20 3 " "Info: 4: + IC(1.464 ns) + CELL(0.150 ns) = 6.344 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|is_load~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.275 ns) 7.632 ns CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0 5 COMB LCCOMB_X31_Y17_N30 17 " "Info: 5: + IC(1.013 ns) + CELL(0.275 ns) = 7.632 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 17; COMB Node = 'CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.378 ns) 8.275 ns CPU_Core_Main:DUT\|Decoder:C5\|Selector10~1 6 COMB LCCOMB_X31_Y17_N2 3 " "Info: 6: + IC(0.265 ns) + CELL(0.378 ns) = 8.275 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Decoder:C5\|Selector10~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~1 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.150 ns) 8.866 ns CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2 7 COMB LCCOMB_X32_Y17_N0 1 " "Info: 7: + IC(0.441 ns) + CELL(0.150 ns) = 8.866 ns; Loc. = LCCOMB_X32_Y17_N0; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { CPU_Core_Main:DUT|Decoder:C5|Selector10~1 CPU_Core_Main:DUT|Control:C6|rs2_valid~2 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.000 ns) 10.361 ns CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2clkctrl 8 COMB CLKCTRL_G9 32 " "Info: 8: + IC(1.495 ns) + CELL(0.000 ns) = 10.361 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs2_valid~2clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CPU_Core_Main:DUT|Control:C6|rs2_valid~2 CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.150 ns) 11.870 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[3\] 9 REG LCCOMB_X23_Y15_N22 6 " "Info: 9: + IC(1.359 ns) + CELL(0.150 ns) = 11.870 ns; Loc. = LCCOMB_X23_Y15_N22; Fanout = 6; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data2[3] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.180 ns ( 26.79 % ) " "Info: Total cell delay = 3.180 ns ( 26.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.690 ns ( 73.21 % ) " "Info: Total interconnect delay = 8.690 ns ( 73.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.870 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~1 CPU_Core_Main:DUT|Control:C6|rs2_valid~2 CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data2[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.870 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Decoder:C5|Selector10~1 {} CPU_Core_Main:DUT|Control:C6|rs2_valid~2 {} CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data2[3] {} } { 0.000ns 0.000ns 1.830ns 0.823ns 1.464ns 1.013ns 0.265ns 0.441ns 1.495ns 1.359ns } { 0.000ns 0.852ns 0.787ns 0.438ns 0.150ns 0.275ns 0.378ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.353 ns + Longest register pin " "Info: + Longest register to pin delay is 15.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[3\] 1 REG LCCOMB_X23_Y15_N22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y15_N22; Fanout = 6; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data2\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[3] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.393 ns) 2.033 ns CPU_Core_Main:DUT\|alu:C8\|Add2~7 2 COMB LCCOMB_X30_Y15_N6 2 " "Info: 2: + IC(1.640 ns) + CELL(0.393 ns) = 2.033 ns; Loc. = LCCOMB_X30_Y15_N6; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[3] CPU_Core_Main:DUT|alu:C8|Add2~7 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.104 ns CPU_Core_Main:DUT\|alu:C8\|Add2~9 3 COMB LCCOMB_X30_Y15_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.104 ns; Loc. = LCCOMB_X30_Y15_N8; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add2~7 CPU_Core_Main:DUT|alu:C8|Add2~9 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.175 ns CPU_Core_Main:DUT\|alu:C8\|Add2~11 4 COMB LCCOMB_X30_Y15_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.175 ns; Loc. = LCCOMB_X30_Y15_N10; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add2~9 CPU_Core_Main:DUT|alu:C8|Add2~11 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.246 ns CPU_Core_Main:DUT\|alu:C8\|Add2~13 5 COMB LCCOMB_X30_Y15_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.246 ns; Loc. = LCCOMB_X30_Y15_N12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add2~11 CPU_Core_Main:DUT|alu:C8|Add2~13 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.405 ns CPU_Core_Main:DUT\|alu:C8\|Add2~15 6 COMB LCCOMB_X30_Y15_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 2.405 ns; Loc. = LCCOMB_X30_Y15_N14; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { CPU_Core_Main:DUT|alu:C8|Add2~13 CPU_Core_Main:DUT|alu:C8|Add2~15 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.476 ns CPU_Core_Main:DUT\|alu:C8\|Add2~17 7 COMB LCCOMB_X30_Y15_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.476 ns; Loc. = LCCOMB_X30_Y15_N16; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add2~15 CPU_Core_Main:DUT|alu:C8|Add2~17 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.547 ns CPU_Core_Main:DUT\|alu:C8\|Add2~19 8 COMB LCCOMB_X30_Y15_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.547 ns; Loc. = LCCOMB_X30_Y15_N18; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add2~17 CPU_Core_Main:DUT|alu:C8|Add2~19 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.618 ns CPU_Core_Main:DUT\|alu:C8\|Add2~21 9 COMB LCCOMB_X30_Y15_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.618 ns; Loc. = LCCOMB_X30_Y15_N20; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add2~19 CPU_Core_Main:DUT|alu:C8|Add2~21 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.689 ns CPU_Core_Main:DUT\|alu:C8\|Add2~23 10 COMB LCCOMB_X30_Y15_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.689 ns; Loc. = LCCOMB_X30_Y15_N22; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add2~21 CPU_Core_Main:DUT|alu:C8|Add2~23 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.760 ns CPU_Core_Main:DUT\|alu:C8\|Add2~25 11 COMB LCCOMB_X30_Y15_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.760 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add2~23 CPU_Core_Main:DUT|alu:C8|Add2~25 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.831 ns CPU_Core_Main:DUT\|alu:C8\|Add2~27 12 COMB LCCOMB_X30_Y15_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.831 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add2~25 CPU_Core_Main:DUT|alu:C8|Add2~27 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.902 ns CPU_Core_Main:DUT\|alu:C8\|Add2~29 13 COMB LCCOMB_X30_Y15_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.902 ns; Loc. = LCCOMB_X30_Y15_N28; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add2~27 CPU_Core_Main:DUT|alu:C8|Add2~29 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.312 ns CPU_Core_Main:DUT\|alu:C8\|Add2~30 14 COMB LCCOMB_X30_Y15_N30 1 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 3.312 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add2~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { CPU_Core_Main:DUT|alu:C8|Add2~29 CPU_Core_Main:DUT|alu:C8|Add2~30 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.150 ns) 4.475 ns CPU_Core_Main:DUT\|alu:C8\|Selector16~6 15 COMB LCCOMB_X32_Y17_N28 1 " "Info: 15: + IC(1.013 ns) + CELL(0.150 ns) = 4.475 ns; Loc. = LCCOMB_X32_Y17_N28; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Selector16~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { CPU_Core_Main:DUT|alu:C8|Add2~30 CPU_Core_Main:DUT|alu:C8|Selector16~6 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.438 ns) 6.204 ns mux3to1:M3\|out\[15\]~103 16 COMB LCCOMB_X25_Y13_N0 2 " "Info: 16: + IC(1.291 ns) + CELL(0.438 ns) = 6.204 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 2; COMB Node = 'mux3to1:M3\|out\[15\]~103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { CPU_Core_Main:DUT|alu:C8|Selector16~6 mux3to1:M3|out[15]~103 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(0.436 ns) 8.410 ns mux3to1:M3\|out\[15\]~104 17 COMB LCCOMB_X31_Y16_N12 7 " "Info: 17: + IC(1.770 ns) + CELL(0.436 ns) = 8.410 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 7; COMB Node = 'mux3to1:M3\|out\[15\]~104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { mux3to1:M3|out[15]~103 mux3to1:M3|out[15]~104 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.141 ns) + CELL(0.415 ns) 11.966 ns hex_ssd:C3\|WideOr4~0 18 COMB LCCOMB_X64_Y9_N12 1 " "Info: 18: + IC(3.141 ns) + CELL(0.415 ns) = 11.966 ns; Loc. = LCCOMB_X64_Y9_N12; Fanout = 1; COMB Node = 'hex_ssd:C3\|WideOr4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.556 ns" { mux3to1:M3|out[15]~104 hex_ssd:C3|WideOr4~0 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(2.652 ns) 15.353 ns HEX3\[4\] 19 PIN PIN_Y25 0 " "Info: 19: + IC(0.735 ns) + CELL(2.652 ns) = 15.353 ns; Loc. = PIN_Y25; Fanout = 0; PIN Node = 'HEX3\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { hex_ssd:C3|WideOr4~0 HEX3[4] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.763 ns ( 37.54 % ) " "Info: Total cell delay = 5.763 ns ( 37.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.590 ns ( 62.46 % ) " "Info: Total interconnect delay = 9.590 ns ( 62.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.353 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[3] CPU_Core_Main:DUT|alu:C8|Add2~7 CPU_Core_Main:DUT|alu:C8|Add2~9 CPU_Core_Main:DUT|alu:C8|Add2~11 CPU_Core_Main:DUT|alu:C8|Add2~13 CPU_Core_Main:DUT|alu:C8|Add2~15 CPU_Core_Main:DUT|alu:C8|Add2~17 CPU_Core_Main:DUT|alu:C8|Add2~19 CPU_Core_Main:DUT|alu:C8|Add2~21 CPU_Core_Main:DUT|alu:C8|Add2~23 CPU_Core_Main:DUT|alu:C8|Add2~25 CPU_Core_Main:DUT|alu:C8|Add2~27 CPU_Core_Main:DUT|alu:C8|Add2~29 CPU_Core_Main:DUT|alu:C8|Add2~30 CPU_Core_Main:DUT|alu:C8|Selector16~6 mux3to1:M3|out[15]~103 mux3to1:M3|out[15]~104 hex_ssd:C3|WideOr4~0 HEX3[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.353 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[3] {} CPU_Core_Main:DUT|alu:C8|Add2~7 {} CPU_Core_Main:DUT|alu:C8|Add2~9 {} CPU_Core_Main:DUT|alu:C8|Add2~11 {} CPU_Core_Main:DUT|alu:C8|Add2~13 {} CPU_Core_Main:DUT|alu:C8|Add2~15 {} CPU_Core_Main:DUT|alu:C8|Add2~17 {} CPU_Core_Main:DUT|alu:C8|Add2~19 {} CPU_Core_Main:DUT|alu:C8|Add2~21 {} CPU_Core_Main:DUT|alu:C8|Add2~23 {} CPU_Core_Main:DUT|alu:C8|Add2~25 {} CPU_Core_Main:DUT|alu:C8|Add2~27 {} CPU_Core_Main:DUT|alu:C8|Add2~29 {} CPU_Core_Main:DUT|alu:C8|Add2~30 {} CPU_Core_Main:DUT|alu:C8|Selector16~6 {} mux3to1:M3|out[15]~103 {} mux3to1:M3|out[15]~104 {} hex_ssd:C3|WideOr4~0 {} HEX3[4] {} } { 0.000ns 1.640ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.013ns 1.291ns 1.770ns 3.141ns 0.735ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.438ns 0.436ns 0.415ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.870 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~1 CPU_Core_Main:DUT|Control:C6|rs2_valid~2 CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data2[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.870 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Decoder:C5|Selector10~1 {} CPU_Core_Main:DUT|Control:C6|rs2_valid~2 {} CPU_Core_Main:DUT|Control:C6|rs2_valid~2clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data2[3] {} } { 0.000ns 0.000ns 1.830ns 0.823ns 1.464ns 1.013ns 0.265ns 0.441ns 1.495ns 1.359ns } { 0.000ns 0.852ns 0.787ns 0.438ns 0.150ns 0.275ns 0.378ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.353 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[3] CPU_Core_Main:DUT|alu:C8|Add2~7 CPU_Core_Main:DUT|alu:C8|Add2~9 CPU_Core_Main:DUT|alu:C8|Add2~11 CPU_Core_Main:DUT|alu:C8|Add2~13 CPU_Core_Main:DUT|alu:C8|Add2~15 CPU_Core_Main:DUT|alu:C8|Add2~17 CPU_Core_Main:DUT|alu:C8|Add2~19 CPU_Core_Main:DUT|alu:C8|Add2~21 CPU_Core_Main:DUT|alu:C8|Add2~23 CPU_Core_Main:DUT|alu:C8|Add2~25 CPU_Core_Main:DUT|alu:C8|Add2~27 CPU_Core_Main:DUT|alu:C8|Add2~29 CPU_Core_Main:DUT|alu:C8|Add2~30 CPU_Core_Main:DUT|alu:C8|Selector16~6 mux3to1:M3|out[15]~103 mux3to1:M3|out[15]~104 hex_ssd:C3|WideOr4~0 HEX3[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.353 ns" { CPU_Core_Main:DUT|Register_File:C7|rd_data2[3] {} CPU_Core_Main:DUT|alu:C8|Add2~7 {} CPU_Core_Main:DUT|alu:C8|Add2~9 {} CPU_Core_Main:DUT|alu:C8|Add2~11 {} CPU_Core_Main:DUT|alu:C8|Add2~13 {} CPU_Core_Main:DUT|alu:C8|Add2~15 {} CPU_Core_Main:DUT|alu:C8|Add2~17 {} CPU_Core_Main:DUT|alu:C8|Add2~19 {} CPU_Core_Main:DUT|alu:C8|Add2~21 {} CPU_Core_Main:DUT|alu:C8|Add2~23 {} CPU_Core_Main:DUT|alu:C8|Add2~25 {} CPU_Core_Main:DUT|alu:C8|Add2~27 {} CPU_Core_Main:DUT|alu:C8|Add2~29 {} CPU_Core_Main:DUT|alu:C8|Add2~30 {} CPU_Core_Main:DUT|alu:C8|Selector16~6 {} mux3to1:M3|out[15]~103 {} mux3to1:M3|out[15]~104 {} hex_ssd:C3|WideOr4~0 {} HEX3[4] {} } { 0.000ns 1.640ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.013ns 1.291ns 1.770ns 3.141ns 0.735ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.438ns 0.436ns 0.415ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] HEX3\[4\] 23.193 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"HEX3\[4\]\" is 23.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 33 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 33; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.420 ns) 3.011 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut 2 COMB LCCOMB_X31_Y16_N0 52 " "Info: 2: + IC(1.592 ns) + CELL(0.420 ns) = 3.011 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 52; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.150 ns) 4.625 ns CPU_Core_Main:DUT\|Control:C6\|is_load~12 3 COMB LCCOMB_X29_Y15_N20 3 " "Info: 3: + IC(1.464 ns) + CELL(0.150 ns) = 4.625 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|is_load~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.275 ns) 5.913 ns CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0 4 COMB LCCOMB_X31_Y17_N30 17 " "Info: 4: + IC(1.013 ns) + CELL(0.275 ns) = 5.913 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 17; COMB Node = 'CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.242 ns) 6.909 ns CPU_Core_Main:DUT\|Decoder:C5\|Selector10~0 5 COMB LCCOMB_X31_Y16_N8 6 " "Info: 5: + IC(0.754 ns) + CELL(0.242 ns) = 6.909 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 6; COMB Node = 'CPU_Core_Main:DUT\|Decoder:C5\|Selector10~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~0 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.150 ns) 8.304 ns CPU_Core_Main:DUT\|Decoder:C5\|Selector11~1 6 COMB LCCOMB_X23_Y17_N4 5 " "Info: 6: + IC(1.245 ns) + CELL(0.150 ns) = 8.304 ns; Loc. = LCCOMB_X23_Y17_N4; Fanout = 5; COMB Node = 'CPU_Core_Main:DUT\|Decoder:C5\|Selector11~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { CPU_Core_Main:DUT|Decoder:C5|Selector10~0 CPU_Core_Main:DUT|Decoder:C5|Selector11~1 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.393 ns) 9.940 ns CPU_Core_Main:DUT\|alu:C8\|Add1~7 7 COMB LCCOMB_X31_Y15_N6 2 " "Info: 7: + IC(1.243 ns) + CELL(0.393 ns) = 9.940 ns; Loc. = LCCOMB_X31_Y15_N6; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { CPU_Core_Main:DUT|Decoder:C5|Selector11~1 CPU_Core_Main:DUT|alu:C8|Add1~7 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.011 ns CPU_Core_Main:DUT\|alu:C8\|Add1~9 8 COMB LCCOMB_X31_Y15_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.011 ns; Loc. = LCCOMB_X31_Y15_N8; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add1~7 CPU_Core_Main:DUT|alu:C8|Add1~9 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.082 ns CPU_Core_Main:DUT\|alu:C8\|Add1~11 9 COMB LCCOMB_X31_Y15_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 10.082 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add1~9 CPU_Core_Main:DUT|alu:C8|Add1~11 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.153 ns CPU_Core_Main:DUT\|alu:C8\|Add1~13 10 COMB LCCOMB_X31_Y15_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 10.153 ns; Loc. = LCCOMB_X31_Y15_N12; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add1~11 CPU_Core_Main:DUT|alu:C8|Add1~13 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.312 ns CPU_Core_Main:DUT\|alu:C8\|Add1~15 11 COMB LCCOMB_X31_Y15_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 10.312 ns; Loc. = LCCOMB_X31_Y15_N14; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { CPU_Core_Main:DUT|alu:C8|Add1~13 CPU_Core_Main:DUT|alu:C8|Add1~15 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.383 ns CPU_Core_Main:DUT\|alu:C8\|Add1~17 12 COMB LCCOMB_X31_Y15_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 10.383 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add1~15 CPU_Core_Main:DUT|alu:C8|Add1~17 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.454 ns CPU_Core_Main:DUT\|alu:C8\|Add1~19 13 COMB LCCOMB_X31_Y15_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 10.454 ns; Loc. = LCCOMB_X31_Y15_N18; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add1~17 CPU_Core_Main:DUT|alu:C8|Add1~19 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.525 ns CPU_Core_Main:DUT\|alu:C8\|Add1~21 14 COMB LCCOMB_X31_Y15_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 10.525 ns; Loc. = LCCOMB_X31_Y15_N20; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add1~19 CPU_Core_Main:DUT|alu:C8|Add1~21 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.596 ns CPU_Core_Main:DUT\|alu:C8\|Add1~23 15 COMB LCCOMB_X31_Y15_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 10.596 ns; Loc. = LCCOMB_X31_Y15_N22; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add1~21 CPU_Core_Main:DUT|alu:C8|Add1~23 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.667 ns CPU_Core_Main:DUT\|alu:C8\|Add1~25 16 COMB LCCOMB_X31_Y15_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 10.667 ns; Loc. = LCCOMB_X31_Y15_N24; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add1~23 CPU_Core_Main:DUT|alu:C8|Add1~25 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.738 ns CPU_Core_Main:DUT\|alu:C8\|Add1~27 17 COMB LCCOMB_X31_Y15_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 10.738 ns; Loc. = LCCOMB_X31_Y15_N26; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add1~25 CPU_Core_Main:DUT|alu:C8|Add1~27 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.809 ns CPU_Core_Main:DUT\|alu:C8\|Add1~29 18 COMB LCCOMB_X31_Y15_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 10.809 ns; Loc. = LCCOMB_X31_Y15_N28; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { CPU_Core_Main:DUT|alu:C8|Add1~27 CPU_Core_Main:DUT|alu:C8|Add1~29 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.219 ns CPU_Core_Main:DUT\|alu:C8\|Add1~30 19 COMB LCCOMB_X31_Y15_N30 1 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 11.219 ns; Loc. = LCCOMB_X31_Y15_N30; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Add1~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { CPU_Core_Main:DUT|alu:C8|Add1~29 CPU_Core_Main:DUT|alu:C8|Add1~30 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.275 ns) 12.315 ns CPU_Core_Main:DUT\|alu:C8\|Selector16~6 20 COMB LCCOMB_X32_Y17_N28 1 " "Info: 20: + IC(0.821 ns) + CELL(0.275 ns) = 12.315 ns; Loc. = LCCOMB_X32_Y17_N28; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|alu:C8\|Selector16~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { CPU_Core_Main:DUT|alu:C8|Add1~30 CPU_Core_Main:DUT|alu:C8|Selector16~6 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.438 ns) 14.044 ns mux3to1:M3\|out\[15\]~103 21 COMB LCCOMB_X25_Y13_N0 2 " "Info: 21: + IC(1.291 ns) + CELL(0.438 ns) = 14.044 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 2; COMB Node = 'mux3to1:M3\|out\[15\]~103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { CPU_Core_Main:DUT|alu:C8|Selector16~6 mux3to1:M3|out[15]~103 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(0.436 ns) 16.250 ns mux3to1:M3\|out\[15\]~104 22 COMB LCCOMB_X31_Y16_N12 7 " "Info: 22: + IC(1.770 ns) + CELL(0.436 ns) = 16.250 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 7; COMB Node = 'mux3to1:M3\|out\[15\]~104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { mux3to1:M3|out[15]~103 mux3to1:M3|out[15]~104 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.141 ns) + CELL(0.415 ns) 19.806 ns hex_ssd:C3\|WideOr4~0 23 COMB LCCOMB_X64_Y9_N12 1 " "Info: 23: + IC(3.141 ns) + CELL(0.415 ns) = 19.806 ns; Loc. = LCCOMB_X64_Y9_N12; Fanout = 1; COMB Node = 'hex_ssd:C3\|WideOr4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.556 ns" { mux3to1:M3|out[15]~104 hex_ssd:C3|WideOr4~0 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(2.652 ns) 23.193 ns HEX3\[4\] 24 PIN PIN_Y25 0 " "Info: 24: + IC(0.735 ns) + CELL(2.652 ns) = 23.193 ns; Loc. = PIN_Y25; Fanout = 0; PIN Node = 'HEX3\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { hex_ssd:C3|WideOr4~0 HEX3[4] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.124 ns ( 35.03 % ) " "Info: Total cell delay = 8.124 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.069 ns ( 64.97 % ) " "Info: Total interconnect delay = 15.069 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.193 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Decoder:C5|Selector10~0 CPU_Core_Main:DUT|Decoder:C5|Selector11~1 CPU_Core_Main:DUT|alu:C8|Add1~7 CPU_Core_Main:DUT|alu:C8|Add1~9 CPU_Core_Main:DUT|alu:C8|Add1~11 CPU_Core_Main:DUT|alu:C8|Add1~13 CPU_Core_Main:DUT|alu:C8|Add1~15 CPU_Core_Main:DUT|alu:C8|Add1~17 CPU_Core_Main:DUT|alu:C8|Add1~19 CPU_Core_Main:DUT|alu:C8|Add1~21 CPU_Core_Main:DUT|alu:C8|Add1~23 CPU_Core_Main:DUT|alu:C8|Add1~25 CPU_Core_Main:DUT|alu:C8|Add1~27 CPU_Core_Main:DUT|alu:C8|Add1~29 CPU_Core_Main:DUT|alu:C8|Add1~30 CPU_Core_Main:DUT|alu:C8|Selector16~6 mux3to1:M3|out[15]~103 mux3to1:M3|out[15]~104 hex_ssd:C3|WideOr4~0 HEX3[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "23.193 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Decoder:C5|Selector10~0 {} CPU_Core_Main:DUT|Decoder:C5|Selector11~1 {} CPU_Core_Main:DUT|alu:C8|Add1~7 {} CPU_Core_Main:DUT|alu:C8|Add1~9 {} CPU_Core_Main:DUT|alu:C8|Add1~11 {} CPU_Core_Main:DUT|alu:C8|Add1~13 {} CPU_Core_Main:DUT|alu:C8|Add1~15 {} CPU_Core_Main:DUT|alu:C8|Add1~17 {} CPU_Core_Main:DUT|alu:C8|Add1~19 {} CPU_Core_Main:DUT|alu:C8|Add1~21 {} CPU_Core_Main:DUT|alu:C8|Add1~23 {} CPU_Core_Main:DUT|alu:C8|Add1~25 {} CPU_Core_Main:DUT|alu:C8|Add1~27 {} CPU_Core_Main:DUT|alu:C8|Add1~29 {} CPU_Core_Main:DUT|alu:C8|Add1~30 {} CPU_Core_Main:DUT|alu:C8|Selector16~6 {} mux3to1:M3|out[15]~103 {} mux3to1:M3|out[15]~104 {} hex_ssd:C3|WideOr4~0 {} HEX3[4] {} } { 0.000ns 0.000ns 1.592ns 1.464ns 1.013ns 0.754ns 1.245ns 1.243ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.821ns 1.291ns 1.770ns 3.141ns 0.735ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.275ns 0.242ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.438ns 0.436ns 0.415ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] SW\[0\] SW\[17\] 7.334 ns register " "Info: th for register \"CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\]\" (data pin = \"SW\[0\]\", clock pin = \"SW\[17\]\") is 7.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 11.784 ns + Longest register " "Info: + Longest clock path from clock \"SW\[17\]\" to destination register is 11.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 310 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 310; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.787 ns) 3.469 ns CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\] 2 REG LCFF_X30_Y13_N11 4 " "Info: 2: + IC(1.830 ns) + CELL(0.787 ns) = 3.469 ns; Loc. = LCFF_X30_Y13_N11; Fanout = 4; REG Node = 'CPU_Core_Main:DUT\|Program_Counter:C1\|PC_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.438 ns) 4.730 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut 3 COMB LCCOMB_X31_Y16_N0 52 " "Info: 3: + IC(0.823 ns) + CELL(0.438 ns) = 4.730 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 52; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[1\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.150 ns) 6.344 ns CPU_Core_Main:DUT\|Control:C6\|is_load~12 4 COMB LCCOMB_X29_Y15_N20 3 " "Info: 4: + IC(1.464 ns) + CELL(0.150 ns) = 6.344 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 3; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|is_load~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.275 ns) 7.632 ns CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0 5 COMB LCCOMB_X31_Y17_N30 17 " "Info: 5: + IC(1.013 ns) + CELL(0.275 ns) = 7.632 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 17; COMB Node = 'CPU_Core_Main:DUT\|Instruction_Memory:C4\|Mux28~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.150 ns) 8.493 ns CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1 6 COMB LCCOMB_X29_Y17_N10 2 " "Info: 6: + IC(0.711 ns) + CELL(0.150 ns) = 8.493 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.769 ns) + CELL(0.000 ns) 10.262 ns CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1clkctrl 7 COMB CLKCTRL_G15 32 " "Info: 7: + IC(1.769 ns) + CELL(0.000 ns) = 10.262 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'CPU_Core_Main:DUT\|Control:C6\|rs1_valid~1clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.150 ns) 11.784 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] 8 REG LCCOMB_X28_Y16_N18 7 " "Info: 8: + IC(1.372 ns) + CELL(0.150 ns) = 11.784 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 7; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.802 ns ( 23.78 % ) " "Info: Total cell delay = 2.802 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.982 ns ( 76.22 % ) " "Info: Total interconnect delay = 8.982 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.784 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.784 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.000ns 1.830ns 0.823ns 1.464ns 1.013ns 0.711ns 1.769ns 1.372ns } { 0.000ns 0.852ns 0.787ns 0.438ns 0.150ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.450 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 33 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 33; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.419 ns) 3.019 ns CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~head_lut 2 COMB LCCOMB_X29_Y16_N16 65 " "Info: 2: + IC(1.601 ns) + CELL(0.419 ns) = 3.019 ns; Loc. = LCCOMB_X29_Y16_N16; Fanout = 65; COMB Node = 'CPU_Core_Main:DUT\|Adder32Bit:C3\|out\[5\]~head_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.413 ns) 3.927 ns CPU_Core_Main:DUT\|Register_File:C7\|Regfile~1920 3 COMB LCCOMB_X28_Y16_N8 1 " "Info: 3: + IC(0.495 ns) + CELL(0.413 ns) = 3.927 ns; Loc. = LCCOMB_X28_Y16_N8; Fanout = 1; COMB Node = 'CPU_Core_Main:DUT\|Register_File:C7\|Regfile~1920'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 4.450 ns CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\] 4 REG LCCOMB_X28_Y16_N18 7 " "Info: 4: + IC(0.248 ns) + CELL(0.275 ns) = 4.450 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 7; REG Node = 'CPU_Core_Main:DUT\|Register_File:C7\|rd_data1\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "CPU_Core.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Main/CPU_Core.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.106 ns ( 47.33 % ) " "Info: Total cell delay = 2.106 ns ( 47.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.344 ns ( 52.67 % ) " "Info: Total interconnect delay = 2.344 ns ( 52.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.450 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.450 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut {} CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.000ns 1.601ns 0.495ns 0.248ns } { 0.000ns 0.999ns 0.419ns 0.413ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.784 ns" { SW[17] CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut CPU_Core_Main:DUT|Control:C6|is_load~12 CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 CPU_Core_Main:DUT|Control:C6|rs1_valid~1 CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.784 ns" { SW[17] {} SW[17]~combout {} CPU_Core_Main:DUT|Program_Counter:C1|PC_out[1] {} CPU_Core_Main:DUT|Adder32Bit:C3|out[1]~head_lut {} CPU_Core_Main:DUT|Control:C6|is_load~12 {} CPU_Core_Main:DUT|Instruction_Memory:C4|Mux28~0 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1 {} CPU_Core_Main:DUT|Control:C6|rs1_valid~1clkctrl {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.000ns 1.830ns 0.823ns 1.464ns 1.013ns 0.711ns 1.769ns 1.372ns } { 0.000ns 0.852ns 0.787ns 0.438ns 0.150ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.450 ns" { SW[0] CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.450 ns" { SW[0] {} SW[0]~combout {} CPU_Core_Main:DUT|Adder32Bit:C3|out[5]~head_lut {} CPU_Core_Main:DUT|Register_File:C7|Regfile~1920 {} CPU_Core_Main:DUT|Register_File:C7|rd_data1[7] {} } { 0.000ns 0.000ns 1.601ns 0.495ns 0.248ns } { 0.000ns 0.999ns 0.419ns 0.413ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 102 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 21:13:43 2025 " "Info: Processing ended: Sun Jan 26 21:13:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 769 s " "Info: Quartus II Full Compilation was successful. 0 errors, 769 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
