{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 6743, "design__instance__area": 54270.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.012724414467811584, "power__switching__total": 0.01903410442173481, "power__leakage__total": 6.67014461441795e-08, "power__total": 0.03175858408212662, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.281700476474429, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2797925026414982, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.24176528130443214, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.360559592388267, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.323907, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.360559, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 47, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.29539369009167, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2947026872616004, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.874385255616091, "timing__setup__ws__corner:nom_ss_100C_1v60": 6.380007813749868, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.895524, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 6.380008, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2754669070817687, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2721644375793185, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.027783054421246827, "timing__setup__ws__corner:nom_ff_n40C_1v95": 19.997584598719314, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.116886, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 19.997585, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 53, "design__max_fanout_violation__count": 19, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.27217548429872596, "clock__skew__worst_setup": 0.2698224775537878, "timing__hold__ws": 0.01644534555081996, "timing__setup__ws": 6.1719431312664454, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.114291, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 6.171943, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 358.755 369.475", "design__core__bbox": "5.52 10.88 352.82 356.32", "design__io": 262, "design__die__area": 132551, "design__core__area": 119971, "design__instance__count__stdcell": 8420, "design__instance__area__stdcell": 56369.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.469855, "design__instance__utilization__stdcell": 0.469855, "design__rows": 127, "design__rows:unithd": 127, "design__sites": 95885, "design__sites:unithd": 95885, "design__instance__count__class:buffer": 386, "design__instance__area__class:buffer": 2483.63, "design__instance__count__class:inverter": 335, "design__instance__area__class:inverter": 1284.98, "design__instance__count__class:sequential_cell": 179, "design__instance__area__class:sequential_cell": 4500.57, "design__instance__count__class:multi_input_combinational_cell": 4986, "design__instance__area__class:multi_input_combinational_cell": 40356.2, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 260, "design__io__hpwl": 15831237, "design__instance__count__class:timing_repair_buffer": 822, "design__instance__area__class:timing_repair_buffer": 5233.77, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 207201, "design__violations": 0, "design__instance__count__class:clock_buffer": 19, "design__instance__area__class:clock_buffer": 266.506, "design__instance__count__class:clock_inverter": 13, "design__instance__area__class:clock_inverter": 137.632, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 154, "antenna__violating__nets": 13, "antenna__violating__pins": 20, "route__antenna_violation__count": 13, "antenna_diodes_count": 3, "design__instance__count__class:antenna_cell": 3, "design__instance__area__class:antenna_cell": 7.5072, "route__net": 6920, "route__net__special": 2, "route__drc_errors__iter:0": 3165, "route__wirelength__iter:0": 227924, "route__drc_errors__iter:1": 1990, "route__wirelength__iter:1": 225621, "route__drc_errors__iter:2": 1924, "route__wirelength__iter:2": 225164, "route__drc_errors__iter:3": 185, "route__wirelength__iter:3": 224964, "route__drc_errors__iter:4": 5, "route__wirelength__iter:4": 224952, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 224941, "route__drc_errors": 0, "route__wirelength": 224941, "route__vias": 46739, "route__vias__singlecut": 46739, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1067.29, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.27776512431889205, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.27649042171711763, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2699589517229496, "timing__setup__ws__corner:min_tt_025C_1v80": 16.462030426995117, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.320636, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.46203, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 24, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.29012923440461347, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.28964517715218685, "timing__hold__ws__corner:min_ss_100C_1v60": 0.891739041182503, "timing__setup__ws__corner:min_ss_100C_1v60": 6.555046468941121, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.891739, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 6.555047, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.27217548429872596, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2698224775537878, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.04537770287966326, "timing__setup__ws__corner:min_ff_n40C_1v95": 20.06609335488202, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.114291, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 20.066093, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.28513273105212844, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.28263572837682394, "timing__hold__ws__corner:max_tt_025C_1v80": 0.22367663909723767, "timing__setup__ws__corner:max_tt_025C_1v80": 16.240381943376626, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.327857, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.240381, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 53, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.30079981024067526, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2997424338021176, "timing__hold__ws__corner:max_ss_100C_1v60": 0.849091598842215, "timing__setup__ws__corner:max_ss_100C_1v60": 6.1719431312664454, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.901964, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 6.171943, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.27817574031616266, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2756154549266648, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.01644534555081996, "timing__setup__ws__corner:max_ff_n40C_1v95": 19.91467136453852, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.119938, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 19.914671, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7984, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79946, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00160468, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00167256, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000536344, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00167256, "design_powergrid__voltage__worst": 0.00167256, "design_powergrid__voltage__worst__net:VPWR": 1.7984, "design_powergrid__drop__worst": 0.00167256, "design_powergrid__drop__worst__net:VPWR": 0.00160468, "design_powergrid__voltage__worst__net:VGND": 0.00167256, "design_powergrid__drop__worst__net:VGND": 0.00167256, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000535, "ir__drop__worst": 0.0016, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}