{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457564297552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457564297552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 17:58:17 2016 " "Processing started: Wed Mar 09 17:58:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457564297552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457564297552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3Part1 -c lab3StateDiagram " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3Part1 -c lab3StateDiagram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457564297552 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1457564298971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8bit-structure_view " "Found design unit 1: adder8bit-structure_view" {  } { { "adder8bit.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/adder8bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299564 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8bit " "Found entity 1: adder8bit" {  } { { "adder8bit.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/adder8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457564299564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealymachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealymachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-state_machine " "Found design unit 1: state_machine-state_machine" {  } { { "MealyMachine.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/MealyMachine.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299580 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "MealyMachine.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/MealyMachine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457564299580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-behaviour " "Found design unit 1: part1-behaviour" {  } { { "part1.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/part1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299596 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/part1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457564299596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab2quartus/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab2quartus/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structure_view " "Found design unit 1: half_adder-structure_view" {  } { { "../Lab2Quartus/HA.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/HA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299611 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../Lab2Quartus/HA.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/HA.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457564299611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab2quartus/gates.vhd 14 7 " "Found 14 design units, including 7 entities, in source file /cgrah064/documents/elg4137/lab2quartus/gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-behavioral " "Found design unit 1: not_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_gate-behavioral " "Found design unit 2: and_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 or_gate-behavioral " "Found design unit 3: or_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 nor_gate-behavioral " "Found design unit 4: nor_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 exor_gate-behavioral " "Found design unit 5: exor_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 nand_gate-behavioral " "Found design unit 6: nand_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nand4_gate-behavioral " "Found design unit 7: nand4_gate-behavioral" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate " "Found entity 2: and_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_gate " "Found entity 3: or_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_ENTITY_NAME" "4 nor_gate " "Found entity 4: nor_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_ENTITY_NAME" "5 exor_gate " "Found entity 5: exor_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_ENTITY_NAME" "6 nand_gate " "Found entity 6: nand_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""} { "Info" "ISGN_ENTITY_NAME" "7 nand4_gate " "Found entity 7: nand4_gate" {  } { { "../Lab2Quartus/gates.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457564299627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab2quartus/fa2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab2quartus/fa2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER-structure_view " "Found design unit 1: FULL_ADDER-structure_view" {  } { { "../Lab2Quartus/FA2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299658 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "../Lab2Quartus/FA2.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457564299658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab2quartus/fa1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab2quartus/fa1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder1bit-structure_view " "Found design unit 1: adder1bit-structure_view" {  } { { "../Lab2Quartus/FA1.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299674 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder1bit " "Found entity 1: adder1bit" {  } { { "../Lab2Quartus/FA1.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457564299674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab2quartus/bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab2quartus/bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_comp-structure_view " "Found design unit 1: bit_comp-structure_view" {  } { { "../Lab2Quartus/bit_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299689 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_comp " "Found entity 1: bit_comp" {  } { { "../Lab2Quartus/bit_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457564299689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cgrah064/documents/elg4137/lab2quartus/4bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cgrah064/documents/elg4137/lab2quartus/4bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4_comp-structure_view " "Found design unit 1: bit4_comp-structure_view" {  } { { "../Lab2Quartus/4bit_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/4bit_comparator.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299705 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit4_comp " "Found entity 1: bit4_comp" {  } { { "../Lab2Quartus/4bit_comparator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/4bit_comparator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457564299705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8bit-register8bit " "Found design unit 1: register8bit-register8bit" {  } { { "register8bit.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/register8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299720 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8bit " "Found entity 1: register8bit" {  } { { "register8bit.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/register8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457564299720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-structure_view " "Found design unit 1: accumulator-structure_view" {  } { { "accumulator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/accumulator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299736 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/accumulator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457564299736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457564299736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accumulator " "Elaborating entity \"accumulator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457564299861 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Cin accumulator.vhd(35) " "VHDL Signal Declaration warning at accumulator.vhd(35): used explicit default value for signal \"Cin\" because signal was never assigned a value" {  } { { "accumulator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/accumulator.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457564299861 "|accumulator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout accumulator.vhd(35) " "Verilog HDL or VHDL warning at accumulator.vhd(35): object \"Cout\" assigned a value but never read" {  } { { "accumulator.vhd" "" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/accumulator.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457564299861 "|accumulator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8bit adder8bit:BA0 " "Elaborating entity \"adder8bit\" for hierarchy \"adder8bit:BA0\"" {  } { { "accumulator.vhd" "BA0" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/accumulator.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457564299861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1bit adder8bit:BA0\|adder1bit:FA0 " "Elaborating entity \"adder1bit\" for hierarchy \"adder8bit:BA0\|adder1bit:FA0\"" {  } { { "adder8bit.vhd" "FA0" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/adder8bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457564299876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exor_gate adder8bit:BA0\|adder1bit:FA0\|exor_gate:G1 " "Elaborating entity \"exor_gate\" for hierarchy \"adder8bit:BA0\|adder1bit:FA0\|exor_gate:G1\"" {  } { { "../Lab2Quartus/FA1.vhd" "G1" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457564299876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate adder8bit:BA0\|adder1bit:FA0\|and_gate:G3 " "Elaborating entity \"and_gate\" for hierarchy \"adder8bit:BA0\|adder1bit:FA0\|and_gate:G3\"" {  } { { "../Lab2Quartus/FA1.vhd" "G3" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457564299892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate adder8bit:BA0\|adder1bit:FA0\|or_gate:G5 " "Elaborating entity \"or_gate\" for hierarchy \"adder8bit:BA0\|adder1bit:FA0\|or_gate:G5\"" {  } { { "../Lab2Quartus/FA1.vhd" "G5" { Text "Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457564299892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8bit register8bit:NG1 " "Elaborating entity \"register8bit\" for hierarchy \"register8bit:NG1\"" {  } { { "accumulator.vhd" "NG1" { Text "Z:/cgrah064/Documents/ELG4137/Lab3/accumulator.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457564299986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1457564301249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1457564302123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457564302123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457564302419 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457564302419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1457564302419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457564302419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457564302560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 17:58:22 2016 " "Processing ended: Wed Mar 09 17:58:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457564302560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457564302560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457564302560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457564302560 ""}
