Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  1 15:41:16 2023
| Host         : DESKTOP-HL6DT46 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_timing_summary_routed.rpt -pb uart_loopback_timing_summary_routed.pb -rpx uart_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.827        0.000                      0                   81        0.139        0.000                      0                   81        9.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.827        0.000                      0                   81        0.139        0.000                      0                   81        9.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.827ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.643ns (24.247%)  route 2.009ns (75.753%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.743     5.130    u_uart_tx/CLK
    SLICE_X108Y101       FDCE                                         r  u_uart_tx/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 r  u_uart_tx/baud_cnt_reg[0]/Q
                         net (fo=9, routed)           0.730     6.294    u_uart_tx/baud_cnt[0]
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.105     6.399 f  u_uart_tx/tx_data_t[7]_i_3/O
                         net (fo=1, routed)           0.806     7.205    u_uart_tx/tx_data_t[7]_i_3_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I1_O)        0.105     7.310 r  u_uart_tx/tx_data_t[7]_i_1/O
                         net (fo=9, routed)           0.473     7.782    u_uart_tx/tx_data_t[7]_i_1_n_0
    SLICE_X107Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    u_uart_tx/CLK
    SLICE_X107Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[4]/C
                         clock pessimism              0.258    24.812    
                         clock uncertainty           -0.035    24.777    
    SLICE_X107Y99        FDCE (Setup_fdce_C_CE)      -0.168    24.609    u_uart_tx/tx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         24.609    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 16.827    

Slack (MET) :             16.827ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.643ns (24.247%)  route 2.009ns (75.753%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.743     5.130    u_uart_tx/CLK
    SLICE_X108Y101       FDCE                                         r  u_uart_tx/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 r  u_uart_tx/baud_cnt_reg[0]/Q
                         net (fo=9, routed)           0.730     6.294    u_uart_tx/baud_cnt[0]
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.105     6.399 f  u_uart_tx/tx_data_t[7]_i_3/O
                         net (fo=1, routed)           0.806     7.205    u_uart_tx/tx_data_t[7]_i_3_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I1_O)        0.105     7.310 r  u_uart_tx/tx_data_t[7]_i_1/O
                         net (fo=9, routed)           0.473     7.782    u_uart_tx/tx_data_t[7]_i_1_n_0
    SLICE_X107Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    u_uart_tx/CLK
    SLICE_X107Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[5]/C
                         clock pessimism              0.258    24.812    
                         clock uncertainty           -0.035    24.777    
    SLICE_X107Y99        FDCE (Setup_fdce_C_CE)      -0.168    24.609    u_uart_tx/tx_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                         24.609    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 16.827    

Slack (MET) :             16.827ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/uart_tx_busy_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.643ns (24.247%)  route 2.009ns (75.753%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.743     5.130    u_uart_tx/CLK
    SLICE_X108Y101       FDCE                                         r  u_uart_tx/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 r  u_uart_tx/baud_cnt_reg[0]/Q
                         net (fo=9, routed)           0.730     6.294    u_uart_tx/baud_cnt[0]
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.105     6.399 f  u_uart_tx/tx_data_t[7]_i_3/O
                         net (fo=1, routed)           0.806     7.205    u_uart_tx/tx_data_t[7]_i_3_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I1_O)        0.105     7.310 r  u_uart_tx/tx_data_t[7]_i_1/O
                         net (fo=9, routed)           0.473     7.782    u_uart_tx/tx_data_t[7]_i_1_n_0
    SLICE_X107Y99        FDCE                                         r  u_uart_tx/uart_tx_busy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    u_uart_tx/CLK
    SLICE_X107Y99        FDCE                                         r  u_uart_tx/uart_tx_busy_reg/C
                         clock pessimism              0.258    24.812    
                         clock uncertainty           -0.035    24.777    
    SLICE_X107Y99        FDCE (Setup_fdce_C_CE)      -0.168    24.609    u_uart_tx/uart_tx_busy_reg
  -------------------------------------------------------------------
                         required time                         24.609    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 16.827    

Slack (MET) :             16.885ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 1.026ns (32.559%)  route 2.125ns (67.441%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.576     4.963    u_uart_rx/CLK
    SLICE_X112Y97        FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDCE (Prop_fdce_C_Q)         0.398     5.361 f  u_uart_rx/baud_cnt_reg[3]/Q
                         net (fo=8, routed)           1.071     6.432    u_uart_rx/baud_cnt[3]
    SLICE_X111Y97        LUT6 (Prop_lut6_I3_O)        0.235     6.667 f  u_uart_rx/baud_cnt[8]_i_5/O
                         net (fo=1, routed)           0.343     7.010    u_uart_rx/baud_cnt[8]_i_5_n_0
    SLICE_X111Y97        LUT5 (Prop_lut5_I4_O)        0.126     7.136 r  u_uart_rx/baud_cnt[8]_i_4/O
                         net (fo=9, routed)           0.711     7.848    u_uart_rx/baud_cnt[8]_i_4_n_0
    SLICE_X112Y97        LUT2 (Prop_lut2_I1_O)        0.267     8.115 r  u_uart_rx/baud_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.115    u_uart_rx/baud_cnt[0]_i_1__0_n_0
    SLICE_X112Y97        FDCE                                         r  u_uart_rx/baud_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.415    24.557    u_uart_rx/CLK
    SLICE_X112Y97        FDCE                                         r  u_uart_rx/baud_cnt_reg[0]/C
                         clock pessimism              0.407    24.963    
                         clock uncertainty           -0.035    24.928    
    SLICE_X112Y97        FDCE (Setup_fdce_C_D)        0.072    25.000    u_uart_rx/baud_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 16.885    

Slack (MET) :             16.892ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.643ns (24.550%)  route 1.976ns (75.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.743     5.130    u_uart_tx/CLK
    SLICE_X108Y101       FDCE                                         r  u_uart_tx/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 r  u_uart_tx/baud_cnt_reg[0]/Q
                         net (fo=9, routed)           0.730     6.294    u_uart_tx/baud_cnt[0]
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.105     6.399 f  u_uart_tx/tx_data_t[7]_i_3/O
                         net (fo=1, routed)           0.806     7.205    u_uart_tx/tx_data_t[7]_i_3_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I1_O)        0.105     7.310 r  u_uart_tx/tx_data_t[7]_i_1/O
                         net (fo=9, routed)           0.440     7.750    u_uart_tx/tx_data_t[7]_i_1_n_0
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    u_uart_tx/CLK
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[0]/C
                         clock pessimism              0.258    24.812    
                         clock uncertainty           -0.035    24.777    
    SLICE_X108Y99        FDCE (Setup_fdce_C_CE)      -0.136    24.641    u_uart_tx/tx_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 16.892    

Slack (MET) :             16.892ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.643ns (24.550%)  route 1.976ns (75.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.743     5.130    u_uart_tx/CLK
    SLICE_X108Y101       FDCE                                         r  u_uart_tx/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 r  u_uart_tx/baud_cnt_reg[0]/Q
                         net (fo=9, routed)           0.730     6.294    u_uart_tx/baud_cnt[0]
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.105     6.399 f  u_uart_tx/tx_data_t[7]_i_3/O
                         net (fo=1, routed)           0.806     7.205    u_uart_tx/tx_data_t[7]_i_3_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I1_O)        0.105     7.310 r  u_uart_tx/tx_data_t[7]_i_1/O
                         net (fo=9, routed)           0.440     7.750    u_uart_tx/tx_data_t[7]_i_1_n_0
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    u_uart_tx/CLK
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[1]/C
                         clock pessimism              0.258    24.812    
                         clock uncertainty           -0.035    24.777    
    SLICE_X108Y99        FDCE (Setup_fdce_C_CE)      -0.136    24.641    u_uart_tx/tx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 16.892    

Slack (MET) :             16.892ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.643ns (24.550%)  route 1.976ns (75.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.743     5.130    u_uart_tx/CLK
    SLICE_X108Y101       FDCE                                         r  u_uart_tx/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 r  u_uart_tx/baud_cnt_reg[0]/Q
                         net (fo=9, routed)           0.730     6.294    u_uart_tx/baud_cnt[0]
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.105     6.399 f  u_uart_tx/tx_data_t[7]_i_3/O
                         net (fo=1, routed)           0.806     7.205    u_uart_tx/tx_data_t[7]_i_3_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I1_O)        0.105     7.310 r  u_uart_tx/tx_data_t[7]_i_1/O
                         net (fo=9, routed)           0.440     7.750    u_uart_tx/tx_data_t[7]_i_1_n_0
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    u_uart_tx/CLK
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[2]/C
                         clock pessimism              0.258    24.812    
                         clock uncertainty           -0.035    24.777    
    SLICE_X108Y99        FDCE (Setup_fdce_C_CE)      -0.136    24.641    u_uart_tx/tx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 16.892    

Slack (MET) :             16.892ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.643ns (24.550%)  route 1.976ns (75.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.743     5.130    u_uart_tx/CLK
    SLICE_X108Y101       FDCE                                         r  u_uart_tx/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 r  u_uart_tx/baud_cnt_reg[0]/Q
                         net (fo=9, routed)           0.730     6.294    u_uart_tx/baud_cnt[0]
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.105     6.399 f  u_uart_tx/tx_data_t[7]_i_3/O
                         net (fo=1, routed)           0.806     7.205    u_uart_tx/tx_data_t[7]_i_3_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I1_O)        0.105     7.310 r  u_uart_tx/tx_data_t[7]_i_1/O
                         net (fo=9, routed)           0.440     7.750    u_uart_tx/tx_data_t[7]_i_1_n_0
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    u_uart_tx/CLK
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[3]/C
                         clock pessimism              0.258    24.812    
                         clock uncertainty           -0.035    24.777    
    SLICE_X108Y99        FDCE (Setup_fdce_C_CE)      -0.136    24.641    u_uart_tx/tx_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 16.892    

Slack (MET) :             16.892ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.643ns (24.550%)  route 1.976ns (75.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.743     5.130    u_uart_tx/CLK
    SLICE_X108Y101       FDCE                                         r  u_uart_tx/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 r  u_uart_tx/baud_cnt_reg[0]/Q
                         net (fo=9, routed)           0.730     6.294    u_uart_tx/baud_cnt[0]
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.105     6.399 f  u_uart_tx/tx_data_t[7]_i_3/O
                         net (fo=1, routed)           0.806     7.205    u_uart_tx/tx_data_t[7]_i_3_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I1_O)        0.105     7.310 r  u_uart_tx/tx_data_t[7]_i_1/O
                         net (fo=9, routed)           0.440     7.750    u_uart_tx/tx_data_t[7]_i_1_n_0
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    u_uart_tx/CLK
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[6]/C
                         clock pessimism              0.258    24.812    
                         clock uncertainty           -0.035    24.777    
    SLICE_X108Y99        FDCE (Setup_fdce_C_CE)      -0.136    24.641    u_uart_tx/tx_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 16.892    

Slack (MET) :             16.892ns  (required time - arrival time)
  Source:                 u_uart_tx/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.643ns (24.550%)  route 1.976ns (75.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.743     5.130    u_uart_tx/CLK
    SLICE_X108Y101       FDCE                                         r  u_uart_tx/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 r  u_uart_tx/baud_cnt_reg[0]/Q
                         net (fo=9, routed)           0.730     6.294    u_uart_tx/baud_cnt[0]
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.105     6.399 f  u_uart_tx/tx_data_t[7]_i_3/O
                         net (fo=1, routed)           0.806     7.205    u_uart_tx/tx_data_t[7]_i_3_n_0
    SLICE_X107Y99        LUT6 (Prop_lut6_I1_O)        0.105     7.310 r  u_uart_tx/tx_data_t[7]_i_1/O
                         net (fo=9, routed)           0.440     7.750    u_uart_tx/tx_data_t[7]_i_1_n_0
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    u_uart_tx/CLK
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[7]/C
                         clock pessimism              0.258    24.812    
                         clock uncertainty           -0.035    24.777    
    SLICE_X108Y99        FDCE (Setup_fdce_C_CE)      -0.136    24.641    u_uart_tx/tx_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 16.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.636     1.602    u_uart_rx/CLK
    SLICE_X109Y99        FDCE                                         r  u_uart_rx/uart_rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  u_uart_rx/uart_rx_data_reg[0]/Q
                         net (fo=1, routed)           0.086     1.829    u_uart_rx/uart_rx_data[0]
    SLICE_X108Y99        LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  u_uart_rx/tx_data_t[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    u_uart_tx/D[0]
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    u_uart_tx/CLK
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[0]/C
                         clock pessimism             -0.505     1.615    
    SLICE_X108Y99        FDCE (Hold_fdce_C_D)         0.120     1.735    u_uart_tx/tx_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_rx_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/uart_tx_busy_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.376%)  route 0.252ns (60.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.718     1.684    u_uart_rx/CLK
    SLICE_X108Y100       FDCE                                         r  u_uart_rx/uart_rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDCE (Prop_fdce_C_Q)         0.164     1.848 r  u_uart_rx/uart_rx_done_reg/Q
                         net (fo=10, routed)          0.252     2.101    u_uart_tx/uart_rx_done
    SLICE_X107Y99        FDCE                                         r  u_uart_tx/uart_tx_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    u_uart_tx/CLK
    SLICE_X107Y99        FDCE                                         r  u_uart_tx/uart_tx_busy_reg/C
                         clock pessimism             -0.253     1.867    
    SLICE_X107Y99        FDCE (Hold_fdce_C_D)         0.066     1.933    u_uart_tx/uart_tx_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_uart_tx/uart_tx_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.677%)  route 0.089ns (32.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.636     1.602    u_uart_tx/CLK
    SLICE_X107Y99        FDCE                                         r  u_uart_tx/uart_tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  u_uart_tx/uart_tx_busy_reg/Q
                         net (fo=15, routed)          0.089     1.832    u_uart_tx/uart_tx_busy_reg_n_0
    SLICE_X106Y99        LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  u_uart_tx/tx_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    u_uart_tx/p_0_in__1[0]
    SLICE_X106Y99        FDCE                                         r  u_uart_tx/tx_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    u_uart_tx/CLK
    SLICE_X106Y99        FDCE                                         r  u_uart_tx/tx_cnt_reg[0]/C
                         clock pessimism             -0.505     1.615    
    SLICE_X106Y99        FDCE (Hold_fdce_C_D)         0.092     1.707    u_uart_tx/tx_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_data_t_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.636     1.602    u_uart_rx/CLK
    SLICE_X109Y98        FDCE                                         r  u_uart_rx/rx_data_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  u_uart_rx/rx_data_t_reg[5]/Q
                         net (fo=2, routed)           0.119     1.862    u_uart_rx/rx_data_t_reg_n_0_[5]
    SLICE_X109Y99        FDCE                                         r  u_uart_rx/uart_rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    u_uart_rx/CLK
    SLICE_X109Y99        FDCE                                         r  u_uart_rx/uart_rx_data_reg[5]/C
                         clock pessimism             -0.502     1.618    
    SLICE_X109Y99        FDCE (Hold_fdce_C_D)         0.071     1.689    u_uart_rx/uart_rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_uart_tx/baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/baud_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.899%)  route 0.096ns (34.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.718     1.684    u_uart_tx/CLK
    SLICE_X106Y100       FDCE                                         r  u_uart_tx/baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.141     1.825 r  u_uart_tx/baud_cnt_reg[7]/Q
                         net (fo=5, routed)           0.096     1.921    u_uart_tx/baud_cnt[7]
    SLICE_X107Y100       LUT6 (Prop_lut6_I5_O)        0.045     1.966 r  u_uart_tx/baud_cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.966    u_uart_tx/baud_cnt[8]_i_1__0_n_0
    SLICE_X107Y100       FDCE                                         r  u_uart_tx/baud_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.992     2.206    u_uart_tx/CLK
    SLICE_X107Y100       FDCE                                         r  u_uart_tx/baud_cnt_reg[8]/C
                         clock pessimism             -0.509     1.697    
    SLICE_X107Y100       FDCE (Hold_fdce_C_D)         0.092     1.789    u_uart_tx/baud_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.187ns (57.283%)  route 0.139ns (42.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.636     1.602    u_uart_rx/CLK
    SLICE_X109Y99        FDCE                                         r  u_uart_rx/uart_rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  u_uart_rx/uart_rx_data_reg[1]/Q
                         net (fo=1, routed)           0.139     1.882    u_uart_rx/uart_rx_data[1]
    SLICE_X108Y99        LUT2 (Prop_lut2_I1_O)        0.046     1.928 r  u_uart_rx/tx_data_t[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    u_uart_tx/D[1]
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    u_uart_tx/CLK
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[1]/C
                         clock pessimism             -0.505     1.615    
    SLICE_X108Y99        FDCE (Hold_fdce_C_D)         0.131     1.746    u_uart_tx/tx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_data_t_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.291%)  route 0.114ns (44.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.636     1.602    u_uart_rx/CLK
    SLICE_X109Y98        FDCE                                         r  u_uart_rx/rx_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  u_uart_rx/rx_data_t_reg[2]/Q
                         net (fo=2, routed)           0.114     1.857    u_uart_rx/rx_data_t_reg_n_0_[2]
    SLICE_X109Y99        FDCE                                         r  u_uart_rx/uart_rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    u_uart_rx/CLK
    SLICE_X109Y99        FDCE                                         r  u_uart_rx/uart_rx_data_reg[2]/C
                         clock pessimism             -0.502     1.618    
    SLICE_X109Y99        FDCE (Hold_fdce_C_D)         0.047     1.665    u_uart_rx/uart_rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_data_t_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.929%)  route 0.147ns (44.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.636     1.602    u_uart_rx/CLK
    SLICE_X109Y99        FDCE                                         r  u_uart_rx/uart_rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  u_uart_rx/uart_rx_data_reg[2]/Q
                         net (fo=1, routed)           0.147     1.889    u_uart_rx/uart_rx_data[2]
    SLICE_X108Y99        LUT2 (Prop_lut2_I1_O)        0.045     1.934 r  u_uart_rx/tx_data_t[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    u_uart_tx/D[2]
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    u_uart_tx/CLK
    SLICE_X108Y99        FDCE                                         r  u_uart_tx/tx_data_t_reg[2]/C
                         clock pessimism             -0.505     1.615    
    SLICE_X108Y99        FDCE (Hold_fdce_C_D)         0.121     1.736    u_uart_tx/tx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_uart_tx/uart_tx_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/baud_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.189ns (28.612%)  route 0.472ns (71.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.636     1.602    u_uart_tx/CLK
    SLICE_X107Y99        FDCE                                         r  u_uart_tx/uart_tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  u_uart_tx/uart_tx_busy_reg/Q
                         net (fo=15, routed)          0.472     2.214    u_uart_tx/uart_tx_busy_reg_n_0
    SLICE_X106Y100       LUT5 (Prop_lut5_I1_O)        0.048     2.262 r  u_uart_tx/baud_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.262    u_uart_tx/baud_cnt[5]_i_1__0_n_0
    SLICE_X106Y100       FDCE                                         r  u_uart_tx/baud_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.992     2.206    u_uart_tx/CLK
    SLICE_X106Y100       FDCE                                         r  u_uart_tx/baud_cnt_reg[5]/C
                         clock pessimism             -0.253     1.953    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.107     2.060    u_uart_tx/baud_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_uart_tx/uart_tx_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/baud_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.286%)  route 0.472ns (71.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.636     1.602    u_uart_tx/CLK
    SLICE_X107Y99        FDCE                                         r  u_uart_tx/uart_tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  u_uart_tx/uart_tx_busy_reg/Q
                         net (fo=15, routed)          0.472     2.214    u_uart_tx/uart_tx_busy_reg_n_0
    SLICE_X106Y100       LUT4 (Prop_lut4_I1_O)        0.045     2.259 r  u_uart_tx/baud_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.259    u_uart_tx/baud_cnt[4]_i_1__0_n_0
    SLICE_X106Y100       FDCE                                         r  u_uart_tx/baud_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.992     2.206    u_uart_tx/CLK
    SLICE_X106Y100       FDCE                                         r  u_uart_tx/baud_cnt_reg[4]/C
                         clock pessimism             -0.253     1.953    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.091     2.044    u_uart_tx/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y97   u_uart_rx/baud_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y97   u_uart_rx/baud_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y97   u_uart_rx/baud_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y97   u_uart_rx/baud_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y97   u_uart_rx/baud_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y97   u_uart_rx/baud_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y97   u_uart_rx/baud_cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y97   u_uart_rx/baud_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y97   u_uart_rx/baud_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y97   u_uart_rx/baud_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y97   u_uart_rx/baud_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y99   u_uart_rx/rx_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y97   u_uart_rx/baud_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y97   u_uart_rx/baud_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   u_uart_rx/baud_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y99   u_uart_rx/rx_cnt_reg[0]/C



