$comment
	File created using the following command:
		vcd file Ci74157.msim.vcd -direction
$end
$date
	Fri Jul 29 12:07:25 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Ci74157_vlg_vec_tst $end
$var reg 1 ! E $end
$var reg 1 " i0a $end
$var reg 1 # i0b $end
$var reg 1 $ i0c $end
$var reg 1 % i0d $end
$var reg 1 & i1a $end
$var reg 1 ' i1b $end
$var reg 1 ( i1c $end
$var reg 1 ) i1d $end
$var reg 1 * S $end
$var wire 1 + Za $end
$var wire 1 , Zb $end
$var wire 1 - Zc $end
$var wire 1 . Zd $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 6 E~input_o $end
$var wire 1 7 i0d~input_o $end
$var wire 1 8 i1d~input_o $end
$var wire 1 9 S~input_o $end
$var wire 1 : inst3~0_combout $end
$var wire 1 ; i1c~input_o $end
$var wire 1 < i0c~input_o $end
$var wire 1 = inst6~0_combout $end
$var wire 1 > i0b~input_o $end
$var wire 1 ? i1b~input_o $end
$var wire 1 @ inst7~0_combout $end
$var wire 1 A i1a~input_o $end
$var wire 1 B i0a~input_o $end
$var wire 1 C inst8~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
x"
x#
x$
x%
x&
x'
x(
x)
x*
0+
0,
0-
0.
0/
10
x1
12
13
14
05
16
x7
x8
x9
0:
x;
x<
0=
x>
x?
0@
xA
xB
0C
$end
#10000
0!
0&
0'
0(
0)
1*
06
0A
0?
0;
08
19
#20000
1&
1'
1(
1)
1A
1?
1;
18
1:
1=
1@
1C
1+
1,
1-
1.
#30000
0"
0#
0$
0%
0*
x&
x'
x(
x)
0B
0>
0<
07
09
xA
x?
x;
x8
0:
0=
0@
0C
0+
0,
0-
0.
#40000
1"
1#
1$
1%
1B
1>
1<
17
1:
1=
1@
1C
1+
1,
1-
1.
#50000
0&
0'
0(
0)
0"
0#
0$
0%
0A
0?
0;
08
0B
0>
0<
07
0:
0=
0@
0C
0+
0,
0-
0.
#1000000
