
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027c0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080028cc  080028cc  000128cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028ec  080028ec  000200ac  2**0
                  CONTENTS
  4 .ARM          00000000  080028ec  080028ec  000200ac  2**0
                  CONTENTS
  5 .preinit_array 00000000  080028ec  080028ec  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028ec  080028ec  000128ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080028f0  080028f0  000128f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  080028f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  200000ac  080029a0  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000150  080029a0  00020150  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009858  00000000  00000000  000200d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bdb  00000000  00000000  0002992d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002b508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000970  00000000  00000000  0002bf70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c6d  00000000  00000000  0002c8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb17  00000000  00000000  0004354d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000826ef  00000000  00000000  0004f064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1753  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002970  00000000  00000000  000d17a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000ac 	.word	0x200000ac
 8000128:	00000000 	.word	0x00000000
 800012c:	080028b4 	.word	0x080028b4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b0 	.word	0x200000b0
 8000148:	080028b4 	.word	0x080028b4

0800014c <fsm_for_input1_processing>:
enum ButtonState buttonState2 = BUTTON_RELEASED;
enum ButtonState buttonState3 = BUTTON_RELEASED;
enum ButtonState buttonState4 = BUTTON_RELEASED;


void fsm_for_input1_processing(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch(buttonState1){
 8000150:	4b1c      	ldr	r3, [pc, #112]	; (80001c4 <fsm_for_input1_processing+0x78>)
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	2b02      	cmp	r3, #2
 8000156:	d024      	beq.n	80001a2 <fsm_for_input1_processing+0x56>
 8000158:	2b02      	cmp	r3, #2
 800015a:	dc31      	bgt.n	80001c0 <fsm_for_input1_processing+0x74>
 800015c:	2b00      	cmp	r3, #0
 800015e:	d002      	beq.n	8000166 <fsm_for_input1_processing+0x1a>
 8000160:	2b01      	cmp	r3, #1
 8000162:	d00a      	beq.n	800017a <fsm_for_input1_processing+0x2e>
			}else{
				// to do
			}
			break;
	}
}
 8000164:	e02c      	b.n	80001c0 <fsm_for_input1_processing+0x74>
			if(is_button_pressed(0)){
 8000166:	2000      	movs	r0, #0
 8000168:	f000 f95a 	bl	8000420 <is_button_pressed>
 800016c:	4603      	mov	r3, r0
 800016e:	2b00      	cmp	r3, #0
 8000170:	d021      	beq.n	80001b6 <fsm_for_input1_processing+0x6a>
				buttonState1 = BUTTON_PRESSED;
 8000172:	4b14      	ldr	r3, [pc, #80]	; (80001c4 <fsm_for_input1_processing+0x78>)
 8000174:	2201      	movs	r2, #1
 8000176:	701a      	strb	r2, [r3, #0]
			break;
 8000178:	e01d      	b.n	80001b6 <fsm_for_input1_processing+0x6a>
			if(!is_button_pressed(0)){
 800017a:	2000      	movs	r0, #0
 800017c:	f000 f950 	bl	8000420 <is_button_pressed>
 8000180:	4603      	mov	r3, r0
 8000182:	2b00      	cmp	r3, #0
 8000184:	d103      	bne.n	800018e <fsm_for_input1_processing+0x42>
				buttonState1 = BUTTON_RELEASED;
 8000186:	4b0f      	ldr	r3, [pc, #60]	; (80001c4 <fsm_for_input1_processing+0x78>)
 8000188:	2200      	movs	r2, #0
 800018a:	701a      	strb	r2, [r3, #0]
			break;
 800018c:	e015      	b.n	80001ba <fsm_for_input1_processing+0x6e>
				if(is_button_pressed_1s(0)){
 800018e:	2000      	movs	r0, #0
 8000190:	f000 f960 	bl	8000454 <is_button_pressed_1s>
 8000194:	4603      	mov	r3, r0
 8000196:	2b00      	cmp	r3, #0
 8000198:	d00f      	beq.n	80001ba <fsm_for_input1_processing+0x6e>
					buttonState1 = BUTTON_PRESSES_MORE_THAN_1_SEC;
 800019a:	4b0a      	ldr	r3, [pc, #40]	; (80001c4 <fsm_for_input1_processing+0x78>)
 800019c:	2202      	movs	r2, #2
 800019e:	701a      	strb	r2, [r3, #0]
			break;
 80001a0:	e00b      	b.n	80001ba <fsm_for_input1_processing+0x6e>
			if(!is_button_pressed(0)){
 80001a2:	2000      	movs	r0, #0
 80001a4:	f000 f93c 	bl	8000420 <is_button_pressed>
 80001a8:	4603      	mov	r3, r0
 80001aa:	2b00      	cmp	r3, #0
 80001ac:	d107      	bne.n	80001be <fsm_for_input1_processing+0x72>
				buttonState1 = BUTTON_RELEASED;
 80001ae:	4b05      	ldr	r3, [pc, #20]	; (80001c4 <fsm_for_input1_processing+0x78>)
 80001b0:	2200      	movs	r2, #0
 80001b2:	701a      	strb	r2, [r3, #0]
			break;
 80001b4:	e003      	b.n	80001be <fsm_for_input1_processing+0x72>
			break;
 80001b6:	bf00      	nop
 80001b8:	e002      	b.n	80001c0 <fsm_for_input1_processing+0x74>
			break;
 80001ba:	bf00      	nop
 80001bc:	e000      	b.n	80001c0 <fsm_for_input1_processing+0x74>
			break;
 80001be:	bf00      	nop
}
 80001c0:	bf00      	nop
 80001c2:	bd80      	pop	{r7, pc}
 80001c4:	200000c8 	.word	0x200000c8

080001c8 <fsm_for_input2_processing>:

void fsm_for_input2_processing(void){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
	switch(buttonState2){
 80001cc:	4b1c      	ldr	r3, [pc, #112]	; (8000240 <fsm_for_input2_processing+0x78>)
 80001ce:	781b      	ldrb	r3, [r3, #0]
 80001d0:	2b02      	cmp	r3, #2
 80001d2:	d024      	beq.n	800021e <fsm_for_input2_processing+0x56>
 80001d4:	2b02      	cmp	r3, #2
 80001d6:	dc31      	bgt.n	800023c <fsm_for_input2_processing+0x74>
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d002      	beq.n	80001e2 <fsm_for_input2_processing+0x1a>
 80001dc:	2b01      	cmp	r3, #1
 80001de:	d00a      	beq.n	80001f6 <fsm_for_input2_processing+0x2e>
			}else{
				// to do
			}
			break;
	}
}
 80001e0:	e02c      	b.n	800023c <fsm_for_input2_processing+0x74>
			if(is_button_pressed(1)){
 80001e2:	2001      	movs	r0, #1
 80001e4:	f000 f91c 	bl	8000420 <is_button_pressed>
 80001e8:	4603      	mov	r3, r0
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	d021      	beq.n	8000232 <fsm_for_input2_processing+0x6a>
				buttonState2 = BUTTON_PRESSED;
 80001ee:	4b14      	ldr	r3, [pc, #80]	; (8000240 <fsm_for_input2_processing+0x78>)
 80001f0:	2201      	movs	r2, #1
 80001f2:	701a      	strb	r2, [r3, #0]
			break;
 80001f4:	e01d      	b.n	8000232 <fsm_for_input2_processing+0x6a>
			if(!is_button_pressed(1)){
 80001f6:	2001      	movs	r0, #1
 80001f8:	f000 f912 	bl	8000420 <is_button_pressed>
 80001fc:	4603      	mov	r3, r0
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d103      	bne.n	800020a <fsm_for_input2_processing+0x42>
				buttonState2 = BUTTON_RELEASED;
 8000202:	4b0f      	ldr	r3, [pc, #60]	; (8000240 <fsm_for_input2_processing+0x78>)
 8000204:	2200      	movs	r2, #0
 8000206:	701a      	strb	r2, [r3, #0]
			break;
 8000208:	e015      	b.n	8000236 <fsm_for_input2_processing+0x6e>
				if(is_button_pressed_1s(1)){
 800020a:	2001      	movs	r0, #1
 800020c:	f000 f922 	bl	8000454 <is_button_pressed_1s>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d00f      	beq.n	8000236 <fsm_for_input2_processing+0x6e>
					buttonState2 = BUTTON_PRESSES_MORE_THAN_1_SEC;
 8000216:	4b0a      	ldr	r3, [pc, #40]	; (8000240 <fsm_for_input2_processing+0x78>)
 8000218:	2202      	movs	r2, #2
 800021a:	701a      	strb	r2, [r3, #0]
			break;
 800021c:	e00b      	b.n	8000236 <fsm_for_input2_processing+0x6e>
			if(!is_button_pressed(1)){
 800021e:	2001      	movs	r0, #1
 8000220:	f000 f8fe 	bl	8000420 <is_button_pressed>
 8000224:	4603      	mov	r3, r0
 8000226:	2b00      	cmp	r3, #0
 8000228:	d107      	bne.n	800023a <fsm_for_input2_processing+0x72>
				buttonState2 = BUTTON_RELEASED;
 800022a:	4b05      	ldr	r3, [pc, #20]	; (8000240 <fsm_for_input2_processing+0x78>)
 800022c:	2200      	movs	r2, #0
 800022e:	701a      	strb	r2, [r3, #0]
			break;
 8000230:	e003      	b.n	800023a <fsm_for_input2_processing+0x72>
			break;
 8000232:	bf00      	nop
 8000234:	e002      	b.n	800023c <fsm_for_input2_processing+0x74>
			break;
 8000236:	bf00      	nop
 8000238:	e000      	b.n	800023c <fsm_for_input2_processing+0x74>
			break;
 800023a:	bf00      	nop
}
 800023c:	bf00      	nop
 800023e:	bd80      	pop	{r7, pc}
 8000240:	200000c9 	.word	0x200000c9

08000244 <fsm_for_input3_processing>:

void fsm_for_input3_processing(void){
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
	switch(buttonState3){
 8000248:	4b1c      	ldr	r3, [pc, #112]	; (80002bc <fsm_for_input3_processing+0x78>)
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	2b02      	cmp	r3, #2
 800024e:	d024      	beq.n	800029a <fsm_for_input3_processing+0x56>
 8000250:	2b02      	cmp	r3, #2
 8000252:	dc31      	bgt.n	80002b8 <fsm_for_input3_processing+0x74>
 8000254:	2b00      	cmp	r3, #0
 8000256:	d002      	beq.n	800025e <fsm_for_input3_processing+0x1a>
 8000258:	2b01      	cmp	r3, #1
 800025a:	d00a      	beq.n	8000272 <fsm_for_input3_processing+0x2e>
			}else{
				// to do
			}
			break;
	}
}
 800025c:	e02c      	b.n	80002b8 <fsm_for_input3_processing+0x74>
			if(is_button_pressed(2)){
 800025e:	2002      	movs	r0, #2
 8000260:	f000 f8de 	bl	8000420 <is_button_pressed>
 8000264:	4603      	mov	r3, r0
 8000266:	2b00      	cmp	r3, #0
 8000268:	d021      	beq.n	80002ae <fsm_for_input3_processing+0x6a>
				buttonState3 = BUTTON_PRESSED;
 800026a:	4b14      	ldr	r3, [pc, #80]	; (80002bc <fsm_for_input3_processing+0x78>)
 800026c:	2201      	movs	r2, #1
 800026e:	701a      	strb	r2, [r3, #0]
			break;
 8000270:	e01d      	b.n	80002ae <fsm_for_input3_processing+0x6a>
			if(!is_button_pressed(2)){
 8000272:	2002      	movs	r0, #2
 8000274:	f000 f8d4 	bl	8000420 <is_button_pressed>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d103      	bne.n	8000286 <fsm_for_input3_processing+0x42>
				buttonState3 = BUTTON_RELEASED;
 800027e:	4b0f      	ldr	r3, [pc, #60]	; (80002bc <fsm_for_input3_processing+0x78>)
 8000280:	2200      	movs	r2, #0
 8000282:	701a      	strb	r2, [r3, #0]
			break;
 8000284:	e015      	b.n	80002b2 <fsm_for_input3_processing+0x6e>
				if(is_button_pressed_1s(2)){
 8000286:	2002      	movs	r0, #2
 8000288:	f000 f8e4 	bl	8000454 <is_button_pressed_1s>
 800028c:	4603      	mov	r3, r0
 800028e:	2b00      	cmp	r3, #0
 8000290:	d00f      	beq.n	80002b2 <fsm_for_input3_processing+0x6e>
					buttonState3 = BUTTON_PRESSES_MORE_THAN_1_SEC;
 8000292:	4b0a      	ldr	r3, [pc, #40]	; (80002bc <fsm_for_input3_processing+0x78>)
 8000294:	2202      	movs	r2, #2
 8000296:	701a      	strb	r2, [r3, #0]
			break;
 8000298:	e00b      	b.n	80002b2 <fsm_for_input3_processing+0x6e>
			if(!is_button_pressed(2)){
 800029a:	2002      	movs	r0, #2
 800029c:	f000 f8c0 	bl	8000420 <is_button_pressed>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d107      	bne.n	80002b6 <fsm_for_input3_processing+0x72>
				buttonState3 = BUTTON_RELEASED;
 80002a6:	4b05      	ldr	r3, [pc, #20]	; (80002bc <fsm_for_input3_processing+0x78>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	701a      	strb	r2, [r3, #0]
			break;
 80002ac:	e003      	b.n	80002b6 <fsm_for_input3_processing+0x72>
			break;
 80002ae:	bf00      	nop
 80002b0:	e002      	b.n	80002b8 <fsm_for_input3_processing+0x74>
			break;
 80002b2:	bf00      	nop
 80002b4:	e000      	b.n	80002b8 <fsm_for_input3_processing+0x74>
			break;
 80002b6:	bf00      	nop
}
 80002b8:	bf00      	nop
 80002ba:	bd80      	pop	{r7, pc}
 80002bc:	200000ca 	.word	0x200000ca

080002c0 <fsm_for_input4_processing>:

void fsm_for_input4_processing(void){
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
	switch(buttonState4){
 80002c4:	4b1c      	ldr	r3, [pc, #112]	; (8000338 <fsm_for_input4_processing+0x78>)
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	2b02      	cmp	r3, #2
 80002ca:	d024      	beq.n	8000316 <fsm_for_input4_processing+0x56>
 80002cc:	2b02      	cmp	r3, #2
 80002ce:	dc31      	bgt.n	8000334 <fsm_for_input4_processing+0x74>
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d002      	beq.n	80002da <fsm_for_input4_processing+0x1a>
 80002d4:	2b01      	cmp	r3, #1
 80002d6:	d00a      	beq.n	80002ee <fsm_for_input4_processing+0x2e>
			}else{
				// to do
			}
			break;
	}
}
 80002d8:	e02c      	b.n	8000334 <fsm_for_input4_processing+0x74>
			if(is_button_pressed(3)){
 80002da:	2003      	movs	r0, #3
 80002dc:	f000 f8a0 	bl	8000420 <is_button_pressed>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d021      	beq.n	800032a <fsm_for_input4_processing+0x6a>
				buttonState4 = BUTTON_PRESSED;
 80002e6:	4b14      	ldr	r3, [pc, #80]	; (8000338 <fsm_for_input4_processing+0x78>)
 80002e8:	2201      	movs	r2, #1
 80002ea:	701a      	strb	r2, [r3, #0]
			break;
 80002ec:	e01d      	b.n	800032a <fsm_for_input4_processing+0x6a>
			if(!is_button_pressed(3)){
 80002ee:	2003      	movs	r0, #3
 80002f0:	f000 f896 	bl	8000420 <is_button_pressed>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d103      	bne.n	8000302 <fsm_for_input4_processing+0x42>
				buttonState4 = BUTTON_RELEASED;
 80002fa:	4b0f      	ldr	r3, [pc, #60]	; (8000338 <fsm_for_input4_processing+0x78>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	701a      	strb	r2, [r3, #0]
			break;
 8000300:	e015      	b.n	800032e <fsm_for_input4_processing+0x6e>
				if(is_button_pressed_1s(0)){
 8000302:	2000      	movs	r0, #0
 8000304:	f000 f8a6 	bl	8000454 <is_button_pressed_1s>
 8000308:	4603      	mov	r3, r0
 800030a:	2b00      	cmp	r3, #0
 800030c:	d00f      	beq.n	800032e <fsm_for_input4_processing+0x6e>
					buttonState4 = BUTTON_PRESSES_MORE_THAN_1_SEC;
 800030e:	4b0a      	ldr	r3, [pc, #40]	; (8000338 <fsm_for_input4_processing+0x78>)
 8000310:	2202      	movs	r2, #2
 8000312:	701a      	strb	r2, [r3, #0]
			break;
 8000314:	e00b      	b.n	800032e <fsm_for_input4_processing+0x6e>
			if(!is_button_pressed(3)){
 8000316:	2003      	movs	r0, #3
 8000318:	f000 f882 	bl	8000420 <is_button_pressed>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d107      	bne.n	8000332 <fsm_for_input4_processing+0x72>
				buttonState4 = BUTTON_RELEASED;
 8000322:	4b05      	ldr	r3, [pc, #20]	; (8000338 <fsm_for_input4_processing+0x78>)
 8000324:	2200      	movs	r2, #0
 8000326:	701a      	strb	r2, [r3, #0]
			break;
 8000328:	e003      	b.n	8000332 <fsm_for_input4_processing+0x72>
			break;
 800032a:	bf00      	nop
 800032c:	e002      	b.n	8000334 <fsm_for_input4_processing+0x74>
			break;
 800032e:	bf00      	nop
 8000330:	e000      	b.n	8000334 <fsm_for_input4_processing+0x74>
			break;
 8000332:	bf00      	nop
}
 8000334:	bf00      	nop
 8000336:	bd80      	pop	{r7, pc}
 8000338:	200000cb 	.word	0x200000cb

0800033c <reading_button>:
static uint16_t counterForButtonPress1s[NUMBER_OF_BUTTONS];
static uint8_t flagForButtonPress1s[NUMBER_OF_BUTTONS];

//////////////////////  MAIN ////////////////////////////

void reading_button(void){
 800033c:	b590      	push	{r4, r7, lr}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i<NUMBER_OF_BUTTONS; i++){
 8000342:	2300      	movs	r3, #0
 8000344:	71fb      	strb	r3, [r7, #7]
 8000346:	e054      	b.n	80003f2 <reading_button+0xb6>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000348:	79fa      	ldrb	r2, [r7, #7]
 800034a:	79fb      	ldrb	r3, [r7, #7]
 800034c:	492d      	ldr	r1, [pc, #180]	; (8000404 <reading_button+0xc8>)
 800034e:	5c89      	ldrb	r1, [r1, r2]
 8000350:	4a2d      	ldr	r2, [pc, #180]	; (8000408 <reading_button+0xcc>)
 8000352:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(buttonDataPort[i], buttonDataPin[i]);
 8000354:	79fb      	ldrb	r3, [r7, #7]
 8000356:	4a2d      	ldr	r2, [pc, #180]	; (800040c <reading_button+0xd0>)
 8000358:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800035c:	79fb      	ldrb	r3, [r7, #7]
 800035e:	492c      	ldr	r1, [pc, #176]	; (8000410 <reading_button+0xd4>)
 8000360:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000364:	79fc      	ldrb	r4, [r7, #7]
 8000366:	4619      	mov	r1, r3
 8000368:	4610      	mov	r0, r2
 800036a:	f001 fa7b 	bl	8001864 <HAL_GPIO_ReadPin>
 800036e:	4603      	mov	r3, r0
 8000370:	461a      	mov	r2, r3
 8000372:	4b24      	ldr	r3, [pc, #144]	; (8000404 <reading_button+0xc8>)
 8000374:	551a      	strb	r2, [r3, r4]

		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i]){
 8000376:	79fb      	ldrb	r3, [r7, #7]
 8000378:	4a22      	ldr	r2, [pc, #136]	; (8000404 <reading_button+0xc8>)
 800037a:	5cd2      	ldrb	r2, [r2, r3]
 800037c:	79fb      	ldrb	r3, [r7, #7]
 800037e:	4922      	ldr	r1, [pc, #136]	; (8000408 <reading_button+0xcc>)
 8000380:	5ccb      	ldrb	r3, [r1, r3]
 8000382:	429a      	cmp	r2, r3
 8000384:	d132      	bne.n	80003ec <reading_button+0xb0>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000386:	79fa      	ldrb	r2, [r7, #7]
 8000388:	79fb      	ldrb	r3, [r7, #7]
 800038a:	491e      	ldr	r1, [pc, #120]	; (8000404 <reading_button+0xc8>)
 800038c:	5c89      	ldrb	r1, [r1, r2]
 800038e:	4a21      	ldr	r2, [pc, #132]	; (8000414 <reading_button+0xd8>)
 8000390:	54d1      	strb	r1, [r2, r3]

			if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 8000392:	79fb      	ldrb	r3, [r7, #7]
 8000394:	4a1f      	ldr	r2, [pc, #124]	; (8000414 <reading_button+0xd8>)
 8000396:	5cd3      	ldrb	r3, [r2, r3]
 8000398:	2b00      	cmp	r3, #0
 800039a:	d11e      	bne.n	80003da <reading_button+0x9e>
				if(counterForButtonPress1s[i] == 0)update_mode_led(i);
 800039c:	79fb      	ldrb	r3, [r7, #7]
 800039e:	4a1e      	ldr	r2, [pc, #120]	; (8000418 <reading_button+0xdc>)
 80003a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d103      	bne.n	80003b0 <reading_button+0x74>
 80003a8:	79fb      	ldrb	r3, [r7, #7]
 80003aa:	4618      	mov	r0, r3
 80003ac:	f000 fafa 	bl	80009a4 <update_mode_led>

				if(counterForButtonPress1s[i] < DURATION_OF_AUTO_INCREASING){
 80003b0:	79fb      	ldrb	r3, [r7, #7]
 80003b2:	4a19      	ldr	r2, [pc, #100]	; (8000418 <reading_button+0xdc>)
 80003b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003b8:	2b63      	cmp	r3, #99	; 0x63
 80003ba:	d809      	bhi.n	80003d0 <reading_button+0x94>
					counterForButtonPress1s[i]++;
 80003bc:	79fb      	ldrb	r3, [r7, #7]
 80003be:	4a16      	ldr	r2, [pc, #88]	; (8000418 <reading_button+0xdc>)
 80003c0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80003c4:	3201      	adds	r2, #1
 80003c6:	b291      	uxth	r1, r2
 80003c8:	4a13      	ldr	r2, [pc, #76]	; (8000418 <reading_button+0xdc>)
 80003ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80003ce:	e00d      	b.n	80003ec <reading_button+0xb0>
				}else{
					flagForButtonPress1s[i] = 1;
 80003d0:	79fb      	ldrb	r3, [r7, #7]
 80003d2:	4a12      	ldr	r2, [pc, #72]	; (800041c <reading_button+0xe0>)
 80003d4:	2101      	movs	r1, #1
 80003d6:	54d1      	strb	r1, [r2, r3]
 80003d8:	e008      	b.n	80003ec <reading_button+0xb0>
					//to do
				}
			}else{
				counterForButtonPress1s[i] = 0;
 80003da:	79fb      	ldrb	r3, [r7, #7]
 80003dc:	4a0e      	ldr	r2, [pc, #56]	; (8000418 <reading_button+0xdc>)
 80003de:	2100      	movs	r1, #0
 80003e0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonPress1s[i] = 0;
 80003e4:	79fb      	ldrb	r3, [r7, #7]
 80003e6:	4a0d      	ldr	r2, [pc, #52]	; (800041c <reading_button+0xe0>)
 80003e8:	2100      	movs	r1, #0
 80003ea:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i<NUMBER_OF_BUTTONS; i++){
 80003ec:	79fb      	ldrb	r3, [r7, #7]
 80003ee:	3301      	adds	r3, #1
 80003f0:	71fb      	strb	r3, [r7, #7]
 80003f2:	79fb      	ldrb	r3, [r7, #7]
 80003f4:	2b03      	cmp	r3, #3
 80003f6:	d9a7      	bls.n	8000348 <reading_button+0xc>
			}
		}

	}
}
 80003f8:	bf00      	nop
 80003fa:	bf00      	nop
 80003fc:	370c      	adds	r7, #12
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd90      	pop	{r4, r7, pc}
 8000402:	bf00      	nop
 8000404:	200000d0 	.word	0x200000d0
 8000408:	200000d4 	.word	0x200000d4
 800040c:	20000008 	.word	0x20000008
 8000410:	20000000 	.word	0x20000000
 8000414:	200000cc 	.word	0x200000cc
 8000418:	200000d8 	.word	0x200000d8
 800041c:	200000e0 	.word	0x200000e0

08000420 <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index){
 8000420:	b480      	push	{r7}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	4603      	mov	r3, r0
 8000428:	71fb      	strb	r3, [r7, #7]
	if(index >= NUMBER_OF_BUTTONS)return 0;
 800042a:	79fb      	ldrb	r3, [r7, #7]
 800042c:	2b03      	cmp	r3, #3
 800042e:	d901      	bls.n	8000434 <is_button_pressed+0x14>
 8000430:	2300      	movs	r3, #0
 8000432:	e007      	b.n	8000444 <is_button_pressed+0x24>
	else{
		return buttonBuffer[index] == BUTTON_IS_PRESSED;
 8000434:	79fb      	ldrb	r3, [r7, #7]
 8000436:	4a06      	ldr	r2, [pc, #24]	; (8000450 <is_button_pressed+0x30>)
 8000438:	5cd3      	ldrb	r3, [r2, r3]
 800043a:	2b00      	cmp	r3, #0
 800043c:	bf0c      	ite	eq
 800043e:	2301      	moveq	r3, #1
 8000440:	2300      	movne	r3, #0
 8000442:	b2db      	uxtb	r3, r3
	}
}
 8000444:	4618      	mov	r0, r3
 8000446:	370c      	adds	r7, #12
 8000448:	46bd      	mov	sp, r7
 800044a:	bc80      	pop	{r7}
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop
 8000450:	200000cc 	.word	0x200000cc

08000454 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(uint8_t index){
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0
 800045a:	4603      	mov	r3, r0
 800045c:	71fb      	strb	r3, [r7, #7]
	if(index >= NUMBER_OF_BUTTONS)return 0xff;
 800045e:	79fb      	ldrb	r3, [r7, #7]
 8000460:	2b03      	cmp	r3, #3
 8000462:	d901      	bls.n	8000468 <is_button_pressed_1s+0x14>
 8000464:	23ff      	movs	r3, #255	; 0xff
 8000466:	e007      	b.n	8000478 <is_button_pressed_1s+0x24>
	return flagForButtonPress1s[index] == 1;
 8000468:	79fb      	ldrb	r3, [r7, #7]
 800046a:	4a06      	ldr	r2, [pc, #24]	; (8000484 <is_button_pressed_1s+0x30>)
 800046c:	5cd3      	ldrb	r3, [r2, r3]
 800046e:	2b01      	cmp	r3, #1
 8000470:	bf0c      	ite	eq
 8000472:	2301      	moveq	r3, #1
 8000474:	2300      	movne	r3, #0
 8000476:	b2db      	uxtb	r3, r3
}
 8000478:	4618      	mov	r0, r3
 800047a:	370c      	adds	r7, #12
 800047c:	46bd      	mov	sp, r7
 800047e:	bc80      	pop	{r7}
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop
 8000484:	200000e0 	.word	0x200000e0

08000488 <update_buffer_traffic_7seg_leds>:

static uint16_t Time_in_State;
static uint16_t redDuration = RED_DURATION, amberDuration = AMBER_DURATION, greenDuration = GREEN_DURATION;

/////////////////////    MAIN   /////////////////////////////////
void update_buffer_traffic_7seg_leds(uint8_t lane1, uint8_t lane2){
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	4603      	mov	r3, r0
 8000490:	460a      	mov	r2, r1
 8000492:	71fb      	strb	r3, [r7, #7]
 8000494:	4613      	mov	r3, r2
 8000496:	71bb      	strb	r3, [r7, #6]
	update_seven_segment_led_buffer(0, lane1);
 8000498:	79fb      	ldrb	r3, [r7, #7]
 800049a:	4619      	mov	r1, r3
 800049c:	2000      	movs	r0, #0
 800049e:	f000 f9c1 	bl	8000824 <update_seven_segment_led_buffer>
	update_seven_segment_led_buffer(1, lane2);
 80004a2:	79bb      	ldrb	r3, [r7, #6]
 80004a4:	4619      	mov	r1, r3
 80004a6:	2001      	movs	r0, #1
 80004a8:	f000 f9bc 	bl	8000824 <update_seven_segment_led_buffer>
}
 80004ac:	bf00      	nop
 80004ae:	3708      	adds	r7, #8
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}

080004b4 <Traffic_Light_Init>:

void Traffic_Light_Init(eLightState State){
 80004b4:	b480      	push	{r7}
 80004b6:	b083      	sub	sp, #12
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	4603      	mov	r3, r0
 80004bc:	71fb      	strb	r3, [r7, #7]
	Light_state_G = State;
 80004be:	4a04      	ldr	r2, [pc, #16]	; (80004d0 <Traffic_Light_Init+0x1c>)
 80004c0:	79fb      	ldrb	r3, [r7, #7]
 80004c2:	7013      	strb	r3, [r2, #0]
}
 80004c4:	bf00      	nop
 80004c6:	370c      	adds	r7, #12
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bc80      	pop	{r7}
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop
 80004d0:	200000e4 	.word	0x200000e4

080004d4 <Traffic_Light_Update>:

void Traffic_Light_Update(){
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
	switch(Light_state_G){
 80004d8:	4bac      	ldr	r3, [pc, #688]	; (800078c <Traffic_Light_Update+0x2b8>)
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	2b02      	cmp	r3, #2
 80004de:	f000 80f7 	beq.w	80006d0 <Traffic_Light_Update+0x1fc>
 80004e2:	2b02      	cmp	r3, #2
 80004e4:	f300 8147 	bgt.w	8000776 <Traffic_Light_Update+0x2a2>
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d003      	beq.n	80004f4 <Traffic_Light_Update+0x20>
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	f000 8091 	beq.w	8000614 <Traffic_Light_Update+0x140>
 80004f2:	e140      	b.n	8000776 <Traffic_Light_Update+0x2a2>
		case RED: // default = 50
			// Set Traffic Light 1
			HAL_GPIO_WritePin(RED1_PORT, RED1_PIN, SET);
 80004f4:	2201      	movs	r2, #1
 80004f6:	2180      	movs	r1, #128	; 0x80
 80004f8:	48a5      	ldr	r0, [pc, #660]	; (8000790 <Traffic_Light_Update+0x2bc>)
 80004fa:	f001 f9ca 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER1_PORT, AMBER1_PIN, RESET);
 80004fe:	2200      	movs	r2, #0
 8000500:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000504:	48a2      	ldr	r0, [pc, #648]	; (8000790 <Traffic_Light_Update+0x2bc>)
 8000506:	f001 f9c4 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_PORT, GREEN1_PIN, RESET);
 800050a:	2200      	movs	r2, #0
 800050c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000510:	489f      	ldr	r0, [pc, #636]	; (8000790 <Traffic_Light_Update+0x2bc>)
 8000512:	f001 f9be 	bl	8001892 <HAL_GPIO_WritePin>
			// Set Traffic Light 2
			if(Time_in_State <= greenDuration){
 8000516:	4b9f      	ldr	r3, [pc, #636]	; (8000794 <Traffic_Light_Update+0x2c0>)
 8000518:	881a      	ldrh	r2, [r3, #0]
 800051a:	4b9f      	ldr	r3, [pc, #636]	; (8000798 <Traffic_Light_Update+0x2c4>)
 800051c:	881b      	ldrh	r3, [r3, #0]
 800051e:	429a      	cmp	r2, r3
 8000520:	d83a      	bhi.n	8000598 <Traffic_Light_Update+0xc4>
				lane1 = redDuration/10 - Time_in_State/10;
 8000522:	4b9e      	ldr	r3, [pc, #632]	; (800079c <Traffic_Light_Update+0x2c8>)
 8000524:	881b      	ldrh	r3, [r3, #0]
 8000526:	4a9e      	ldr	r2, [pc, #632]	; (80007a0 <Traffic_Light_Update+0x2cc>)
 8000528:	fba2 2303 	umull	r2, r3, r2, r3
 800052c:	08db      	lsrs	r3, r3, #3
 800052e:	b29b      	uxth	r3, r3
 8000530:	b2da      	uxtb	r2, r3
 8000532:	4b98      	ldr	r3, [pc, #608]	; (8000794 <Traffic_Light_Update+0x2c0>)
 8000534:	881b      	ldrh	r3, [r3, #0]
 8000536:	499a      	ldr	r1, [pc, #616]	; (80007a0 <Traffic_Light_Update+0x2cc>)
 8000538:	fba1 1303 	umull	r1, r3, r1, r3
 800053c:	08db      	lsrs	r3, r3, #3
 800053e:	b29b      	uxth	r3, r3
 8000540:	b2db      	uxtb	r3, r3
 8000542:	1ad3      	subs	r3, r2, r3
 8000544:	b2da      	uxtb	r2, r3
 8000546:	4b97      	ldr	r3, [pc, #604]	; (80007a4 <Traffic_Light_Update+0x2d0>)
 8000548:	701a      	strb	r2, [r3, #0]
				lane2 = greenDuration/10 - Time_in_State/10;
 800054a:	4b93      	ldr	r3, [pc, #588]	; (8000798 <Traffic_Light_Update+0x2c4>)
 800054c:	881b      	ldrh	r3, [r3, #0]
 800054e:	4a94      	ldr	r2, [pc, #592]	; (80007a0 <Traffic_Light_Update+0x2cc>)
 8000550:	fba2 2303 	umull	r2, r3, r2, r3
 8000554:	08db      	lsrs	r3, r3, #3
 8000556:	b29b      	uxth	r3, r3
 8000558:	b2da      	uxtb	r2, r3
 800055a:	4b8e      	ldr	r3, [pc, #568]	; (8000794 <Traffic_Light_Update+0x2c0>)
 800055c:	881b      	ldrh	r3, [r3, #0]
 800055e:	4990      	ldr	r1, [pc, #576]	; (80007a0 <Traffic_Light_Update+0x2cc>)
 8000560:	fba1 1303 	umull	r1, r3, r1, r3
 8000564:	08db      	lsrs	r3, r3, #3
 8000566:	b29b      	uxth	r3, r3
 8000568:	b2db      	uxtb	r3, r3
 800056a:	1ad3      	subs	r3, r2, r3
 800056c:	b2da      	uxtb	r2, r3
 800056e:	4b8e      	ldr	r3, [pc, #568]	; (80007a8 <Traffic_Light_Update+0x2d4>)
 8000570:	701a      	strb	r2, [r3, #0]

				HAL_GPIO_WritePin(RED2_PORT, RED2_PIN, RESET);
 8000572:	2200      	movs	r2, #0
 8000574:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000578:	4885      	ldr	r0, [pc, #532]	; (8000790 <Traffic_Light_Update+0x2bc>)
 800057a:	f001 f98a 	bl	8001892 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(AMBER2_PORT, AMBER2_PIN, RESET);
 800057e:	2200      	movs	r2, #0
 8000580:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000584:	4882      	ldr	r0, [pc, #520]	; (8000790 <Traffic_Light_Update+0x2bc>)
 8000586:	f001 f984 	bl	8001892 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN2_PORT, GREEN2_PIN, SET);
 800058a:	2201      	movs	r2, #1
 800058c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000590:	487f      	ldr	r0, [pc, #508]	; (8000790 <Traffic_Light_Update+0x2bc>)
 8000592:	f001 f97e 	bl	8001892 <HAL_GPIO_WritePin>
 8000596:	e029      	b.n	80005ec <Traffic_Light_Update+0x118>
			}else{
				lane1 = lane2 = redDuration/10 - Time_in_State/10;
 8000598:	4b80      	ldr	r3, [pc, #512]	; (800079c <Traffic_Light_Update+0x2c8>)
 800059a:	881b      	ldrh	r3, [r3, #0]
 800059c:	4a80      	ldr	r2, [pc, #512]	; (80007a0 <Traffic_Light_Update+0x2cc>)
 800059e:	fba2 2303 	umull	r2, r3, r2, r3
 80005a2:	08db      	lsrs	r3, r3, #3
 80005a4:	b29b      	uxth	r3, r3
 80005a6:	b2da      	uxtb	r2, r3
 80005a8:	4b7a      	ldr	r3, [pc, #488]	; (8000794 <Traffic_Light_Update+0x2c0>)
 80005aa:	881b      	ldrh	r3, [r3, #0]
 80005ac:	497c      	ldr	r1, [pc, #496]	; (80007a0 <Traffic_Light_Update+0x2cc>)
 80005ae:	fba1 1303 	umull	r1, r3, r1, r3
 80005b2:	08db      	lsrs	r3, r3, #3
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	1ad3      	subs	r3, r2, r3
 80005ba:	b2da      	uxtb	r2, r3
 80005bc:	4b7a      	ldr	r3, [pc, #488]	; (80007a8 <Traffic_Light_Update+0x2d4>)
 80005be:	701a      	strb	r2, [r3, #0]
 80005c0:	4b79      	ldr	r3, [pc, #484]	; (80007a8 <Traffic_Light_Update+0x2d4>)
 80005c2:	781a      	ldrb	r2, [r3, #0]
 80005c4:	4b77      	ldr	r3, [pc, #476]	; (80007a4 <Traffic_Light_Update+0x2d0>)
 80005c6:	701a      	strb	r2, [r3, #0]

				HAL_GPIO_WritePin(RED2_PORT, RED2_PIN, RESET);
 80005c8:	2200      	movs	r2, #0
 80005ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005ce:	4870      	ldr	r0, [pc, #448]	; (8000790 <Traffic_Light_Update+0x2bc>)
 80005d0:	f001 f95f 	bl	8001892 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(AMBER2_PORT, AMBER2_PIN, SET);
 80005d4:	2201      	movs	r2, #1
 80005d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005da:	486d      	ldr	r0, [pc, #436]	; (8000790 <Traffic_Light_Update+0x2bc>)
 80005dc:	f001 f959 	bl	8001892 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN2_PORT, GREEN2_PIN, RESET);
 80005e0:	2200      	movs	r2, #0
 80005e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005e6:	486a      	ldr	r0, [pc, #424]	; (8000790 <Traffic_Light_Update+0x2bc>)
 80005e8:	f001 f953 	bl	8001892 <HAL_GPIO_WritePin>
			}
			//////////////////////////////////////////////////////////
				if(++Time_in_State == redDuration){
 80005ec:	4b69      	ldr	r3, [pc, #420]	; (8000794 <Traffic_Light_Update+0x2c0>)
 80005ee:	881b      	ldrh	r3, [r3, #0]
 80005f0:	3301      	adds	r3, #1
 80005f2:	b29a      	uxth	r2, r3
 80005f4:	4b67      	ldr	r3, [pc, #412]	; (8000794 <Traffic_Light_Update+0x2c0>)
 80005f6:	801a      	strh	r2, [r3, #0]
 80005f8:	4b66      	ldr	r3, [pc, #408]	; (8000794 <Traffic_Light_Update+0x2c0>)
 80005fa:	881a      	ldrh	r2, [r3, #0]
 80005fc:	4b67      	ldr	r3, [pc, #412]	; (800079c <Traffic_Light_Update+0x2c8>)
 80005fe:	881b      	ldrh	r3, [r3, #0]
 8000600:	429a      	cmp	r2, r3
 8000602:	f040 80b3 	bne.w	800076c <Traffic_Light_Update+0x298>
					Light_state_G = GREEN;
 8000606:	4b61      	ldr	r3, [pc, #388]	; (800078c <Traffic_Light_Update+0x2b8>)
 8000608:	2201      	movs	r2, #1
 800060a:	701a      	strb	r2, [r3, #0]
					Time_in_State = 0;
 800060c:	4b61      	ldr	r3, [pc, #388]	; (8000794 <Traffic_Light_Update+0x2c0>)
 800060e:	2200      	movs	r2, #0
 8000610:	801a      	strh	r2, [r3, #0]
				}
			break;
 8000612:	e0ab      	b.n	800076c <Traffic_Light_Update+0x298>

		case GREEN: // default = 30
			lane1 = greenDuration/10 - Time_in_State/10;
 8000614:	4b60      	ldr	r3, [pc, #384]	; (8000798 <Traffic_Light_Update+0x2c4>)
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	4a61      	ldr	r2, [pc, #388]	; (80007a0 <Traffic_Light_Update+0x2cc>)
 800061a:	fba2 2303 	umull	r2, r3, r2, r3
 800061e:	08db      	lsrs	r3, r3, #3
 8000620:	b29b      	uxth	r3, r3
 8000622:	b2da      	uxtb	r2, r3
 8000624:	4b5b      	ldr	r3, [pc, #364]	; (8000794 <Traffic_Light_Update+0x2c0>)
 8000626:	881b      	ldrh	r3, [r3, #0]
 8000628:	495d      	ldr	r1, [pc, #372]	; (80007a0 <Traffic_Light_Update+0x2cc>)
 800062a:	fba1 1303 	umull	r1, r3, r1, r3
 800062e:	08db      	lsrs	r3, r3, #3
 8000630:	b29b      	uxth	r3, r3
 8000632:	b2db      	uxtb	r3, r3
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	b2da      	uxtb	r2, r3
 8000638:	4b5a      	ldr	r3, [pc, #360]	; (80007a4 <Traffic_Light_Update+0x2d0>)
 800063a:	701a      	strb	r2, [r3, #0]
			lane2 = redDuration/10 - Time_in_State/10;
 800063c:	4b57      	ldr	r3, [pc, #348]	; (800079c <Traffic_Light_Update+0x2c8>)
 800063e:	881b      	ldrh	r3, [r3, #0]
 8000640:	4a57      	ldr	r2, [pc, #348]	; (80007a0 <Traffic_Light_Update+0x2cc>)
 8000642:	fba2 2303 	umull	r2, r3, r2, r3
 8000646:	08db      	lsrs	r3, r3, #3
 8000648:	b29b      	uxth	r3, r3
 800064a:	b2da      	uxtb	r2, r3
 800064c:	4b51      	ldr	r3, [pc, #324]	; (8000794 <Traffic_Light_Update+0x2c0>)
 800064e:	881b      	ldrh	r3, [r3, #0]
 8000650:	4953      	ldr	r1, [pc, #332]	; (80007a0 <Traffic_Light_Update+0x2cc>)
 8000652:	fba1 1303 	umull	r1, r3, r1, r3
 8000656:	08db      	lsrs	r3, r3, #3
 8000658:	b29b      	uxth	r3, r3
 800065a:	b2db      	uxtb	r3, r3
 800065c:	1ad3      	subs	r3, r2, r3
 800065e:	b2da      	uxtb	r2, r3
 8000660:	4b51      	ldr	r3, [pc, #324]	; (80007a8 <Traffic_Light_Update+0x2d4>)
 8000662:	701a      	strb	r2, [r3, #0]

			// Set Traffic Light 1
			HAL_GPIO_WritePin(RED1_PORT, RED1_PIN, RESET);
 8000664:	2200      	movs	r2, #0
 8000666:	2180      	movs	r1, #128	; 0x80
 8000668:	4849      	ldr	r0, [pc, #292]	; (8000790 <Traffic_Light_Update+0x2bc>)
 800066a:	f001 f912 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER1_PORT, AMBER1_PIN, RESET);
 800066e:	2200      	movs	r2, #0
 8000670:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000674:	4846      	ldr	r0, [pc, #280]	; (8000790 <Traffic_Light_Update+0x2bc>)
 8000676:	f001 f90c 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_PORT, GREEN1_PIN, SET);
 800067a:	2201      	movs	r2, #1
 800067c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000680:	4843      	ldr	r0, [pc, #268]	; (8000790 <Traffic_Light_Update+0x2bc>)
 8000682:	f001 f906 	bl	8001892 <HAL_GPIO_WritePin>
			// Set Traffic Light 2
			HAL_GPIO_WritePin(RED2_PORT, RED2_PIN, SET);
 8000686:	2201      	movs	r2, #1
 8000688:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800068c:	4840      	ldr	r0, [pc, #256]	; (8000790 <Traffic_Light_Update+0x2bc>)
 800068e:	f001 f900 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER2_PORT, AMBER2_PIN, RESET);
 8000692:	2200      	movs	r2, #0
 8000694:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000698:	483d      	ldr	r0, [pc, #244]	; (8000790 <Traffic_Light_Update+0x2bc>)
 800069a:	f001 f8fa 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_PORT, GREEN2_PIN, RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006a4:	483a      	ldr	r0, [pc, #232]	; (8000790 <Traffic_Light_Update+0x2bc>)
 80006a6:	f001 f8f4 	bl	8001892 <HAL_GPIO_WritePin>
			//////////////////////////////////////////////////////////
			if(++Time_in_State == greenDuration){
 80006aa:	4b3a      	ldr	r3, [pc, #232]	; (8000794 <Traffic_Light_Update+0x2c0>)
 80006ac:	881b      	ldrh	r3, [r3, #0]
 80006ae:	3301      	adds	r3, #1
 80006b0:	b29a      	uxth	r2, r3
 80006b2:	4b38      	ldr	r3, [pc, #224]	; (8000794 <Traffic_Light_Update+0x2c0>)
 80006b4:	801a      	strh	r2, [r3, #0]
 80006b6:	4b37      	ldr	r3, [pc, #220]	; (8000794 <Traffic_Light_Update+0x2c0>)
 80006b8:	881a      	ldrh	r2, [r3, #0]
 80006ba:	4b37      	ldr	r3, [pc, #220]	; (8000798 <Traffic_Light_Update+0x2c4>)
 80006bc:	881b      	ldrh	r3, [r3, #0]
 80006be:	429a      	cmp	r2, r3
 80006c0:	d156      	bne.n	8000770 <Traffic_Light_Update+0x29c>
				Light_state_G = AMBER;
 80006c2:	4b32      	ldr	r3, [pc, #200]	; (800078c <Traffic_Light_Update+0x2b8>)
 80006c4:	2202      	movs	r2, #2
 80006c6:	701a      	strb	r2, [r3, #0]
				Time_in_State = 0;
 80006c8:	4b32      	ldr	r3, [pc, #200]	; (8000794 <Traffic_Light_Update+0x2c0>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	801a      	strh	r2, [r3, #0]
			}
			break;
 80006ce:	e04f      	b.n	8000770 <Traffic_Light_Update+0x29c>

		case AMBER: // default = 20
			lane1 = lane2 = amberDuration/10 - Time_in_State/10;
 80006d0:	4b36      	ldr	r3, [pc, #216]	; (80007ac <Traffic_Light_Update+0x2d8>)
 80006d2:	881b      	ldrh	r3, [r3, #0]
 80006d4:	4a32      	ldr	r2, [pc, #200]	; (80007a0 <Traffic_Light_Update+0x2cc>)
 80006d6:	fba2 2303 	umull	r2, r3, r2, r3
 80006da:	08db      	lsrs	r3, r3, #3
 80006dc:	b29b      	uxth	r3, r3
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	4b2c      	ldr	r3, [pc, #176]	; (8000794 <Traffic_Light_Update+0x2c0>)
 80006e2:	881b      	ldrh	r3, [r3, #0]
 80006e4:	492e      	ldr	r1, [pc, #184]	; (80007a0 <Traffic_Light_Update+0x2cc>)
 80006e6:	fba1 1303 	umull	r1, r3, r1, r3
 80006ea:	08db      	lsrs	r3, r3, #3
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	1ad3      	subs	r3, r2, r3
 80006f2:	b2da      	uxtb	r2, r3
 80006f4:	4b2c      	ldr	r3, [pc, #176]	; (80007a8 <Traffic_Light_Update+0x2d4>)
 80006f6:	701a      	strb	r2, [r3, #0]
 80006f8:	4b2b      	ldr	r3, [pc, #172]	; (80007a8 <Traffic_Light_Update+0x2d4>)
 80006fa:	781a      	ldrb	r2, [r3, #0]
 80006fc:	4b29      	ldr	r3, [pc, #164]	; (80007a4 <Traffic_Light_Update+0x2d0>)
 80006fe:	701a      	strb	r2, [r3, #0]

			// Set Traffic Light 1
			HAL_GPIO_WritePin(RED1_PORT, RED1_PIN, RESET);
 8000700:	2200      	movs	r2, #0
 8000702:	2180      	movs	r1, #128	; 0x80
 8000704:	4822      	ldr	r0, [pc, #136]	; (8000790 <Traffic_Light_Update+0x2bc>)
 8000706:	f001 f8c4 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER1_PORT, AMBER1_PIN, SET);
 800070a:	2201      	movs	r2, #1
 800070c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000710:	481f      	ldr	r0, [pc, #124]	; (8000790 <Traffic_Light_Update+0x2bc>)
 8000712:	f001 f8be 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_PORT, GREEN1_PIN, RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 7100 	mov.w	r1, #512	; 0x200
 800071c:	481c      	ldr	r0, [pc, #112]	; (8000790 <Traffic_Light_Update+0x2bc>)
 800071e:	f001 f8b8 	bl	8001892 <HAL_GPIO_WritePin>
			// Set Traffic Light 2
			HAL_GPIO_WritePin(RED2_PORT, RED2_PIN, SET);
 8000722:	2201      	movs	r2, #1
 8000724:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000728:	4819      	ldr	r0, [pc, #100]	; (8000790 <Traffic_Light_Update+0x2bc>)
 800072a:	f001 f8b2 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER2_PORT, AMBER2_PIN, RESET);
 800072e:	2200      	movs	r2, #0
 8000730:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000734:	4816      	ldr	r0, [pc, #88]	; (8000790 <Traffic_Light_Update+0x2bc>)
 8000736:	f001 f8ac 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_PORT, GREEN2_PIN, RESET);
 800073a:	2200      	movs	r2, #0
 800073c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000740:	4813      	ldr	r0, [pc, #76]	; (8000790 <Traffic_Light_Update+0x2bc>)
 8000742:	f001 f8a6 	bl	8001892 <HAL_GPIO_WritePin>
			//////////////////////////////////////////////////////////
			if(++Time_in_State == amberDuration){
 8000746:	4b13      	ldr	r3, [pc, #76]	; (8000794 <Traffic_Light_Update+0x2c0>)
 8000748:	881b      	ldrh	r3, [r3, #0]
 800074a:	3301      	adds	r3, #1
 800074c:	b29a      	uxth	r2, r3
 800074e:	4b11      	ldr	r3, [pc, #68]	; (8000794 <Traffic_Light_Update+0x2c0>)
 8000750:	801a      	strh	r2, [r3, #0]
 8000752:	4b10      	ldr	r3, [pc, #64]	; (8000794 <Traffic_Light_Update+0x2c0>)
 8000754:	881a      	ldrh	r2, [r3, #0]
 8000756:	4b15      	ldr	r3, [pc, #84]	; (80007ac <Traffic_Light_Update+0x2d8>)
 8000758:	881b      	ldrh	r3, [r3, #0]
 800075a:	429a      	cmp	r2, r3
 800075c:	d10a      	bne.n	8000774 <Traffic_Light_Update+0x2a0>
				Light_state_G = RED;
 800075e:	4b0b      	ldr	r3, [pc, #44]	; (800078c <Traffic_Light_Update+0x2b8>)
 8000760:	2200      	movs	r2, #0
 8000762:	701a      	strb	r2, [r3, #0]
				Time_in_State = 0;
 8000764:	4b0b      	ldr	r3, [pc, #44]	; (8000794 <Traffic_Light_Update+0x2c0>)
 8000766:	2200      	movs	r2, #0
 8000768:	801a      	strh	r2, [r3, #0]
			}
			break;
 800076a:	e003      	b.n	8000774 <Traffic_Light_Update+0x2a0>
			break;
 800076c:	bf00      	nop
 800076e:	e002      	b.n	8000776 <Traffic_Light_Update+0x2a2>
			break;
 8000770:	bf00      	nop
 8000772:	e000      	b.n	8000776 <Traffic_Light_Update+0x2a2>
			break;
 8000774:	bf00      	nop
	}
	update_buffer_traffic_7seg_leds(lane1, lane2);
 8000776:	4b0b      	ldr	r3, [pc, #44]	; (80007a4 <Traffic_Light_Update+0x2d0>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	4a0b      	ldr	r2, [pc, #44]	; (80007a8 <Traffic_Light_Update+0x2d4>)
 800077c:	7812      	ldrb	r2, [r2, #0]
 800077e:	4611      	mov	r1, r2
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff fe81 	bl	8000488 <update_buffer_traffic_7seg_leds>
}
 8000786:	bf00      	nop
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	200000e4 	.word	0x200000e4
 8000790:	40010800 	.word	0x40010800
 8000794:	200000e8 	.word	0x200000e8
 8000798:	2000001c 	.word	0x2000001c
 800079c:	20000018 	.word	0x20000018
 80007a0:	cccccccd 	.word	0xcccccccd
 80007a4:	200000e5 	.word	0x200000e5
 80007a8:	200000e6 	.word	0x200000e6
 80007ac:	2000001a 	.word	0x2000001a

080007b0 <Traffic_set_mode>:

void Traffic_set_mode(uint16_t red,  uint16_t amber , uint16_t green){
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	4603      	mov	r3, r0
 80007b8:	80fb      	strh	r3, [r7, #6]
 80007ba:	460b      	mov	r3, r1
 80007bc:	80bb      	strh	r3, [r7, #4]
 80007be:	4613      	mov	r3, r2
 80007c0:	807b      	strh	r3, [r7, #2]
	if(red == amber + green){
 80007c2:	88fa      	ldrh	r2, [r7, #6]
 80007c4:	88b9      	ldrh	r1, [r7, #4]
 80007c6:	887b      	ldrh	r3, [r7, #2]
 80007c8:	440b      	add	r3, r1
 80007ca:	429a      	cmp	r2, r3
 80007cc:	d10f      	bne.n	80007ee <Traffic_set_mode+0x3e>
		redDuration = red;
 80007ce:	4a11      	ldr	r2, [pc, #68]	; (8000814 <Traffic_set_mode+0x64>)
 80007d0:	88fb      	ldrh	r3, [r7, #6]
 80007d2:	8013      	strh	r3, [r2, #0]
		amberDuration = amber;
 80007d4:	4a10      	ldr	r2, [pc, #64]	; (8000818 <Traffic_set_mode+0x68>)
 80007d6:	88bb      	ldrh	r3, [r7, #4]
 80007d8:	8013      	strh	r3, [r2, #0]
		greenDuration = green;
 80007da:	4a10      	ldr	r2, [pc, #64]	; (800081c <Traffic_set_mode+0x6c>)
 80007dc:	887b      	ldrh	r3, [r7, #2]
 80007de:	8013      	strh	r3, [r2, #0]
		Time_in_State = 0;
 80007e0:	4b0f      	ldr	r3, [pc, #60]	; (8000820 <Traffic_set_mode+0x70>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	801a      	strh	r2, [r3, #0]
		Traffic_Light_Init(RED);
 80007e6:	2000      	movs	r0, #0
 80007e8:	f7ff fe64 	bl	80004b4 <Traffic_Light_Init>
		amberDuration = AMBER_DURATION;
		greenDuration = GREEN_DURATION;
		Time_in_State = 0;
		Traffic_Light_Init(RED);
	}
}
 80007ec:	e00e      	b.n	800080c <Traffic_set_mode+0x5c>
		redDuration = RED_DURATION;
 80007ee:	4b09      	ldr	r3, [pc, #36]	; (8000814 <Traffic_set_mode+0x64>)
 80007f0:	2232      	movs	r2, #50	; 0x32
 80007f2:	801a      	strh	r2, [r3, #0]
		amberDuration = AMBER_DURATION;
 80007f4:	4b08      	ldr	r3, [pc, #32]	; (8000818 <Traffic_set_mode+0x68>)
 80007f6:	2214      	movs	r2, #20
 80007f8:	801a      	strh	r2, [r3, #0]
		greenDuration = GREEN_DURATION;
 80007fa:	4b08      	ldr	r3, [pc, #32]	; (800081c <Traffic_set_mode+0x6c>)
 80007fc:	221e      	movs	r2, #30
 80007fe:	801a      	strh	r2, [r3, #0]
		Time_in_State = 0;
 8000800:	4b07      	ldr	r3, [pc, #28]	; (8000820 <Traffic_set_mode+0x70>)
 8000802:	2200      	movs	r2, #0
 8000804:	801a      	strh	r2, [r3, #0]
		Traffic_Light_Init(RED);
 8000806:	2000      	movs	r0, #0
 8000808:	f7ff fe54 	bl	80004b4 <Traffic_Light_Init>
}
 800080c:	bf00      	nop
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	20000018 	.word	0x20000018
 8000818:	2000001a 	.word	0x2000001a
 800081c:	2000001c 	.word	0x2000001c
 8000820:	200000e8 	.word	0x200000e8

08000824 <update_seven_segment_led_buffer>:
static GPIO_TypeDef * modeSevenSegmentControlPort[2] = {
		ENABLE_7SEG_01_PORT, ENABLE_7SEG_02_PORT
};
////////////////////////// FUNCTION CONFIGURATION ///////////////////////////////

void update_seven_segment_led_buffer(uint8_t index, uint8_t value){
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	460a      	mov	r2, r1
 800082e:	71fb      	strb	r3, [r7, #7]
 8000830:	4613      	mov	r3, r2
 8000832:	71bb      	strb	r3, [r7, #6]
	if(index >= NUMBER_OF_SEVEN_SEGMENT_LED) return;
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	2b01      	cmp	r3, #1
 8000838:	d807      	bhi.n	800084a <update_seven_segment_led_buffer+0x26>
	if(value > 9) return ;
 800083a:	79bb      	ldrb	r3, [r7, #6]
 800083c:	2b09      	cmp	r3, #9
 800083e:	d806      	bhi.n	800084e <update_seven_segment_led_buffer+0x2a>
	sevenSegmentLEDBuffer[index] = value;
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	4905      	ldr	r1, [pc, #20]	; (8000858 <update_seven_segment_led_buffer+0x34>)
 8000844:	79ba      	ldrb	r2, [r7, #6]
 8000846:	54ca      	strb	r2, [r1, r3]
	return;
 8000848:	e002      	b.n	8000850 <update_seven_segment_led_buffer+0x2c>
	if(index >= NUMBER_OF_SEVEN_SEGMENT_LED) return;
 800084a:	bf00      	nop
 800084c:	e000      	b.n	8000850 <update_seven_segment_led_buffer+0x2c>
	if(value > 9) return ;
 800084e:	bf00      	nop
}
 8000850:	370c      	adds	r7, #12
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr
 8000858:	200000ec 	.word	0x200000ec

0800085c <seven_segment_data_output>:

void seven_segment_data_output(uint8_t value){
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	71fb      	strb	r3, [r7, #7]
	uint8_t index;
	for(index = 0; index < 7; index ++){
 8000866:	2300      	movs	r3, #0
 8000868:	73fb      	strb	r3, [r7, #15]
 800086a:	e023      	b.n	80008b4 <seven_segment_data_output+0x58>
			if((value>>index) & 0x01){
 800086c:	79fa      	ldrb	r2, [r7, #7]
 800086e:	7bfb      	ldrb	r3, [r7, #15]
 8000870:	fa42 f303 	asr.w	r3, r2, r3
 8000874:	f003 0301 	and.w	r3, r3, #1
 8000878:	2b00      	cmp	r3, #0
 800087a:	d00c      	beq.n	8000896 <seven_segment_data_output+0x3a>
				HAL_GPIO_WritePin(sevenSegmentDataPort[index], sevenSegmentDataPin[index], RESET);
 800087c:	7bfb      	ldrb	r3, [r7, #15]
 800087e:	4a11      	ldr	r2, [pc, #68]	; (80008c4 <seven_segment_data_output+0x68>)
 8000880:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000884:	7bfb      	ldrb	r3, [r7, #15]
 8000886:	4a10      	ldr	r2, [pc, #64]	; (80008c8 <seven_segment_data_output+0x6c>)
 8000888:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800088c:	2200      	movs	r2, #0
 800088e:	4619      	mov	r1, r3
 8000890:	f000 ffff 	bl	8001892 <HAL_GPIO_WritePin>
 8000894:	e00b      	b.n	80008ae <seven_segment_data_output+0x52>
			} else {
				HAL_GPIO_WritePin(sevenSegmentDataPort[index], sevenSegmentDataPin[index],	SET);
 8000896:	7bfb      	ldrb	r3, [r7, #15]
 8000898:	4a0a      	ldr	r2, [pc, #40]	; (80008c4 <seven_segment_data_output+0x68>)
 800089a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800089e:	7bfb      	ldrb	r3, [r7, #15]
 80008a0:	4a09      	ldr	r2, [pc, #36]	; (80008c8 <seven_segment_data_output+0x6c>)
 80008a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008a6:	2201      	movs	r2, #1
 80008a8:	4619      	mov	r1, r3
 80008aa:	f000 fff2 	bl	8001892 <HAL_GPIO_WritePin>
	for(index = 0; index < 7; index ++){
 80008ae:	7bfb      	ldrb	r3, [r7, #15]
 80008b0:	3301      	adds	r3, #1
 80008b2:	73fb      	strb	r3, [r7, #15]
 80008b4:	7bfb      	ldrb	r3, [r7, #15]
 80008b6:	2b06      	cmp	r3, #6
 80008b8:	d9d8      	bls.n	800086c <seven_segment_data_output+0x10>
			}
		}
}
 80008ba:	bf00      	nop
 80008bc:	bf00      	nop
 80008be:	3710      	adds	r7, #16
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	2000003c 	.word	0x2000003c
 80008c8:	2000002c 	.word	0x2000002c

080008cc <clear_previous_seven_segment_led>:

void clear_previous_seven_segment_led(uint8_t index){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4603      	mov	r3, r0
 80008d4:	71fb      	strb	r3, [r7, #7]
	if(index >= NUMBER_OF_SEVEN_SEGMENT_LED) return;
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d80c      	bhi.n	80008f6 <clear_previous_seven_segment_led+0x2a>
	HAL_GPIO_WritePin(sevenSegmentControlPort[index], sevenSegmentControlPin[index], SET);
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	4a08      	ldr	r2, [pc, #32]	; (8000900 <clear_previous_seven_segment_led+0x34>)
 80008e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	4a07      	ldr	r2, [pc, #28]	; (8000904 <clear_previous_seven_segment_led+0x38>)
 80008e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008ec:	2201      	movs	r2, #1
 80008ee:	4619      	mov	r1, r3
 80008f0:	f000 ffcf 	bl	8001892 <HAL_GPIO_WritePin>
 80008f4:	e000      	b.n	80008f8 <clear_previous_seven_segment_led+0x2c>
	if(index >= NUMBER_OF_SEVEN_SEGMENT_LED) return;
 80008f6:	bf00      	nop
}
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	20000060 	.word	0x20000060
 8000904:	2000005c 	.word	0x2000005c

08000908 <set_current_seven_segment_led>:

void set_current_seven_segment_led(uint8_t index){
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	71fb      	strb	r3, [r7, #7]
	if(index >= NUMBER_OF_SEVEN_SEGMENT_LED) return;
 8000912:	79fb      	ldrb	r3, [r7, #7]
 8000914:	2b01      	cmp	r3, #1
 8000916:	d80c      	bhi.n	8000932 <set_current_seven_segment_led+0x2a>
	HAL_GPIO_WritePin(sevenSegmentControlPort[index], sevenSegmentControlPin[index], RESET);
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	4a08      	ldr	r2, [pc, #32]	; (800093c <set_current_seven_segment_led+0x34>)
 800091c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	4a07      	ldr	r2, [pc, #28]	; (8000940 <set_current_seven_segment_led+0x38>)
 8000924:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000928:	2200      	movs	r2, #0
 800092a:	4619      	mov	r1, r3
 800092c:	f000 ffb1 	bl	8001892 <HAL_GPIO_WritePin>
 8000930:	e000      	b.n	8000934 <set_current_seven_segment_led+0x2c>
	if(index >= NUMBER_OF_SEVEN_SEGMENT_LED) return;
 8000932:	bf00      	nop
}
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000060 	.word	0x20000060
 8000940:	2000005c 	.word	0x2000005c

08000944 <seven_segment_led_driver>:

void seven_segment_led_driver(void){
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
	static uint8_t led_index = 0;
	uint8_t tempData;
	// clear previous led data
	clear_previous_seven_segment_led(led_index);
 800094a:	4b13      	ldr	r3, [pc, #76]	; (8000998 <seven_segment_led_driver+0x54>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ffbc 	bl	80008cc <clear_previous_seven_segment_led>
	// current led data setting
	led_index = (led_index + 1) % NUMBER_OF_SEVEN_SEGMENT_LED;
 8000954:	4b10      	ldr	r3, [pc, #64]	; (8000998 <seven_segment_led_driver+0x54>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	3301      	adds	r3, #1
 800095a:	2b00      	cmp	r3, #0
 800095c:	f003 0301 	and.w	r3, r3, #1
 8000960:	bfb8      	it	lt
 8000962:	425b      	neglt	r3, r3
 8000964:	b2da      	uxtb	r2, r3
 8000966:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <seven_segment_led_driver+0x54>)
 8000968:	701a      	strb	r2, [r3, #0]
	tempData = sevenSegmentLEDConversion[sevenSegmentLEDBuffer[led_index]];
 800096a:	4b0b      	ldr	r3, [pc, #44]	; (8000998 <seven_segment_led_driver+0x54>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	461a      	mov	r2, r3
 8000970:	4b0a      	ldr	r3, [pc, #40]	; (800099c <seven_segment_led_driver+0x58>)
 8000972:	5c9b      	ldrb	r3, [r3, r2]
 8000974:	461a      	mov	r2, r3
 8000976:	4b0a      	ldr	r3, [pc, #40]	; (80009a0 <seven_segment_led_driver+0x5c>)
 8000978:	5c9b      	ldrb	r3, [r3, r2]
 800097a:	71fb      	strb	r3, [r7, #7]
	seven_segment_data_output(tempData);
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	4618      	mov	r0, r3
 8000980:	f7ff ff6c 	bl	800085c <seven_segment_data_output>
	set_current_seven_segment_led(led_index);
 8000984:	4b04      	ldr	r3, [pc, #16]	; (8000998 <seven_segment_led_driver+0x54>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff ffbd 	bl	8000908 <set_current_seven_segment_led>
}
 800098e:	bf00      	nop
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	200000f2 	.word	0x200000f2
 800099c:	200000ec 	.word	0x200000ec
 80009a0:	20000020 	.word	0x20000020

080009a4 <update_mode_led>:
//////////////////// MODE SEVEN SEGMENT LED CONFIGURATION  //////////////////////////

void update_mode_led(uint8_t number){ // number is the order of button
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
	static uint8_t mode = 0;
	static uint16_t red, amber, green = 0;


	if(number == 0)mode = (mode + 1) % 4; 	// SET MODE
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d10d      	bne.n	80009d0 <update_mode_led+0x2c>
 80009b4:	4ba1      	ldr	r3, [pc, #644]	; (8000c3c <update_mode_led+0x298>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	3301      	adds	r3, #1
 80009ba:	425a      	negs	r2, r3
 80009bc:	f003 0303 	and.w	r3, r3, #3
 80009c0:	f002 0203 	and.w	r2, r2, #3
 80009c4:	bf58      	it	pl
 80009c6:	4253      	negpl	r3, r2
 80009c8:	b2da      	uxtb	r2, r3
 80009ca:	4b9c      	ldr	r3, [pc, #624]	; (8000c3c <update_mode_led+0x298>)
 80009cc:	701a      	strb	r2, [r3, #0]
 80009ce:	e096      	b.n	8000afe <update_mode_led+0x15a>
	else if(number == 1){   					// INCREASE MODe
 80009d0:	79fb      	ldrb	r3, [r7, #7]
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d14d      	bne.n	8000a72 <update_mode_led+0xce>
		if(mode == 0)mode = (mode + 1) % 4;
 80009d6:	4b99      	ldr	r3, [pc, #612]	; (8000c3c <update_mode_led+0x298>)
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d10c      	bne.n	80009f8 <update_mode_led+0x54>
 80009de:	4b97      	ldr	r3, [pc, #604]	; (8000c3c <update_mode_led+0x298>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	3301      	adds	r3, #1
 80009e4:	425a      	negs	r2, r3
 80009e6:	f003 0303 	and.w	r3, r3, #3
 80009ea:	f002 0203 	and.w	r2, r2, #3
 80009ee:	bf58      	it	pl
 80009f0:	4253      	negpl	r3, r2
 80009f2:	b2da      	uxtb	r2, r3
 80009f4:	4b91      	ldr	r3, [pc, #580]	; (8000c3c <update_mode_led+0x298>)
 80009f6:	701a      	strb	r2, [r3, #0]
		if(mode == 1)red = (red+1) % 100;
 80009f8:	4b90      	ldr	r3, [pc, #576]	; (8000c3c <update_mode_led+0x298>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d10f      	bne.n	8000a20 <update_mode_led+0x7c>
 8000a00:	4b8f      	ldr	r3, [pc, #572]	; (8000c40 <update_mode_led+0x29c>)
 8000a02:	881b      	ldrh	r3, [r3, #0]
 8000a04:	3301      	adds	r3, #1
 8000a06:	4a8f      	ldr	r2, [pc, #572]	; (8000c44 <update_mode_led+0x2a0>)
 8000a08:	fb82 1203 	smull	r1, r2, r2, r3
 8000a0c:	1151      	asrs	r1, r2, #5
 8000a0e:	17da      	asrs	r2, r3, #31
 8000a10:	1a8a      	subs	r2, r1, r2
 8000a12:	2164      	movs	r1, #100	; 0x64
 8000a14:	fb01 f202 	mul.w	r2, r1, r2
 8000a18:	1a9a      	subs	r2, r3, r2
 8000a1a:	b292      	uxth	r2, r2
 8000a1c:	4b88      	ldr	r3, [pc, #544]	; (8000c40 <update_mode_led+0x29c>)
 8000a1e:	801a      	strh	r2, [r3, #0]
		if(mode == 2)amber = (amber+1) % 100;
 8000a20:	4b86      	ldr	r3, [pc, #536]	; (8000c3c <update_mode_led+0x298>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	2b02      	cmp	r3, #2
 8000a26:	d10f      	bne.n	8000a48 <update_mode_led+0xa4>
 8000a28:	4b87      	ldr	r3, [pc, #540]	; (8000c48 <update_mode_led+0x2a4>)
 8000a2a:	881b      	ldrh	r3, [r3, #0]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	4a85      	ldr	r2, [pc, #532]	; (8000c44 <update_mode_led+0x2a0>)
 8000a30:	fb82 1203 	smull	r1, r2, r2, r3
 8000a34:	1151      	asrs	r1, r2, #5
 8000a36:	17da      	asrs	r2, r3, #31
 8000a38:	1a8a      	subs	r2, r1, r2
 8000a3a:	2164      	movs	r1, #100	; 0x64
 8000a3c:	fb01 f202 	mul.w	r2, r1, r2
 8000a40:	1a9a      	subs	r2, r3, r2
 8000a42:	b292      	uxth	r2, r2
 8000a44:	4b80      	ldr	r3, [pc, #512]	; (8000c48 <update_mode_led+0x2a4>)
 8000a46:	801a      	strh	r2, [r3, #0]
		if(mode == 3)green = (green+1) % 100;
 8000a48:	4b7c      	ldr	r3, [pc, #496]	; (8000c3c <update_mode_led+0x298>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	2b03      	cmp	r3, #3
 8000a4e:	d156      	bne.n	8000afe <update_mode_led+0x15a>
 8000a50:	4b7e      	ldr	r3, [pc, #504]	; (8000c4c <update_mode_led+0x2a8>)
 8000a52:	881b      	ldrh	r3, [r3, #0]
 8000a54:	3301      	adds	r3, #1
 8000a56:	4a7b      	ldr	r2, [pc, #492]	; (8000c44 <update_mode_led+0x2a0>)
 8000a58:	fb82 1203 	smull	r1, r2, r2, r3
 8000a5c:	1151      	asrs	r1, r2, #5
 8000a5e:	17da      	asrs	r2, r3, #31
 8000a60:	1a8a      	subs	r2, r1, r2
 8000a62:	2164      	movs	r1, #100	; 0x64
 8000a64:	fb01 f202 	mul.w	r2, r1, r2
 8000a68:	1a9a      	subs	r2, r3, r2
 8000a6a:	b292      	uxth	r2, r2
 8000a6c:	4b77      	ldr	r3, [pc, #476]	; (8000c4c <update_mode_led+0x2a8>)
 8000a6e:	801a      	strh	r2, [r3, #0]
 8000a70:	e045      	b.n	8000afe <update_mode_led+0x15a>
	}

	else if(number == 2){ 					// DECREASE MODE
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	2b02      	cmp	r3, #2
 8000a76:	d136      	bne.n	8000ae6 <update_mode_led+0x142>
		if(mode == 1){
 8000a78:	4b70      	ldr	r3, [pc, #448]	; (8000c3c <update_mode_led+0x298>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d10d      	bne.n	8000a9c <update_mode_led+0xf8>
			if(red == 0)red = 99;
 8000a80:	4b6f      	ldr	r3, [pc, #444]	; (8000c40 <update_mode_led+0x29c>)
 8000a82:	881b      	ldrh	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d103      	bne.n	8000a90 <update_mode_led+0xec>
 8000a88:	4b6d      	ldr	r3, [pc, #436]	; (8000c40 <update_mode_led+0x29c>)
 8000a8a:	2263      	movs	r2, #99	; 0x63
 8000a8c:	801a      	strh	r2, [r3, #0]
 8000a8e:	e005      	b.n	8000a9c <update_mode_led+0xf8>
			else red = red - 1;
 8000a90:	4b6b      	ldr	r3, [pc, #428]	; (8000c40 <update_mode_led+0x29c>)
 8000a92:	881b      	ldrh	r3, [r3, #0]
 8000a94:	3b01      	subs	r3, #1
 8000a96:	b29a      	uxth	r2, r3
 8000a98:	4b69      	ldr	r3, [pc, #420]	; (8000c40 <update_mode_led+0x29c>)
 8000a9a:	801a      	strh	r2, [r3, #0]
		}
		if(mode == 2){
 8000a9c:	4b67      	ldr	r3, [pc, #412]	; (8000c3c <update_mode_led+0x298>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d10d      	bne.n	8000ac0 <update_mode_led+0x11c>
			if(amber == 0)amber = 99;
 8000aa4:	4b68      	ldr	r3, [pc, #416]	; (8000c48 <update_mode_led+0x2a4>)
 8000aa6:	881b      	ldrh	r3, [r3, #0]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d103      	bne.n	8000ab4 <update_mode_led+0x110>
 8000aac:	4b66      	ldr	r3, [pc, #408]	; (8000c48 <update_mode_led+0x2a4>)
 8000aae:	2263      	movs	r2, #99	; 0x63
 8000ab0:	801a      	strh	r2, [r3, #0]
 8000ab2:	e005      	b.n	8000ac0 <update_mode_led+0x11c>
			else amber = amber - 1;
 8000ab4:	4b64      	ldr	r3, [pc, #400]	; (8000c48 <update_mode_led+0x2a4>)
 8000ab6:	881b      	ldrh	r3, [r3, #0]
 8000ab8:	3b01      	subs	r3, #1
 8000aba:	b29a      	uxth	r2, r3
 8000abc:	4b62      	ldr	r3, [pc, #392]	; (8000c48 <update_mode_led+0x2a4>)
 8000abe:	801a      	strh	r2, [r3, #0]
		}
		if(mode == 3){
 8000ac0:	4b5e      	ldr	r3, [pc, #376]	; (8000c3c <update_mode_led+0x298>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	2b03      	cmp	r3, #3
 8000ac6:	d11a      	bne.n	8000afe <update_mode_led+0x15a>
			if(green  == 0)green = 99;
 8000ac8:	4b60      	ldr	r3, [pc, #384]	; (8000c4c <update_mode_led+0x2a8>)
 8000aca:	881b      	ldrh	r3, [r3, #0]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d103      	bne.n	8000ad8 <update_mode_led+0x134>
 8000ad0:	4b5e      	ldr	r3, [pc, #376]	; (8000c4c <update_mode_led+0x2a8>)
 8000ad2:	2263      	movs	r2, #99	; 0x63
 8000ad4:	801a      	strh	r2, [r3, #0]
 8000ad6:	e012      	b.n	8000afe <update_mode_led+0x15a>
			else green = green - 1;
 8000ad8:	4b5c      	ldr	r3, [pc, #368]	; (8000c4c <update_mode_led+0x2a8>)
 8000ada:	881b      	ldrh	r3, [r3, #0]
 8000adc:	3b01      	subs	r3, #1
 8000ade:	b29a      	uxth	r2, r3
 8000ae0:	4b5a      	ldr	r3, [pc, #360]	; (8000c4c <update_mode_led+0x2a8>)
 8000ae2:	801a      	strh	r2, [r3, #0]
 8000ae4:	e00b      	b.n	8000afe <update_mode_led+0x15a>
		}
	}
	else if(number == 3){ 					// SET VALUE
 8000ae6:	79fb      	ldrb	r3, [r7, #7]
 8000ae8:	2b03      	cmp	r3, #3
 8000aea:	d108      	bne.n	8000afe <update_mode_led+0x15a>
			Traffic_set_mode(red, amber, green);
 8000aec:	4b54      	ldr	r3, [pc, #336]	; (8000c40 <update_mode_led+0x29c>)
 8000aee:	881b      	ldrh	r3, [r3, #0]
 8000af0:	4a55      	ldr	r2, [pc, #340]	; (8000c48 <update_mode_led+0x2a4>)
 8000af2:	8811      	ldrh	r1, [r2, #0]
 8000af4:	4a55      	ldr	r2, [pc, #340]	; (8000c4c <update_mode_led+0x2a8>)
 8000af6:	8812      	ldrh	r2, [r2, #0]
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff fe59 	bl	80007b0 <Traffic_set_mode>
	}

	if(mode == 0 || number == 0){
 8000afe:	4b4f      	ldr	r3, [pc, #316]	; (8000c3c <update_mode_led+0x298>)
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d002      	beq.n	8000b0c <update_mode_led+0x168>
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d106      	bne.n	8000b1a <update_mode_led+0x176>
		update_mode_seven_segment_led_buffer(0, mode);
 8000b0c:	4b4b      	ldr	r3, [pc, #300]	; (8000c3c <update_mode_led+0x298>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	4619      	mov	r1, r3
 8000b12:	2000      	movs	r0, #0
 8000b14:	f000 f8e6 	bl	8000ce4 <update_mode_seven_segment_led_buffer>
 8000b18:	e0d8      	b.n	8000ccc <update_mode_led+0x328>
	}
	else if(number == 1){
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d162      	bne.n	8000be6 <update_mode_led+0x242>
		if(mode == 0)update_mode_seven_segment_led_buffer(0, mode);
 8000b20:	4b46      	ldr	r3, [pc, #280]	; (8000c3c <update_mode_led+0x298>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d106      	bne.n	8000b36 <update_mode_led+0x192>
 8000b28:	4b44      	ldr	r3, [pc, #272]	; (8000c3c <update_mode_led+0x298>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	2000      	movs	r0, #0
 8000b30:	f000 f8d8 	bl	8000ce4 <update_mode_seven_segment_led_buffer>
 8000b34:	e0ca      	b.n	8000ccc <update_mode_led+0x328>
		else if(mode == 1)update_mode_seven_segment_led_buffer(red/10, red%10);
 8000b36:	4b41      	ldr	r3, [pc, #260]	; (8000c3c <update_mode_led+0x298>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d118      	bne.n	8000b70 <update_mode_led+0x1cc>
 8000b3e:	4b40      	ldr	r3, [pc, #256]	; (8000c40 <update_mode_led+0x29c>)
 8000b40:	881b      	ldrh	r3, [r3, #0]
 8000b42:	4a43      	ldr	r2, [pc, #268]	; (8000c50 <update_mode_led+0x2ac>)
 8000b44:	fba2 2303 	umull	r2, r3, r2, r3
 8000b48:	08db      	lsrs	r3, r3, #3
 8000b4a:	b29b      	uxth	r3, r3
 8000b4c:	b2d8      	uxtb	r0, r3
 8000b4e:	4b3c      	ldr	r3, [pc, #240]	; (8000c40 <update_mode_led+0x29c>)
 8000b50:	881a      	ldrh	r2, [r3, #0]
 8000b52:	4b3f      	ldr	r3, [pc, #252]	; (8000c50 <update_mode_led+0x2ac>)
 8000b54:	fba3 1302 	umull	r1, r3, r3, r2
 8000b58:	08d9      	lsrs	r1, r3, #3
 8000b5a:	460b      	mov	r3, r1
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	440b      	add	r3, r1
 8000b60:	005b      	lsls	r3, r3, #1
 8000b62:	1ad3      	subs	r3, r2, r3
 8000b64:	b29b      	uxth	r3, r3
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	4619      	mov	r1, r3
 8000b6a:	f000 f8bb 	bl	8000ce4 <update_mode_seven_segment_led_buffer>
 8000b6e:	e0ad      	b.n	8000ccc <update_mode_led+0x328>
		else if(mode == 2)update_mode_seven_segment_led_buffer(amber/10, amber%10);
 8000b70:	4b32      	ldr	r3, [pc, #200]	; (8000c3c <update_mode_led+0x298>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b02      	cmp	r3, #2
 8000b76:	d118      	bne.n	8000baa <update_mode_led+0x206>
 8000b78:	4b33      	ldr	r3, [pc, #204]	; (8000c48 <update_mode_led+0x2a4>)
 8000b7a:	881b      	ldrh	r3, [r3, #0]
 8000b7c:	4a34      	ldr	r2, [pc, #208]	; (8000c50 <update_mode_led+0x2ac>)
 8000b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b82:	08db      	lsrs	r3, r3, #3
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	b2d8      	uxtb	r0, r3
 8000b88:	4b2f      	ldr	r3, [pc, #188]	; (8000c48 <update_mode_led+0x2a4>)
 8000b8a:	881a      	ldrh	r2, [r3, #0]
 8000b8c:	4b30      	ldr	r3, [pc, #192]	; (8000c50 <update_mode_led+0x2ac>)
 8000b8e:	fba3 1302 	umull	r1, r3, r3, r2
 8000b92:	08d9      	lsrs	r1, r3, #3
 8000b94:	460b      	mov	r3, r1
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	440b      	add	r3, r1
 8000b9a:	005b      	lsls	r3, r3, #1
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	b29b      	uxth	r3, r3
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	f000 f89e 	bl	8000ce4 <update_mode_seven_segment_led_buffer>
 8000ba8:	e090      	b.n	8000ccc <update_mode_led+0x328>
		else if(mode == 3)update_mode_seven_segment_led_buffer(green/10, green%10);
 8000baa:	4b24      	ldr	r3, [pc, #144]	; (8000c3c <update_mode_led+0x298>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	2b03      	cmp	r3, #3
 8000bb0:	f040 808c 	bne.w	8000ccc <update_mode_led+0x328>
 8000bb4:	4b25      	ldr	r3, [pc, #148]	; (8000c4c <update_mode_led+0x2a8>)
 8000bb6:	881b      	ldrh	r3, [r3, #0]
 8000bb8:	4a25      	ldr	r2, [pc, #148]	; (8000c50 <update_mode_led+0x2ac>)
 8000bba:	fba2 2303 	umull	r2, r3, r2, r3
 8000bbe:	08db      	lsrs	r3, r3, #3
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	b2d8      	uxtb	r0, r3
 8000bc4:	4b21      	ldr	r3, [pc, #132]	; (8000c4c <update_mode_led+0x2a8>)
 8000bc6:	881a      	ldrh	r2, [r3, #0]
 8000bc8:	4b21      	ldr	r3, [pc, #132]	; (8000c50 <update_mode_led+0x2ac>)
 8000bca:	fba3 1302 	umull	r1, r3, r3, r2
 8000bce:	08d9      	lsrs	r1, r3, #3
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	009b      	lsls	r3, r3, #2
 8000bd4:	440b      	add	r3, r1
 8000bd6:	005b      	lsls	r3, r3, #1
 8000bd8:	1ad3      	subs	r3, r2, r3
 8000bda:	b29b      	uxth	r3, r3
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	4619      	mov	r1, r3
 8000be0:	f000 f880 	bl	8000ce4 <update_mode_seven_segment_led_buffer>
 8000be4:	e072      	b.n	8000ccc <update_mode_led+0x328>
	}
	else if(number == 2){
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	2b02      	cmp	r3, #2
 8000bea:	d16d      	bne.n	8000cc8 <update_mode_led+0x324>
		if(mode == 0)update_mode_seven_segment_led_buffer(0, mode);
 8000bec:	4b13      	ldr	r3, [pc, #76]	; (8000c3c <update_mode_led+0x298>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d106      	bne.n	8000c02 <update_mode_led+0x25e>
 8000bf4:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <update_mode_led+0x298>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	2000      	movs	r0, #0
 8000bfc:	f000 f872 	bl	8000ce4 <update_mode_seven_segment_led_buffer>
 8000c00:	e064      	b.n	8000ccc <update_mode_led+0x328>
		else if(mode == 1)update_mode_seven_segment_led_buffer(red/10, red%10);
 8000c02:	4b0e      	ldr	r3, [pc, #56]	; (8000c3c <update_mode_led+0x298>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d124      	bne.n	8000c54 <update_mode_led+0x2b0>
 8000c0a:	4b0d      	ldr	r3, [pc, #52]	; (8000c40 <update_mode_led+0x29c>)
 8000c0c:	881b      	ldrh	r3, [r3, #0]
 8000c0e:	4a10      	ldr	r2, [pc, #64]	; (8000c50 <update_mode_led+0x2ac>)
 8000c10:	fba2 2303 	umull	r2, r3, r2, r3
 8000c14:	08db      	lsrs	r3, r3, #3
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	b2d8      	uxtb	r0, r3
 8000c1a:	4b09      	ldr	r3, [pc, #36]	; (8000c40 <update_mode_led+0x29c>)
 8000c1c:	881a      	ldrh	r2, [r3, #0]
 8000c1e:	4b0c      	ldr	r3, [pc, #48]	; (8000c50 <update_mode_led+0x2ac>)
 8000c20:	fba3 1302 	umull	r1, r3, r3, r2
 8000c24:	08d9      	lsrs	r1, r3, #3
 8000c26:	460b      	mov	r3, r1
 8000c28:	009b      	lsls	r3, r3, #2
 8000c2a:	440b      	add	r3, r1
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	1ad3      	subs	r3, r2, r3
 8000c30:	b29b      	uxth	r3, r3
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	4619      	mov	r1, r3
 8000c36:	f000 f855 	bl	8000ce4 <update_mode_seven_segment_led_buffer>
 8000c3a:	e047      	b.n	8000ccc <update_mode_led+0x328>
 8000c3c:	200000f3 	.word	0x200000f3
 8000c40:	200000f4 	.word	0x200000f4
 8000c44:	51eb851f 	.word	0x51eb851f
 8000c48:	200000f6 	.word	0x200000f6
 8000c4c:	200000f8 	.word	0x200000f8
 8000c50:	cccccccd 	.word	0xcccccccd
		else if(mode == 2)update_mode_seven_segment_led_buffer(amber/10, amber%10);
 8000c54:	4b1f      	ldr	r3, [pc, #124]	; (8000cd4 <update_mode_led+0x330>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	2b02      	cmp	r3, #2
 8000c5a:	d118      	bne.n	8000c8e <update_mode_led+0x2ea>
 8000c5c:	4b1e      	ldr	r3, [pc, #120]	; (8000cd8 <update_mode_led+0x334>)
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	4a1e      	ldr	r2, [pc, #120]	; (8000cdc <update_mode_led+0x338>)
 8000c62:	fba2 2303 	umull	r2, r3, r2, r3
 8000c66:	08db      	lsrs	r3, r3, #3
 8000c68:	b29b      	uxth	r3, r3
 8000c6a:	b2d8      	uxtb	r0, r3
 8000c6c:	4b1a      	ldr	r3, [pc, #104]	; (8000cd8 <update_mode_led+0x334>)
 8000c6e:	881a      	ldrh	r2, [r3, #0]
 8000c70:	4b1a      	ldr	r3, [pc, #104]	; (8000cdc <update_mode_led+0x338>)
 8000c72:	fba3 1302 	umull	r1, r3, r3, r2
 8000c76:	08d9      	lsrs	r1, r3, #3
 8000c78:	460b      	mov	r3, r1
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	440b      	add	r3, r1
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	4619      	mov	r1, r3
 8000c88:	f000 f82c 	bl	8000ce4 <update_mode_seven_segment_led_buffer>
 8000c8c:	e01e      	b.n	8000ccc <update_mode_led+0x328>
		else if(mode == 3)update_mode_seven_segment_led_buffer(green/10, green%10);
 8000c8e:	4b11      	ldr	r3, [pc, #68]	; (8000cd4 <update_mode_led+0x330>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	2b03      	cmp	r3, #3
 8000c94:	d11a      	bne.n	8000ccc <update_mode_led+0x328>
 8000c96:	4b12      	ldr	r3, [pc, #72]	; (8000ce0 <update_mode_led+0x33c>)
 8000c98:	881b      	ldrh	r3, [r3, #0]
 8000c9a:	4a10      	ldr	r2, [pc, #64]	; (8000cdc <update_mode_led+0x338>)
 8000c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000ca0:	08db      	lsrs	r3, r3, #3
 8000ca2:	b29b      	uxth	r3, r3
 8000ca4:	b2d8      	uxtb	r0, r3
 8000ca6:	4b0e      	ldr	r3, [pc, #56]	; (8000ce0 <update_mode_led+0x33c>)
 8000ca8:	881a      	ldrh	r2, [r3, #0]
 8000caa:	4b0c      	ldr	r3, [pc, #48]	; (8000cdc <update_mode_led+0x338>)
 8000cac:	fba3 1302 	umull	r1, r3, r3, r2
 8000cb0:	08d9      	lsrs	r1, r3, #3
 8000cb2:	460b      	mov	r3, r1
 8000cb4:	009b      	lsls	r3, r3, #2
 8000cb6:	440b      	add	r3, r1
 8000cb8:	005b      	lsls	r3, r3, #1
 8000cba:	1ad3      	subs	r3, r2, r3
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	f000 f80f 	bl	8000ce4 <update_mode_seven_segment_led_buffer>
 8000cc6:	e001      	b.n	8000ccc <update_mode_led+0x328>
	}
	else if(number == 3){
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	2b03      	cmp	r3, #3
		return;
	}
}
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	200000f3 	.word	0x200000f3
 8000cd8:	200000f6 	.word	0x200000f6
 8000cdc:	cccccccd 	.word	0xcccccccd
 8000ce0:	200000f8 	.word	0x200000f8

08000ce4 <update_mode_seven_segment_led_buffer>:
//
void update_mode_seven_segment_led_buffer(uint8_t value1, uint8_t value2){
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	460a      	mov	r2, r1
 8000cee:	71fb      	strb	r3, [r7, #7]
 8000cf0:	4613      	mov	r3, r2
 8000cf2:	71bb      	strb	r3, [r7, #6]
	if(value1 > 9 || value2 > 9) return;
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	2b09      	cmp	r3, #9
 8000cf8:	d809      	bhi.n	8000d0e <update_mode_seven_segment_led_buffer+0x2a>
 8000cfa:	79bb      	ldrb	r3, [r7, #6]
 8000cfc:	2b09      	cmp	r3, #9
 8000cfe:	d806      	bhi.n	8000d0e <update_mode_seven_segment_led_buffer+0x2a>
	modeSevenSegmentLEDBuffer[0] = value1;
 8000d00:	4a05      	ldr	r2, [pc, #20]	; (8000d18 <update_mode_seven_segment_led_buffer+0x34>)
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	7013      	strb	r3, [r2, #0]
	modeSevenSegmentLEDBuffer[1] = value2;
 8000d06:	4a04      	ldr	r2, [pc, #16]	; (8000d18 <update_mode_seven_segment_led_buffer+0x34>)
 8000d08:	79bb      	ldrb	r3, [r7, #6]
 8000d0a:	7053      	strb	r3, [r2, #1]
	return;
 8000d0c:	e000      	b.n	8000d10 <update_mode_seven_segment_led_buffer+0x2c>
	if(value1 > 9 || value2 > 9) return;
 8000d0e:	bf00      	nop
}
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc80      	pop	{r7}
 8000d16:	4770      	bx	lr
 8000d18:	200000f0 	.word	0x200000f0

08000d1c <mode_seven_segment_data_output>:

void mode_seven_segment_data_output(uint8_t value){
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	71fb      	strb	r3, [r7, #7]
	uint8_t index;
	for(index = 0; index < 7; index ++){
 8000d26:	2300      	movs	r3, #0
 8000d28:	73fb      	strb	r3, [r7, #15]
 8000d2a:	e023      	b.n	8000d74 <mode_seven_segment_data_output+0x58>
			if((value>>index) & 0x01){
 8000d2c:	79fa      	ldrb	r2, [r7, #7]
 8000d2e:	7bfb      	ldrb	r3, [r7, #15]
 8000d30:	fa42 f303 	asr.w	r3, r2, r3
 8000d34:	f003 0301 	and.w	r3, r3, #1
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d00c      	beq.n	8000d56 <mode_seven_segment_data_output+0x3a>
				HAL_GPIO_WritePin(modeLedDataPort[index], modeLedDataPin[index], RESET);
 8000d3c:	7bfb      	ldrb	r3, [r7, #15]
 8000d3e:	4a11      	ldr	r2, [pc, #68]	; (8000d84 <mode_seven_segment_data_output+0x68>)
 8000d40:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000d44:	7bfb      	ldrb	r3, [r7, #15]
 8000d46:	4a10      	ldr	r2, [pc, #64]	; (8000d88 <mode_seven_segment_data_output+0x6c>)
 8000d48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4619      	mov	r1, r3
 8000d50:	f000 fd9f 	bl	8001892 <HAL_GPIO_WritePin>
 8000d54:	e00b      	b.n	8000d6e <mode_seven_segment_data_output+0x52>
			} else {
				HAL_GPIO_WritePin(modeLedDataPort[index], modeLedDataPin[index],	SET);
 8000d56:	7bfb      	ldrb	r3, [r7, #15]
 8000d58:	4a0a      	ldr	r2, [pc, #40]	; (8000d84 <mode_seven_segment_data_output+0x68>)
 8000d5a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000d5e:	7bfb      	ldrb	r3, [r7, #15]
 8000d60:	4a09      	ldr	r2, [pc, #36]	; (8000d88 <mode_seven_segment_data_output+0x6c>)
 8000d62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d66:	2201      	movs	r2, #1
 8000d68:	4619      	mov	r1, r3
 8000d6a:	f000 fd92 	bl	8001892 <HAL_GPIO_WritePin>
	for(index = 0; index < 7; index ++){
 8000d6e:	7bfb      	ldrb	r3, [r7, #15]
 8000d70:	3301      	adds	r3, #1
 8000d72:	73fb      	strb	r3, [r7, #15]
 8000d74:	7bfb      	ldrb	r3, [r7, #15]
 8000d76:	2b06      	cmp	r3, #6
 8000d78:	d9d8      	bls.n	8000d2c <mode_seven_segment_data_output+0x10>
			}
		}
}
 8000d7a:	bf00      	nop
 8000d7c:	bf00      	nop
 8000d7e:	3710      	adds	r7, #16
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20000078 	.word	0x20000078
 8000d88:	20000068 	.word	0x20000068

08000d8c <clear_previous_mode_seven_segment_led>:

void clear_previous_mode_seven_segment_led(uint8_t index){
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
	if(index >= 2) return;
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d80c      	bhi.n	8000db6 <clear_previous_mode_seven_segment_led+0x2a>
	HAL_GPIO_WritePin(modeSevenSegmentControlPort[index], modeSevenSegmentControlPin[index], SET);
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	4a08      	ldr	r2, [pc, #32]	; (8000dc0 <clear_previous_mode_seven_segment_led+0x34>)
 8000da0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	4a07      	ldr	r2, [pc, #28]	; (8000dc4 <clear_previous_mode_seven_segment_led+0x38>)
 8000da8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dac:	2201      	movs	r2, #1
 8000dae:	4619      	mov	r1, r3
 8000db0:	f000 fd6f 	bl	8001892 <HAL_GPIO_WritePin>
 8000db4:	e000      	b.n	8000db8 <clear_previous_mode_seven_segment_led+0x2c>
	if(index >= 2) return;
 8000db6:	bf00      	nop
}
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	20000098 	.word	0x20000098
 8000dc4:	20000094 	.word	0x20000094

08000dc8 <set_current_mode_seven_segment_led>:

void set_current_mode_seven_segment_led(uint8_t index){
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	71fb      	strb	r3, [r7, #7]
	if(index >= 2) return;
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d80c      	bhi.n	8000df2 <set_current_mode_seven_segment_led+0x2a>
	HAL_GPIO_WritePin(modeSevenSegmentControlPort[index], modeSevenSegmentControlPin[index], RESET);
 8000dd8:	79fb      	ldrb	r3, [r7, #7]
 8000dda:	4a08      	ldr	r2, [pc, #32]	; (8000dfc <set_current_mode_seven_segment_led+0x34>)
 8000ddc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	4a07      	ldr	r2, [pc, #28]	; (8000e00 <set_current_mode_seven_segment_led+0x38>)
 8000de4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000de8:	2200      	movs	r2, #0
 8000dea:	4619      	mov	r1, r3
 8000dec:	f000 fd51 	bl	8001892 <HAL_GPIO_WritePin>
 8000df0:	e000      	b.n	8000df4 <set_current_mode_seven_segment_led+0x2c>
	if(index >= 2) return;
 8000df2:	bf00      	nop
}
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20000098 	.word	0x20000098
 8000e00:	20000094 	.word	0x20000094

08000e04 <mode_seven_segment_led_driver>:

void mode_seven_segment_led_driver(void){
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
	static uint8_t mode_led_index = 0;
	uint8_t tempModeData;
	// clear previous led data
	clear_previous_mode_seven_segment_led(mode_led_index);
 8000e0a:	4b13      	ldr	r3, [pc, #76]	; (8000e58 <mode_seven_segment_led_driver+0x54>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f7ff ffbc 	bl	8000d8c <clear_previous_mode_seven_segment_led>
	// current led data setting
	mode_led_index = (mode_led_index + 1) % 2;
 8000e14:	4b10      	ldr	r3, [pc, #64]	; (8000e58 <mode_seven_segment_led_driver+0x54>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	f003 0301 	and.w	r3, r3, #1
 8000e20:	bfb8      	it	lt
 8000e22:	425b      	neglt	r3, r3
 8000e24:	b2da      	uxtb	r2, r3
 8000e26:	4b0c      	ldr	r3, [pc, #48]	; (8000e58 <mode_seven_segment_led_driver+0x54>)
 8000e28:	701a      	strb	r2, [r3, #0]
	tempModeData = sevenSegmentLEDConversion[modeSevenSegmentLEDBuffer[mode_led_index]];
 8000e2a:	4b0b      	ldr	r3, [pc, #44]	; (8000e58 <mode_seven_segment_led_driver+0x54>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	461a      	mov	r2, r3
 8000e30:	4b0a      	ldr	r3, [pc, #40]	; (8000e5c <mode_seven_segment_led_driver+0x58>)
 8000e32:	5c9b      	ldrb	r3, [r3, r2]
 8000e34:	461a      	mov	r2, r3
 8000e36:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <mode_seven_segment_led_driver+0x5c>)
 8000e38:	5c9b      	ldrb	r3, [r3, r2]
 8000e3a:	71fb      	strb	r3, [r7, #7]
	mode_seven_segment_data_output(tempModeData);
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff ff6c 	bl	8000d1c <mode_seven_segment_data_output>
	set_current_mode_seven_segment_led(mode_led_index);
 8000e44:	4b04      	ldr	r3, [pc, #16]	; (8000e58 <mode_seven_segment_led_driver+0x54>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff ffbd 	bl	8000dc8 <set_current_mode_seven_segment_led>
}
 8000e4e:	bf00      	nop
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200000fa 	.word	0x200000fa
 8000e5c:	200000f0 	.word	0x200000f0
 8000e60:	20000020 	.word	0x20000020

08000e64 <setTimer0>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int timer0_counter = 0;
int timer0_flag = 0;

void setTimer0(int duration){
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
	timer0_counter = duration/TIME_CYCLE;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	4a08      	ldr	r2, [pc, #32]	; (8000e90 <setTimer0+0x2c>)
 8000e70:	fb82 1203 	smull	r1, r2, r2, r3
 8000e74:	1092      	asrs	r2, r2, #2
 8000e76:	17db      	asrs	r3, r3, #31
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	4a06      	ldr	r2, [pc, #24]	; (8000e94 <setTimer0+0x30>)
 8000e7c:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 8000e7e:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <setTimer0+0x34>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
}
 8000e84:	bf00      	nop
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bc80      	pop	{r7}
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	66666667 	.word	0x66666667
 8000e94:	200000fc 	.word	0x200000fc
 8000e98:	20000100 	.word	0x20000100

08000e9c <timer0_run>:

void timer0_run(){
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
	if(timer0_counter <= 0)timer0_flag = 1;
 8000ea0:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <timer0_run+0x24>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	dc02      	bgt.n	8000eae <timer0_run+0x12>
 8000ea8:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <timer0_run+0x28>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	601a      	str	r2, [r3, #0]
	timer0_counter--;
 8000eae:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <timer0_run+0x24>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	4a02      	ldr	r2, [pc, #8]	; (8000ec0 <timer0_run+0x24>)
 8000eb6:	6013      	str	r3, [r2, #0]
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr
 8000ec0:	200000fc 	.word	0x200000fc
 8000ec4:	20000100 	.word	0x20000100

08000ec8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ecc:	f000 f9e0 	bl	8001290 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed0:	f000 f824 	bl	8000f1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed4:	f000 f8aa 	bl	800102c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ed8:	f000 f85c 	bl	8000f94 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000edc:	480d      	ldr	r0, [pc, #52]	; (8000f14 <main+0x4c>)
 8000ede:	f001 f929 	bl	8002134 <HAL_TIM_Base_Start_IT>
  Traffic_Light_Init(RED);
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	f7ff fae6 	bl	80004b4 <Traffic_Light_Init>
  setTimer0(50);
 8000ee8:	2032      	movs	r0, #50	; 0x32
 8000eea:	f7ff ffbb 	bl	8000e64 <setTimer0>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    /* USER CODE END WHILE */
		  if(timer0_flag == 1){
 8000eee:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <main+0x50>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d104      	bne.n	8000f00 <main+0x38>
			  Traffic_Light_Update();
 8000ef6:	f7ff faed 	bl	80004d4 <Traffic_Light_Update>
			  setTimer0(50);
 8000efa:	2032      	movs	r0, #50	; 0x32
 8000efc:	f7ff ffb2 	bl	8000e64 <setTimer0>
		  }
		  fsm_for_input1_processing();
 8000f00:	f7ff f924 	bl	800014c <fsm_for_input1_processing>
		  fsm_for_input2_processing();
 8000f04:	f7ff f960 	bl	80001c8 <fsm_for_input2_processing>
		  fsm_for_input3_processing();
 8000f08:	f7ff f99c 	bl	8000244 <fsm_for_input3_processing>
		  fsm_for_input4_processing();
 8000f0c:	f7ff f9d8 	bl	80002c0 <fsm_for_input4_processing>
		  if(timer0_flag == 1){
 8000f10:	e7ed      	b.n	8000eee <main+0x26>
 8000f12:	bf00      	nop
 8000f14:	20000104 	.word	0x20000104
 8000f18:	20000100 	.word	0x20000100

08000f1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b090      	sub	sp, #64	; 0x40
 8000f20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f22:	f107 0318 	add.w	r3, r7, #24
 8000f26:	2228      	movs	r2, #40	; 0x28
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f001 fcba 	bl	80028a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	2200      	movs	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	605a      	str	r2, [r3, #4]
 8000f38:	609a      	str	r2, [r3, #8]
 8000f3a:	60da      	str	r2, [r3, #12]
 8000f3c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f42:	2301      	movs	r3, #1
 8000f44:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f46:	2310      	movs	r3, #16
 8000f48:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f4e:	f107 0318 	add.w	r3, r7, #24
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 fcb6 	bl	80018c4 <HAL_RCC_OscConfig>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000f5e:	f000 f8c7 	bl	80010f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f62:	230f      	movs	r3, #15
 8000f64:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f66:	2300      	movs	r3, #0
 8000f68:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f72:	2300      	movs	r3, #0
 8000f74:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	2100      	movs	r1, #0
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 ff22 	bl	8001dc4 <HAL_RCC_ClockConfig>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f86:	f000 f8b3 	bl	80010f0 <Error_Handler>
  }
}
 8000f8a:	bf00      	nop
 8000f8c:	3740      	adds	r7, #64	; 0x40
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
	...

08000f94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f9a:	f107 0308 	add.w	r3, r7, #8
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fa8:	463b      	mov	r3, r7
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fb0:	4b1d      	ldr	r3, [pc, #116]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fb2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fb6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000fb8:	4b1b      	ldr	r3, [pc, #108]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fba:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000fbe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc0:	4b19      	ldr	r3, [pc, #100]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000fc6:	4b18      	ldr	r3, [pc, #96]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fc8:	2209      	movs	r2, #9
 8000fca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fcc:	4b16      	ldr	r3, [pc, #88]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fd8:	4813      	ldr	r0, [pc, #76]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fda:	f001 f85b 	bl	8002094 <HAL_TIM_Base_Init>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fe4:	f000 f884 	bl	80010f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fe8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fee:	f107 0308 	add.w	r3, r7, #8
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	480c      	ldr	r0, [pc, #48]	; (8001028 <MX_TIM2_Init+0x94>)
 8000ff6:	f001 f9f1 	bl	80023dc <HAL_TIM_ConfigClockSource>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001000:	f000 f876 	bl	80010f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001004:	2300      	movs	r3, #0
 8001006:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001008:	2300      	movs	r3, #0
 800100a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800100c:	463b      	mov	r3, r7
 800100e:	4619      	mov	r1, r3
 8001010:	4805      	ldr	r0, [pc, #20]	; (8001028 <MX_TIM2_Init+0x94>)
 8001012:	f001 fbb9 	bl	8002788 <HAL_TIMEx_MasterConfigSynchronization>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800101c:	f000 f868 	bl	80010f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001020:	bf00      	nop
 8001022:	3718      	adds	r7, #24
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000104 	.word	0x20000104

0800102c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001032:	f107 0308 	add.w	r3, r7, #8
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001040:	4b28      	ldr	r3, [pc, #160]	; (80010e4 <MX_GPIO_Init+0xb8>)
 8001042:	699b      	ldr	r3, [r3, #24]
 8001044:	4a27      	ldr	r2, [pc, #156]	; (80010e4 <MX_GPIO_Init+0xb8>)
 8001046:	f043 0304 	orr.w	r3, r3, #4
 800104a:	6193      	str	r3, [r2, #24]
 800104c:	4b25      	ldr	r3, [pc, #148]	; (80010e4 <MX_GPIO_Init+0xb8>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	f003 0304 	and.w	r3, r3, #4
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001058:	4b22      	ldr	r3, [pc, #136]	; (80010e4 <MX_GPIO_Init+0xb8>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	4a21      	ldr	r2, [pc, #132]	; (80010e4 <MX_GPIO_Init+0xb8>)
 800105e:	f043 0308 	orr.w	r3, r3, #8
 8001062:	6193      	str	r3, [r2, #24]
 8001064:	4b1f      	ldr	r3, [pc, #124]	; (80010e4 <MX_GPIO_Init+0xb8>)
 8001066:	699b      	ldr	r3, [r3, #24]
 8001068:	f003 0308 	and.w	r3, r3, #8
 800106c:	603b      	str	r3, [r7, #0]
 800106e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001070:	2200      	movs	r2, #0
 8001072:	f641 71ff 	movw	r1, #8191	; 0x1fff
 8001076:	481c      	ldr	r0, [pc, #112]	; (80010e8 <MX_GPIO_Init+0xbc>)
 8001078:	f000 fc0b 	bl	8001892 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800107c:	2200      	movs	r2, #0
 800107e:	f64f 61f0 	movw	r1, #65264	; 0xfef0
 8001082:	481a      	ldr	r0, [pc, #104]	; (80010ec <MX_GPIO_Init+0xc0>)
 8001084:	f000 fc05 	bl	8001892 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001088:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800108c:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	2301      	movs	r3, #1
 8001090:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001096:	2302      	movs	r3, #2
 8001098:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	4619      	mov	r1, r3
 80010a0:	4811      	ldr	r0, [pc, #68]	; (80010e8 <MX_GPIO_Init+0xbc>)
 80010a2:	f000 fa65 	bl	8001570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80010a6:	230f      	movs	r3, #15
 80010a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b2:	f107 0308 	add.w	r3, r7, #8
 80010b6:	4619      	mov	r1, r3
 80010b8:	480c      	ldr	r0, [pc, #48]	; (80010ec <MX_GPIO_Init+0xc0>)
 80010ba:	f000 fa59 	bl	8001570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB15 PB4 PB5
                           PB6 PB7 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80010be:	f64f 63f0 	movw	r3, #65264	; 0xfef0
 80010c2:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c4:	2301      	movs	r3, #1
 80010c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010cc:	2302      	movs	r3, #2
 80010ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	4619      	mov	r1, r3
 80010d6:	4805      	ldr	r0, [pc, #20]	; (80010ec <MX_GPIO_Init+0xc0>)
 80010d8:	f000 fa4a 	bl	8001570 <HAL_GPIO_Init>

}
 80010dc:	bf00      	nop
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40021000 	.word	0x40021000
 80010e8:	40010800 	.word	0x40010800
 80010ec:	40010c00 	.word	0x40010c00

080010f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010f4:	b672      	cpsid	i
}
 80010f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010f8:	e7fe      	b.n	80010f8 <Error_Handler+0x8>
	...

080010fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001102:	4b15      	ldr	r3, [pc, #84]	; (8001158 <HAL_MspInit+0x5c>)
 8001104:	699b      	ldr	r3, [r3, #24]
 8001106:	4a14      	ldr	r2, [pc, #80]	; (8001158 <HAL_MspInit+0x5c>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6193      	str	r3, [r2, #24]
 800110e:	4b12      	ldr	r3, [pc, #72]	; (8001158 <HAL_MspInit+0x5c>)
 8001110:	699b      	ldr	r3, [r3, #24]
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800111a:	4b0f      	ldr	r3, [pc, #60]	; (8001158 <HAL_MspInit+0x5c>)
 800111c:	69db      	ldr	r3, [r3, #28]
 800111e:	4a0e      	ldr	r2, [pc, #56]	; (8001158 <HAL_MspInit+0x5c>)
 8001120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001124:	61d3      	str	r3, [r2, #28]
 8001126:	4b0c      	ldr	r3, [pc, #48]	; (8001158 <HAL_MspInit+0x5c>)
 8001128:	69db      	ldr	r3, [r3, #28]
 800112a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001132:	4b0a      	ldr	r3, [pc, #40]	; (800115c <HAL_MspInit+0x60>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	4a04      	ldr	r2, [pc, #16]	; (800115c <HAL_MspInit+0x60>)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800114e:	bf00      	nop
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr
 8001158:	40021000 	.word	0x40021000
 800115c:	40010000 	.word	0x40010000

08001160 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001170:	d113      	bne.n	800119a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001172:	4b0c      	ldr	r3, [pc, #48]	; (80011a4 <HAL_TIM_Base_MspInit+0x44>)
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	4a0b      	ldr	r2, [pc, #44]	; (80011a4 <HAL_TIM_Base_MspInit+0x44>)
 8001178:	f043 0301 	orr.w	r3, r3, #1
 800117c:	61d3      	str	r3, [r2, #28]
 800117e:	4b09      	ldr	r3, [pc, #36]	; (80011a4 <HAL_TIM_Base_MspInit+0x44>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	201c      	movs	r0, #28
 8001190:	f000 f9b7 	bl	8001502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001194:	201c      	movs	r0, #28
 8001196:	f000 f9d0 	bl	800153a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800119a:	bf00      	nop
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40021000 	.word	0x40021000

080011a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011ac:	e7fe      	b.n	80011ac <NMI_Handler+0x4>

080011ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ae:	b480      	push	{r7}
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011b2:	e7fe      	b.n	80011b2 <HardFault_Handler+0x4>

080011b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b8:	e7fe      	b.n	80011b8 <MemManage_Handler+0x4>

080011ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011ba:	b480      	push	{r7}
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011be:	e7fe      	b.n	80011be <BusFault_Handler+0x4>

080011c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c4:	e7fe      	b.n	80011c4 <UsageFault_Handler+0x4>

080011c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c6:	b480      	push	{r7}
 80011c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr

080011d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d2:	b480      	push	{r7}
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d6:	bf00      	nop
 80011d8:	46bd      	mov	sp, r7
 80011da:	bc80      	pop	{r7}
 80011dc:	4770      	bx	lr

080011de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011de:	b480      	push	{r7}
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e2:	bf00      	nop
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr

080011ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ee:	f000 f895 	bl	800131c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011fc:	4802      	ldr	r0, [pc, #8]	; (8001208 <TIM2_IRQHandler+0x10>)
 80011fe:	f000 ffe5 	bl	80021cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000104 	.word	0x20000104

0800120c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr

08001218 <HAL_TIM_PeriodElapsedCallback>:
#include <button/input_reading.h>
#include <timer/timer.h>
#include <leds_display/led_7seg_display.h>
#include <leds_display/Traffic_Light.h>

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001228:	d107      	bne.n	800123a <HAL_TIM_PeriodElapsedCallback+0x22>
		timer0_run();
 800122a:	f7ff fe37 	bl	8000e9c <timer0_run>
		seven_segment_led_driver();
 800122e:	f7ff fb89 	bl	8000944 <seven_segment_led_driver>
		mode_seven_segment_led_driver();
 8001232:	f7ff fde7 	bl	8000e04 <mode_seven_segment_led_driver>
		reading_button();
 8001236:	f7ff f881 	bl	800033c <reading_button>
	}

}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
	...

08001244 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001244:	480c      	ldr	r0, [pc, #48]	; (8001278 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001246:	490d      	ldr	r1, [pc, #52]	; (800127c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001248:	4a0d      	ldr	r2, [pc, #52]	; (8001280 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800124a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800124c:	e002      	b.n	8001254 <LoopCopyDataInit>

0800124e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001252:	3304      	adds	r3, #4

08001254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001258:	d3f9      	bcc.n	800124e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800125a:	4a0a      	ldr	r2, [pc, #40]	; (8001284 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800125c:	4c0a      	ldr	r4, [pc, #40]	; (8001288 <LoopFillZerobss+0x22>)
  movs r3, #0
 800125e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001260:	e001      	b.n	8001266 <LoopFillZerobss>

08001262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001264:	3204      	adds	r2, #4

08001266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001268:	d3fb      	bcc.n	8001262 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800126a:	f7ff ffcf 	bl	800120c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800126e:	f001 faf5 	bl	800285c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001272:	f7ff fe29 	bl	8000ec8 <main>
  bx lr
 8001276:	4770      	bx	lr
  ldr r0, =_sdata
 8001278:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800127c:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8001280:	080028f4 	.word	0x080028f4
  ldr r2, =_sbss
 8001284:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8001288:	20000150 	.word	0x20000150

0800128c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800128c:	e7fe      	b.n	800128c <ADC1_2_IRQHandler>
	...

08001290 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001294:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <HAL_Init+0x28>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a07      	ldr	r2, [pc, #28]	; (80012b8 <HAL_Init+0x28>)
 800129a:	f043 0310 	orr.w	r3, r3, #16
 800129e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a0:	2003      	movs	r0, #3
 80012a2:	f000 f923 	bl	80014ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012a6:	200f      	movs	r0, #15
 80012a8:	f000 f808 	bl	80012bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012ac:	f7ff ff26 	bl	80010fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40022000 	.word	0x40022000

080012bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012c4:	4b12      	ldr	r3, [pc, #72]	; (8001310 <HAL_InitTick+0x54>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	4b12      	ldr	r3, [pc, #72]	; (8001314 <HAL_InitTick+0x58>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	4619      	mov	r1, r3
 80012ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 f93b 	bl	8001556 <HAL_SYSTICK_Config>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e00e      	b.n	8001308 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2b0f      	cmp	r3, #15
 80012ee:	d80a      	bhi.n	8001306 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f0:	2200      	movs	r2, #0
 80012f2:	6879      	ldr	r1, [r7, #4]
 80012f4:	f04f 30ff 	mov.w	r0, #4294967295
 80012f8:	f000 f903 	bl	8001502 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012fc:	4a06      	ldr	r2, [pc, #24]	; (8001318 <HAL_InitTick+0x5c>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001302:	2300      	movs	r3, #0
 8001304:	e000      	b.n	8001308 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	200000a0 	.word	0x200000a0
 8001314:	200000a8 	.word	0x200000a8
 8001318:	200000a4 	.word	0x200000a4

0800131c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001320:	4b05      	ldr	r3, [pc, #20]	; (8001338 <HAL_IncTick+0x1c>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	461a      	mov	r2, r3
 8001326:	4b05      	ldr	r3, [pc, #20]	; (800133c <HAL_IncTick+0x20>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4413      	add	r3, r2
 800132c:	4a03      	ldr	r2, [pc, #12]	; (800133c <HAL_IncTick+0x20>)
 800132e:	6013      	str	r3, [r2, #0]
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr
 8001338:	200000a8 	.word	0x200000a8
 800133c:	2000014c 	.word	0x2000014c

08001340 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  return uwTick;
 8001344:	4b02      	ldr	r3, [pc, #8]	; (8001350 <HAL_GetTick+0x10>)
 8001346:	681b      	ldr	r3, [r3, #0]
}
 8001348:	4618      	mov	r0, r3
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr
 8001350:	2000014c 	.word	0x2000014c

08001354 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001354:	b480      	push	{r7}
 8001356:	b085      	sub	sp, #20
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f003 0307 	and.w	r3, r3, #7
 8001362:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001364:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <__NVIC_SetPriorityGrouping+0x44>)
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800136a:	68ba      	ldr	r2, [r7, #8]
 800136c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001370:	4013      	ands	r3, r2
 8001372:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800137c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001380:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001384:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001386:	4a04      	ldr	r2, [pc, #16]	; (8001398 <__NVIC_SetPriorityGrouping+0x44>)
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	60d3      	str	r3, [r2, #12]
}
 800138c:	bf00      	nop
 800138e:	3714      	adds	r7, #20
 8001390:	46bd      	mov	sp, r7
 8001392:	bc80      	pop	{r7}
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	e000ed00 	.word	0xe000ed00

0800139c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013a0:	4b04      	ldr	r3, [pc, #16]	; (80013b4 <__NVIC_GetPriorityGrouping+0x18>)
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	0a1b      	lsrs	r3, r3, #8
 80013a6:	f003 0307 	and.w	r3, r3, #7
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bc80      	pop	{r7}
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	e000ed00 	.word	0xe000ed00

080013b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	db0b      	blt.n	80013e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	f003 021f 	and.w	r2, r3, #31
 80013d0:	4906      	ldr	r1, [pc, #24]	; (80013ec <__NVIC_EnableIRQ+0x34>)
 80013d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d6:	095b      	lsrs	r3, r3, #5
 80013d8:	2001      	movs	r0, #1
 80013da:	fa00 f202 	lsl.w	r2, r0, r2
 80013de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr
 80013ec:	e000e100 	.word	0xe000e100

080013f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	6039      	str	r1, [r7, #0]
 80013fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001400:	2b00      	cmp	r3, #0
 8001402:	db0a      	blt.n	800141a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	b2da      	uxtb	r2, r3
 8001408:	490c      	ldr	r1, [pc, #48]	; (800143c <__NVIC_SetPriority+0x4c>)
 800140a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140e:	0112      	lsls	r2, r2, #4
 8001410:	b2d2      	uxtb	r2, r2
 8001412:	440b      	add	r3, r1
 8001414:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001418:	e00a      	b.n	8001430 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	b2da      	uxtb	r2, r3
 800141e:	4908      	ldr	r1, [pc, #32]	; (8001440 <__NVIC_SetPriority+0x50>)
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	f003 030f 	and.w	r3, r3, #15
 8001426:	3b04      	subs	r3, #4
 8001428:	0112      	lsls	r2, r2, #4
 800142a:	b2d2      	uxtb	r2, r2
 800142c:	440b      	add	r3, r1
 800142e:	761a      	strb	r2, [r3, #24]
}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	e000e100 	.word	0xe000e100
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001444:	b480      	push	{r7}
 8001446:	b089      	sub	sp, #36	; 0x24
 8001448:	af00      	add	r7, sp, #0
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	f003 0307 	and.w	r3, r3, #7
 8001456:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	f1c3 0307 	rsb	r3, r3, #7
 800145e:	2b04      	cmp	r3, #4
 8001460:	bf28      	it	cs
 8001462:	2304      	movcs	r3, #4
 8001464:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	3304      	adds	r3, #4
 800146a:	2b06      	cmp	r3, #6
 800146c:	d902      	bls.n	8001474 <NVIC_EncodePriority+0x30>
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	3b03      	subs	r3, #3
 8001472:	e000      	b.n	8001476 <NVIC_EncodePriority+0x32>
 8001474:	2300      	movs	r3, #0
 8001476:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001478:	f04f 32ff 	mov.w	r2, #4294967295
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	43da      	mvns	r2, r3
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	401a      	ands	r2, r3
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800148c:	f04f 31ff 	mov.w	r1, #4294967295
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	fa01 f303 	lsl.w	r3, r1, r3
 8001496:	43d9      	mvns	r1, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800149c:	4313      	orrs	r3, r2
         );
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3724      	adds	r7, #36	; 0x24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr

080014a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	3b01      	subs	r3, #1
 80014b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014b8:	d301      	bcc.n	80014be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014ba:	2301      	movs	r3, #1
 80014bc:	e00f      	b.n	80014de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014be:	4a0a      	ldr	r2, [pc, #40]	; (80014e8 <SysTick_Config+0x40>)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014c6:	210f      	movs	r1, #15
 80014c8:	f04f 30ff 	mov.w	r0, #4294967295
 80014cc:	f7ff ff90 	bl	80013f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014d0:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <SysTick_Config+0x40>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014d6:	4b04      	ldr	r3, [pc, #16]	; (80014e8 <SysTick_Config+0x40>)
 80014d8:	2207      	movs	r2, #7
 80014da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	e000e010 	.word	0xe000e010

080014ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f7ff ff2d 	bl	8001354 <__NVIC_SetPriorityGrouping>
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001502:	b580      	push	{r7, lr}
 8001504:	b086      	sub	sp, #24
 8001506:	af00      	add	r7, sp, #0
 8001508:	4603      	mov	r3, r0
 800150a:	60b9      	str	r1, [r7, #8]
 800150c:	607a      	str	r2, [r7, #4]
 800150e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001514:	f7ff ff42 	bl	800139c <__NVIC_GetPriorityGrouping>
 8001518:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	68b9      	ldr	r1, [r7, #8]
 800151e:	6978      	ldr	r0, [r7, #20]
 8001520:	f7ff ff90 	bl	8001444 <NVIC_EncodePriority>
 8001524:	4602      	mov	r2, r0
 8001526:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800152a:	4611      	mov	r1, r2
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff ff5f 	bl	80013f0 <__NVIC_SetPriority>
}
 8001532:	bf00      	nop
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b082      	sub	sp, #8
 800153e:	af00      	add	r7, sp, #0
 8001540:	4603      	mov	r3, r0
 8001542:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff ff35 	bl	80013b8 <__NVIC_EnableIRQ>
}
 800154e:	bf00      	nop
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b082      	sub	sp, #8
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f7ff ffa2 	bl	80014a8 <SysTick_Config>
 8001564:	4603      	mov	r3, r0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001570:	b480      	push	{r7}
 8001572:	b08b      	sub	sp, #44	; 0x2c
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800157a:	2300      	movs	r3, #0
 800157c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800157e:	2300      	movs	r3, #0
 8001580:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001582:	e148      	b.n	8001816 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001584:	2201      	movs	r2, #1
 8001586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	69fa      	ldr	r2, [r7, #28]
 8001594:	4013      	ands	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	429a      	cmp	r2, r3
 800159e:	f040 8137 	bne.w	8001810 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	4aa3      	ldr	r2, [pc, #652]	; (8001834 <HAL_GPIO_Init+0x2c4>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d05e      	beq.n	800166a <HAL_GPIO_Init+0xfa>
 80015ac:	4aa1      	ldr	r2, [pc, #644]	; (8001834 <HAL_GPIO_Init+0x2c4>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d875      	bhi.n	800169e <HAL_GPIO_Init+0x12e>
 80015b2:	4aa1      	ldr	r2, [pc, #644]	; (8001838 <HAL_GPIO_Init+0x2c8>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d058      	beq.n	800166a <HAL_GPIO_Init+0xfa>
 80015b8:	4a9f      	ldr	r2, [pc, #636]	; (8001838 <HAL_GPIO_Init+0x2c8>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d86f      	bhi.n	800169e <HAL_GPIO_Init+0x12e>
 80015be:	4a9f      	ldr	r2, [pc, #636]	; (800183c <HAL_GPIO_Init+0x2cc>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d052      	beq.n	800166a <HAL_GPIO_Init+0xfa>
 80015c4:	4a9d      	ldr	r2, [pc, #628]	; (800183c <HAL_GPIO_Init+0x2cc>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d869      	bhi.n	800169e <HAL_GPIO_Init+0x12e>
 80015ca:	4a9d      	ldr	r2, [pc, #628]	; (8001840 <HAL_GPIO_Init+0x2d0>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d04c      	beq.n	800166a <HAL_GPIO_Init+0xfa>
 80015d0:	4a9b      	ldr	r2, [pc, #620]	; (8001840 <HAL_GPIO_Init+0x2d0>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d863      	bhi.n	800169e <HAL_GPIO_Init+0x12e>
 80015d6:	4a9b      	ldr	r2, [pc, #620]	; (8001844 <HAL_GPIO_Init+0x2d4>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d046      	beq.n	800166a <HAL_GPIO_Init+0xfa>
 80015dc:	4a99      	ldr	r2, [pc, #612]	; (8001844 <HAL_GPIO_Init+0x2d4>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d85d      	bhi.n	800169e <HAL_GPIO_Init+0x12e>
 80015e2:	2b12      	cmp	r3, #18
 80015e4:	d82a      	bhi.n	800163c <HAL_GPIO_Init+0xcc>
 80015e6:	2b12      	cmp	r3, #18
 80015e8:	d859      	bhi.n	800169e <HAL_GPIO_Init+0x12e>
 80015ea:	a201      	add	r2, pc, #4	; (adr r2, 80015f0 <HAL_GPIO_Init+0x80>)
 80015ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f0:	0800166b 	.word	0x0800166b
 80015f4:	08001645 	.word	0x08001645
 80015f8:	08001657 	.word	0x08001657
 80015fc:	08001699 	.word	0x08001699
 8001600:	0800169f 	.word	0x0800169f
 8001604:	0800169f 	.word	0x0800169f
 8001608:	0800169f 	.word	0x0800169f
 800160c:	0800169f 	.word	0x0800169f
 8001610:	0800169f 	.word	0x0800169f
 8001614:	0800169f 	.word	0x0800169f
 8001618:	0800169f 	.word	0x0800169f
 800161c:	0800169f 	.word	0x0800169f
 8001620:	0800169f 	.word	0x0800169f
 8001624:	0800169f 	.word	0x0800169f
 8001628:	0800169f 	.word	0x0800169f
 800162c:	0800169f 	.word	0x0800169f
 8001630:	0800169f 	.word	0x0800169f
 8001634:	0800164d 	.word	0x0800164d
 8001638:	08001661 	.word	0x08001661
 800163c:	4a82      	ldr	r2, [pc, #520]	; (8001848 <HAL_GPIO_Init+0x2d8>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d013      	beq.n	800166a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001642:	e02c      	b.n	800169e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	623b      	str	r3, [r7, #32]
          break;
 800164a:	e029      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	3304      	adds	r3, #4
 8001652:	623b      	str	r3, [r7, #32]
          break;
 8001654:	e024      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	3308      	adds	r3, #8
 800165c:	623b      	str	r3, [r7, #32]
          break;
 800165e:	e01f      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	330c      	adds	r3, #12
 8001666:	623b      	str	r3, [r7, #32]
          break;
 8001668:	e01a      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d102      	bne.n	8001678 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001672:	2304      	movs	r3, #4
 8001674:	623b      	str	r3, [r7, #32]
          break;
 8001676:	e013      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	2b01      	cmp	r3, #1
 800167e:	d105      	bne.n	800168c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001680:	2308      	movs	r3, #8
 8001682:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	69fa      	ldr	r2, [r7, #28]
 8001688:	611a      	str	r2, [r3, #16]
          break;
 800168a:	e009      	b.n	80016a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800168c:	2308      	movs	r3, #8
 800168e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	69fa      	ldr	r2, [r7, #28]
 8001694:	615a      	str	r2, [r3, #20]
          break;
 8001696:	e003      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001698:	2300      	movs	r3, #0
 800169a:	623b      	str	r3, [r7, #32]
          break;
 800169c:	e000      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          break;
 800169e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016a0:	69bb      	ldr	r3, [r7, #24]
 80016a2:	2bff      	cmp	r3, #255	; 0xff
 80016a4:	d801      	bhi.n	80016aa <HAL_GPIO_Init+0x13a>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	e001      	b.n	80016ae <HAL_GPIO_Init+0x13e>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	3304      	adds	r3, #4
 80016ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	2bff      	cmp	r3, #255	; 0xff
 80016b4:	d802      	bhi.n	80016bc <HAL_GPIO_Init+0x14c>
 80016b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	e002      	b.n	80016c2 <HAL_GPIO_Init+0x152>
 80016bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016be:	3b08      	subs	r3, #8
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	210f      	movs	r1, #15
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	fa01 f303 	lsl.w	r3, r1, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	401a      	ands	r2, r3
 80016d4:	6a39      	ldr	r1, [r7, #32]
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	fa01 f303 	lsl.w	r3, r1, r3
 80016dc:	431a      	orrs	r2, r3
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f000 8090 	beq.w	8001810 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016f0:	4b56      	ldr	r3, [pc, #344]	; (800184c <HAL_GPIO_Init+0x2dc>)
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	4a55      	ldr	r2, [pc, #340]	; (800184c <HAL_GPIO_Init+0x2dc>)
 80016f6:	f043 0301 	orr.w	r3, r3, #1
 80016fa:	6193      	str	r3, [r2, #24]
 80016fc:	4b53      	ldr	r3, [pc, #332]	; (800184c <HAL_GPIO_Init+0x2dc>)
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	60bb      	str	r3, [r7, #8]
 8001706:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001708:	4a51      	ldr	r2, [pc, #324]	; (8001850 <HAL_GPIO_Init+0x2e0>)
 800170a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170c:	089b      	lsrs	r3, r3, #2
 800170e:	3302      	adds	r3, #2
 8001710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001714:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001718:	f003 0303 	and.w	r3, r3, #3
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	220f      	movs	r2, #15
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	43db      	mvns	r3, r3
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	4013      	ands	r3, r2
 800172a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	4a49      	ldr	r2, [pc, #292]	; (8001854 <HAL_GPIO_Init+0x2e4>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d00d      	beq.n	8001750 <HAL_GPIO_Init+0x1e0>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	4a48      	ldr	r2, [pc, #288]	; (8001858 <HAL_GPIO_Init+0x2e8>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d007      	beq.n	800174c <HAL_GPIO_Init+0x1dc>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a47      	ldr	r2, [pc, #284]	; (800185c <HAL_GPIO_Init+0x2ec>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d101      	bne.n	8001748 <HAL_GPIO_Init+0x1d8>
 8001744:	2302      	movs	r3, #2
 8001746:	e004      	b.n	8001752 <HAL_GPIO_Init+0x1e2>
 8001748:	2303      	movs	r3, #3
 800174a:	e002      	b.n	8001752 <HAL_GPIO_Init+0x1e2>
 800174c:	2301      	movs	r3, #1
 800174e:	e000      	b.n	8001752 <HAL_GPIO_Init+0x1e2>
 8001750:	2300      	movs	r3, #0
 8001752:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001754:	f002 0203 	and.w	r2, r2, #3
 8001758:	0092      	lsls	r2, r2, #2
 800175a:	4093      	lsls	r3, r2
 800175c:	68fa      	ldr	r2, [r7, #12]
 800175e:	4313      	orrs	r3, r2
 8001760:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001762:	493b      	ldr	r1, [pc, #236]	; (8001850 <HAL_GPIO_Init+0x2e0>)
 8001764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001766:	089b      	lsrs	r3, r3, #2
 8001768:	3302      	adds	r3, #2
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001778:	2b00      	cmp	r3, #0
 800177a:	d006      	beq.n	800178a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800177c:	4b38      	ldr	r3, [pc, #224]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	4937      	ldr	r1, [pc, #220]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	4313      	orrs	r3, r2
 8001786:	600b      	str	r3, [r1, #0]
 8001788:	e006      	b.n	8001798 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800178a:	4b35      	ldr	r3, [pc, #212]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	43db      	mvns	r3, r3
 8001792:	4933      	ldr	r1, [pc, #204]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 8001794:	4013      	ands	r3, r2
 8001796:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d006      	beq.n	80017b2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017a4:	4b2e      	ldr	r3, [pc, #184]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017a6:	685a      	ldr	r2, [r3, #4]
 80017a8:	492d      	ldr	r1, [pc, #180]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017aa:	69bb      	ldr	r3, [r7, #24]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	604b      	str	r3, [r1, #4]
 80017b0:	e006      	b.n	80017c0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017b2:	4b2b      	ldr	r3, [pc, #172]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017b4:	685a      	ldr	r2, [r3, #4]
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	43db      	mvns	r3, r3
 80017ba:	4929      	ldr	r1, [pc, #164]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017bc:	4013      	ands	r3, r2
 80017be:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d006      	beq.n	80017da <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80017cc:	4b24      	ldr	r3, [pc, #144]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017ce:	689a      	ldr	r2, [r3, #8]
 80017d0:	4923      	ldr	r1, [pc, #140]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	608b      	str	r3, [r1, #8]
 80017d8:	e006      	b.n	80017e8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80017da:	4b21      	ldr	r3, [pc, #132]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017dc:	689a      	ldr	r2, [r3, #8]
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	43db      	mvns	r3, r3
 80017e2:	491f      	ldr	r1, [pc, #124]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017e4:	4013      	ands	r3, r2
 80017e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d006      	beq.n	8001802 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80017f4:	4b1a      	ldr	r3, [pc, #104]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017f6:	68da      	ldr	r2, [r3, #12]
 80017f8:	4919      	ldr	r1, [pc, #100]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	60cb      	str	r3, [r1, #12]
 8001800:	e006      	b.n	8001810 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001802:	4b17      	ldr	r3, [pc, #92]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 8001804:	68da      	ldr	r2, [r3, #12]
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	43db      	mvns	r3, r3
 800180a:	4915      	ldr	r1, [pc, #84]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 800180c:	4013      	ands	r3, r2
 800180e:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001812:	3301      	adds	r3, #1
 8001814:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181c:	fa22 f303 	lsr.w	r3, r2, r3
 8001820:	2b00      	cmp	r3, #0
 8001822:	f47f aeaf 	bne.w	8001584 <HAL_GPIO_Init+0x14>
  }
}
 8001826:	bf00      	nop
 8001828:	bf00      	nop
 800182a:	372c      	adds	r7, #44	; 0x2c
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	10320000 	.word	0x10320000
 8001838:	10310000 	.word	0x10310000
 800183c:	10220000 	.word	0x10220000
 8001840:	10210000 	.word	0x10210000
 8001844:	10120000 	.word	0x10120000
 8001848:	10110000 	.word	0x10110000
 800184c:	40021000 	.word	0x40021000
 8001850:	40010000 	.word	0x40010000
 8001854:	40010800 	.word	0x40010800
 8001858:	40010c00 	.word	0x40010c00
 800185c:	40011000 	.word	0x40011000
 8001860:	40010400 	.word	0x40010400

08001864 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	460b      	mov	r3, r1
 800186e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	887b      	ldrh	r3, [r7, #2]
 8001876:	4013      	ands	r3, r2
 8001878:	2b00      	cmp	r3, #0
 800187a:	d002      	beq.n	8001882 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800187c:	2301      	movs	r3, #1
 800187e:	73fb      	strb	r3, [r7, #15]
 8001880:	e001      	b.n	8001886 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001882:	2300      	movs	r3, #0
 8001884:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001886:	7bfb      	ldrb	r3, [r7, #15]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr

08001892 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001892:	b480      	push	{r7}
 8001894:	b083      	sub	sp, #12
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
 800189a:	460b      	mov	r3, r1
 800189c:	807b      	strh	r3, [r7, #2]
 800189e:	4613      	mov	r3, r2
 80018a0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018a2:	787b      	ldrb	r3, [r7, #1]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d003      	beq.n	80018b0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018a8:	887a      	ldrh	r2, [r7, #2]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018ae:	e003      	b.n	80018b8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018b0:	887b      	ldrh	r3, [r7, #2]
 80018b2:	041a      	lsls	r2, r3, #16
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	611a      	str	r2, [r3, #16]
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc80      	pop	{r7}
 80018c0:	4770      	bx	lr
	...

080018c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d101      	bne.n	80018d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e26c      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f000 8087 	beq.w	80019f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018e4:	4b92      	ldr	r3, [pc, #584]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 030c 	and.w	r3, r3, #12
 80018ec:	2b04      	cmp	r3, #4
 80018ee:	d00c      	beq.n	800190a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018f0:	4b8f      	ldr	r3, [pc, #572]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f003 030c 	and.w	r3, r3, #12
 80018f8:	2b08      	cmp	r3, #8
 80018fa:	d112      	bne.n	8001922 <HAL_RCC_OscConfig+0x5e>
 80018fc:	4b8c      	ldr	r3, [pc, #560]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001908:	d10b      	bne.n	8001922 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800190a:	4b89      	ldr	r3, [pc, #548]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d06c      	beq.n	80019f0 <HAL_RCC_OscConfig+0x12c>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d168      	bne.n	80019f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e246      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800192a:	d106      	bne.n	800193a <HAL_RCC_OscConfig+0x76>
 800192c:	4b80      	ldr	r3, [pc, #512]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a7f      	ldr	r2, [pc, #508]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001932:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001936:	6013      	str	r3, [r2, #0]
 8001938:	e02e      	b.n	8001998 <HAL_RCC_OscConfig+0xd4>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d10c      	bne.n	800195c <HAL_RCC_OscConfig+0x98>
 8001942:	4b7b      	ldr	r3, [pc, #492]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a7a      	ldr	r2, [pc, #488]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001948:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800194c:	6013      	str	r3, [r2, #0]
 800194e:	4b78      	ldr	r3, [pc, #480]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a77      	ldr	r2, [pc, #476]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001954:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001958:	6013      	str	r3, [r2, #0]
 800195a:	e01d      	b.n	8001998 <HAL_RCC_OscConfig+0xd4>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001964:	d10c      	bne.n	8001980 <HAL_RCC_OscConfig+0xbc>
 8001966:	4b72      	ldr	r3, [pc, #456]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a71      	ldr	r2, [pc, #452]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 800196c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001970:	6013      	str	r3, [r2, #0]
 8001972:	4b6f      	ldr	r3, [pc, #444]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a6e      	ldr	r2, [pc, #440]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800197c:	6013      	str	r3, [r2, #0]
 800197e:	e00b      	b.n	8001998 <HAL_RCC_OscConfig+0xd4>
 8001980:	4b6b      	ldr	r3, [pc, #428]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a6a      	ldr	r2, [pc, #424]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001986:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800198a:	6013      	str	r3, [r2, #0]
 800198c:	4b68      	ldr	r3, [pc, #416]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a67      	ldr	r2, [pc, #412]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001992:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001996:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d013      	beq.n	80019c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a0:	f7ff fcce 	bl	8001340 <HAL_GetTick>
 80019a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019a6:	e008      	b.n	80019ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019a8:	f7ff fcca 	bl	8001340 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b64      	cmp	r3, #100	; 0x64
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e1fa      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ba:	4b5d      	ldr	r3, [pc, #372]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d0f0      	beq.n	80019a8 <HAL_RCC_OscConfig+0xe4>
 80019c6:	e014      	b.n	80019f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c8:	f7ff fcba 	bl	8001340 <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019d0:	f7ff fcb6 	bl	8001340 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b64      	cmp	r3, #100	; 0x64
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e1e6      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019e2:	4b53      	ldr	r3, [pc, #332]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1f0      	bne.n	80019d0 <HAL_RCC_OscConfig+0x10c>
 80019ee:	e000      	b.n	80019f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d063      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019fe:	4b4c      	ldr	r3, [pc, #304]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f003 030c 	and.w	r3, r3, #12
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d00b      	beq.n	8001a22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a0a:	4b49      	ldr	r3, [pc, #292]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 030c 	and.w	r3, r3, #12
 8001a12:	2b08      	cmp	r3, #8
 8001a14:	d11c      	bne.n	8001a50 <HAL_RCC_OscConfig+0x18c>
 8001a16:	4b46      	ldr	r3, [pc, #280]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d116      	bne.n	8001a50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a22:	4b43      	ldr	r3, [pc, #268]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d005      	beq.n	8001a3a <HAL_RCC_OscConfig+0x176>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d001      	beq.n	8001a3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e1ba      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a3a:	4b3d      	ldr	r3, [pc, #244]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	00db      	lsls	r3, r3, #3
 8001a48:	4939      	ldr	r1, [pc, #228]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a4e:	e03a      	b.n	8001ac6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	691b      	ldr	r3, [r3, #16]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d020      	beq.n	8001a9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a58:	4b36      	ldr	r3, [pc, #216]	; (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5e:	f7ff fc6f 	bl	8001340 <HAL_GetTick>
 8001a62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a64:	e008      	b.n	8001a78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a66:	f7ff fc6b 	bl	8001340 <HAL_GetTick>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d901      	bls.n	8001a78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a74:	2303      	movs	r3, #3
 8001a76:	e19b      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a78:	4b2d      	ldr	r3, [pc, #180]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0302 	and.w	r3, r3, #2
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d0f0      	beq.n	8001a66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a84:	4b2a      	ldr	r3, [pc, #168]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	695b      	ldr	r3, [r3, #20]
 8001a90:	00db      	lsls	r3, r3, #3
 8001a92:	4927      	ldr	r1, [pc, #156]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a94:	4313      	orrs	r3, r2
 8001a96:	600b      	str	r3, [r1, #0]
 8001a98:	e015      	b.n	8001ac6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a9a:	4b26      	ldr	r3, [pc, #152]	; (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa0:	f7ff fc4e 	bl	8001340 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aa8:	f7ff fc4a 	bl	8001340 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e17a      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aba:	4b1d      	ldr	r3, [pc, #116]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1f0      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d03a      	beq.n	8001b48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	699b      	ldr	r3, [r3, #24]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d019      	beq.n	8001b0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ada:	4b17      	ldr	r3, [pc, #92]	; (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae0:	f7ff fc2e 	bl	8001340 <HAL_GetTick>
 8001ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ae6:	e008      	b.n	8001afa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ae8:	f7ff fc2a 	bl	8001340 <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e15a      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001afa:	4b0d      	ldr	r3, [pc, #52]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d0f0      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b06:	2001      	movs	r0, #1
 8001b08:	f000 faa6 	bl	8002058 <RCC_Delay>
 8001b0c:	e01c      	b.n	8001b48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b0e:	4b0a      	ldr	r3, [pc, #40]	; (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b14:	f7ff fc14 	bl	8001340 <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b1a:	e00f      	b.n	8001b3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b1c:	f7ff fc10 	bl	8001340 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d908      	bls.n	8001b3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e140      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
 8001b2e:	bf00      	nop
 8001b30:	40021000 	.word	0x40021000
 8001b34:	42420000 	.word	0x42420000
 8001b38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b3c:	4b9e      	ldr	r3, [pc, #632]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1e9      	bne.n	8001b1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f000 80a6 	beq.w	8001ca2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b56:	2300      	movs	r3, #0
 8001b58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b5a:	4b97      	ldr	r3, [pc, #604]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10d      	bne.n	8001b82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b66:	4b94      	ldr	r3, [pc, #592]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	4a93      	ldr	r2, [pc, #588]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b70:	61d3      	str	r3, [r2, #28]
 8001b72:	4b91      	ldr	r3, [pc, #580]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b82:	4b8e      	ldr	r3, [pc, #568]	; (8001dbc <HAL_RCC_OscConfig+0x4f8>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d118      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b8e:	4b8b      	ldr	r3, [pc, #556]	; (8001dbc <HAL_RCC_OscConfig+0x4f8>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a8a      	ldr	r2, [pc, #552]	; (8001dbc <HAL_RCC_OscConfig+0x4f8>)
 8001b94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b9a:	f7ff fbd1 	bl	8001340 <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba0:	e008      	b.n	8001bb4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ba2:	f7ff fbcd 	bl	8001340 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b64      	cmp	r3, #100	; 0x64
 8001bae:	d901      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e0fd      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb4:	4b81      	ldr	r3, [pc, #516]	; (8001dbc <HAL_RCC_OscConfig+0x4f8>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d0f0      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d106      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x312>
 8001bc8:	4b7b      	ldr	r3, [pc, #492]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001bca:	6a1b      	ldr	r3, [r3, #32]
 8001bcc:	4a7a      	ldr	r2, [pc, #488]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001bce:	f043 0301 	orr.w	r3, r3, #1
 8001bd2:	6213      	str	r3, [r2, #32]
 8001bd4:	e02d      	b.n	8001c32 <HAL_RCC_OscConfig+0x36e>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d10c      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x334>
 8001bde:	4b76      	ldr	r3, [pc, #472]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001be0:	6a1b      	ldr	r3, [r3, #32]
 8001be2:	4a75      	ldr	r2, [pc, #468]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001be4:	f023 0301 	bic.w	r3, r3, #1
 8001be8:	6213      	str	r3, [r2, #32]
 8001bea:	4b73      	ldr	r3, [pc, #460]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	4a72      	ldr	r2, [pc, #456]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001bf0:	f023 0304 	bic.w	r3, r3, #4
 8001bf4:	6213      	str	r3, [r2, #32]
 8001bf6:	e01c      	b.n	8001c32 <HAL_RCC_OscConfig+0x36e>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	2b05      	cmp	r3, #5
 8001bfe:	d10c      	bne.n	8001c1a <HAL_RCC_OscConfig+0x356>
 8001c00:	4b6d      	ldr	r3, [pc, #436]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c02:	6a1b      	ldr	r3, [r3, #32]
 8001c04:	4a6c      	ldr	r2, [pc, #432]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c06:	f043 0304 	orr.w	r3, r3, #4
 8001c0a:	6213      	str	r3, [r2, #32]
 8001c0c:	4b6a      	ldr	r3, [pc, #424]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c0e:	6a1b      	ldr	r3, [r3, #32]
 8001c10:	4a69      	ldr	r2, [pc, #420]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6213      	str	r3, [r2, #32]
 8001c18:	e00b      	b.n	8001c32 <HAL_RCC_OscConfig+0x36e>
 8001c1a:	4b67      	ldr	r3, [pc, #412]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c1c:	6a1b      	ldr	r3, [r3, #32]
 8001c1e:	4a66      	ldr	r2, [pc, #408]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c20:	f023 0301 	bic.w	r3, r3, #1
 8001c24:	6213      	str	r3, [r2, #32]
 8001c26:	4b64      	ldr	r3, [pc, #400]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c28:	6a1b      	ldr	r3, [r3, #32]
 8001c2a:	4a63      	ldr	r2, [pc, #396]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c2c:	f023 0304 	bic.w	r3, r3, #4
 8001c30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d015      	beq.n	8001c66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c3a:	f7ff fb81 	bl	8001340 <HAL_GetTick>
 8001c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c40:	e00a      	b.n	8001c58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c42:	f7ff fb7d 	bl	8001340 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d901      	bls.n	8001c58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e0ab      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c58:	4b57      	ldr	r3, [pc, #348]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d0ee      	beq.n	8001c42 <HAL_RCC_OscConfig+0x37e>
 8001c64:	e014      	b.n	8001c90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c66:	f7ff fb6b 	bl	8001340 <HAL_GetTick>
 8001c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c6c:	e00a      	b.n	8001c84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c6e:	f7ff fb67 	bl	8001340 <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d901      	bls.n	8001c84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e095      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c84:	4b4c      	ldr	r3, [pc, #304]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	f003 0302 	and.w	r3, r3, #2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1ee      	bne.n	8001c6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c90:	7dfb      	ldrb	r3, [r7, #23]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d105      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c96:	4b48      	ldr	r3, [pc, #288]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c98:	69db      	ldr	r3, [r3, #28]
 8001c9a:	4a47      	ldr	r2, [pc, #284]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ca0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f000 8081 	beq.w	8001dae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cac:	4b42      	ldr	r3, [pc, #264]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f003 030c 	and.w	r3, r3, #12
 8001cb4:	2b08      	cmp	r3, #8
 8001cb6:	d061      	beq.n	8001d7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	69db      	ldr	r3, [r3, #28]
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d146      	bne.n	8001d4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc0:	4b3f      	ldr	r3, [pc, #252]	; (8001dc0 <HAL_RCC_OscConfig+0x4fc>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc6:	f7ff fb3b 	bl	8001340 <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cce:	f7ff fb37 	bl	8001340 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e067      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce0:	4b35      	ldr	r3, [pc, #212]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d1f0      	bne.n	8001cce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a1b      	ldr	r3, [r3, #32]
 8001cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cf4:	d108      	bne.n	8001d08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001cf6:	4b30      	ldr	r3, [pc, #192]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	492d      	ldr	r1, [pc, #180]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d08:	4b2b      	ldr	r3, [pc, #172]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6a19      	ldr	r1, [r3, #32]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d18:	430b      	orrs	r3, r1
 8001d1a:	4927      	ldr	r1, [pc, #156]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d20:	4b27      	ldr	r3, [pc, #156]	; (8001dc0 <HAL_RCC_OscConfig+0x4fc>)
 8001d22:	2201      	movs	r2, #1
 8001d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d26:	f7ff fb0b 	bl	8001340 <HAL_GetTick>
 8001d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d2c:	e008      	b.n	8001d40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d2e:	f7ff fb07 	bl	8001340 <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d901      	bls.n	8001d40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e037      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d40:	4b1d      	ldr	r3, [pc, #116]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d0f0      	beq.n	8001d2e <HAL_RCC_OscConfig+0x46a>
 8001d4c:	e02f      	b.n	8001dae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d4e:	4b1c      	ldr	r3, [pc, #112]	; (8001dc0 <HAL_RCC_OscConfig+0x4fc>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d54:	f7ff faf4 	bl	8001340 <HAL_GetTick>
 8001d58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d5c:	f7ff faf0 	bl	8001340 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e020      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d6e:	4b12      	ldr	r3, [pc, #72]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1f0      	bne.n	8001d5c <HAL_RCC_OscConfig+0x498>
 8001d7a:	e018      	b.n	8001dae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69db      	ldr	r3, [r3, #28]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d101      	bne.n	8001d88 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e013      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d88:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a1b      	ldr	r3, [r3, #32]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d106      	bne.n	8001daa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d001      	beq.n	8001dae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e000      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3718      	adds	r7, #24
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	40007000 	.word	0x40007000
 8001dc0:	42420060 	.word	0x42420060

08001dc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d101      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e0d0      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001dd8:	4b6a      	ldr	r3, [pc, #424]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0307 	and.w	r3, r3, #7
 8001de0:	683a      	ldr	r2, [r7, #0]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d910      	bls.n	8001e08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001de6:	4b67      	ldr	r3, [pc, #412]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f023 0207 	bic.w	r2, r3, #7
 8001dee:	4965      	ldr	r1, [pc, #404]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001df6:	4b63      	ldr	r3, [pc, #396]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0307 	and.w	r3, r3, #7
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d001      	beq.n	8001e08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e0b8      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d020      	beq.n	8001e56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0304 	and.w	r3, r3, #4
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d005      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e20:	4b59      	ldr	r3, [pc, #356]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	4a58      	ldr	r2, [pc, #352]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0308 	and.w	r3, r3, #8
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d005      	beq.n	8001e44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e38:	4b53      	ldr	r3, [pc, #332]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	4a52      	ldr	r2, [pc, #328]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e44:	4b50      	ldr	r3, [pc, #320]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	494d      	ldr	r1, [pc, #308]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d040      	beq.n	8001ee4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d107      	bne.n	8001e7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e6a:	4b47      	ldr	r3, [pc, #284]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d115      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e07f      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d107      	bne.n	8001e92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e82:	4b41      	ldr	r3, [pc, #260]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d109      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e073      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e92:	4b3d      	ldr	r3, [pc, #244]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d101      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e06b      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ea2:	4b39      	ldr	r3, [pc, #228]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f023 0203 	bic.w	r2, r3, #3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	4936      	ldr	r1, [pc, #216]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001eb4:	f7ff fa44 	bl	8001340 <HAL_GetTick>
 8001eb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eba:	e00a      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ebc:	f7ff fa40 	bl	8001340 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e053      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ed2:	4b2d      	ldr	r3, [pc, #180]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f003 020c 	and.w	r2, r3, #12
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d1eb      	bne.n	8001ebc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ee4:	4b27      	ldr	r3, [pc, #156]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0307 	and.w	r3, r3, #7
 8001eec:	683a      	ldr	r2, [r7, #0]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d210      	bcs.n	8001f14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef2:	4b24      	ldr	r3, [pc, #144]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f023 0207 	bic.w	r2, r3, #7
 8001efa:	4922      	ldr	r1, [pc, #136]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f02:	4b20      	ldr	r3, [pc, #128]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0307 	and.w	r3, r3, #7
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d001      	beq.n	8001f14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e032      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0304 	and.w	r3, r3, #4
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d008      	beq.n	8001f32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f20:	4b19      	ldr	r3, [pc, #100]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	4916      	ldr	r1, [pc, #88]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0308 	and.w	r3, r3, #8
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d009      	beq.n	8001f52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f3e:	4b12      	ldr	r3, [pc, #72]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	691b      	ldr	r3, [r3, #16]
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	490e      	ldr	r1, [pc, #56]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f52:	f000 f821 	bl	8001f98 <HAL_RCC_GetSysClockFreq>
 8001f56:	4602      	mov	r2, r0
 8001f58:	4b0b      	ldr	r3, [pc, #44]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	091b      	lsrs	r3, r3, #4
 8001f5e:	f003 030f 	and.w	r3, r3, #15
 8001f62:	490a      	ldr	r1, [pc, #40]	; (8001f8c <HAL_RCC_ClockConfig+0x1c8>)
 8001f64:	5ccb      	ldrb	r3, [r1, r3]
 8001f66:	fa22 f303 	lsr.w	r3, r2, r3
 8001f6a:	4a09      	ldr	r2, [pc, #36]	; (8001f90 <HAL_RCC_ClockConfig+0x1cc>)
 8001f6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f6e:	4b09      	ldr	r3, [pc, #36]	; (8001f94 <HAL_RCC_ClockConfig+0x1d0>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff f9a2 	bl	80012bc <HAL_InitTick>

  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40022000 	.word	0x40022000
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	080028dc 	.word	0x080028dc
 8001f90:	200000a0 	.word	0x200000a0
 8001f94:	200000a4 	.word	0x200000a4

08001f98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f98:	b490      	push	{r4, r7}
 8001f9a:	b08a      	sub	sp, #40	; 0x28
 8001f9c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001f9e:	4b2a      	ldr	r3, [pc, #168]	; (8002048 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001fa0:	1d3c      	adds	r4, r7, #4
 8001fa2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001fa8:	f240 2301 	movw	r3, #513	; 0x201
 8001fac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61fb      	str	r3, [r7, #28]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61bb      	str	r3, [r7, #24]
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	627b      	str	r3, [r7, #36]	; 0x24
 8001fba:	2300      	movs	r3, #0
 8001fbc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fc2:	4b22      	ldr	r3, [pc, #136]	; (800204c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	f003 030c 	and.w	r3, r3, #12
 8001fce:	2b04      	cmp	r3, #4
 8001fd0:	d002      	beq.n	8001fd8 <HAL_RCC_GetSysClockFreq+0x40>
 8001fd2:	2b08      	cmp	r3, #8
 8001fd4:	d003      	beq.n	8001fde <HAL_RCC_GetSysClockFreq+0x46>
 8001fd6:	e02d      	b.n	8002034 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fd8:	4b1d      	ldr	r3, [pc, #116]	; (8002050 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fda:	623b      	str	r3, [r7, #32]
      break;
 8001fdc:	e02d      	b.n	800203a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	0c9b      	lsrs	r3, r3, #18
 8001fe2:	f003 030f 	and.w	r3, r3, #15
 8001fe6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001fea:	4413      	add	r3, r2
 8001fec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001ff0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d013      	beq.n	8002024 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ffc:	4b13      	ldr	r3, [pc, #76]	; (800204c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	0c5b      	lsrs	r3, r3, #17
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800200a:	4413      	add	r3, r2
 800200c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002010:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	4a0e      	ldr	r2, [pc, #56]	; (8002050 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002016:	fb02 f203 	mul.w	r2, r2, r3
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002020:	627b      	str	r3, [r7, #36]	; 0x24
 8002022:	e004      	b.n	800202e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	4a0b      	ldr	r2, [pc, #44]	; (8002054 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002028:	fb02 f303 	mul.w	r3, r2, r3
 800202c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800202e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002030:	623b      	str	r3, [r7, #32]
      break;
 8002032:	e002      	b.n	800203a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002034:	4b06      	ldr	r3, [pc, #24]	; (8002050 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002036:	623b      	str	r3, [r7, #32]
      break;
 8002038:	bf00      	nop
    }
  }
  return sysclockfreq;
 800203a:	6a3b      	ldr	r3, [r7, #32]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3728      	adds	r7, #40	; 0x28
 8002040:	46bd      	mov	sp, r7
 8002042:	bc90      	pop	{r4, r7}
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	080028cc 	.word	0x080028cc
 800204c:	40021000 	.word	0x40021000
 8002050:	007a1200 	.word	0x007a1200
 8002054:	003d0900 	.word	0x003d0900

08002058 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002060:	4b0a      	ldr	r3, [pc, #40]	; (800208c <RCC_Delay+0x34>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a0a      	ldr	r2, [pc, #40]	; (8002090 <RCC_Delay+0x38>)
 8002066:	fba2 2303 	umull	r2, r3, r2, r3
 800206a:	0a5b      	lsrs	r3, r3, #9
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	fb02 f303 	mul.w	r3, r2, r3
 8002072:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002074:	bf00      	nop
  }
  while (Delay --);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	1e5a      	subs	r2, r3, #1
 800207a:	60fa      	str	r2, [r7, #12]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d1f9      	bne.n	8002074 <RCC_Delay+0x1c>
}
 8002080:	bf00      	nop
 8002082:	bf00      	nop
 8002084:	3714      	adds	r7, #20
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr
 800208c:	200000a0 	.word	0x200000a0
 8002090:	10624dd3 	.word	0x10624dd3

08002094 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e041      	b.n	800212a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d106      	bne.n	80020c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff f850 	bl	8001160 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2202      	movs	r2, #2
 80020c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	3304      	adds	r3, #4
 80020d0:	4619      	mov	r1, r3
 80020d2:	4610      	mov	r0, r2
 80020d4:	f000 fa6a 	bl	80025ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2201      	movs	r2, #1
 80020e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2201      	movs	r2, #1
 80020f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
	...

08002134 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b01      	cmp	r3, #1
 8002146:	d001      	beq.n	800214c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e035      	b.n	80021b8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2202      	movs	r2, #2
 8002150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68da      	ldr	r2, [r3, #12]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f042 0201 	orr.w	r2, r2, #1
 8002162:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a16      	ldr	r2, [pc, #88]	; (80021c4 <HAL_TIM_Base_Start_IT+0x90>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d009      	beq.n	8002182 <HAL_TIM_Base_Start_IT+0x4e>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002176:	d004      	beq.n	8002182 <HAL_TIM_Base_Start_IT+0x4e>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a12      	ldr	r2, [pc, #72]	; (80021c8 <HAL_TIM_Base_Start_IT+0x94>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d111      	bne.n	80021a6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f003 0307 	and.w	r3, r3, #7
 800218c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2b06      	cmp	r3, #6
 8002192:	d010      	beq.n	80021b6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f042 0201 	orr.w	r2, r2, #1
 80021a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021a4:	e007      	b.n	80021b6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f042 0201 	orr.w	r2, r2, #1
 80021b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021b6:	2300      	movs	r3, #0
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	bc80      	pop	{r7}
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	40012c00 	.word	0x40012c00
 80021c8:	40000400 	.word	0x40000400

080021cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d122      	bne.n	8002228 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	f003 0302 	and.w	r3, r3, #2
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d11b      	bne.n	8002228 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f06f 0202 	mvn.w	r2, #2
 80021f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2201      	movs	r2, #1
 80021fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	f003 0303 	and.w	r3, r3, #3
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f000 f9b1 	bl	8002576 <HAL_TIM_IC_CaptureCallback>
 8002214:	e005      	b.n	8002222 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f9a4 	bl	8002564 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f000 f9b3 	bl	8002588 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	f003 0304 	and.w	r3, r3, #4
 8002232:	2b04      	cmp	r3, #4
 8002234:	d122      	bne.n	800227c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	f003 0304 	and.w	r3, r3, #4
 8002240:	2b04      	cmp	r3, #4
 8002242:	d11b      	bne.n	800227c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f06f 0204 	mvn.w	r2, #4
 800224c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2202      	movs	r2, #2
 8002252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f987 	bl	8002576 <HAL_TIM_IC_CaptureCallback>
 8002268:	e005      	b.n	8002276 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f000 f97a 	bl	8002564 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f000 f989 	bl	8002588 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	691b      	ldr	r3, [r3, #16]
 8002282:	f003 0308 	and.w	r3, r3, #8
 8002286:	2b08      	cmp	r3, #8
 8002288:	d122      	bne.n	80022d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	f003 0308 	and.w	r3, r3, #8
 8002294:	2b08      	cmp	r3, #8
 8002296:	d11b      	bne.n	80022d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f06f 0208 	mvn.w	r2, #8
 80022a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2204      	movs	r2, #4
 80022a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	f003 0303 	and.w	r3, r3, #3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 f95d 	bl	8002576 <HAL_TIM_IC_CaptureCallback>
 80022bc:	e005      	b.n	80022ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 f950 	bl	8002564 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f000 f95f 	bl	8002588 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	691b      	ldr	r3, [r3, #16]
 80022d6:	f003 0310 	and.w	r3, r3, #16
 80022da:	2b10      	cmp	r3, #16
 80022dc:	d122      	bne.n	8002324 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	f003 0310 	and.w	r3, r3, #16
 80022e8:	2b10      	cmp	r3, #16
 80022ea:	d11b      	bne.n	8002324 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f06f 0210 	mvn.w	r2, #16
 80022f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2208      	movs	r2, #8
 80022fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002306:	2b00      	cmp	r3, #0
 8002308:	d003      	beq.n	8002312 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f000 f933 	bl	8002576 <HAL_TIM_IC_CaptureCallback>
 8002310:	e005      	b.n	800231e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f000 f926 	bl	8002564 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f000 f935 	bl	8002588 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	691b      	ldr	r3, [r3, #16]
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	2b01      	cmp	r3, #1
 8002330:	d10e      	bne.n	8002350 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	f003 0301 	and.w	r3, r3, #1
 800233c:	2b01      	cmp	r3, #1
 800233e:	d107      	bne.n	8002350 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f06f 0201 	mvn.w	r2, #1
 8002348:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f7fe ff64 	bl	8001218 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800235a:	2b80      	cmp	r3, #128	; 0x80
 800235c:	d10e      	bne.n	800237c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002368:	2b80      	cmp	r3, #128	; 0x80
 800236a:	d107      	bne.n	800237c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f000 fa67 	bl	800284a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002386:	2b40      	cmp	r3, #64	; 0x40
 8002388:	d10e      	bne.n	80023a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002394:	2b40      	cmp	r3, #64	; 0x40
 8002396:	d107      	bne.n	80023a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80023a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f000 f8f9 	bl	800259a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	f003 0320 	and.w	r3, r3, #32
 80023b2:	2b20      	cmp	r3, #32
 80023b4:	d10e      	bne.n	80023d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	f003 0320 	and.w	r3, r3, #32
 80023c0:	2b20      	cmp	r3, #32
 80023c2:	d107      	bne.n	80023d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f06f 0220 	mvn.w	r2, #32
 80023cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f000 fa32 	bl	8002838 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80023d4:	bf00      	nop
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d101      	bne.n	80023f4 <HAL_TIM_ConfigClockSource+0x18>
 80023f0:	2302      	movs	r3, #2
 80023f2:	e0b3      	b.n	800255c <HAL_TIM_ConfigClockSource+0x180>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2202      	movs	r2, #2
 8002400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002412:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800241a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800242c:	d03e      	beq.n	80024ac <HAL_TIM_ConfigClockSource+0xd0>
 800242e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002432:	f200 8087 	bhi.w	8002544 <HAL_TIM_ConfigClockSource+0x168>
 8002436:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800243a:	f000 8085 	beq.w	8002548 <HAL_TIM_ConfigClockSource+0x16c>
 800243e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002442:	d87f      	bhi.n	8002544 <HAL_TIM_ConfigClockSource+0x168>
 8002444:	2b70      	cmp	r3, #112	; 0x70
 8002446:	d01a      	beq.n	800247e <HAL_TIM_ConfigClockSource+0xa2>
 8002448:	2b70      	cmp	r3, #112	; 0x70
 800244a:	d87b      	bhi.n	8002544 <HAL_TIM_ConfigClockSource+0x168>
 800244c:	2b60      	cmp	r3, #96	; 0x60
 800244e:	d050      	beq.n	80024f2 <HAL_TIM_ConfigClockSource+0x116>
 8002450:	2b60      	cmp	r3, #96	; 0x60
 8002452:	d877      	bhi.n	8002544 <HAL_TIM_ConfigClockSource+0x168>
 8002454:	2b50      	cmp	r3, #80	; 0x50
 8002456:	d03c      	beq.n	80024d2 <HAL_TIM_ConfigClockSource+0xf6>
 8002458:	2b50      	cmp	r3, #80	; 0x50
 800245a:	d873      	bhi.n	8002544 <HAL_TIM_ConfigClockSource+0x168>
 800245c:	2b40      	cmp	r3, #64	; 0x40
 800245e:	d058      	beq.n	8002512 <HAL_TIM_ConfigClockSource+0x136>
 8002460:	2b40      	cmp	r3, #64	; 0x40
 8002462:	d86f      	bhi.n	8002544 <HAL_TIM_ConfigClockSource+0x168>
 8002464:	2b30      	cmp	r3, #48	; 0x30
 8002466:	d064      	beq.n	8002532 <HAL_TIM_ConfigClockSource+0x156>
 8002468:	2b30      	cmp	r3, #48	; 0x30
 800246a:	d86b      	bhi.n	8002544 <HAL_TIM_ConfigClockSource+0x168>
 800246c:	2b20      	cmp	r3, #32
 800246e:	d060      	beq.n	8002532 <HAL_TIM_ConfigClockSource+0x156>
 8002470:	2b20      	cmp	r3, #32
 8002472:	d867      	bhi.n	8002544 <HAL_TIM_ConfigClockSource+0x168>
 8002474:	2b00      	cmp	r3, #0
 8002476:	d05c      	beq.n	8002532 <HAL_TIM_ConfigClockSource+0x156>
 8002478:	2b10      	cmp	r3, #16
 800247a:	d05a      	beq.n	8002532 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800247c:	e062      	b.n	8002544 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6818      	ldr	r0, [r3, #0]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	6899      	ldr	r1, [r3, #8]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685a      	ldr	r2, [r3, #4]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	f000 f95c 	bl	800274a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80024a0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	68fa      	ldr	r2, [r7, #12]
 80024a8:	609a      	str	r2, [r3, #8]
      break;
 80024aa:	e04e      	b.n	800254a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6818      	ldr	r0, [r3, #0]
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	6899      	ldr	r1, [r3, #8]
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	f000 f945 	bl	800274a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80024ce:	609a      	str	r2, [r3, #8]
      break;
 80024d0:	e03b      	b.n	800254a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6818      	ldr	r0, [r3, #0]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	6859      	ldr	r1, [r3, #4]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	461a      	mov	r2, r3
 80024e0:	f000 f8bc 	bl	800265c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2150      	movs	r1, #80	; 0x50
 80024ea:	4618      	mov	r0, r3
 80024ec:	f000 f913 	bl	8002716 <TIM_ITRx_SetConfig>
      break;
 80024f0:	e02b      	b.n	800254a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6818      	ldr	r0, [r3, #0]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	6859      	ldr	r1, [r3, #4]
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	461a      	mov	r2, r3
 8002500:	f000 f8da 	bl	80026b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2160      	movs	r1, #96	; 0x60
 800250a:	4618      	mov	r0, r3
 800250c:	f000 f903 	bl	8002716 <TIM_ITRx_SetConfig>
      break;
 8002510:	e01b      	b.n	800254a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6818      	ldr	r0, [r3, #0]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	6859      	ldr	r1, [r3, #4]
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	461a      	mov	r2, r3
 8002520:	f000 f89c 	bl	800265c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2140      	movs	r1, #64	; 0x40
 800252a:	4618      	mov	r0, r3
 800252c:	f000 f8f3 	bl	8002716 <TIM_ITRx_SetConfig>
      break;
 8002530:	e00b      	b.n	800254a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4619      	mov	r1, r3
 800253c:	4610      	mov	r0, r2
 800253e:	f000 f8ea 	bl	8002716 <TIM_ITRx_SetConfig>
        break;
 8002542:	e002      	b.n	800254a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002544:	bf00      	nop
 8002546:	e000      	b.n	800254a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002548:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2201      	movs	r2, #1
 800254e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr

08002576 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002576:	b480      	push	{r7}
 8002578:	b083      	sub	sp, #12
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr

08002588 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	bc80      	pop	{r7}
 8002598:	4770      	bx	lr

0800259a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr

080025ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	4a25      	ldr	r2, [pc, #148]	; (8002654 <TIM_Base_SetConfig+0xa8>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d007      	beq.n	80025d4 <TIM_Base_SetConfig+0x28>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025ca:	d003      	beq.n	80025d4 <TIM_Base_SetConfig+0x28>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4a22      	ldr	r2, [pc, #136]	; (8002658 <TIM_Base_SetConfig+0xac>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d108      	bne.n	80025e6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a1a      	ldr	r2, [pc, #104]	; (8002654 <TIM_Base_SetConfig+0xa8>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d007      	beq.n	80025fe <TIM_Base_SetConfig+0x52>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025f4:	d003      	beq.n	80025fe <TIM_Base_SetConfig+0x52>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a17      	ldr	r2, [pc, #92]	; (8002658 <TIM_Base_SetConfig+0xac>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d108      	bne.n	8002610 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002604:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	4313      	orrs	r3, r2
 800260e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	4313      	orrs	r3, r2
 800261c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	68fa      	ldr	r2, [r7, #12]
 8002622:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	689a      	ldr	r2, [r3, #8]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4a07      	ldr	r2, [pc, #28]	; (8002654 <TIM_Base_SetConfig+0xa8>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d103      	bne.n	8002644 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	691a      	ldr	r2, [r3, #16]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	615a      	str	r2, [r3, #20]
}
 800264a:	bf00      	nop
 800264c:	3714      	adds	r7, #20
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr
 8002654:	40012c00 	.word	0x40012c00
 8002658:	40000400 	.word	0x40000400

0800265c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800265c:	b480      	push	{r7}
 800265e:	b087      	sub	sp, #28
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6a1b      	ldr	r3, [r3, #32]
 800266c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	f023 0201 	bic.w	r2, r3, #1
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002686:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	011b      	lsls	r3, r3, #4
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	4313      	orrs	r3, r2
 8002690:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	f023 030a 	bic.w	r3, r3, #10
 8002698:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	4313      	orrs	r3, r2
 80026a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	621a      	str	r2, [r3, #32]
}
 80026ae:	bf00      	nop
 80026b0:	371c      	adds	r7, #28
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr

080026b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6a1b      	ldr	r3, [r3, #32]
 80026c8:	f023 0210 	bic.w	r2, r3, #16
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	699b      	ldr	r3, [r3, #24]
 80026d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6a1b      	ldr	r3, [r3, #32]
 80026da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80026e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	031b      	lsls	r3, r3, #12
 80026e8:	697a      	ldr	r2, [r7, #20]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80026f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	011b      	lsls	r3, r3, #4
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	697a      	ldr	r2, [r7, #20]
 8002704:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	621a      	str	r2, [r3, #32]
}
 800270c:	bf00      	nop
 800270e:	371c      	adds	r7, #28
 8002710:	46bd      	mov	sp, r7
 8002712:	bc80      	pop	{r7}
 8002714:	4770      	bx	lr

08002716 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002716:	b480      	push	{r7}
 8002718:	b085      	sub	sp, #20
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
 800271e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800272c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800272e:	683a      	ldr	r2, [r7, #0]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	4313      	orrs	r3, r2
 8002734:	f043 0307 	orr.w	r3, r3, #7
 8002738:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	609a      	str	r2, [r3, #8]
}
 8002740:	bf00      	nop
 8002742:	3714      	adds	r7, #20
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr

0800274a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800274a:	b480      	push	{r7}
 800274c:	b087      	sub	sp, #28
 800274e:	af00      	add	r7, sp, #0
 8002750:	60f8      	str	r0, [r7, #12]
 8002752:	60b9      	str	r1, [r7, #8]
 8002754:	607a      	str	r2, [r7, #4]
 8002756:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002764:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	021a      	lsls	r2, r3, #8
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	431a      	orrs	r2, r3
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	4313      	orrs	r3, r2
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	4313      	orrs	r3, r2
 8002776:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	697a      	ldr	r2, [r7, #20]
 800277c:	609a      	str	r2, [r3, #8]
}
 800277e:	bf00      	nop
 8002780:	371c      	adds	r7, #28
 8002782:	46bd      	mov	sp, r7
 8002784:	bc80      	pop	{r7}
 8002786:	4770      	bx	lr

08002788 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002798:	2b01      	cmp	r3, #1
 800279a:	d101      	bne.n	80027a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800279c:	2302      	movs	r3, #2
 800279e:	e041      	b.n	8002824 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2202      	movs	r2, #2
 80027ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a14      	ldr	r2, [pc, #80]	; (8002830 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d009      	beq.n	80027f8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027ec:	d004      	beq.n	80027f8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a10      	ldr	r2, [pc, #64]	; (8002834 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d10c      	bne.n	8002812 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	68ba      	ldr	r2, [r7, #8]
 8002806:	4313      	orrs	r3, r2
 8002808:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	68ba      	ldr	r2, [r7, #8]
 8002810:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2201      	movs	r2, #1
 8002816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	3714      	adds	r7, #20
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	40012c00 	.word	0x40012c00
 8002834:	40000400 	.word	0x40000400

08002838 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002840:	bf00      	nop
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	bc80      	pop	{r7}
 8002848:	4770      	bx	lr

0800284a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr

0800285c <__libc_init_array>:
 800285c:	b570      	push	{r4, r5, r6, lr}
 800285e:	2600      	movs	r6, #0
 8002860:	4d0c      	ldr	r5, [pc, #48]	; (8002894 <__libc_init_array+0x38>)
 8002862:	4c0d      	ldr	r4, [pc, #52]	; (8002898 <__libc_init_array+0x3c>)
 8002864:	1b64      	subs	r4, r4, r5
 8002866:	10a4      	asrs	r4, r4, #2
 8002868:	42a6      	cmp	r6, r4
 800286a:	d109      	bne.n	8002880 <__libc_init_array+0x24>
 800286c:	f000 f822 	bl	80028b4 <_init>
 8002870:	2600      	movs	r6, #0
 8002872:	4d0a      	ldr	r5, [pc, #40]	; (800289c <__libc_init_array+0x40>)
 8002874:	4c0a      	ldr	r4, [pc, #40]	; (80028a0 <__libc_init_array+0x44>)
 8002876:	1b64      	subs	r4, r4, r5
 8002878:	10a4      	asrs	r4, r4, #2
 800287a:	42a6      	cmp	r6, r4
 800287c:	d105      	bne.n	800288a <__libc_init_array+0x2e>
 800287e:	bd70      	pop	{r4, r5, r6, pc}
 8002880:	f855 3b04 	ldr.w	r3, [r5], #4
 8002884:	4798      	blx	r3
 8002886:	3601      	adds	r6, #1
 8002888:	e7ee      	b.n	8002868 <__libc_init_array+0xc>
 800288a:	f855 3b04 	ldr.w	r3, [r5], #4
 800288e:	4798      	blx	r3
 8002890:	3601      	adds	r6, #1
 8002892:	e7f2      	b.n	800287a <__libc_init_array+0x1e>
 8002894:	080028ec 	.word	0x080028ec
 8002898:	080028ec 	.word	0x080028ec
 800289c:	080028ec 	.word	0x080028ec
 80028a0:	080028f0 	.word	0x080028f0

080028a4 <memset>:
 80028a4:	4603      	mov	r3, r0
 80028a6:	4402      	add	r2, r0
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d100      	bne.n	80028ae <memset+0xa>
 80028ac:	4770      	bx	lr
 80028ae:	f803 1b01 	strb.w	r1, [r3], #1
 80028b2:	e7f9      	b.n	80028a8 <memset+0x4>

080028b4 <_init>:
 80028b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028b6:	bf00      	nop
 80028b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028ba:	bc08      	pop	{r3}
 80028bc:	469e      	mov	lr, r3
 80028be:	4770      	bx	lr

080028c0 <_fini>:
 80028c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028c2:	bf00      	nop
 80028c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028c6:	bc08      	pop	{r3}
 80028c8:	469e      	mov	lr, r3
 80028ca:	4770      	bx	lr
