conway_top_vga_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/conway_top/ip/conway_top_vga_controller_0_0/sim/conway_top_vga_controller_0_0.vhd,incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"
conway_top_pattern_generator_0_1.vhd,vhdl,xil_defaultlib,../../../bd/conway_top/ip/conway_top_pattern_generator_0_1/sim/conway_top_pattern_generator_0_1.vhd,incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"
conway_top_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/conway_top/ip/conway_top_clk_wiz_0_0/conway_top_clk_wiz_0_0_clk_wiz.v,incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"
conway_top_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/conway_top/ip/conway_top_clk_wiz_0_0/conway_top_clk_wiz_0_0.v,incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"
conway_top_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/conway_top/ip/conway_top_proc_sys_reset_0_0/sim/conway_top_proc_sys_reset_0_0.vhd,incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"
conway_top_conway_game_0_0.vhd,vhdl,xil_defaultlib,../../../bd/conway_top/ip/conway_top_conway_game_0_0/sim/conway_top_conway_game_0_0.vhd,incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"
conway_top_vga_mux_0_0.vhd,vhdl,xil_defaultlib,../../../bd/conway_top/ip/conway_top_vga_mux_0_0/sim/conway_top_vga_mux_0_0.vhd,incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"
conway_top_input_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/conway_top/ip/conway_top_input_ctrl_0_0/sim/conway_top_input_ctrl_0_0.vhd,incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"
conway_top.vhd,vhdl,xil_defaultlib,../../../bd/conway_top/sim/conway_top.vhd,incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"incdir="../../../../fpga_conway.gen/sources_1/bd/conway_top/ipshared/3cbc"
glbl.v,Verilog,xil_defaultlib,glbl.v
