<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Apr 29 21:04:55 2018" VIVADOVERSION="2016.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="system" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ck_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ck_p" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef"/>
    <PORT DIR="O" NAME="adc_enc_p_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="adc_enc_n_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="adc_csn_o" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="dac_pwm_o" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="reset_rtl" SIGIS="rst"/>
    <PORT DIR="O" NAME="dac_rst_o" SIGIS="undef"/>
    <PORT DIR="O" LEFT="13" NAME="dac_dat_o" RIGHT="0" SIGIS="undef" SIGNAME="dac_switch_0_dac_data_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dac_switch_0" PORT="dac_data_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dac_sel_o" SIGIS="undef" SIGNAME="dac_switch_0_select_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dac_switch_0" PORT="select_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dac_clk_o" SIGIS="undef" SIGNAME="dac_switch_0_ddr_clk_o1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dac_switch_0" PORT="ddr_clk_o1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dac_wrt_o" SIGIS="undef" SIGNAME="dac_switch_0_ddr_clk_o2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dac_switch_0" PORT="ddr_clk_o2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="13" NAME="adc_dat_b_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc_dat_b_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_2comp_0" PORT="adc_b_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="13" NAME="adc_dat_a_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc_dat_a_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_2comp_0" PORT="adc_a_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="exp_n_tri_io" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_exp_n_tri_io">
      <CONNECTIONS>
        <CONNECTION INSTANCE="digital_IO_connect_0" PORT="io_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="exp_p_tri_io" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_exp_p_tri_io">
      <CONNECTIONS>
        <CONNECTION INSTANCE="digital_IO_connect_0" PORT="io_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="daisy_n_i0" SIGIS="undef" SIGNAME="External_Ports_daisy_n_i0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="daisy_p_i0" SIGIS="undef" SIGNAME="External_Ports_daisy_p_i0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="daisy_p_o0" RIGHT="0" SIGIS="undef" SIGNAME="util_ds_buf_2_OBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_2" PORT="OBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="daisy_n_o0" RIGHT="0" SIGIS="undef" SIGNAME="util_ds_buf_2_OBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_2" PORT="OBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="daisy_p_o1" RIGHT="0" SIGIS="undef" SIGNAME="util_ds_buf_3_OBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_3" PORT="OBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="daisy_n_o1" RIGHT="0" SIGIS="undef" SIGNAME="util_ds_buf_3_OBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_3" PORT="OBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="adc_clk_n_i" SIGIS="undef" SIGNAME="External_Ports_adc_clk_n_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="adc_clk_p_i" SIGIS="undef" SIGNAME="External_Ports_adc_clk_p_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="daisy_p_i1" SIGIS="undef" SIGNAME="External_Ports_daisy_p_i1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_in1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="daisy_n_i1" SIGIS="undef" SIGNAME="External_Ports_daisy_n_i1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_in1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="led_o" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_counter_min">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="counter_min"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="ps_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR">
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_cas_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_cke"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_ck_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_ck_p"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_cs_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_reset_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_odt"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_ras_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_we_n"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR_ba"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_addr"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR_dm"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_dq"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_dqs_n"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_dqs_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ps_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="MIO" PHYSICAL="FIXED_IO_mio"/>
        <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="FIXED_IO_ddr_vrn"/>
        <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="FIXED_IO_ddr_vrp"/>
        <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="FIXED_IO_ps_srstb"/>
        <PORTMAP LOGICAL="PS_CLK" PHYSICAL="FIXED_IO_ps_clk"/>
        <PORTMAP LOGICAL="PS_PORB" PHYSICAL="FIXED_IO_ps_porb"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="Vp_Vn" TYPE="TARGET">
      <PORTMAPS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="Vaux0" TYPE="TARGET">
      <PORTMAPS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="Vaux1" TYPE="TARGET">
      <PORTMAPS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="Vaux9" TYPE="TARGET">
      <PORTMAPS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="Vaux8" TYPE="TARGET">
      <PORTMAPS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/DDS/c_addsub_0" HWVERSION="12.0" INSTANCE="DDS_c_addsub_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_addsub" VLNV="xilinx.com:ip:c_addsub:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_ADD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_B_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="0000000000000000"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_CE_OVERRIDES_BYPASS" VALUE="1"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_OUT" VALUE="0"/>
        <PARAMETER NAME="C_BORROW_LOW" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_c_addsub_0_2"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="A_Type" VALUE="Signed"/>
        <PARAMETER NAME="B_Type" VALUE="Signed"/>
        <PARAMETER NAME="A_Width" VALUE="16"/>
        <PARAMETER NAME="B_Width" VALUE="16"/>
        <PARAMETER NAME="Add_Mode" VALUE="Add"/>
        <PARAMETER NAME="Out_Width" VALUE="16"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="B_Constant" VALUE="false"/>
        <PARAMETER NAME="B_Value" VALUE="0000000000000000"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="C_Out" VALUE="false"/>
        <PARAMETER NAME="Borrow_Sense" VALUE="Active_Low"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Sync_Ctrl_Priority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="Bypass_CE_Priority" VALUE="CE_Overrides_Bypass"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="DDS_phase_gen_count_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_phase_gen" PORT="count_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="memory_interface_settings_mod_phase_def_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_mod_phase_def" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S" RIGHT="0" SIGIS="data" SIGNAME="DDS_c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_dds_compiler_1" PORT="s_axis_phase_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/DDS/dds_compiler_0" HWVERSION="6.0" INSTANCE="DDS_dds_compiler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dds_compiler" VLNV="xilinx.com:ip:dds_compiler:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_MODE_OF_OPERATION" VALUE="0"/>
        <PARAMETER NAME="C_MODULUS" VALUE="9"/>
        <PARAMETER NAME="C_ACCUMULATOR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_PHASE_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PHASEGEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINCOS" VALUE="1"/>
        <PARAMETER NAME="C_LATENCY" VALUE="6"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_NEGATIVE_COSINE" VALUE="0"/>
        <PARAMETER NAME="C_NEGATIVE_SINE" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_SHAPING" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUTS_REQUIRED" VALUE="2"/>
        <PARAMETER NAME="C_OUTPUT_FORM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_ANGLE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_INCREMENT" VALUE="3"/>
        <PARAMETER NAME="C_PHASE_INCREMENT_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_RESYNC" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_OPTIMISE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_USE_DSP48" VALUE="0"/>
        <PARAMETER NAME="C_POR_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AMPLITUDE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_PHASE" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_CONFIG" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_DATA" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_CHAN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_dds_compiler_0_0"/>
        <PARAMETER NAME="PartsPresent" VALUE="SIN_COS_LUT_only"/>
        <PARAMETER NAME="DDS_Clock_Rate" VALUE="100"/>
        <PARAMETER NAME="Channels" VALUE="1"/>
        <PARAMETER NAME="Mode_of_Operation" VALUE="Standard"/>
        <PARAMETER NAME="Modulus" VALUE="9"/>
        <PARAMETER NAME="Parameter_Entry" VALUE="Hardware_Parameters"/>
        <PARAMETER NAME="Spurious_Free_Dynamic_Range" VALUE="45"/>
        <PARAMETER NAME="Frequency_Resolution" VALUE="0.4"/>
        <PARAMETER NAME="Noise_Shaping" VALUE="None"/>
        <PARAMETER NAME="Phase_Width" VALUE="16"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Phase_Increment" VALUE="Streaming"/>
        <PARAMETER NAME="Resync" VALUE="false"/>
        <PARAMETER NAME="Phase_offset" VALUE="None"/>
        <PARAMETER NAME="Output_Selection" VALUE="Sine_and_Cosine"/>
        <PARAMETER NAME="Negative_Sine" VALUE="false"/>
        <PARAMETER NAME="Negative_Cosine" VALUE="false"/>
        <PARAMETER NAME="Amplitude_Mode" VALUE="Full_Range"/>
        <PARAMETER NAME="Memory_Type" VALUE="Auto"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Auto"/>
        <PARAMETER NAME="DSP48_Use" VALUE="Minimal"/>
        <PARAMETER NAME="Has_Phase_Out" VALUE="false"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_PHASE_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="OUTPUT_FORM" VALUE="Twos_Complement"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Auto"/>
        <PARAMETER NAME="Latency" VALUE="6"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Output_Frequency1" VALUE="0"/>
        <PARAMETER NAME="PINC1" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles1" VALUE="0"/>
        <PARAMETER NAME="POFF1" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency2" VALUE="0"/>
        <PARAMETER NAME="PINC2" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles2" VALUE="0"/>
        <PARAMETER NAME="POFF2" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency3" VALUE="0"/>
        <PARAMETER NAME="PINC3" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles3" VALUE="0"/>
        <PARAMETER NAME="POFF3" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency4" VALUE="0"/>
        <PARAMETER NAME="PINC4" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles4" VALUE="0"/>
        <PARAMETER NAME="POFF4" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency5" VALUE="0"/>
        <PARAMETER NAME="PINC5" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles5" VALUE="0"/>
        <PARAMETER NAME="POFF5" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency6" VALUE="0"/>
        <PARAMETER NAME="PINC6" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles6" VALUE="0"/>
        <PARAMETER NAME="POFF6" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency7" VALUE="0"/>
        <PARAMETER NAME="PINC7" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles7" VALUE="0"/>
        <PARAMETER NAME="POFF7" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency8" VALUE="0"/>
        <PARAMETER NAME="PINC8" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles8" VALUE="0"/>
        <PARAMETER NAME="POFF8" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency9" VALUE="0"/>
        <PARAMETER NAME="PINC9" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles9" VALUE="0"/>
        <PARAMETER NAME="POFF9" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency10" VALUE="0"/>
        <PARAMETER NAME="PINC10" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles10" VALUE="0"/>
        <PARAMETER NAME="POFF10" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency11" VALUE="0"/>
        <PARAMETER NAME="PINC11" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles11" VALUE="0"/>
        <PARAMETER NAME="POFF11" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency12" VALUE="0"/>
        <PARAMETER NAME="PINC12" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles12" VALUE="0"/>
        <PARAMETER NAME="POFF12" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency13" VALUE="0"/>
        <PARAMETER NAME="PINC13" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles13" VALUE="0"/>
        <PARAMETER NAME="POFF13" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency14" VALUE="0"/>
        <PARAMETER NAME="PINC14" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles14" VALUE="0"/>
        <PARAMETER NAME="POFF14" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency15" VALUE="0"/>
        <PARAMETER NAME="PINC15" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles15" VALUE="0"/>
        <PARAMETER NAME="POFF15" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency16" VALUE="0"/>
        <PARAMETER NAME="PINC16" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles16" VALUE="0"/>
        <PARAMETER NAME="POFF16" VALUE="0"/>
        <PARAMETER NAME="POR_mode" VALUE="false"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="explicit_period" VALUE="false"/>
        <PARAMETER NAME="period" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_phase_tvalid" SIGIS="undef" SIGNAME="DDS_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_out_val_0" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_phase_tdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_freq_doubler_0_phase_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_freq_doubler_0" PORT="phase_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_dds_compiler_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_split_AXI_0" PORT="in_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_PHASE" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_phase_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_phase_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/DDS/dds_compiler_1" HWVERSION="6.0" INSTANCE="DDS_dds_compiler_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dds_compiler" VLNV="xilinx.com:ip:dds_compiler:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_MODE_OF_OPERATION" VALUE="0"/>
        <PARAMETER NAME="C_MODULUS" VALUE="9"/>
        <PARAMETER NAME="C_ACCUMULATOR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_PHASE_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PHASEGEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINCOS" VALUE="1"/>
        <PARAMETER NAME="C_LATENCY" VALUE="6"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_NEGATIVE_COSINE" VALUE="0"/>
        <PARAMETER NAME="C_NEGATIVE_SINE" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_SHAPING" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUTS_REQUIRED" VALUE="2"/>
        <PARAMETER NAME="C_OUTPUT_FORM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_ANGLE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_INCREMENT" VALUE="2"/>
        <PARAMETER NAME="C_PHASE_INCREMENT_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_RESYNC" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_OPTIMISE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_USE_DSP48" VALUE="0"/>
        <PARAMETER NAME="C_POR_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AMPLITUDE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_PHASE" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_CONFIG" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_DATA" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_CHAN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_dds_compiler_0_1"/>
        <PARAMETER NAME="PartsPresent" VALUE="SIN_COS_LUT_only"/>
        <PARAMETER NAME="DDS_Clock_Rate" VALUE="100"/>
        <PARAMETER NAME="Channels" VALUE="1"/>
        <PARAMETER NAME="Mode_of_Operation" VALUE="Standard"/>
        <PARAMETER NAME="Modulus" VALUE="9"/>
        <PARAMETER NAME="Parameter_Entry" VALUE="Hardware_Parameters"/>
        <PARAMETER NAME="Spurious_Free_Dynamic_Range" VALUE="45"/>
        <PARAMETER NAME="Frequency_Resolution" VALUE="0.4"/>
        <PARAMETER NAME="Noise_Shaping" VALUE="None"/>
        <PARAMETER NAME="Phase_Width" VALUE="16"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Phase_Increment" VALUE="Fixed"/>
        <PARAMETER NAME="Resync" VALUE="false"/>
        <PARAMETER NAME="Phase_offset" VALUE="None"/>
        <PARAMETER NAME="Output_Selection" VALUE="Sine_and_Cosine"/>
        <PARAMETER NAME="Negative_Sine" VALUE="false"/>
        <PARAMETER NAME="Negative_Cosine" VALUE="false"/>
        <PARAMETER NAME="Amplitude_Mode" VALUE="Full_Range"/>
        <PARAMETER NAME="Memory_Type" VALUE="Auto"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Auto"/>
        <PARAMETER NAME="DSP48_Use" VALUE="Minimal"/>
        <PARAMETER NAME="Has_Phase_Out" VALUE="false"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_PHASE_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="OUTPUT_FORM" VALUE="Twos_Complement"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Auto"/>
        <PARAMETER NAME="Latency" VALUE="6"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Output_Frequency1" VALUE="0"/>
        <PARAMETER NAME="PINC1" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles1" VALUE="0"/>
        <PARAMETER NAME="POFF1" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency2" VALUE="0"/>
        <PARAMETER NAME="PINC2" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles2" VALUE="0"/>
        <PARAMETER NAME="POFF2" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency3" VALUE="0"/>
        <PARAMETER NAME="PINC3" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles3" VALUE="0"/>
        <PARAMETER NAME="POFF3" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency4" VALUE="0"/>
        <PARAMETER NAME="PINC4" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles4" VALUE="0"/>
        <PARAMETER NAME="POFF4" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency5" VALUE="0"/>
        <PARAMETER NAME="PINC5" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles5" VALUE="0"/>
        <PARAMETER NAME="POFF5" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency6" VALUE="0"/>
        <PARAMETER NAME="PINC6" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles6" VALUE="0"/>
        <PARAMETER NAME="POFF6" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency7" VALUE="0"/>
        <PARAMETER NAME="PINC7" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles7" VALUE="0"/>
        <PARAMETER NAME="POFF7" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency8" VALUE="0"/>
        <PARAMETER NAME="PINC8" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles8" VALUE="0"/>
        <PARAMETER NAME="POFF8" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency9" VALUE="0"/>
        <PARAMETER NAME="PINC9" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles9" VALUE="0"/>
        <PARAMETER NAME="POFF9" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency10" VALUE="0"/>
        <PARAMETER NAME="PINC10" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles10" VALUE="0"/>
        <PARAMETER NAME="POFF10" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency11" VALUE="0"/>
        <PARAMETER NAME="PINC11" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles11" VALUE="0"/>
        <PARAMETER NAME="POFF11" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency12" VALUE="0"/>
        <PARAMETER NAME="PINC12" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles12" VALUE="0"/>
        <PARAMETER NAME="POFF12" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency13" VALUE="0"/>
        <PARAMETER NAME="PINC13" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles13" VALUE="0"/>
        <PARAMETER NAME="POFF13" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency14" VALUE="0"/>
        <PARAMETER NAME="PINC14" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles14" VALUE="0"/>
        <PARAMETER NAME="POFF14" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency15" VALUE="0"/>
        <PARAMETER NAME="PINC15" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles15" VALUE="0"/>
        <PARAMETER NAME="POFF15" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency16" VALUE="0"/>
        <PARAMETER NAME="PINC16" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles16" VALUE="0"/>
        <PARAMETER NAME="POFF16" VALUE="0"/>
        <PARAMETER NAME="POR_mode" VALUE="false"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="explicit_period" VALUE="false"/>
        <PARAMETER NAME="period" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_phase_tvalid" SIGIS="undef" SIGNAME="DDS_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_out_val_0" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_phase_tdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_c_addsub_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_dds_compiler_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_split_AXI_1" PORT="in_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_PHASE" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_phase_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_phase_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/DDS/freq_doubler_0" HWVERSION="1.0" INSTANCE="DDS_freq_doubler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="freq_doubler" VLNV="xilinx.com:module_ref:freq_doubler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_freq_doubler_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="phase_in" RIGHT="0" SIGIS="undef" SIGNAME="DDS_phase_gen_count_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_phase_gen" PORT="count_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="phase_out" RIGHT="0" SIGIS="undef" SIGNAME="DDS_freq_doubler_0_phase_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_dds_compiler_0" PORT="s_axis_phase_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freq_double" SIGIS="undef" SIGNAME="mode_control_0_freq_double">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="freq_double"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/DDS/out_val_0" HWVERSION="1.0" INSTANCE="DDS_out_val_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="out_val" VLNV="xilinx.com:module_ref:out_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="1"/>
        <PARAMETER NAME="value" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_out_val_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="DDS_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_dds_compiler_0" PORT="s_axis_phase_tvalid"/>
            <CONNECTION INSTANCE="DDS_dds_compiler_1" PORT="s_axis_phase_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/DDS/phase_gen" HWVERSION="1.0" INSTANCE="DDS_phase_gen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="two_clk_accum" VLNV="xilinx.com:module_ref:two_clk_accum:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="inc_bits" VALUE="32"/>
        <PARAMETER NAME="count_bits" VALUE="32"/>
        <PARAMETER NAME="out_bits" VALUE="16"/>
        <PARAMETER NAME="out_bus_size" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_two_clk_accum_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="count_clk" SIGIS="clk" SIGNAME="clk_switch_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_switch_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="out_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_i" SIGIS="undef" SIGNAME="mode_control_0_sync_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="sync_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inc_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_phase_inc_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_phase_inc" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="count_out" RIGHT="0" SIGIS="undef" SIGNAME="DDS_phase_gen_count_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_c_addsub_0" PORT="A"/>
            <CONNECTION INSTANCE="DDS_freq_doubler_0" PORT="phase_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/DDS/split_AXI_0" HWVERSION="1.0" INSTANCE="DDS_split_AXI_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="split_AXI" VLNV="xilinx.com:module_ref:split_AXI:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="OUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_split_AXI_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="ch_a_out" RIGHT="0" SIGIS="undef" SIGNAME="DDS_split_AXI_0_ch_a_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_mult_gen_0" PORT="B"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_mult_gen_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch_b_out" RIGHT="0" SIGIS="undef" SIGNAME="DDS_split_AXI_0_ch_b_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_mult_gen_0" PORT="B"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_mult_gen_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_data" RIGHT="0" SIGIS="undef" SIGNAME="DDS_dds_compiler_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_dds_compiler_0" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/DDS/split_AXI_1" HWVERSION="1.0" INSTANCE="DDS_split_AXI_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="split_AXI" VLNV="xilinx.com:module_ref:split_AXI:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="OUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_split_AXI_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="ch_a_out" RIGHT="0" SIGIS="undef" SIGNAME="DDS_split_AXI_1_ch_a_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sweep_cos_gen" PORT="A"/>
            <CONNECTION INSTANCE="mode_control_0" PORT="sweep_mod_raw_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch_b_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="in_data" RIGHT="0" SIGIS="undef" SIGNAME="DDS_dds_compiler_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_dds_compiler_1" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/adc_2comp_0" HWVERSION="1.0" INSTANCE="adc_2comp_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adc_2comp" VLNV="xilinx.com:module_ref:adc_2comp:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="bits" VALUE="14"/>
        <PARAMETER NAME="Component_Name" VALUE="system_adc_2comp_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="13" NAME="adc_a_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc_dat_a_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc_dat_a_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="adc_b_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc_dat_b_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc_dat_b_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="adc_a_o" RIGHT="0" SIGIS="undef" SIGNAME="adc_2comp_0_adc_a_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_mult_gen_0" PORT="A"/>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_mult_gen_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="adc_b_o" RIGHT="0" SIGIS="undef" SIGNAME="adc_2comp_0_adc_b_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_mult_gen_0" PORT="A"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_mult_gen_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/averaging_timer" HWVERSION="1.0" INSTANCE="averaging_timer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="two_clk_accum" VLNV="xilinx.com:module_ref:two_clk_accum:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="inc_bits" VALUE="32"/>
        <PARAMETER NAME="count_bits" VALUE="32"/>
        <PARAMETER NAME="out_bits" VALUE="32"/>
        <PARAMETER NAME="out_bus_size" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_two_clk_accum_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="count_clk" SIGIS="clk" SIGNAME="clk_switch_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_switch_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="out_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_i" SIGIS="undef" SIGNAME="mode_control_0_sync_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="sync_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inc_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_avg_inc_cnt_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_avg_inc_cnt" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="count_out" RIGHT="0" SIGIS="undef" SIGNAME="averaging_timer_count_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_simple_summation_0" PORT="counter"/>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_simple_summation_0" PORT="counter"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_simple_summation_0" PORT="counter"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_simple_summation_0" PORT="counter"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/Lock_in_X/moving_average_0" HWVERSION="1.0" INSTANCE="ch_a_processing_Lock_in_X_moving_average_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="moving_average" VLNV="xilinx.com:module_ref:moving_average:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="24"/>
        <PARAMETER NAME="out_bits" VALUE="24"/>
        <PARAMETER NAME="log2_samples" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="system_moving_average_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="in_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_X_mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_mult_gen_1" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="ch_a_processing_Lock_in_X_simple_summation_0_cnt_timer">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_simple_summation_0" PORT="cnt_timer"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_X_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="ch_a_X_in"/>
            <CONNECTION INSTANCE="memory_interface_ch_a_x" PORT="data_in"/>
            <CONNECTION INSTANCE="ch_a_processing_mult_gen_1" PORT="B"/>
            <CONNECTION INSTANCE="ch_a_processing_mult_gen_1" PORT="A"/>
            <CONNECTION INSTANCE="ch_a_processing_comb_AXI_0" PORT="ch_a_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/Lock_in_X/mult_gen_0" HWVERSION="12.0" INSTANCE="ch_a_processing_Lock_in_X_mult_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="3"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="28"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="5"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_0_0"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="14"/>
        <PARAMETER NAME="PortBType" VALUE="Signed"/>
        <PARAMETER NAME="PortBWidth" VALUE="16"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="28"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="5"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="3"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="adc_2comp_0_adc_a_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_2comp_0" PORT="adc_a_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="DDS_split_AXI_0_ch_a_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_split_AXI_0" PORT="ch_a_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_Lock_in_X_mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_simple_summation_0" PORT="in_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/Lock_in_X/mult_gen_1" HWVERSION="12.0" INSTANCE="ch_a_processing_Lock_in_X_mult_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="56"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="55"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="32"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_1_0"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="56"/>
        <PARAMETER NAME="PortBType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortBWidth" VALUE="32"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="55"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="32"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="8"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="55" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_Lock_in_X_simple_summation_0_sum_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_simple_summation_0" PORT="sum_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="memory_interface_settings_avg_inc_cnt_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_avg_inc_cnt" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_Lock_in_X_mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_moving_average_0" PORT="in_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/Lock_in_X/simple_summation_0" HWVERSION="1.0" INSTANCE="ch_a_processing_Lock_in_X_simple_summation_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="simple_summation" VLNV="xilinx.com:module_ref:simple_summation:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="dat_in_bits" VALUE="24"/>
        <PARAMETER NAME="cnt_in_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_simple_summation_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="in_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_X_mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_mult_gen_0" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="counter" RIGHT="0" SIGIS="undef" SIGNAME="averaging_timer_count_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="averaging_timer" PORT="count_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="55" NAME="sum_out" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_X_simple_summation_0_sum_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_mult_gen_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cnt_timer" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_X_simple_summation_0_cnt_timer">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_moving_average_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/Lock_in_Y/moving_average_0" HWVERSION="1.0" INSTANCE="ch_a_processing_Lock_in_Y_moving_average_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="moving_average" VLNV="xilinx.com:module_ref:moving_average:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="24"/>
        <PARAMETER NAME="out_bits" VALUE="24"/>
        <PARAMETER NAME="log2_samples" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="system_moving_average_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="in_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_Y_mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_mult_gen_1" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="ch_a_processing_Lock_in_Y_simple_summation_0_cnt_timer">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_simple_summation_0" PORT="cnt_timer"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_Y_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="ch_a_Y_in"/>
            <CONNECTION INSTANCE="memory_interface_ch_a_y" PORT="data_in"/>
            <CONNECTION INSTANCE="ch_a_processing_mult_gen_0" PORT="B"/>
            <CONNECTION INSTANCE="ch_a_processing_mult_gen_0" PORT="A"/>
            <CONNECTION INSTANCE="ch_a_processing_comb_AXI_0" PORT="ch_b_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/Lock_in_Y/mult_gen_0" HWVERSION="12.0" INSTANCE="ch_a_processing_Lock_in_Y_mult_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="3"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="28"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="5"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_0_3"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="14"/>
        <PARAMETER NAME="PortBType" VALUE="Signed"/>
        <PARAMETER NAME="PortBWidth" VALUE="16"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="28"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="5"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="3"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="adc_2comp_0_adc_a_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_2comp_0" PORT="adc_a_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="DDS_split_AXI_0_ch_b_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_split_AXI_0" PORT="ch_b_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_Lock_in_Y_mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_simple_summation_0" PORT="in_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/Lock_in_Y/mult_gen_1" HWVERSION="12.0" INSTANCE="ch_a_processing_Lock_in_Y_mult_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="56"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="55"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="32"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_1_3"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="56"/>
        <PARAMETER NAME="PortBType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortBWidth" VALUE="32"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="55"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="32"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="8"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="55" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_Lock_in_Y_simple_summation_0_sum_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_simple_summation_0" PORT="sum_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="memory_interface_settings_avg_inc_cnt_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_avg_inc_cnt" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_Lock_in_Y_mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_moving_average_0" PORT="in_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/Lock_in_Y/simple_summation_0" HWVERSION="1.0" INSTANCE="ch_a_processing_Lock_in_Y_simple_summation_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="simple_summation" VLNV="xilinx.com:module_ref:simple_summation:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="dat_in_bits" VALUE="24"/>
        <PARAMETER NAME="cnt_in_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_simple_summation_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="in_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_Y_mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_mult_gen_0" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="counter" RIGHT="0" SIGIS="undef" SIGNAME="averaging_timer_count_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="averaging_timer" PORT="count_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="55" NAME="sum_out" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_Y_simple_summation_0_sum_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_mult_gen_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cnt_timer" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_Y_simple_summation_0_cnt_timer">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_moving_average_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/atan" HWVERSION="6.0" INSTANCE="ch_a_processing_atan" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cordic" VLNV="xilinx.com:ip:cordic:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCHITECTURE" VALUE="1"/>
        <PARAMETER NAME="C_CORDIC_FUNCTION" VALUE="3"/>
        <PARAMETER NAME="C_COARSE_ROTATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_ITERATIONS" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_PHASE_FORMAT" VALUE="1"/>
        <PARAMETER NAME="C_PIPELINE_MODE" VALUE="-1"/>
        <PARAMETER NAME="C_PRECISION" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="0"/>
        <PARAMETER NAME="C_SCALE_COMP" VALUE="0"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_cordic_1_0"/>
        <PARAMETER NAME="Functional_Selection" VALUE="Arc_Tan"/>
        <PARAMETER NAME="Architectural_Configuration" VALUE="Word_Serial"/>
        <PARAMETER NAME="Pipelining_Mode" VALUE="Optimal"/>
        <PARAMETER NAME="Data_Format" VALUE="SignedFraction"/>
        <PARAMETER NAME="Phase_Format" VALUE="Scaled_Radians"/>
        <PARAMETER NAME="Input_Width" VALUE="24"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Round_Mode" VALUE="Truncate"/>
        <PARAMETER NAME="Iterations" VALUE="0"/>
        <PARAMETER NAME="Precision" VALUE="0"/>
        <PARAMETER NAME="Coarse_Rotation" VALUE="true"/>
        <PARAMETER NAME="Compensation_Scaling" VALUE="No_Scale_Compensation"/>
        <PARAMETER NAME="cartesian_has_tuser" VALUE="false"/>
        <PARAMETER NAME="cartesian_tuser_width" VALUE="1"/>
        <PARAMETER NAME="cartesian_has_tlast" VALUE="false"/>
        <PARAMETER NAME="phase_has_tuser" VALUE="false"/>
        <PARAMETER NAME="phase_tuser_width" VALUE="1"/>
        <PARAMETER NAME="phase_has_tlast" VALUE="false"/>
        <PARAMETER NAME="flow_control" VALUE="NonBlocking"/>
        <PARAMETER NAME="optimize_goal" VALUE="Performance"/>
        <PARAMETER NAME="out_tready" VALUE="false"/>
        <PARAMETER NAME="out_tlast_behv" VALUE="Null"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tvalid" SIGIS="undef" SIGNAME="ch_a_processing_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_out_val_0" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_cartesian_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="47" NAME="s_axis_cartesian_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_comb_AXI_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_comb_AXI_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_atan_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="ch_a_phase_in"/>
            <CONNECTION INSTANCE="memory_interface_ch_a_phase" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_CARTESIAN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_cartesian_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_cartesian_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_cartesian_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type generated dependency polar_mag_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_mag_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_mag_fractwidth format long minimum {} maximum {}} value -2} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_phase {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_phase_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type generated dependency polar_phase_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_phase_fractwidth format long minimum {} maximum {}} value 21} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/c_addsub_0" HWVERSION="12.0" INSTANCE="ch_a_processing_c_addsub_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_addsub" VLNV="xilinx.com:ip:c_addsub:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
        <PARAMETER NAME="C_ADD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_B_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_CE_OVERRIDES_BYPASS" VALUE="1"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_OUT" VALUE="0"/>
        <PARAMETER NAME="C_BORROW_LOW" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_c_addsub_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="A_Type" VALUE="Signed"/>
        <PARAMETER NAME="B_Type" VALUE="Signed"/>
        <PARAMETER NAME="A_Width" VALUE="48"/>
        <PARAMETER NAME="B_Width" VALUE="48"/>
        <PARAMETER NAME="Add_Mode" VALUE="Add"/>
        <PARAMETER NAME="Out_Width" VALUE="48"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Automatic"/>
        <PARAMETER NAME="Latency" VALUE="4"/>
        <PARAMETER NAME="B_Constant" VALUE="false"/>
        <PARAMETER NAME="B_Value" VALUE="000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="C_Out" VALUE="false"/>
        <PARAMETER NAME="Borrow_Sense" VALUE="Active_Low"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Sync_Ctrl_Priority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="Bypass_CE_Priority" VALUE="CE_Overrides_Bypass"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="47" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_mult_gen_0" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_mult_gen_1" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="S" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_sqrt" PORT="s_axis_cartesian_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/comb_AXI_0" HWVERSION="1.0" INSTANCE="ch_a_processing_comb_AXI_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="comb_AXI" VLNV="xilinx.com:module_ref:comb_AXI:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="OUT_DATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="IN_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="fract" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_comb_AXI_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="ch_a_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_X_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ch_b_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_Y_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="out_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_comb_AXI_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_atan" PORT="s_axis_cartesian_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/mult_gen_0" HWVERSION="12.0" INSTANCE="ch_a_processing_mult_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="47"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="0"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_0_2"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="24"/>
        <PARAMETER NAME="PortBType" VALUE="Signed"/>
        <PARAMETER NAME="PortBWidth" VALUE="24"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="47"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="0"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="4"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_Lock_in_Y_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_Lock_in_Y_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_c_addsub_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/mult_gen_1" HWVERSION="12.0" INSTANCE="ch_a_processing_mult_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="47"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="0"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_0_4"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="24"/>
        <PARAMETER NAME="PortBType" VALUE="Signed"/>
        <PARAMETER NAME="PortBWidth" VALUE="24"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="47"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="0"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="4"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_Lock_in_X_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_Lock_in_X_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="ch_a_processing_mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_c_addsub_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/out_val_0" HWVERSION="1.0" INSTANCE="ch_a_processing_out_val_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="out_val" VLNV="xilinx.com:module_ref:out_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="1"/>
        <PARAMETER NAME="value" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_out_val_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_sqrt" PORT="s_axis_cartesian_tvalid"/>
            <CONNECTION INSTANCE="ch_a_processing_atan" PORT="s_axis_cartesian_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_a_processing/sqrt" HWVERSION="6.0" INSTANCE="ch_a_processing_sqrt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cordic" VLNV="xilinx.com:ip:cordic:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCHITECTURE" VALUE="2"/>
        <PARAMETER NAME="C_CORDIC_FUNCTION" VALUE="6"/>
        <PARAMETER NAME="C_COARSE_ROTATE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="47"/>
        <PARAMETER NAME="C_ITERATIONS" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_PHASE_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_MODE" VALUE="-1"/>
        <PARAMETER NAME="C_PRECISION" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="0"/>
        <PARAMETER NAME="C_SCALE_COMP" VALUE="0"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_cordic_0_1"/>
        <PARAMETER NAME="Functional_Selection" VALUE="Square_Root"/>
        <PARAMETER NAME="Architectural_Configuration" VALUE="Parallel"/>
        <PARAMETER NAME="Pipelining_Mode" VALUE="Optimal"/>
        <PARAMETER NAME="Data_Format" VALUE="UnsignedInteger"/>
        <PARAMETER NAME="Phase_Format" VALUE="Radians"/>
        <PARAMETER NAME="Input_Width" VALUE="47"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Round_Mode" VALUE="Truncate"/>
        <PARAMETER NAME="Iterations" VALUE="0"/>
        <PARAMETER NAME="Precision" VALUE="0"/>
        <PARAMETER NAME="Coarse_Rotation" VALUE="false"/>
        <PARAMETER NAME="Compensation_Scaling" VALUE="No_Scale_Compensation"/>
        <PARAMETER NAME="cartesian_has_tuser" VALUE="false"/>
        <PARAMETER NAME="cartesian_tuser_width" VALUE="1"/>
        <PARAMETER NAME="cartesian_has_tlast" VALUE="false"/>
        <PARAMETER NAME="phase_has_tuser" VALUE="false"/>
        <PARAMETER NAME="phase_tuser_width" VALUE="1"/>
        <PARAMETER NAME="phase_has_tlast" VALUE="false"/>
        <PARAMETER NAME="flow_control" VALUE="NonBlocking"/>
        <PARAMETER NAME="optimize_goal" VALUE="Performance"/>
        <PARAMETER NAME="out_tready" VALUE="false"/>
        <PARAMETER NAME="out_tlast_behv" VALUE="Null"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tvalid" SIGIS="undef" SIGNAME="ch_a_processing_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_out_val_0" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_cartesian_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_c_addsub_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_sqrt_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="ch_a_amp_in"/>
            <CONNECTION INSTANCE="memory_interface_ch_a_amp" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_CARTESIAN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_cartesian_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_cartesian_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency real_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/Lock_in_X/moving_average_0" HWVERSION="1.0" INSTANCE="ch_b_processing_Lock_in_X_moving_average_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="moving_average" VLNV="xilinx.com:module_ref:moving_average:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="24"/>
        <PARAMETER NAME="out_bits" VALUE="24"/>
        <PARAMETER NAME="log2_samples" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="system_moving_average_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="in_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_X_mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_mult_gen_1" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="ch_b_processing_Lock_in_X_simple_summation_0_cnt_timer">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_simple_summation_0" PORT="cnt_timer"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_X_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="ch_b_X_in"/>
            <CONNECTION INSTANCE="memory_interface_ch_b_X" PORT="data_in"/>
            <CONNECTION INSTANCE="ch_b_processing_mult_gen_1" PORT="B"/>
            <CONNECTION INSTANCE="ch_b_processing_mult_gen_1" PORT="A"/>
            <CONNECTION INSTANCE="ch_b_processing_comb_AXI_0" PORT="ch_a_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/Lock_in_X/mult_gen_0" HWVERSION="12.0" INSTANCE="ch_b_processing_Lock_in_X_mult_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="3"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="28"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="5"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_0_7"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="14"/>
        <PARAMETER NAME="PortBType" VALUE="Signed"/>
        <PARAMETER NAME="PortBWidth" VALUE="16"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="28"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="5"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="3"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="adc_2comp_0_adc_b_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_2comp_0" PORT="adc_b_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="DDS_split_AXI_0_ch_a_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_split_AXI_0" PORT="ch_a_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_Lock_in_X_mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_simple_summation_0" PORT="in_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/Lock_in_X/mult_gen_1" HWVERSION="12.0" INSTANCE="ch_b_processing_Lock_in_X_mult_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="56"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="55"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="32"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_1_5"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="56"/>
        <PARAMETER NAME="PortBType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortBWidth" VALUE="32"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="55"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="32"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="8"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="55" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_Lock_in_X_simple_summation_0_sum_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_simple_summation_0" PORT="sum_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="memory_interface_settings_avg_inc_cnt_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_avg_inc_cnt" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_Lock_in_X_mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_moving_average_0" PORT="in_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/Lock_in_X/simple_summation_0" HWVERSION="1.0" INSTANCE="ch_b_processing_Lock_in_X_simple_summation_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="simple_summation" VLNV="xilinx.com:module_ref:simple_summation:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="dat_in_bits" VALUE="24"/>
        <PARAMETER NAME="cnt_in_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_simple_summation_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="in_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_X_mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_mult_gen_0" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="counter" RIGHT="0" SIGIS="undef" SIGNAME="averaging_timer_count_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="averaging_timer" PORT="count_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="55" NAME="sum_out" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_X_simple_summation_0_sum_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_mult_gen_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cnt_timer" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_X_simple_summation_0_cnt_timer">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_moving_average_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/Lock_in_Y/moving_average_0" HWVERSION="1.0" INSTANCE="ch_b_processing_Lock_in_Y_moving_average_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="moving_average" VLNV="xilinx.com:module_ref:moving_average:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="24"/>
        <PARAMETER NAME="out_bits" VALUE="24"/>
        <PARAMETER NAME="log2_samples" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="system_moving_average_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="in_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_Y_mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_mult_gen_1" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="ch_b_processing_Lock_in_Y_simple_summation_0_cnt_timer">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_simple_summation_0" PORT="cnt_timer"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_Y_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="ch_b_Y_in"/>
            <CONNECTION INSTANCE="memory_interface_ch_b_Y" PORT="data_in"/>
            <CONNECTION INSTANCE="ch_b_processing_mult_gen_0" PORT="B"/>
            <CONNECTION INSTANCE="ch_b_processing_mult_gen_0" PORT="A"/>
            <CONNECTION INSTANCE="ch_b_processing_comb_AXI_0" PORT="ch_b_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/Lock_in_Y/mult_gen_0" HWVERSION="12.0" INSTANCE="ch_b_processing_Lock_in_Y_mult_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="3"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="28"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="5"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_0_6"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="14"/>
        <PARAMETER NAME="PortBType" VALUE="Signed"/>
        <PARAMETER NAME="PortBWidth" VALUE="16"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="28"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="5"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="3"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="adc_2comp_0_adc_b_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_2comp_0" PORT="adc_b_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="DDS_split_AXI_0_ch_b_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_split_AXI_0" PORT="ch_b_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_Lock_in_Y_mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_simple_summation_0" PORT="in_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/Lock_in_Y/mult_gen_1" HWVERSION="12.0" INSTANCE="ch_b_processing_Lock_in_Y_mult_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="56"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="55"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="32"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_1_4"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="56"/>
        <PARAMETER NAME="PortBType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortBWidth" VALUE="32"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="55"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="32"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="8"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="55" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_Lock_in_Y_simple_summation_0_sum_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_simple_summation_0" PORT="sum_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="memory_interface_settings_avg_inc_cnt_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_avg_inc_cnt" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_Lock_in_Y_mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_moving_average_0" PORT="in_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/Lock_in_Y/simple_summation_0" HWVERSION="1.0" INSTANCE="ch_b_processing_Lock_in_Y_simple_summation_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="simple_summation" VLNV="xilinx.com:module_ref:simple_summation:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="dat_in_bits" VALUE="24"/>
        <PARAMETER NAME="cnt_in_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_simple_summation_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="in_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_Y_mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_mult_gen_0" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="counter" RIGHT="0" SIGIS="undef" SIGNAME="averaging_timer_count_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="averaging_timer" PORT="count_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="55" NAME="sum_out" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_Y_simple_summation_0_sum_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_mult_gen_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cnt_timer" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_Y_simple_summation_0_cnt_timer">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_moving_average_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/atan" HWVERSION="6.0" INSTANCE="ch_b_processing_atan" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cordic" VLNV="xilinx.com:ip:cordic:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCHITECTURE" VALUE="1"/>
        <PARAMETER NAME="C_CORDIC_FUNCTION" VALUE="3"/>
        <PARAMETER NAME="C_COARSE_ROTATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_ITERATIONS" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_PHASE_FORMAT" VALUE="1"/>
        <PARAMETER NAME="C_PIPELINE_MODE" VALUE="-1"/>
        <PARAMETER NAME="C_PRECISION" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="0"/>
        <PARAMETER NAME="C_SCALE_COMP" VALUE="0"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_cordic_1_1"/>
        <PARAMETER NAME="Functional_Selection" VALUE="Arc_Tan"/>
        <PARAMETER NAME="Architectural_Configuration" VALUE="Word_Serial"/>
        <PARAMETER NAME="Pipelining_Mode" VALUE="Optimal"/>
        <PARAMETER NAME="Data_Format" VALUE="SignedFraction"/>
        <PARAMETER NAME="Phase_Format" VALUE="Scaled_Radians"/>
        <PARAMETER NAME="Input_Width" VALUE="24"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Round_Mode" VALUE="Truncate"/>
        <PARAMETER NAME="Iterations" VALUE="0"/>
        <PARAMETER NAME="Precision" VALUE="0"/>
        <PARAMETER NAME="Coarse_Rotation" VALUE="true"/>
        <PARAMETER NAME="Compensation_Scaling" VALUE="No_Scale_Compensation"/>
        <PARAMETER NAME="cartesian_has_tuser" VALUE="false"/>
        <PARAMETER NAME="cartesian_tuser_width" VALUE="1"/>
        <PARAMETER NAME="cartesian_has_tlast" VALUE="false"/>
        <PARAMETER NAME="phase_has_tuser" VALUE="false"/>
        <PARAMETER NAME="phase_tuser_width" VALUE="1"/>
        <PARAMETER NAME="phase_has_tlast" VALUE="false"/>
        <PARAMETER NAME="flow_control" VALUE="NonBlocking"/>
        <PARAMETER NAME="optimize_goal" VALUE="Performance"/>
        <PARAMETER NAME="out_tready" VALUE="false"/>
        <PARAMETER NAME="out_tlast_behv" VALUE="Null"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tvalid" SIGIS="undef" SIGNAME="ch_b_processing_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_out_val_0" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_cartesian_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="47" NAME="s_axis_cartesian_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_comb_AXI_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_comb_AXI_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_atan_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="ch_b_phase_in"/>
            <CONNECTION INSTANCE="memory_interface_ch_b_phase" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_CARTESIAN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_cartesian_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_cartesian_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_cartesian_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type generated dependency polar_mag_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_mag_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_mag_fractwidth format long minimum {} maximum {}} value -2} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_phase {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_phase_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type generated dependency polar_phase_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_phase_fractwidth format long minimum {} maximum {}} value 21} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/c_addsub_0" HWVERSION="12.0" INSTANCE="ch_b_processing_c_addsub_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_addsub" VLNV="xilinx.com:ip:c_addsub:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
        <PARAMETER NAME="C_ADD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_B_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_CE_OVERRIDES_BYPASS" VALUE="1"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_OUT" VALUE="0"/>
        <PARAMETER NAME="C_BORROW_LOW" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_c_addsub_0_1"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="A_Type" VALUE="Signed"/>
        <PARAMETER NAME="B_Type" VALUE="Signed"/>
        <PARAMETER NAME="A_Width" VALUE="48"/>
        <PARAMETER NAME="B_Width" VALUE="48"/>
        <PARAMETER NAME="Add_Mode" VALUE="Add"/>
        <PARAMETER NAME="Out_Width" VALUE="48"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Automatic"/>
        <PARAMETER NAME="Latency" VALUE="4"/>
        <PARAMETER NAME="B_Constant" VALUE="false"/>
        <PARAMETER NAME="B_Value" VALUE="000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="C_Out" VALUE="false"/>
        <PARAMETER NAME="Borrow_Sense" VALUE="Active_Low"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Sync_Ctrl_Priority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="Bypass_CE_Priority" VALUE="CE_Overrides_Bypass"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="47" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_mult_gen_0" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_mult_gen_1" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="S" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_sqrt" PORT="s_axis_cartesian_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/comb_AXI_0" HWVERSION="1.0" INSTANCE="ch_b_processing_comb_AXI_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="comb_AXI" VLNV="xilinx.com:module_ref:comb_AXI:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="OUT_DATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="IN_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="fract" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_comb_AXI_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="ch_a_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_X_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ch_b_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_Y_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="out_data" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_comb_AXI_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_atan" PORT="s_axis_cartesian_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/mult_gen_0" HWVERSION="12.0" INSTANCE="ch_b_processing_mult_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="47"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="0"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_0_5"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="24"/>
        <PARAMETER NAME="PortBType" VALUE="Signed"/>
        <PARAMETER NAME="PortBWidth" VALUE="24"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="47"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="0"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="4"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_Lock_in_Y_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_Lock_in_Y_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_c_addsub_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/mult_gen_1" HWVERSION="12.0" INSTANCE="ch_b_processing_mult_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="47"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="0"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_1_2"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="24"/>
        <PARAMETER NAME="PortBType" VALUE="Signed"/>
        <PARAMETER NAME="PortBWidth" VALUE="24"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="47"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="0"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="4"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_Lock_in_X_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_Lock_in_X_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="ch_b_processing_mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_c_addsub_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/out_val_0" HWVERSION="1.0" INSTANCE="ch_b_processing_out_val_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="out_val" VLNV="xilinx.com:module_ref:out_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="1"/>
        <PARAMETER NAME="value" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_out_val_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_sqrt" PORT="s_axis_cartesian_tvalid"/>
            <CONNECTION INSTANCE="ch_b_processing_atan" PORT="s_axis_cartesian_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ch_b_processing/sqrt" HWVERSION="6.0" INSTANCE="ch_b_processing_sqrt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cordic" VLNV="xilinx.com:ip:cordic:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCHITECTURE" VALUE="2"/>
        <PARAMETER NAME="C_CORDIC_FUNCTION" VALUE="6"/>
        <PARAMETER NAME="C_COARSE_ROTATE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="47"/>
        <PARAMETER NAME="C_ITERATIONS" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_PHASE_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_MODE" VALUE="-1"/>
        <PARAMETER NAME="C_PRECISION" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="0"/>
        <PARAMETER NAME="C_SCALE_COMP" VALUE="0"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_cordic_0_0"/>
        <PARAMETER NAME="Functional_Selection" VALUE="Square_Root"/>
        <PARAMETER NAME="Architectural_Configuration" VALUE="Parallel"/>
        <PARAMETER NAME="Pipelining_Mode" VALUE="Optimal"/>
        <PARAMETER NAME="Data_Format" VALUE="UnsignedInteger"/>
        <PARAMETER NAME="Phase_Format" VALUE="Radians"/>
        <PARAMETER NAME="Input_Width" VALUE="47"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Round_Mode" VALUE="Truncate"/>
        <PARAMETER NAME="Iterations" VALUE="0"/>
        <PARAMETER NAME="Precision" VALUE="0"/>
        <PARAMETER NAME="Coarse_Rotation" VALUE="false"/>
        <PARAMETER NAME="Compensation_Scaling" VALUE="No_Scale_Compensation"/>
        <PARAMETER NAME="cartesian_has_tuser" VALUE="false"/>
        <PARAMETER NAME="cartesian_tuser_width" VALUE="1"/>
        <PARAMETER NAME="cartesian_has_tlast" VALUE="false"/>
        <PARAMETER NAME="phase_has_tuser" VALUE="false"/>
        <PARAMETER NAME="phase_tuser_width" VALUE="1"/>
        <PARAMETER NAME="phase_has_tlast" VALUE="false"/>
        <PARAMETER NAME="flow_control" VALUE="NonBlocking"/>
        <PARAMETER NAME="optimize_goal" VALUE="Performance"/>
        <PARAMETER NAME="out_tready" VALUE="false"/>
        <PARAMETER NAME="out_tlast_behv" VALUE="Null"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tvalid" SIGIS="undef" SIGNAME="ch_b_processing_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_out_val_0" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_cartesian_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_c_addsub_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_sqrt_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="ch_b_amp_in"/>
            <CONNECTION INSTANCE="memory_interface_ch_b_amp" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_CARTESIAN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_cartesian_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_cartesian_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency real_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/clk_switch_0" HWVERSION="1.0" INSTANCE="clk_switch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_switch" VLNV="xilinx.com:module_ref:clk_switch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_clk_switch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_i0" SIGIS="undef" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_i1" SIGIS="undef" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cl_select" SIGIS="undef" SIGNAME="mode_control_0_cl_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="cl_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_o" SIGIS="undef" SIGNAME="clk_switch_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_3" PORT="OBUF_IN"/>
            <CONNECTION INSTANCE="sweep_gen" PORT="clk"/>
            <CONNECTION INSTANCE="DDS_phase_gen" PORT="count_clk"/>
            <CONNECTION INSTANCE="memory_interface_sample_clk" PORT="count_clk"/>
            <CONNECTION INSTANCE="averaging_timer" PORT="count_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/clk_wiz_0" HWVERSION="5.3" INSTANCE="clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="system_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="125.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="125"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Differential_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Differential_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________125.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="_clk_out___125.000______0.000______50.0______119.348_____96.948"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="_clk_ddr___250.000______0.000______50.0______104.759_____96.948"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="125"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="250"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="125.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="250.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="8.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="8.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="8.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="8.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="4"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_ddr"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="80.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="80.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="1104"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="1082"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="1041"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="03e8"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="5801"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="5be9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="1990"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.5"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="125.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="250.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="system_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="125.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="125"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Differential_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="80.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="80.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_ddr"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="125"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="250"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Differential_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="8.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="8.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="8.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="8.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="4"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="119.348"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="96.948"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="104.759"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="96.948"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="119.348"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="96.948"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in1_p" SIGIS="undef" SIGNAME="External_Ports_adc_clk_p_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc_clk_p_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in1_n" SIGIS="undef" SIGNAME="External_Ports_adc_clk_n_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc_clk_n_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst"/>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="clk_out" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_ACLK"/>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="sweep_cos_gen" PORT="CLK"/>
            <CONNECTION INSTANCE="mult_gen_1" PORT="CLK"/>
            <CONNECTION INSTANCE="mult_gen_2" PORT="CLK"/>
            <CONNECTION INSTANCE="mode_control_0" PORT="clk"/>
            <CONNECTION INSTANCE="ttl_insert_0" PORT="clk"/>
            <CONNECTION INSTANCE="loop_counter" PORT="clk"/>
            <CONNECTION INSTANCE="adc_2comp_0" PORT="clk"/>
            <CONNECTION INSTANCE="clk_switch_0" PORT="clk_i0"/>
            <CONNECTION INSTANCE="dac_switch_0" PORT="select_i"/>
            <CONNECTION INSTANCE="digital_IO_connect_0" PORT="clk"/>
            <CONNECTION INSTANCE="ch_a_processing_mult_gen_1" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_a_processing_c_addsub_0" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_a_processing_sqrt" PORT="aclk"/>
            <CONNECTION INSTANCE="ch_a_processing_atan" PORT="aclk"/>
            <CONNECTION INSTANCE="ch_a_processing_mult_gen_0" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_mult_gen_0" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_mult_gen_1" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_simple_summation_0" PORT="clk"/>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_mult_gen_0" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_mult_gen_1" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_simple_summation_0" PORT="clk"/>
            <CONNECTION INSTANCE="DDS_dds_compiler_0" PORT="aclk"/>
            <CONNECTION INSTANCE="DDS_dds_compiler_1" PORT="aclk"/>
            <CONNECTION INSTANCE="DDS_c_addsub_0" PORT="CLK"/>
            <CONNECTION INSTANCE="DDS_freq_doubler_0" PORT="clk"/>
            <CONNECTION INSTANCE="DDS_phase_gen" PORT="out_clk"/>
            <CONNECTION INSTANCE="ch_b_processing_mult_gen_1" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_b_processing_c_addsub_0" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_b_processing_sqrt" PORT="aclk"/>
            <CONNECTION INSTANCE="ch_b_processing_atan" PORT="aclk"/>
            <CONNECTION INSTANCE="ch_b_processing_mult_gen_0" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_mult_gen_0" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_mult_gen_1" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_simple_summation_0" PORT="clk"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_mult_gen_0" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_mult_gen_1" PORT="CLK"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_simple_summation_0" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="CLK"/>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="memory_interface_settings_phase_inc" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_settings_dac_b_mult" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_settings_avg_inc_cnt" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_settings_mode_flags" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_settings_sweep_min" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_settings_sweep_max" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_settings_sweep_add" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_settings_amp_mult" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_settings_dac_a_mult" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_settings_mod_phase_def" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_settings_sample_cnt" PORT="clk"/>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="ACLK"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="ACLK"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_ACLK"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_ACLK"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_ACLK"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_ACLK"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_ACLK"/>
            <CONNECTION INSTANCE="memory_interface_sample_clk" PORT="out_clk"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="CLK"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="CLK"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="CLK"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="CLK"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="CLK"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="CLK"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="CLK"/>
            <CONNECTION INSTANCE="averaging_timer" PORT="out_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="O" NAME="clk_ddr" SIGIS="clk" SIGNAME="clk_wiz_0_clk_ddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_switch_0" PORT="ddr_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CLK_IN1_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="clk_in1_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="clk_in1_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/clk_wiz_1" HWVERSION="5.3" INSTANCE="clk_wiz_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="system_clk_wiz_1_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="125"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Differential_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_____________125____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___125.000______0.000______50.0______125.031____104.065"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="125"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="125.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="7.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="8.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="80.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="PLL"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="10c4"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0080"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0080"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="1041"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="03e8"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="4c01"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="4fe9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="1990"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="125.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="system_clk_wiz_1_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="PLL"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="125"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="80.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="125"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Differential_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="7"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="8.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="125.031"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="104.065"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in1_p" SIGIS="undef" SIGNAME="External_Ports_daisy_p_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="daisy_p_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in1_n" SIGIS="undef" SIGNAME="External_Ports_daisy_n_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="daisy_n_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst"/>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_switch_0" PORT="clk_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CLK_IN1_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="clk_in1_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="clk_in1_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dac_switch_0" HWVERSION="1.0" INSTANCE="dac_switch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dac_switch" VLNV="xilinx.com:module_ref:dac_switch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="twos_comp" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_dac_switch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="13" NAME="dac_data_a" RIGHT="0" SIGIS="undef" SIGNAME="ttl_insert_0_dat_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ttl_insert_0" PORT="dat_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="dac_data_b" RIGHT="0" SIGIS="undef" SIGNAME="mult_gen_2_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_2" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="dac_data_o" RIGHT="0" SIGIS="undef" SIGNAME="dac_switch_0_dac_data_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dac_dat_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="select_i" SIGIS="undef" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr_clk_i" SIGIS="undef" SIGNAME="clk_wiz_0_clk_ddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_ddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="select_o" SIGIS="undef" SIGNAME="dac_switch_0_select_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dac_sel_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_clk_o1" SIGIS="undef" SIGNAME="dac_switch_0_ddr_clk_o1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dac_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr_clk_o2" SIGIS="undef" SIGNAME="dac_switch_0_ddr_clk_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dac_wrt_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/digital_IO_connect_0" HWVERSION="1.0" INSTANCE="digital_IO_connect_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="digital_IO_connect" VLNV="xilinx.com:module_ref:digital_IO_connect:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="cnt_bits" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="system_digital_IO_connect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_slave" SIGIS="undef" SIGNAME="mode_control_0_io_slave">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="io_slave"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="cnt_in" RIGHT="0" SIGIS="undef" SIGNAME="loop_counter_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="loop_counter" PORT="count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="loop_in" SIGIS="undef" SIGNAME="sweep_gen_loop_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sweep_gen" PORT="loop_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="cnt_o" RIGHT="0" SIGIS="undef" SIGNAME="digital_IO_connect_0_cnt_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="loop_out" SIGIS="undef" SIGNAME="digital_IO_connect_0_loop_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="sweep_loop"/>
            <CONNECTION INSTANCE="loop_counter" PORT="inc_clk"/>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="loop_flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="io_p" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_exp_p_tri_io">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="exp_p_tri_io"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="io_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_exp_n_tri_io">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="exp_n_tri_io"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/loop_counter" HWVERSION="1.0" INSTANCE="loop_counter" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="simp_counter" VLNV="xilinx.com:module_ref:simp_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CNT_BITS" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="system_simp_counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="inc_clk" SIGIS="clk" SIGNAME="digital_IO_connect_0_loop_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="digital_IO_connect_0" PORT="loop_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_i" SIGIS="undef" SIGNAME="mode_control_0_sync_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="sync_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="count" RIGHT="0" SIGIS="undef" SIGNAME="loop_counter_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="digital_IO_connect_0" PORT="cnt_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/axi_mem_intercon" HWVERSION="2.1" INSTANCE="memory_interface_axi_mem_intercon" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="8"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_mem_intercon_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awlock" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awlock" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awlock" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awlock" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_awready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wlast" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_wready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S04_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_bvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_bready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awlock" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_awready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wlast" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_wready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S05_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_bvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_bready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_awlock" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_awvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_awready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wlast" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_wready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S06_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_bvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_bready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_awlock" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_awvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_awready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_wid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_wlast" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_wvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_wready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S07_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_bvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_bready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="S_AXI_HP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_a_x_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interface_axi_mem_intercon_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M00_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_a_y_M_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S01_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S01_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S01_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_a_amp_M_AXI" DATAWIDTH="32" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S02_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S02_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S02_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S02_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_a_phase_M_AXI" DATAWIDTH="32" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S03_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S03_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S03_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S03_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_b_x_M_AXI" DATAWIDTH="32" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S04_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S04_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S04_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S04_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S04_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S04_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_b_y_M_AXI" DATAWIDTH="32" NAME="S05_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S05_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S05_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S05_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S05_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S05_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S05_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S05_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S05_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S05_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S05_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_b_amp_M_AXI" DATAWIDTH="32" NAME="S06_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S06_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S06_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S06_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S06_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S06_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S06_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S06_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S06_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S06_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S06_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S06_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_b_phase_M_AXI" DATAWIDTH="32" NAME="S07_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S07_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S07_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S07_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S07_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S07_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S07_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S07_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S07_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S07_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S07_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S07_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/ch_a_amp" HWVERSION="1.0" INSTANCE="memory_interface_ch_a_amp" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_padder" VLNV="xilinx.com:module_ref:data_padder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="24"/>
        <PARAMETER NAME="out_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_padder_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_sqrt_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_sqrt" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_a_amp_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in34"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/ch_a_phase" HWVERSION="1.0" INSTANCE="memory_interface_ch_a_phase" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_padder" VLNV="xilinx.com:module_ref:data_padder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="24"/>
        <PARAMETER NAME="out_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_padder_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_atan_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_atan" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_a_phase_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in35"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/ch_a_x" HWVERSION="1.0" INSTANCE="memory_interface_ch_a_x" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_padder" VLNV="xilinx.com:module_ref:data_padder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="24"/>
        <PARAMETER NAME="out_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_padder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_X_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_a_x_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="data_in"/>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in32"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/ch_a_y" HWVERSION="1.0" INSTANCE="memory_interface_ch_a_y" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_padder" VLNV="xilinx.com:module_ref:data_padder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="24"/>
        <PARAMETER NAME="out_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_padder_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_Y_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_a_y_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in33"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/ch_b_X" HWVERSION="1.0" INSTANCE="memory_interface_ch_b_X" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_padder" VLNV="xilinx.com:module_ref:data_padder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="24"/>
        <PARAMETER NAME="out_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_padder_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_X_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_b_X_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in36"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/ch_b_Y" HWVERSION="1.0" INSTANCE="memory_interface_ch_b_Y" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_padder" VLNV="xilinx.com:module_ref:data_padder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="24"/>
        <PARAMETER NAME="out_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_padder_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_Y_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_b_Y_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in37"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/ch_b_amp" HWVERSION="1.0" INSTANCE="memory_interface_ch_b_amp" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_padder" VLNV="xilinx.com:module_ref:data_padder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="24"/>
        <PARAMETER NAME="out_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_padder_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_sqrt_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_sqrt" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_b_amp_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in38"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/ch_b_phase" HWVERSION="1.0" INSTANCE="memory_interface_ch_b_phase" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_padder" VLNV="xilinx.com:module_ref:data_padder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="24"/>
        <PARAMETER NAME="out_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_padder_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_atan_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_atan" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_b_phase_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in39"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/data_writer_a_amp" HWVERSION="1.0" INSTANCE="memory_interface_data_writer_a_amp" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_writer" VLNV="xilinx.com:module_ref:data_writer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="USER_ID" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="C_M_TARGET_SLAVE_BASE_ADDR" VALUE="0x19000000"/>
        <PARAMETER NAME="C_M_AXI_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_writer_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="offset" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_a_amp_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_a_amp" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="do_output" SIGIS="undef" SIGNAME="memory_interface_highest_bit_0_bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_highest_bit_0" PORT="bit_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWLOCK" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_WID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_a_amp_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x18000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1BFFFFFF" INSTANCE="ps_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/data_writer_a_phase" HWVERSION="1.0" INSTANCE="memory_interface_data_writer_a_phase" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_writer" VLNV="xilinx.com:module_ref:data_writer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="USER_ID" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_TARGET_SLAVE_BASE_ADDR" VALUE="0x19800000"/>
        <PARAMETER NAME="C_M_AXI_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_writer_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="offset" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_a_phase_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_a_phase" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="do_output" SIGIS="undef" SIGNAME="memory_interface_highest_bit_0_bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_highest_bit_0" PORT="bit_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWLOCK" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_WID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_a_phase_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x18000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1BFFFFFF" INSTANCE="ps_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/data_writer_a_x" HWVERSION="1.0" INSTANCE="memory_interface_data_writer_a_x" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_writer" VLNV="xilinx.com:module_ref:data_writer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="USER_ID" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="C_M_TARGET_SLAVE_BASE_ADDR" VALUE="0x18000000"/>
        <PARAMETER NAME="C_M_AXI_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_writer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="offset" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_a_x_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_a_x" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="do_output" SIGIS="undef" SIGNAME="memory_interface_highest_bit_0_bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_highest_bit_0" PORT="bit_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWLOCK" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_WID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_a_x_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x18000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1BFFFFFF" INSTANCE="ps_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/data_writer_a_y" HWVERSION="1.0" INSTANCE="memory_interface_data_writer_a_y" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_writer" VLNV="xilinx.com:module_ref:data_writer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="USER_ID" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="C_M_TARGET_SLAVE_BASE_ADDR" VALUE="0x18800000"/>
        <PARAMETER NAME="C_M_AXI_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_writer_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="offset" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_a_y_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_a_y" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="do_output" SIGIS="undef" SIGNAME="memory_interface_highest_bit_0_bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_highest_bit_0" PORT="bit_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWLOCK" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_WID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_a_y_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x18000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1BFFFFFF" INSTANCE="ps_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/data_writer_b_amp" HWVERSION="1.0" INSTANCE="memory_interface_data_writer_b_amp" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_writer" VLNV="xilinx.com:module_ref:data_writer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="USER_ID" VALUE="&quot;0110&quot;"/>
        <PARAMETER NAME="C_M_TARGET_SLAVE_BASE_ADDR" VALUE="0x1B000000"/>
        <PARAMETER NAME="C_M_AXI_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_writer_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="offset" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_b_amp_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_b_amp" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="do_output" SIGIS="undef" SIGNAME="memory_interface_highest_bit_0_bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_highest_bit_0" PORT="bit_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWLOCK" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_WID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_b_amp_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x18000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1BFFFFFF" INSTANCE="ps_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/data_writer_b_phase" HWVERSION="1.0" INSTANCE="memory_interface_data_writer_b_phase" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_writer" VLNV="xilinx.com:module_ref:data_writer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="USER_ID" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="C_M_TARGET_SLAVE_BASE_ADDR" VALUE="0x1B800000"/>
        <PARAMETER NAME="C_M_AXI_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_writer_0_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="offset" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_b_phase_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_b_phase" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="do_output" SIGIS="undef" SIGNAME="memory_interface_highest_bit_0_bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_highest_bit_0" PORT="bit_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWLOCK" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_WID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_b_phase_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x18000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1BFFFFFF" INSTANCE="ps_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/data_writer_b_x" HWVERSION="1.0" INSTANCE="memory_interface_data_writer_b_x" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_writer" VLNV="xilinx.com:module_ref:data_writer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="USER_ID" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="C_M_TARGET_SLAVE_BASE_ADDR" VALUE="0x1A000000"/>
        <PARAMETER NAME="C_M_AXI_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_writer_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="offset" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_b_X_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_b_X" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="do_output" SIGIS="undef" SIGNAME="memory_interface_highest_bit_0_bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_highest_bit_0" PORT="bit_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWLOCK" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_WID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_b_x_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x18000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1BFFFFFF" INSTANCE="ps_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/data_writer_b_y" HWVERSION="1.0" INSTANCE="memory_interface_data_writer_b_y" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_writer" VLNV="xilinx.com:module_ref:data_writer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="USER_ID" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="C_M_TARGET_SLAVE_BASE_ADDR" VALUE="0x1A800000"/>
        <PARAMETER NAME="C_M_AXI_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_writer_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="offset" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_b_Y_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_b_Y" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="do_output" SIGIS="undef" SIGNAME="memory_interface_highest_bit_0_bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_highest_bit_0" PORT="bit_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWLOCK" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_WID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_S05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_interface_data_writer_b_y_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x18000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1BFFFFFF" INSTANCE="ps_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/highest_bit_0" HWVERSION="1.0" INSTANCE="memory_interface_highest_bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="highest_bit" VLNV="xilinx.com:module_ref:highest_bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_highest_bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="bus_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_sample_clk_count_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_sample_clk" PORT="count_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bit_out" SIGIS="undef" SIGNAME="memory_interface_highest_bit_0_bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="do_output"/>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="sample"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="do_output"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="do_output"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="do_output"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="do_output"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="do_output"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="do_output"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="do_output"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/mem_manager_0" HWVERSION="1.0" INSTANCE="memory_interface_mem_manager_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mem_manager" VLNV="xilinx.com:module_ref:mem_manager:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MEM_WIDTH" VALUE="0x00800000"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="COUNTER_WIDTH" VALUE="7"/>
        <PARAMETER NAME="SAVE_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mem_manager_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sample" SIGIS="undef" SIGNAME="memory_interface_highest_bit_0_bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_highest_bit_0" PORT="bit_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="loop_flag" SIGIS="undef" SIGNAME="digital_IO_connect_0_loop_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="digital_IO_connect_0" PORT="loop_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="counter" RIGHT="0" SIGIS="undef" SIGNAME="digital_IO_connect_0_cnt_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="digital_IO_connect_0" PORT="cnt_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="offset" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="offset"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="offset"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="offset"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="offset"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="offset"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="offset"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="offset"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="start_addr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_start_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in41"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="end_addr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_end_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in42"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="counter_full" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_counter_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in40"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="counter_min" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_counter_min">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/ps_0_axi_periph" HWVERSION="2.1" INSTANCE="memory_interface_ps_0_axi_periph" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_ps_0_axi_periph_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps_0_M_AXI_GP0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interface_ps_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/rst_clk_wiz_0_125M" HWVERSION="5.0" INSTANCE="memory_interface_rst_clk_wiz_0_125M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rst_clk_wiz_0_125M_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="ps_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_x" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S03_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S04_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S05_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S06_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="S07_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_y" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_amp" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_a_phase" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_x" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_y" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_amp" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="memory_interface_data_writer_b_phase" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/sample_clk" HWVERSION="1.0" INSTANCE="memory_interface_sample_clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="two_clk_accum" VLNV="xilinx.com:module_ref:two_clk_accum:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="inc_bits" VALUE="32"/>
        <PARAMETER NAME="count_bits" VALUE="32"/>
        <PARAMETER NAME="out_bits" VALUE="32"/>
        <PARAMETER NAME="out_bus_size" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_two_clk_accum_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="count_clk" SIGIS="clk" SIGNAME="clk_switch_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_switch_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="out_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_i" SIGIS="undef" SIGNAME="mode_control_0_sync_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="sync_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inc_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_sample_cnt_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_sample_cnt" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="count_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_sample_clk_count_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_highest_bit_0" PORT="bus_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/AXI_inout_0" HWVERSION="1.0" INSTANCE="memory_interface_settings_AXI_inout_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_inout" VLNV="xilinx.com:user:AXI_inout:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="S00_AXI_reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="system_AXI_inout_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x43C00000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x43C00FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="out0" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_phase_inc" PORT="in_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out1" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_avg_inc_cnt" PORT="in_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out2" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_mode_flags" PORT="in_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out3" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_sweep_min" PORT="in_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out4" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_sweep_max" PORT="in_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out5" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_sweep_add" PORT="in_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out6" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_amp_mult" PORT="in_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out7" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_Output_mults" PORT="in_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out8" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_mod_phase" PORT="in_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out9" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_sample_cnt" PORT="in_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="out11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="out12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="out13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="out14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="out15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="in32" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_a_x_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_a_x" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in33" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_a_y_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_a_y" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in34" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_a_amp_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_a_amp" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in35" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_a_phase_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_a_phase" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in36" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_b_X_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_b_X" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in37" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_b_Y_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_b_Y" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in38" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_b_amp_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_b_amp" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in39" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ch_b_phase_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ch_b_phase" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in40" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_counter_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="counter_full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in41" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_start_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="start_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in42" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_mem_manager_0_end_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_mem_manager_0" PORT="end_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in43" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_out_val_0" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in44" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_out_val_0" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in45" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_out_val_0" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in46" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_out_val_0" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in47" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_out_val_0" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="memory_interface_rst_clk_wiz_0_125M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_interface_ps_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="64"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/Output_mults" HWVERSION="1.0" INSTANCE="memory_interface_settings_Output_mults" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="split_AXI" VLNV="xilinx.com:module_ref:split_AXI:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="OUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_split_AXI_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="ch_a_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_Output_mults_ch_a_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_dac_a_mult" PORT="in_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch_b_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_Output_mults_ch_b_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_dac_b_mult" PORT="in_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_data" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="out7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/amp_mult" HWVERSION="1.0" INSTANCE="memory_interface_settings_amp_mult" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="default_val" VLNV="xilinx.com:module_ref:default_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="32"/>
        <PARAMETER NAME="value" VALUE="1073741824"/>
        <PARAMETER NAME="Component_Name" VALUE="system_default_val_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_amp_mult_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sweep_cos_gen" PORT="B"/>
            <CONNECTION INSTANCE="mode_control_0" PORT="sweep_amp_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/avg_inc_cnt" HWVERSION="1.0" INSTANCE="memory_interface_settings_avg_inc_cnt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="default_val" VLNV="xilinx.com:module_ref:default_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="32"/>
        <PARAMETER NAME="value" VALUE="10995116"/>
        <PARAMETER NAME="Component_Name" VALUE="system_default_val_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_avg_inc_cnt_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_mult_gen_1" PORT="B"/>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_mult_gen_1" PORT="B"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_mult_gen_1" PORT="B"/>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_mult_gen_1" PORT="B"/>
            <CONNECTION INSTANCE="averaging_timer" PORT="inc_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/dac_a_mult" HWVERSION="1.0" INSTANCE="memory_interface_settings_dac_a_mult" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="default_val" VLNV="xilinx.com:module_ref:default_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="16"/>
        <PARAMETER NAME="value" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_default_val_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="in_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_Output_mults_ch_a_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_Output_mults" PORT="ch_a_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_dac_a_mult_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_1" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/dac_b_mult" HWVERSION="1.0" INSTANCE="memory_interface_settings_dac_b_mult" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="default_val" VLNV="xilinx.com:module_ref:default_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="16"/>
        <PARAMETER NAME="value" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_default_val_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="in_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_Output_mults_ch_b_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_Output_mults" PORT="ch_b_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_dac_b_mult_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_2" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/mod_phase" HWVERSION="1.0" INSTANCE="memory_interface_settings_mod_phase" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="split_AXI" VLNV="xilinx.com:module_ref:split_AXI:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="OUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_split_AXI_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="ch_a_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_mod_phase_ch_a_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_mod_phase_def" PORT="in_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch_b_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="in_data" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="out8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/mod_phase_def" HWVERSION="1.0" INSTANCE="memory_interface_settings_mod_phase_def" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="default_val" VLNV="xilinx.com:module_ref:default_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="16"/>
        <PARAMETER NAME="value" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_default_val_0_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="in_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_mod_phase_ch_a_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_mod_phase" PORT="ch_a_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_mod_phase_def_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_c_addsub_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/mode_flags" HWVERSION="1.0" INSTANCE="memory_interface_settings_mode_flags" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="default_val" VLNV="xilinx.com:module_ref:default_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="32"/>
        <PARAMETER NAME="value" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_default_val_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_mode_flags_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="mode_flags"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/out_val_0" HWVERSION="1.0" INSTANCE="memory_interface_settings_out_val_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="out_val" VLNV="xilinx.com:module_ref:out_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="32"/>
        <PARAMETER NAME="value" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_out_val_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_out_val_0_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in43"/>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in44"/>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in45"/>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in46"/>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="in47"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/phase_inc" HWVERSION="1.0" INSTANCE="memory_interface_settings_phase_inc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="default_val" VLNV="xilinx.com:module_ref:default_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="32"/>
        <PARAMETER NAME="value" VALUE="343597"/>
        <PARAMETER NAME="Component_Name" VALUE="system_default_val_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="out0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_phase_inc_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_phase_gen" PORT="inc_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/sample_cnt" HWVERSION="1.0" INSTANCE="memory_interface_settings_sample_cnt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="default_val" VLNV="xilinx.com:module_ref:default_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="32"/>
        <PARAMETER NAME="value" VALUE="343597"/>
        <PARAMETER NAME="Component_Name" VALUE="system_phase_inc_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="out9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_sample_cnt_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_sample_clk" PORT="inc_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/sweep_add" HWVERSION="1.0" INSTANCE="memory_interface_settings_sweep_add" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="default_val" VLNV="xilinx.com:module_ref:default_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="32"/>
        <PARAMETER NAME="value" VALUE="4398"/>
        <PARAMETER NAME="Component_Name" VALUE="system_default_val_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_sweep_add_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sweep_gen" PORT="add"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/sweep_max" HWVERSION="1.0" INSTANCE="memory_interface_settings_sweep_max" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="default_val" VLNV="xilinx.com:module_ref:default_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="32"/>
        <PARAMETER NAME="value" VALUE="3221225472"/>
        <PARAMETER NAME="Component_Name" VALUE="system_default_val_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_sweep_max_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sweep_gen" PORT="max"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/memory_interface/settings/sweep_min" HWVERSION="1.0" INSTANCE="memory_interface_settings_sweep_min" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="default_val" VLNV="xilinx.com:module_ref:default_val:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="32"/>
        <PARAMETER NAME="value" VALUE="1073741824"/>
        <PARAMETER NAME="Component_Name" VALUE="system_default_val_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_AXI_inout_0_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_AXI_inout_0" PORT="out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_bus" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_sweep_min_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sweep_gen" PORT="min"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/mode_control_0" HWVERSION="1.0" INSTANCE="mode_control_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mode_control" VLNV="xilinx.com:module_ref:mode_control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits_XY" VALUE="24"/>
        <PARAMETER NAME="in_bits_amp" VALUE="24"/>
        <PARAMETER NAME="in_bits_phase" VALUE="24"/>
        <PARAMETER NAME="in_bits_sweep" VALUE="24"/>
        <PARAMETER NAME="in_bits_sweep_mod" VALUE="24"/>
        <PARAMETER NAME="in_bits_sweep_mod_raw" VALUE="16"/>
        <PARAMETER NAME="in_bits_sweep_amp" VALUE="32"/>
        <PARAMETER NAME="phase_correct_bits" VALUE="2"/>
        <PARAMETER NAME="out_bits_dac" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mode_control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mode_flags" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_mode_flags_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_mode_flags" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="dac_a" RIGHT="0" SIGIS="undef" SIGNAME="mode_control_0_dac_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="dac_b" RIGHT="0" SIGIS="undef" SIGNAME="mode_control_0_dac_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_2" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ch_a_X_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_X_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_X_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ch_a_Y_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_Lock_in_Y_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_Lock_in_Y_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ch_b_X_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_X_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_X_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ch_b_Y_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_Lock_in_Y_moving_average_0_out_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_Lock_in_Y_moving_average_0" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ch_a_amp_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_sqrt_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_sqrt" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ch_b_amp_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_sqrt_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_sqrt" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ch_a_phase_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_a_processing_atan_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_a_processing_atan" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ch_b_phase_in" RIGHT="0" SIGIS="undef" SIGNAME="ch_b_processing_atan_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ch_b_processing_atan" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="sweep_in" RIGHT="0" SIGIS="undef" SIGNAME="sweep_gen_sweep_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sweep_gen" PORT="sweep_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="sweep_mod_in" RIGHT="0" SIGIS="undef" SIGNAME="sweep_cos_gen_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sweep_cos_gen" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="sweep_mod_raw_in" RIGHT="0" SIGIS="undef" SIGNAME="DDS_split_AXI_1_ch_a_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_split_AXI_1" PORT="ch_a_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sweep_amp_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_amp_mult_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_amp_mult" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sweep_loop" SIGIS="undef" SIGNAME="digital_IO_connect_0_loop_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="digital_IO_connect_0" PORT="loop_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_i" SIGIS="undef" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cl_select" SIGIS="undef" SIGNAME="mode_control_0_cl_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_switch_0" PORT="cl_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_o" SIGIS="undef" SIGNAME="mode_control_0_sync_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_2" PORT="OBUF_IN"/>
            <CONNECTION INSTANCE="sweep_gen" PORT="sync"/>
            <CONNECTION INSTANCE="loop_counter" PORT="sync_i"/>
            <CONNECTION INSTANCE="DDS_phase_gen" PORT="sync_i"/>
            <CONNECTION INSTANCE="memory_interface_sample_clk" PORT="sync_i"/>
            <CONNECTION INSTANCE="averaging_timer" PORT="sync_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ttl_o" SIGIS="undef" SIGNAME="mode_control_0_ttl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ttl_insert_0" PORT="ttl_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="freq_double" SIGIS="undef" SIGNAME="mode_control_0_freq_double">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_freq_doubler_0" PORT="freq_double"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sweep_const" SIGIS="undef" SIGNAME="mode_control_0_sweep_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sweep_gen" PORT="const_flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io_slave" SIGIS="undef" SIGNAME="mode_control_0_io_slave">
          <CONNECTIONS>
            <CONNECTION INSTANCE="digital_IO_connect_0" PORT="io_slave"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/mult_gen_1" HWVERSION="12.0" INSTANCE="mult_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="3"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="23"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="10"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_1_1"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="24"/>
        <PARAMETER NAME="PortBType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortBWidth" VALUE="16"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="23"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="10"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="3"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="mode_control_0_dac_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="dac_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="memory_interface_settings_dac_a_mult_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_dac_a_mult" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ttl_insert_0" PORT="dat_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/mult_gen_2" HWVERSION="12.0" INSTANCE="mult_gen_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="3"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="23"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="10"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_1_6"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="24"/>
        <PARAMETER NAME="PortBType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortBWidth" VALUE="16"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="23"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="10"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="3"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="mode_control_0_dac_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="dac_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="memory_interface_settings_dac_b_mult_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_dac_b_mult" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="mult_gen_2_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_switch_0" PORT="dac_data_b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" FULLNAME="/ps_0" HWVERSION="5.5" INSTANCE="ps_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="processing_system7" VLNV="xilinx.com:ip:processing_system7:5.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=processing_system7;v=v5_3;d=pg082-processing-system7.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP0_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="C_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="C_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="C_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="C_FCLK_CLK0_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="C_GP0_EN_MODIFIABLE_TXN" VALUE="0"/>
        <PARAMETER NAME="C_GP1_EN_MODIFIABLE_TXN" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_RAM_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="PCW_DDR_RAM_HIGHADDR" VALUE="0x1FFFFFFF"/>
        <PARAMETER NAME="PCW_UART0_BASEADDR" VALUE="0xE0000000"/>
        <PARAMETER NAME="PCW_UART0_HIGHADDR" VALUE="0xE0000FFF"/>
        <PARAMETER NAME="PCW_UART1_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="PCW_UART1_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="PCW_I2C0_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="PCW_I2C0_HIGHADDR" VALUE="0xE0004FFF"/>
        <PARAMETER NAME="PCW_I2C1_BASEADDR" VALUE="0xE0005000"/>
        <PARAMETER NAME="PCW_I2C1_HIGHADDR" VALUE="0xE0005FFF"/>
        <PARAMETER NAME="PCW_SPI0_BASEADDR" VALUE="0xE0006000"/>
        <PARAMETER NAME="PCW_SPI0_HIGHADDR" VALUE="0xE0006FFF"/>
        <PARAMETER NAME="PCW_SPI1_BASEADDR" VALUE="0xE0007000"/>
        <PARAMETER NAME="PCW_SPI1_HIGHADDR" VALUE="0xE0007FFF"/>
        <PARAMETER NAME="PCW_CAN0_BASEADDR" VALUE="0xE0008000"/>
        <PARAMETER NAME="PCW_CAN0_HIGHADDR" VALUE="0xE0008FFF"/>
        <PARAMETER NAME="PCW_CAN1_BASEADDR" VALUE="0xE0009000"/>
        <PARAMETER NAME="PCW_CAN1_HIGHADDR" VALUE="0xE0009FFF"/>
        <PARAMETER NAME="PCW_GPIO_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="PCW_GPIO_HIGHADDR" VALUE="0xE000AFFF"/>
        <PARAMETER NAME="PCW_ENET0_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="PCW_ENET0_HIGHADDR" VALUE="0xE000BFFF"/>
        <PARAMETER NAME="PCW_ENET1_BASEADDR" VALUE="0xE000C000"/>
        <PARAMETER NAME="PCW_ENET1_HIGHADDR" VALUE="0xE000CFFF"/>
        <PARAMETER NAME="PCW_SDIO0_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="PCW_SDIO0_HIGHADDR" VALUE="0xE0100FFF"/>
        <PARAMETER NAME="PCW_SDIO1_BASEADDR" VALUE="0xE0101000"/>
        <PARAMETER NAME="PCW_SDIO1_HIGHADDR" VALUE="0xE0101FFF"/>
        <PARAMETER NAME="PCW_USB0_BASEADDR" VALUE="0xE0102000"/>
        <PARAMETER NAME="PCW_USB0_HIGHADDR" VALUE="0xE0102fff"/>
        <PARAMETER NAME="PCW_USB1_BASEADDR" VALUE="0xE0103000"/>
        <PARAMETER NAME="PCW_USB1_HIGHADDR" VALUE="0xE0103fff"/>
        <PARAMETER NAME="PCW_TTC0_BASEADDR" VALUE="0xE0104000"/>
        <PARAMETER NAME="PCW_TTC0_HIGHADDR" VALUE="0xE0104fff"/>
        <PARAMETER NAME="PCW_TTC1_BASEADDR" VALUE="0xE0105000"/>
        <PARAMETER NAME="PCW_TTC1_HIGHADDR" VALUE="0xE0105fff"/>
        <PARAMETER NAME="PCW_FCLK_CLK0_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_FREQ_MHZ" VALUE="533.333333"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BANK_ADDR_COUNT" VALUE="3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ROW_ADDR_COUNT" VALUE="15"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CL" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CWL" VALUE="6"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RCD" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RP" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RC" VALUE="48.91"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RAS_MIN" VALUE="35.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_FAW" VALUE="40.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_AL" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY0" VALUE="0.25"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY1" VALUE="0.25"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY2" VALUE="0.25"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY3" VALUE="0.25"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH" VALUE="101.239"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH" VALUE="79.5025"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH" VALUE="60.536"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH" VALUE="71.7715"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH" VALUE="104.5365"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH" VALUE="70.676"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH" VALUE="59.1615"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH" VALUE="81.319"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0" VALUE="-0.047"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1" VALUE="-0.025"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.006"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.017"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY0" VALUE="0.080"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY1" VALUE="0.063"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY2" VALUE="0.057"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY3" VALUE="0.068"/>
        <PARAMETER NAME="PCW_CPU_CPU_6X4X_MAX_RANGE" VALUE="667"/>
        <PARAMETER NAME="PCW_CRYSTAL_PERIPHERAL_FREQMHZ" VALUE="33.333333"/>
        <PARAMETER NAME="PCW_APU_PERIPHERAL_FREQMHZ" VALUE="666.666666"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_FREQMHZ" VALUE="10.159"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666666"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_I2C_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_FPGA0_PERIPHERAL_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PCW_FPGA1_PERIPHERAL_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PCW_FPGA2_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA3_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_ACT_APU_PERIPHERAL_FREQMHZ" VALUE="666.666687"/>
        <PARAMETER NAME="PCW_UIPARAM_ACT_DDR_FREQ_MHZ" VALUE="533.333374"/>
        <PARAMETER NAME="PCW_ACT_DCI_PERIPHERAL_FREQMHZ" VALUE="10.158730"/>
        <PARAMETER NAME="PCW_ACT_QSPI_PERIPHERAL_FREQMHZ" VALUE="125.000000"/>
        <PARAMETER NAME="PCW_ACT_SMC_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET0_PERIPHERAL_FREQMHZ" VALUE="125.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_SDIO_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_UART_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666672"/>
        <PARAMETER NAME="PCW_ACT_CAN_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN0_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_CAN1_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_I2C_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_WDT_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_PCAP_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_TPIU_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_CLK0_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK1_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK2_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK3_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_OVERRIDE_BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_DIVISOR0" VALUE="10"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_DIVISOR0" VALUE="10"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR1" VALUE="7"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ARMPLL_CTRL_FBDIV" VALUE="40"/>
        <PARAMETER NAME="PCW_IOPLL_CTRL_FBDIV" VALUE="30"/>
        <PARAMETER NAME="PCW_DDRPLL_CTRL_FBDIV" VALUE="32"/>
        <PARAMETER NAME="PCW_CPU_CPU_PLL_FREQMHZ" VALUE="1333.333"/>
        <PARAMETER NAME="PCW_IO_IO_PLL_FREQMHZ" VALUE="1000.000"/>
        <PARAMETER NAME="PCW_DDR_DDR_PLL_FREQMHZ" VALUE="1066.667"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_GPIO" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_USE_DMA0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA3" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PCW_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="PCW_USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="PCW_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USE_DEBUG" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CR_FABRIC" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_AXI_FABRIC_IDLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DDR_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_FABRIC_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_IOP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_HIGH_OCM" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SRAM_INT" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_GP0_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP0_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_UART0_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_UART1_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_EN_4K_TIMER" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PCW_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_DDR" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SMC" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_QSPI" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_ENET0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_GPIO" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SDIO0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SPI1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_UART0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_UART1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_USB0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_USB1" VALUE="0"/>
        <PARAMETER NAME="PCW_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCW_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="PCW_EN_CLK0_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG0_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC_ABORT_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC2_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC3_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC4_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC5_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC6_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC7_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SMC_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_QSPI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CTI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_GPIO_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="PCW_CORE0_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE0_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PCW_GP0_EN_MODIFIABLE_TXN" VALUE="0"/>
        <PARAMETER NAME="PCW_GP1_EN_MODIFIABLE_TXN" VALUE="0"/>
        <PARAMETER NAME="PCW_IMPORT_BOARD_PRESET" VALUE="cfg/red_pitaya.xml"/>
        <PARAMETER NAME="PCW_PERIPHERAL_BOARD_PRESET" VALUE="None"/>
        <PARAMETER NAME="PCW_PRESET_BANK0_VOLTAGE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_PRESET_BANK1_VOLTAGE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ADV_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_MEMORY_TYPE" VALUE="DDR 3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BUS_WIDTH" VALUE="16 Bit"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BL" VALUE="8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_HIGH_TEMP" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_PARTNO" VALUE="MT41J256M16 RE-125"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DRAM_WIDTH" VALUE="16 Bits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DEVICE_CAPACITY" VALUE="4096 MBits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_SPEED_BIN" VALUE="DDR3_1066F"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_USE_INTERNAL_VREF" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PORT0_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT1_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT2_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT3_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_HPRLPR_QUEUE_PARTITION" VALUE="HPR(0)/LPR(32)"/>
        <PARAMETER NAME="PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="15"/>
        <PARAMETER NAME="PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_NAND_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_NAND_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_NOR_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_QSPI_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_INTERNAL_HIGHADDRESS" VALUE="0xFCFFFFFF"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_ENET0_IO" VALUE="MIO 16 .. 27"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_IO" VALUE="MIO 52 .. 53"/>
        <PARAMETER NAME="PCW_ENET_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_ENET0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_ENET1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_SD0_IO" VALUE="MIO 40 .. 45"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_IO" VALUE="MIO 46"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_IO" VALUE="MIO 47"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_SD1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART0_UART0_IO" VALUE="MIO 14 .. 15"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART1_UART1_IO" VALUE="MIO 8 .. 9"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_SPI0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI1_SPI1_IO" VALUE="MIO 10 .. 15"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_IO" VALUE="MIO 13"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_CAN0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_CAN1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_TRACE_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_WDT_WDT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_TTC0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_TTC1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC1_TTC1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_PJTAG_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_PJTAG_PJTAG_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_USB0_IO" VALUE="MIO 28 .. 39"/>
        <PARAMETER NAME="PCW_USB_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_USB0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_RESET_IO" VALUE="MIO 48"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_USB1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C0_I2C0_IO" VALUE="MIO 50 .. 51"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_I2C1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_I2C1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_GPIO_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_IO" VALUE="MIO"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_APU_CLK_RATIO_ENABLE" VALUE="6:2:1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_CLKSRC" VALUE="ARM PLL"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_USB_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_ENET_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_I2C_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_MIO_0_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_0_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_0_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_0_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_1_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_1_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_1_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_1_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_2_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_2_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_2_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_2_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_3_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_3_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_3_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_4_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_4_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_4_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_5_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_5_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_5_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_5_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_6_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_6_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_6_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_6_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_7_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_7_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_7_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_7_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_8_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_8_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_8_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_8_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_9_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_9_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_9_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_9_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_10_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_10_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_10_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_11_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_11_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_11_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_12_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_12_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_12_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_12_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_13_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_13_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_13_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_14_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_14_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_14_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_14_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_15_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_15_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_15_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_15_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_16_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_16_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_16_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_16_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_17_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_17_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_17_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_17_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_18_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_18_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_18_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_18_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_19_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_19_IOTYPE" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_19_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_19_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_20_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_20_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_20_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_20_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_21_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_21_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_21_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_21_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_22_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_22_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_22_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_22_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_23_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_23_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_23_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_23_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_24_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_24_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_24_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_24_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_25_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_25_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_25_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_25_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_26_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_26_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_26_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_26_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_27_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_27_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_27_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_27_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_28_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_28_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_28_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_28_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_29_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_29_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_29_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_29_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_30_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_30_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_30_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_30_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_31_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_31_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_31_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_31_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_32_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_32_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_32_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_32_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_33_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_33_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_33_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_33_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_34_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_34_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_34_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_34_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_35_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_35_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_35_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_35_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_36_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_36_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_36_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_36_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_37_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_37_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_37_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_37_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_38_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_38_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_38_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_38_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_39_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_39_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_39_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_39_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_40_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_40_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_40_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_40_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_41_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_41_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_41_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_41_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_42_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_42_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_42_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_42_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_43_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_43_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_43_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_43_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_44_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_44_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_44_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_44_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_45_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_45_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_45_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_45_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_46_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_46_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_46_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_46_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_47_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_47_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_47_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_47_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_48_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_48_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_48_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_48_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_49_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_49_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_49_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_49_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_50_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_50_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_50_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_50_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_51_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_51_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_51_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_51_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_52_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_52_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_52_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_52_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_53_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_53_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_53_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_53_SLEW" VALUE="slow"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="PCW_UIPARAM_GENERATE_SUMMARY" VALUE="NA"/>
        <PARAMETER NAME="PCW_MIO_TREE_PERIPHERALS" VALUE="GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#Enet 0#Enet 0"/>
        <PARAMETER NAME="PCW_MIO_TREE_SIGNALS" VALUE="gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#mdc#mdio"/>
        <PARAMETER NAME="PCW_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="PCW_FPGA_FCLK0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_AR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_CLR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_REA" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PCW_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="PCW_PLL_BYPASSMODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_ps_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x18000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x1BFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SPI0_SCLK_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SCLK_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SCLK_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_MOSI_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MOSI_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MOSI_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_MISO_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MISO_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MISO_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_SS_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SS_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SS1_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SS2_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SS_T" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE0_OUT" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE1_OUT" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE2_OUT" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="USB0_PORT_INDCTL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="USB0_VBUS_PWRSELECT" SIGIS="undef"/>
        <PORT DIR="I" NAME="USB0_VBUS_PWRFAULT" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_GP0_ARVALID" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_AWVALID" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_BREADY" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_RREADY" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WLAST" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WVALID" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="M_AXI_GP0_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_ARREADY" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_AWREADY" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_BVALID" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RLAST" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RVALID" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_WREADY" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_GP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_ps_0_axi_periph_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_ps_0_axi_periph" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_ARREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_AWREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_BVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_RLAST" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_RVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_WREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_HP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP0_RCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP0_WCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="S_AXI_HP0_RACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_WACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="S_AXI_HP0_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_ARVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_AWVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_BREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_RDISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP0_RREADY" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_WLAST" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_WRISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP0_WVALID" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_axi_mem_intercon_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_axi_mem_intercon" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET0_N" SIGIS="rst" SIGNAME="ps_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_rst_clk_wiz_0_125M" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="53" NAME="MIO" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_CAS_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_CKE" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_Clk_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_Clk" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_CS_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_DRSTB" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_ODT" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_RAS_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_WEB" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="2" NAME="DDR_BankAddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="14" NAME="DDR_Addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_VRN" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_VRP" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DM" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="31" NAME="DDR_DQ" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="PS_SRSTB" SIGIS="undef"/>
        <PORT DIR="IO" NAME="PS_CLK" SIGIS="undef"/>
        <PORT DIR="IO" NAME="PS_PORB" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_CAS_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_CKE"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_Clk_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_Clk"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_CS_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_DRSTB"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_ODT"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_RAS_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_WEB"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR_BankAddr"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_Addr"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="DDR_DM"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_DQ"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_DQS_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_DQS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:fixedio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="MIO" PHYSICAL="MIO"/>
            <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="DDR_VRN"/>
            <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="DDR_VRP"/>
            <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="PS_SRSTB"/>
            <PORTMAP LOGICAL="PS_CLK" PHYSICAL="PS_CLK"/>
            <PORTMAP LOGICAL="PS_PORB" PHYSICAL="PS_PORB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="SPI0_SCLK_I"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="SPI0_SCLK_O"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="SPI0_SCLK_T"/>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="SPI0_MOSI_I"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="SPI0_MOSI_O"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="SPI0_MOSI_T"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="SPI0_MISO_I"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="SPI0_MISO_O"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="SPI0_MISO_T"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="SPI0_SS_I"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="SPI0_SS_O"/>
            <PORTMAP LOGICAL="SS1_O" PHYSICAL="SPI0_SS1_O"/>
            <PORTMAP LOGICAL="SS2_O" PHYSICAL="SPI0_SS2_O"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="SPI0_SS_T"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="USBIND_0" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:usbctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PORT_INDCTL" PHYSICAL="USB0_PORT_INDCTL"/>
            <PORTMAP LOGICAL="VBUS_PWRSELECT" PHYSICAL="USB0_VBUS_PWRSELECT"/>
            <PORTMAP LOGICAL="VBUS_PWRFAULT" PHYSICAL="USB0_VBUS_PWRFAULT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP0_FIFO_CTRL" TYPE="TARGET" VLNV="xilinx.com:display_processing_system7:hpstatusctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RCOUNT" PHYSICAL="S_AXI_HP0_RCOUNT"/>
            <PORTMAP LOGICAL="WCOUNT" PHYSICAL="S_AXI_HP0_WCOUNT"/>
            <PORTMAP LOGICAL="RACOUNT" PHYSICAL="S_AXI_HP0_RACOUNT"/>
            <PORTMAP LOGICAL="WACOUNT" PHYSICAL="S_AXI_HP0_WACOUNT"/>
            <PORTMAP LOGICAL="RDISSUECAPEN" PHYSICAL="S_AXI_HP0_RDISSUECAP1_EN"/>
            <PORTMAP LOGICAL="WRISSUECAPEN" PHYSICAL="S_AXI_HP0_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps_0_M_AXI_GP0" DATAWIDTH="32" NAME="M_AXI_GP0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interface_axi_mem_intercon_M00_AXI" DATAWIDTH="32" NAME="S_AXI_HP0" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_clk_wiz_0_0_clk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_HP0_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_HP0_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_HP0_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_HP0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_HP0_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_HP0_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_HP0_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_HP0_RRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_HP0_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_HP0_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_HP0_RDATA"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_HP0_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_HP0_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_HP0_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_HP0_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_HP0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_HP0_WVALID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_HP0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_HP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_HP0_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_HP0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_HP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_HP0_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_HP0_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_HP0_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_HP0_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_HP0_AWADDR"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_HP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_HP0_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_HP0_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_HP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_HP0_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_HP0_AWQOS"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_HP0_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_HP0_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S_AXI_HP0_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_HP0_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_HP0_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x43C00000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x43C00FFF" INSTANCE="memory_interface_settings_AXI_inout_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_interface_settings_AXI_inout_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/sweep_cos_gen" HWVERSION="12.0" INSTANCE="sweep_cos_gen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="47"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="24"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mult_gen_0_1"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="16"/>
        <PARAMETER NAME="PortBType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortBWidth" VALUE="32"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="47"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="24"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="4"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="DDS_split_AXI_1_ch_a_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_split_AXI_1" PORT="ch_a_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="memory_interface_settings_amp_mult_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_amp_mult" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="sweep_cos_gen_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="sweep_mod_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/sweep_gen" HWVERSION="1.0" INSTANCE="sweep_gen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="accumulator_limited" VLNV="xilinx.com:module_ref:accumulator_limited:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="in_bits" VALUE="32"/>
        <PARAMETER NAME="accum_bits" VALUE="40"/>
        <PARAMETER NAME="out_bits" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="system_accumulator_limited_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="min" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_sweep_min_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_sweep_min" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="max" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_sweep_max_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_sweep_max" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="add" RIGHT="0" SIGIS="undef" SIGNAME="memory_interface_settings_sweep_add_out_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interface_settings_sweep_add" PORT="out_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="const_flag" SIGIS="undef" SIGNAME="mode_control_0_sweep_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="sweep_const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="sweep_out" RIGHT="0" SIGIS="undef" SIGNAME="sweep_gen_sweep_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="sweep_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_switch_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_switch_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync" SIGIS="undef" SIGNAME="mode_control_0_sync_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="sync_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="loop_o" SIGIS="undef" SIGNAME="sweep_gen_loop_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="digital_IO_connect_0" PORT="loop_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ttl_insert_0" HWVERSION="1.0" INSTANCE="ttl_insert_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ttl_insert" VLNV="xilinx.com:module_ref:ttl_insert:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="num_bits" VALUE="14"/>
        <PARAMETER NAME="Component_Name" VALUE="system_ttl_insert_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="13" NAME="dat_in" RIGHT="0" SIGIS="undef" SIGNAME="mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_1" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="dat_out" RIGHT="0" SIGIS="undef" SIGNAME="ttl_insert_0_dat_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_switch_0" PORT="dac_data_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ttl_in" SIGIS="undef" SIGNAME="mode_control_0_ttl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="ttl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_ds_buf_0" HWVERSION="2.1" INSTANCE="util_ds_buf_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_ds_buf_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_daisy_p_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="daisy_p_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_daisy_n_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="daisy_n_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="sync_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/util_ds_buf_2" HWVERSION="2.1" INSTANCE="util_ds_buf_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="OBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_ds_buf_0_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="OBUF_IN" RIGHT="0" SIGIS="clk" SIGNAME="mode_control_0_sync_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_control_0" PORT="sync_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="OBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_OBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="daisy_p_o0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="OBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_OBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="daisy_n_o0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_ds_buf_3" HWVERSION="2.1" INSTANCE="util_ds_buf_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="OBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_ds_buf_2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" LEFT="0" NAME="OBUF_IN" RIGHT="0" SIGIS="clk" SIGNAME="clk_switch_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_switch_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" LEFT="0" NAME="OBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_3_OBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="daisy_p_o1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" LEFT="0" NAME="OBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_3_OBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="daisy_n_o1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
