Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FV_GEMM_driver_behav xil_defaultlib.tb_FV_GEMM_driver xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/pedro/dev/formal_verification_project/systolic_array/VivadoProject/VivadoProject.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/pedro/dev/formal_verification_project/systolic_array/VivadoProject/VivadoProject.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.GEMM_pkg
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.SA(SA_SIZE=4)
Compiling module xil_defaultlib.Delay_Skew_In(SA_SIZE=4,ACTIVATI...
Compiling module xil_defaultlib.Delay_Skew_Out(SA_SIZE=4,ACTIVAT...
Compiling module xil_defaultlib.Count_To_Maximum
Compiling module xil_defaultlib.GEMM
Compiling module xil_defaultlib.FV_GEMM
Compiling module xil_defaultlib.tb_FV_GEMM_driver
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FV_GEMM_driver_behav
