{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 16:07:37 2022 " "Info: Processing started: Thu Jun 30 16:07:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FourPulseGenerator -c FourPulseGenerator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FourPulseGenerator -c FourPulseGenerator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 368 464 632 384 "CLK" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst3 inst 420.17 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 420.17 MHz between source register \"inst3\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.851 ns + Longest register register " "Info: + Longest register to register delay is 0.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X1_Y41_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y41_N11; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.438 ns) 0.767 ns 21mux:inst4\|5 2 COMB LCCOMB_X1_Y41_N12 1 " "Info: 2: + IC(0.329 ns) + CELL(0.438 ns) = 0.767 ns; Loc. = LCCOMB_X1_Y41_N12; Fanout = 1; COMB Node = '21mux:inst4\|5'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { inst3 21mux:inst4|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/qurtqus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.851 ns inst 3 REG LCFF_X1_Y41_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.851 ns; Loc. = LCFF_X1_Y41_N13; Fanout = 3; REG Node = 'inst'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 21mux:inst4|5 inst } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 61.34 % ) " "Info: Total cell delay = 0.522 ns ( 61.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.329 ns ( 38.66 % ) " "Info: Total interconnect delay = 0.329 ns ( 38.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { inst3 21mux:inst4|5 inst } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "0.851 ns" { inst3 {} 21mux:inst4|5 {} inst {} } { 0.000ns 0.329ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.748 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 368 464 632 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns CLK~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 368 464 632 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.537 ns) 2.748 ns inst 3 REG LCFF_X1_Y41_N13 3 " "Info: 3: + IC(1.105 ns) + CELL(0.537 ns) = 2.748 ns; Loc. = LCFF_X1_Y41_N13; Fanout = 3; REG Node = 'inst'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { CLK~clkctrl inst } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 55.53 % ) " "Info: Total cell delay = 1.526 ns ( 55.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 44.47 % ) " "Info: Total interconnect delay = 1.222 ns ( 44.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.117ns 1.105ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.748 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 368 464 632 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns CLK~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 368 464 632 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.537 ns) 2.748 ns inst3 3 REG LCFF_X1_Y41_N11 2 " "Info: 3: + IC(1.105 ns) + CELL(0.537 ns) = 2.748 ns; Loc. = LCFF_X1_Y41_N11; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { CLK~clkctrl inst3 } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 55.53 % ) " "Info: Total cell delay = 1.526 ns ( 55.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 44.47 % ) " "Info: Total interconnect delay = 1.222 ns ( 44.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.117ns 1.105ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.117ns 1.105ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.117ns 1.105ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1156 1220 344 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { inst3 21mux:inst4|5 inst } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "0.851 ns" { inst3 {} 21mux:inst4|5 {} inst {} } { 0.000ns 0.329ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.117ns 1.105ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.117ns 1.105ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 812 876 344 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK T3 inst2 6.310 ns register " "Info: tco from clock \"CLK\" to destination pin \"T3\" through register \"inst2\" is 6.310 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.748 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 368 464 632 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns CLK~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 368 464 632 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.537 ns) 2.748 ns inst2 3 REG LCFF_X1_Y41_N31 3 " "Info: 3: + IC(1.105 ns) + CELL(0.537 ns) = 2.748 ns; Loc. = LCFF_X1_Y41_N31; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { CLK~clkctrl inst2 } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1060 1124 344 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 55.53 % ) " "Info: Total cell delay = 1.526 ns ( 55.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 44.47 % ) " "Info: Total interconnect delay = 1.222 ns ( 44.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl inst2 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.117ns 1.105ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1060 1124 344 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.312 ns + Longest register pin " "Info: + Longest register to pin delay is 3.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X1_Y41_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y41_N31; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 264 1060 1124 344 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(2.779 ns) 3.312 ns T3 2 PIN PIN_F6 0 " "Info: 2: + IC(0.533 ns) + CELL(2.779 ns) = 3.312 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'T3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { inst2 T3 } "NODE_NAME" } } { "FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 184 1132 1308 200 "T3" "" } { 200 413 460 212 "T3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.779 ns ( 83.91 % ) " "Info: Total cell delay = 2.779 ns ( 83.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.533 ns ( 16.09 % ) " "Info: Total interconnect delay = 0.533 ns ( 16.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { inst2 T3 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { inst2 {} T3 {} } { 0.000ns 0.533ns } { 0.000ns 2.779ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl inst2 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.117ns 1.105ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { inst2 T3 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { inst2 {} T3 {} } { 0.000ns 0.533ns } { 0.000ns 2.779ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 16:07:38 2022 " "Info: Processing ended: Thu Jun 30 16:07:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
