<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>v8: /home/w1redch4d/Documents/browser-exploitation/v8/v8/src/codegen/riscv/extension-riscv-b.cc Source File</title>
<link rel="icon" href="v8.svg" type="image/x-icon" />
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="v8.svg"/></td>
  <td id="projectalign">
   <div id="projectname">v8
   </div>
   <div id="projectbrief">V8 is Googleâ€™s open source high-performance JavaScript and WebAssembly engine, written in C++. It is used in Chrome and in Node.js, among others. It implements ECMAScript and WebAssembly, and runs on Windows, macOS, and Linux systems that use x64, IA-32, or ARM processors. V8 can be embedded into any C++ application.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_7cf1b5e32c0ccac638cac1ebc38d93b6.html">codegen</a></li><li class="navelem"><a class="el" href="dir_be2475e88804a7eda4e16b27c4041512.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">extension-riscv-b.cc</div></div>
</div><!--header-->
<div class="contents">
<a href="extension-riscv-b_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// Copyright 2022 the V8 project authors. All rights reserved.</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">// Use of this source code is governed by a BSD-style license that can be</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// found in the LICENSE file.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="preprocessor">#include &quot;<a class="code" href="extension-riscv-b_8h.html">src/codegen/riscv/extension-riscv-b.h</a>&quot;</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="preprocessor">#include &quot;<a class="code" href="base-assembler-riscv_8h.html">src/codegen/riscv/base-assembler-riscv.h</a>&quot;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacev8.html">v8</a> {</div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="keyword">namespace </span><a class="code hl_variable" href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">internal</a> {</div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// RV32B Standard Extension</span></div>
<div class="foldopen" id="foldopen00011" data-start="{" data-end="}">
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#af615c75817f62f2869acf0a7efe5066c">   11</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#af615c75817f62f2869acf0a7efe5066c">AssemblerRISCVB::sh1add</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0010000, 0b010, rd, rs1, rs2);</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>}</div>
</div>
<div class="foldopen" id="foldopen00014" data-start="{" data-end="}">
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a68bd779a260c35bcd662b61477840bd8">   14</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a68bd779a260c35bcd662b61477840bd8">AssemblerRISCVB::sh2add</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0010000, 0b100, rd, rs1, rs2);</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>}</div>
</div>
<div class="foldopen" id="foldopen00017" data-start="{" data-end="}">
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a95c5a12291f57af5a44060f48fb84001">   17</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a95c5a12291f57af5a44060f48fb84001">AssemblerRISCVB::sh3add</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0010000, 0b110, rd, rs1, rs2);</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>}</div>
</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keywordtype">void</span> AssemblerRISCVB::adduw(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0000100, 0b000, rd, rs1, rs2);</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>}</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keywordtype">void</span> AssemblerRISCVB::sh1adduw(Register rd, Register rs1, Register rs2) {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0010000, 0b010, rd, rs1, rs2);</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>}</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keywordtype">void</span> AssemblerRISCVB::sh2adduw(Register rd, Register rs1, Register rs2) {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0010000, 0b100, rd, rs1, rs2);</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>}</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keywordtype">void</span> AssemblerRISCVB::sh3adduw(Register rd, Register rs1, Register rs2) {</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0010000, 0b110, rd, rs1, rs2);</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>}</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keywordtype">void</span> AssemblerRISCVB::slliuw(Register rd, Register rs1, uint8_t shamt) {</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">GenInstrIShift</a>(0b000010, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f">OP_IMM_32</a>, rd, rs1, shamt);</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>}</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#endif  </span><span class="comment">// V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="foldopen" id="foldopen00039" data-start="{" data-end="}">
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a326b7066346c3fa99cc4121cad9afe8a">   39</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a326b7066346c3fa99cc4121cad9afe8a">AssemblerRISCVB::andn</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0100000, 0b111, rd, rs1, rs2);</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>}</div>
</div>
<div class="foldopen" id="foldopen00042" data-start="{" data-end="}">
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a9c6b3c497119aad6f0fc8d30a2e1f643">   42</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a9c6b3c497119aad6f0fc8d30a2e1f643">AssemblerRISCVB::orn</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0100000, 0b110, rd, rs1, rs2);</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>}</div>
</div>
<div class="foldopen" id="foldopen00045" data-start="{" data-end="}">
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a43e8760f64ce877dd70ae5625dfa5f10">   45</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a43e8760f64ce877dd70ae5625dfa5f10">AssemblerRISCVB::xnor</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0100000, 0b100, rd, rs1, rs2);</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>}</div>
</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="foldopen" id="foldopen00049" data-start="{" data-end="}">
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#af188d355709d2e240f752b6a5467e96a">   49</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#af188d355709d2e240f752b6a5467e96a">AssemblerRISCVB::clz</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs) {</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(0b0110000, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs, 0);</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>}</div>
</div>
<div class="foldopen" id="foldopen00052" data-start="{" data-end="}">
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#aa8dce96fbd61b37e487797cad017d78a">   52</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#aa8dce96fbd61b37e487797cad017d78a">AssemblerRISCVB::ctz</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs) {</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(0b0110000, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs, 1);</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>}</div>
</div>
<div class="foldopen" id="foldopen00055" data-start="{" data-end="}">
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a7fb96bb6e0d6d38a98305e5a18fb7201">   55</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a7fb96bb6e0d6d38a98305e5a18fb7201">AssemblerRISCVB::cpop</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs) {</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(0b0110000, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs, 2);</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>}</div>
</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="keywordtype">void</span> AssemblerRISCVB::clzw(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs) {</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(0b0110000, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f">OP_IMM_32</a>, rd, rs, 0);</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>}</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="keywordtype">void</span> AssemblerRISCVB::ctzw(Register rd, Register rs) {</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(0b0110000, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f">OP_IMM_32</a>, rd, rs, 1);</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>}</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="keywordtype">void</span> AssemblerRISCVB::cpopw(Register rd, Register rs) {</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(0b0110000, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f">OP_IMM_32</a>, rd, rs, 2);</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>}</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="foldopen" id="foldopen00070" data-start="{" data-end="}">
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a2211c7abd0d662a559e40c7799116846">   70</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a2211c7abd0d662a559e40c7799116846">AssemblerRISCVB::max</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000101, 0b110, rd, rs1, rs2);</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>}</div>
</div>
<div class="foldopen" id="foldopen00073" data-start="{" data-end="}">
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#ab90d9a5f6db6d7279c3e51a91d07d6b5">   73</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#ab90d9a5f6db6d7279c3e51a91d07d6b5">AssemblerRISCVB::maxu</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000101, 0b111, rd, rs1, rs2);</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>}</div>
</div>
<div class="foldopen" id="foldopen00076" data-start="{" data-end="}">
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a047a9b355e7b77198b59d8617beb5ed5">   76</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a047a9b355e7b77198b59d8617beb5ed5">AssemblerRISCVB::min</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000101, 0b100, rd, rs1, rs2);</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>}</div>
</div>
<div class="foldopen" id="foldopen00079" data-start="{" data-end="}">
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a41a6fb9ea7a509c23c0d507a5f3c7e94">   79</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a41a6fb9ea7a509c23c0d507a5f3c7e94">AssemblerRISCVB::minu</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000101, 0b101, rd, rs1, rs2);</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>}</div>
</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="foldopen" id="foldopen00083" data-start="{" data-end="}">
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#aae06f7a86023f03b75b2ff55f50c3452">   83</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#aae06f7a86023f03b75b2ff55f50c3452">AssemblerRISCVB::sextb</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs) {</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(0b0110000, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs, 0b100);</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>}</div>
</div>
<div class="foldopen" id="foldopen00086" data-start="{" data-end="}">
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a8148958cc99e3f1ded821b4e4243d03d">   86</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a8148958cc99e3f1ded821b4e4243d03d">AssemblerRISCVB::sexth</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs) {</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(0b0110000, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs, 0b101);</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>}</div>
</div>
<div class="foldopen" id="foldopen00089" data-start="{" data-end="}">
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a88b61c116a8aaaea7247ecd9301e96df">   89</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a88b61c116a8aaaea7247ecd9301e96df">AssemblerRISCVB::zexth</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs) {</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0000100, 0b100, rd, rs, zero_reg);</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000100, 0b100, rd, rs, zero_reg);</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>}</div>
</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="foldopen" id="foldopen00097" data-start="{" data-end="}">
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a683776d601fac3549718c5029dca45e8">   97</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a683776d601fac3549718c5029dca45e8">AssemblerRISCVB::rol</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(0b0110000, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aa1dda82d17b42916a435bc15bfdb62f3">OP</a>, rd, rs1, rs2);</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>}</div>
</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="foldopen" id="foldopen00101" data-start="{" data-end="}">
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a8005fc9473cb1d8ce466140809fe8443">  101</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a8005fc9473cb1d8ce466140809fe8443">AssemblerRISCVB::ror</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(0b0110000, 0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aa1dda82d17b42916a435bc15bfdb62f3">OP</a>, rd, rs1, rs2);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>}</div>
</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="foldopen" id="foldopen00105" data-start="{" data-end="}">
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#ac776025002dcdcb535e46587e98a0edc">  105</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#ac776025002dcdcb535e46587e98a0edc">AssemblerRISCVB::orcb</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs) {</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs, 0b001010000111);</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>}</div>
</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="foldopen" id="foldopen00109" data-start="{" data-end="}">
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#af6cc6eeaebb0223d2487134f555c15d4">  109</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#af6cc6eeaebb0223d2487134f555c15d4">AssemblerRISCVB::rori</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt) {</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <a class="code hl_define" href="logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(is_uint6(shamt));</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs1, 0b011000000000 | shamt);</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <a class="code hl_define" href="logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(is_uint5(shamt));</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs1, 0b011000000000 | shamt);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>}</div>
</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="keywordtype">void</span> AssemblerRISCVB::rolw(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(0b0110000, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a34c5efdfc33957ebce04ec8eabae9cb2">OP_32</a>, rd, rs1, rs2);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>}</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="keywordtype">void</span> AssemblerRISCVB::roriw(Register rd, Register rs1, uint8_t shamt) {</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <a class="code hl_define" href="logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(is_uint5(shamt));</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f">OP_IMM_32</a>, rd, rs1, 0b011000000000 | shamt);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>}</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="keywordtype">void</span> AssemblerRISCVB::rorw(Register rd, Register rs1, Register rs2) {</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(0b0110000, 0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a34c5efdfc33957ebce04ec8eabae9cb2">OP_32</a>, rd, rs1, rs2);</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>}</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="foldopen" id="foldopen00132" data-start="{" data-end="}">
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#aa522f2cbaa35fb5d24598e910439ef70">  132</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#aa522f2cbaa35fb5d24598e910439ef70">AssemblerRISCVB::rev8</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs) {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs, 0b011010111000);</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs, 0b011010011000);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>}</div>
</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="foldopen" id="foldopen00141" data-start="{" data-end="}">
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a5c73043d093794a8d1cf58ee9db4c2f6">  141</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a5c73043d093794a8d1cf58ee9db4c2f6">AssemblerRISCVB::bclr</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0100100, 0b001, rd, rs1, rs2);</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>}</div>
</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="foldopen" id="foldopen00145" data-start="{" data-end="}">
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#ab6ae82ef3e01f2754072beb43c21b20f">  145</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#ab6ae82ef3e01f2754072beb43c21b20f">AssemblerRISCVB::bclri</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs, uint8_t shamt) {</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">GenInstrIShift</a>(0b010010, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs, shamt);</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(0b0100100, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs, shamt);</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>}</div>
</div>
<div class="foldopen" id="foldopen00152" data-start="{" data-end="}">
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a3b82b87c2de69a17633ffe8e09856942">  152</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a3b82b87c2de69a17633ffe8e09856942">AssemblerRISCVB::bext</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0100100, 0b101, rd, rs1, rs2);</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>}</div>
</div>
<div class="foldopen" id="foldopen00155" data-start="{" data-end="}">
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a693c255c47f1d5ccfeafd08cf6a4d055">  155</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a693c255c47f1d5ccfeafd08cf6a4d055">AssemblerRISCVB::bexti</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt) {</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">GenInstrIShift</a>(0b010010, 0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs1, shamt);</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(0b0100100, 0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs1, shamt);</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>}</div>
</div>
<div class="foldopen" id="foldopen00162" data-start="{" data-end="}">
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a5b176f190668933e23628279cd181f21">  162</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a5b176f190668933e23628279cd181f21">AssemblerRISCVB::binv</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0110100, 0b001, rd, rs1, rs2);</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>}</div>
</div>
<div class="foldopen" id="foldopen00165" data-start="{" data-end="}">
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#aad1d39849c271ca58453ab64930c64bd">  165</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#aad1d39849c271ca58453ab64930c64bd">AssemblerRISCVB::binvi</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt) {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">GenInstrIShift</a>(0b011010, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs1, shamt);</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(0b0110100, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs1, shamt);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>}</div>
</div>
<div class="foldopen" id="foldopen00172" data-start="{" data-end="}">
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#af25ec298ffb42e5222f8e6bf7a0ba640">  172</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#af25ec298ffb42e5222f8e6bf7a0ba640">AssemblerRISCVB::bset</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0010100, 0b001, rd, rs1, rs2);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>}</div>
</div>
<div class="foldopen" id="foldopen00175" data-start="{" data-end="}">
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a26d0585c773882a6d6556a5b91eb82db">  175</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVB.html#a26d0585c773882a6d6556a5b91eb82db">AssemblerRISCVB::bseti</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt) {</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">GenInstrIShift</a>(0b001010, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs1, shamt);</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(0b0010100, 0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs1, shamt);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>}</div>
</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>}  <span class="comment">// namespace internal</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>}  <span class="comment">// namespace v8</span></div>
<div class="ttc" id="abase-assembler-riscv_8h_html"><div class="ttname"><a href="base-assembler-riscv_8h.html">base-assembler-riscv.h</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a047a9b355e7b77198b59d8617beb5ed5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a047a9b355e7b77198b59d8617beb5ed5">v8::internal::AssemblerRISCVB::min</a></div><div class="ttdeci">void min(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00076">extension-riscv-b.cc:76</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a2211c7abd0d662a559e40c7799116846"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a2211c7abd0d662a559e40c7799116846">v8::internal::AssemblerRISCVB::max</a></div><div class="ttdeci">void max(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00070">extension-riscv-b.cc:70</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a26d0585c773882a6d6556a5b91eb82db"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a26d0585c773882a6d6556a5b91eb82db">v8::internal::AssemblerRISCVB::bseti</a></div><div class="ttdeci">void bseti(Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition</b> <a href="#l00175">extension-riscv-b.cc:175</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a326b7066346c3fa99cc4121cad9afe8a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a326b7066346c3fa99cc4121cad9afe8a">v8::internal::AssemblerRISCVB::andn</a></div><div class="ttdeci">void andn(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00039">extension-riscv-b.cc:39</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a3b82b87c2de69a17633ffe8e09856942"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a3b82b87c2de69a17633ffe8e09856942">v8::internal::AssemblerRISCVB::bext</a></div><div class="ttdeci">void bext(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00152">extension-riscv-b.cc:152</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a41a6fb9ea7a509c23c0d507a5f3c7e94"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a41a6fb9ea7a509c23c0d507a5f3c7e94">v8::internal::AssemblerRISCVB::minu</a></div><div class="ttdeci">void minu(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00079">extension-riscv-b.cc:79</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a43e8760f64ce877dd70ae5625dfa5f10"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a43e8760f64ce877dd70ae5625dfa5f10">v8::internal::AssemblerRISCVB::xnor</a></div><div class="ttdeci">void xnor(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00045">extension-riscv-b.cc:45</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a5b176f190668933e23628279cd181f21"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a5b176f190668933e23628279cd181f21">v8::internal::AssemblerRISCVB::binv</a></div><div class="ttdeci">void binv(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00162">extension-riscv-b.cc:162</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a5c73043d093794a8d1cf58ee9db4c2f6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a5c73043d093794a8d1cf58ee9db4c2f6">v8::internal::AssemblerRISCVB::bclr</a></div><div class="ttdeci">void bclr(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00141">extension-riscv-b.cc:141</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a683776d601fac3549718c5029dca45e8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a683776d601fac3549718c5029dca45e8">v8::internal::AssemblerRISCVB::rol</a></div><div class="ttdeci">void rol(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00097">extension-riscv-b.cc:97</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a68bd779a260c35bcd662b61477840bd8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a68bd779a260c35bcd662b61477840bd8">v8::internal::AssemblerRISCVB::sh2add</a></div><div class="ttdeci">void sh2add(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00014">extension-riscv-b.cc:14</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a693c255c47f1d5ccfeafd08cf6a4d055"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a693c255c47f1d5ccfeafd08cf6a4d055">v8::internal::AssemblerRISCVB::bexti</a></div><div class="ttdeci">void bexti(Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition</b> <a href="#l00155">extension-riscv-b.cc:155</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a7fb96bb6e0d6d38a98305e5a18fb7201"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a7fb96bb6e0d6d38a98305e5a18fb7201">v8::internal::AssemblerRISCVB::cpop</a></div><div class="ttdeci">void cpop(Register rd, Register rs)</div><div class="ttdef"><b>Definition</b> <a href="#l00055">extension-riscv-b.cc:55</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a8005fc9473cb1d8ce466140809fe8443"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a8005fc9473cb1d8ce466140809fe8443">v8::internal::AssemblerRISCVB::ror</a></div><div class="ttdeci">void ror(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00101">extension-riscv-b.cc:101</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a8148958cc99e3f1ded821b4e4243d03d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a8148958cc99e3f1ded821b4e4243d03d">v8::internal::AssemblerRISCVB::sexth</a></div><div class="ttdeci">void sexth(Register rd, Register rs)</div><div class="ttdef"><b>Definition</b> <a href="#l00086">extension-riscv-b.cc:86</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a88b61c116a8aaaea7247ecd9301e96df"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a88b61c116a8aaaea7247ecd9301e96df">v8::internal::AssemblerRISCVB::zexth</a></div><div class="ttdeci">void zexth(Register rd, Register rs)</div><div class="ttdef"><b>Definition</b> <a href="#l00089">extension-riscv-b.cc:89</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a95c5a12291f57af5a44060f48fb84001"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a95c5a12291f57af5a44060f48fb84001">v8::internal::AssemblerRISCVB::sh3add</a></div><div class="ttdeci">void sh3add(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00017">extension-riscv-b.cc:17</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_a9c6b3c497119aad6f0fc8d30a2e1f643"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#a9c6b3c497119aad6f0fc8d30a2e1f643">v8::internal::AssemblerRISCVB::orn</a></div><div class="ttdeci">void orn(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00042">extension-riscv-b.cc:42</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_aa522f2cbaa35fb5d24598e910439ef70"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#aa522f2cbaa35fb5d24598e910439ef70">v8::internal::AssemblerRISCVB::rev8</a></div><div class="ttdeci">void rev8(Register rd, Register rs)</div><div class="ttdef"><b>Definition</b> <a href="#l00132">extension-riscv-b.cc:132</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_aa8dce96fbd61b37e487797cad017d78a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#aa8dce96fbd61b37e487797cad017d78a">v8::internal::AssemblerRISCVB::ctz</a></div><div class="ttdeci">void ctz(Register rd, Register rs)</div><div class="ttdef"><b>Definition</b> <a href="#l00052">extension-riscv-b.cc:52</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_aad1d39849c271ca58453ab64930c64bd"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#aad1d39849c271ca58453ab64930c64bd">v8::internal::AssemblerRISCVB::binvi</a></div><div class="ttdeci">void binvi(Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition</b> <a href="#l00165">extension-riscv-b.cc:165</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_aae06f7a86023f03b75b2ff55f50c3452"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#aae06f7a86023f03b75b2ff55f50c3452">v8::internal::AssemblerRISCVB::sextb</a></div><div class="ttdeci">void sextb(Register rd, Register rs)</div><div class="ttdef"><b>Definition</b> <a href="#l00083">extension-riscv-b.cc:83</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_ab6ae82ef3e01f2754072beb43c21b20f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#ab6ae82ef3e01f2754072beb43c21b20f">v8::internal::AssemblerRISCVB::bclri</a></div><div class="ttdeci">void bclri(Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition</b> <a href="#l00145">extension-riscv-b.cc:145</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_ab90d9a5f6db6d7279c3e51a91d07d6b5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#ab90d9a5f6db6d7279c3e51a91d07d6b5">v8::internal::AssemblerRISCVB::maxu</a></div><div class="ttdeci">void maxu(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00073">extension-riscv-b.cc:73</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_ac776025002dcdcb535e46587e98a0edc"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#ac776025002dcdcb535e46587e98a0edc">v8::internal::AssemblerRISCVB::orcb</a></div><div class="ttdeci">void orcb(Register rd, Register rs)</div><div class="ttdef"><b>Definition</b> <a href="#l00105">extension-riscv-b.cc:105</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_af188d355709d2e240f752b6a5467e96a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#af188d355709d2e240f752b6a5467e96a">v8::internal::AssemblerRISCVB::clz</a></div><div class="ttdeci">void clz(Register rd, Register rs)</div><div class="ttdef"><b>Definition</b> <a href="#l00049">extension-riscv-b.cc:49</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_af25ec298ffb42e5222f8e6bf7a0ba640"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#af25ec298ffb42e5222f8e6bf7a0ba640">v8::internal::AssemblerRISCVB::bset</a></div><div class="ttdeci">void bset(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00172">extension-riscv-b.cc:172</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_af615c75817f62f2869acf0a7efe5066c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#af615c75817f62f2869acf0a7efe5066c">v8::internal::AssemblerRISCVB::sh1add</a></div><div class="ttdeci">void sh1add(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00011">extension-riscv-b.cc:11</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVB_html_af6cc6eeaebb0223d2487134f555c15d4"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVB.html#af6cc6eeaebb0223d2487134f555c15d4">v8::internal::AssemblerRISCVB::rori</a></div><div class="ttdeci">void rori(Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition</b> <a href="#l00109">extension-riscv-b.cc:109</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a04a0df783c64e7f1e226d6a8927f54cb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">v8::internal::AssemblerRiscvBase::GenInstrIShiftW</a></div><div class="ttdeci">void GenInstrIShiftW(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00184">base-assembler-riscv.cc:184</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a18281c5f780288c0a7c686c78f24efdb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">v8::internal::AssemblerRiscvBase::GenInstrR</a></div><div class="ttdeci">void GenInstrR(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00044">base-assembler-riscv.cc:44</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a6d62f231a18981751b4d4f7d8884818c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">v8::internal::AssemblerRiscvBase::GenInstrALUW_rr</a></div><div class="ttdeci">void GenInstrALUW_rr(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00442">base-assembler-riscv.cc:442</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a80a20f91bb79415095888c2bf7a51c56"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">v8::internal::AssemblerRiscvBase::GenInstrALU_rr</a></div><div class="ttdeci">void GenInstrALU_rr(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00419">base-assembler-riscv.cc:419</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ab389e96929073a7672c9fef77db876c1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">v8::internal::AssemblerRiscvBase::GenInstrI</a></div><div class="ttdeci">void GenInstrI(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00154">base-assembler-riscv.cc:154</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_afb4629a9458575e00a5f9feaaf73ee6f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">v8::internal::AssemblerRiscvBase::GenInstrIShift</a></div><div class="ttdeci">void GenInstrIShift(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00173">base-assembler-riscv.cc:173</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Register_html"><div class="ttname"><a href="classv8_1_1internal_1_1Register.html">v8::internal::Register</a></div><div class="ttdef"><b>Definition</b> <a href="register-x64_8h_source.html#l00061">register-x64.h:61</a></div></div>
<div class="ttc" id="aextension-riscv-b_8h_html"><div class="ttname"><a href="extension-riscv-b_8h.html">extension-riscv-b.h</a></div></div>
<div class="ttc" id="alogging_8h_html_ae17f8119c108cf3070bad3449c7e0006"><div class="ttname"><a href="logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a></div><div class="ttdeci">#define DCHECK(condition)</div><div class="ttdef"><b>Definition</b> <a href="logging_8h_source.html#l00482">logging.h:482</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5031451934208565c827c86d9eb86c5a"><div class="ttname"><a href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">v8::internal::internal</a></div><div class="ttdeci">internal</div><div class="ttdef"><b>Definition</b> <a href="wasm-objects-inl_8h_source.html#l00457">wasm-objects-inl.h:457</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a34c5efdfc33957ebce04ec8eabae9cb2"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a34c5efdfc33957ebce04ec8eabae9cb2">v8::internal::OP_32</a></div><div class="ttdeci">@ OP_32</div><div class="ttdef"><b>Definition</b> <a href="base-constants-riscv_8h_source.html#l00642">base-constants-riscv.h:642</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">v8::internal::OP_IMM</a></div><div class="ttdeci">@ OP_IMM</div><div class="ttdef"><b>Definition</b> <a href="base-constants-riscv_8h_source.html#l00632">base-constants-riscv.h:632</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97aa1dda82d17b42916a435bc15bfdb62f3"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aa1dda82d17b42916a435bc15bfdb62f3">v8::internal::OP</a></div><div class="ttdeci">@ OP</div><div class="ttdef"><b>Definition</b> <a href="base-constants-riscv_8h_source.html#l00640">base-constants-riscv.h:640</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f">v8::internal::OP_IMM_32</a></div><div class="ttdeci">@ OP_IMM_32</div><div class="ttdef"><b>Definition</b> <a href="base-constants-riscv_8h_source.html#l00635">base-constants-riscv.h:635</a></div></div>
<div class="ttc" id="anamespacev8_html"><div class="ttname"><a href="namespacev8.html">v8</a></div><div class="ttdef"><b>Definition</b> <a href="api-arguments-inl_8h_source.html#l00017">api-arguments-inl.h:17</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Apr 3 2025 08:17:05 for v8 by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
