Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Mon May 13 19:57:35 2024
| Host              : franz-MS-7C02 running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.11 2022-11-23
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
AVAL-344   Warning   Design_needs_USER_RAM_AVERAGE_ACTIVITY_set  1           
TIMING-18  Warning   Missing input or output delay               153         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (50)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (50)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.631        0.000                      0                   74        0.092        0.000                      0                   74        4.620        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              7.631        0.000                      0                   74        0.092        0.000                      0                   74        4.620        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.716ns (33.577%)  route 1.416ns (66.423%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 1.097ns, distribution 1.712ns)
  Clock Net Delay (Destination): 2.534ns (routing 0.995ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.809     2.964    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y67        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.056 r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/Q
                         net (fo=6, routed)           0.308     3.364    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/Q[1]
    SLICE_X118Y67        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.123     3.487 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, routed)           0.344     3.831    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I0_GE)
                                                      0.126     3.957 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     3.996    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.238 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     4.239    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.278 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     4.596    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     4.690 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.406     5.096    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.534    12.662    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[4]/C
                         clock pessimism              0.247    12.909    
                         clock uncertainty           -0.058    12.851    
    SLICE_X119Y68        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.123    12.728    bd_0_i/hls_inst/inst/i_fu_50_reg[4]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.716ns (33.577%)  route 1.416ns (66.423%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 1.097ns, distribution 1.712ns)
  Clock Net Delay (Destination): 2.534ns (routing 0.995ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.809     2.964    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y67        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.056 r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/Q
                         net (fo=6, routed)           0.308     3.364    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/Q[1]
    SLICE_X118Y67        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.123     3.487 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, routed)           0.344     3.831    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I0_GE)
                                                      0.126     3.957 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     3.996    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.238 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     4.239    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.278 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     4.596    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     4.690 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.406     5.096    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.534    12.662    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[5]/C
                         clock pessimism              0.247    12.909    
                         clock uncertainty           -0.058    12.851    
    SLICE_X119Y68        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.123    12.728    bd_0_i/hls_inst/inst/i_fu_50_reg[5]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.716ns (33.577%)  route 1.416ns (66.423%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 1.097ns, distribution 1.712ns)
  Clock Net Delay (Destination): 2.534ns (routing 0.995ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.809     2.964    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y67        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.056 r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/Q
                         net (fo=6, routed)           0.308     3.364    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/Q[1]
    SLICE_X118Y67        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.123     3.487 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, routed)           0.344     3.831    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I0_GE)
                                                      0.126     3.957 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     3.996    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.238 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     4.239    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.278 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     4.596    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     4.690 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.406     5.096    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.534    12.662    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[6]/C
                         clock pessimism              0.247    12.909    
                         clock uncertainty           -0.058    12.851    
    SLICE_X119Y68        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.123    12.728    bd_0_i/hls_inst/inst/i_fu_50_reg[6]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.725ns (35.053%)  route 1.343ns (64.947%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)
  Clock Net Delay (Destination): 2.539ns (routing 0.995ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.290     3.343    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X118Y67        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     3.477 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, routed)           0.344     3.821    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I0_GE)
                                                      0.126     3.947 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     3.986    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.228 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     4.229    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.268 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     4.585    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     4.679 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.352     5.031    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.539    12.667    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
                         clock pessimism              0.247    12.914    
                         clock uncertainty           -0.058    12.856    
    SLICE_X118Y67        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121    12.735    bd_0_i/hls_inst/inst/i_fu_50_reg[0]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.725ns (35.053%)  route 1.343ns (64.947%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)
  Clock Net Delay (Destination): 2.539ns (routing 0.995ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.290     3.343    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X118Y67        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     3.477 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, routed)           0.344     3.821    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I0_GE)
                                                      0.126     3.947 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     3.986    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.228 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     4.229    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.268 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     4.585    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     4.679 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.352     5.031    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.539    12.667    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
                         clock pessimism              0.247    12.914    
                         clock uncertainty           -0.058    12.856    
    SLICE_X118Y67        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121    12.735    bd_0_i/hls_inst/inst/i_fu_50_reg[1]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.725ns (35.053%)  route 1.343ns (64.947%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)
  Clock Net Delay (Destination): 2.539ns (routing 0.995ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.290     3.343    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X118Y67        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     3.477 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, routed)           0.344     3.821    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I0_GE)
                                                      0.126     3.947 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     3.986    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.228 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     4.229    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.268 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     4.585    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     4.679 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.352     5.031    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.539    12.667    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C
                         clock pessimism              0.247    12.914    
                         clock uncertainty           -0.058    12.856    
    SLICE_X118Y67        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121    12.735    bd_0_i/hls_inst/inst/i_fu_50_reg[2]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.725ns (35.053%)  route 1.343ns (64.947%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)
  Clock Net Delay (Destination): 2.539ns (routing 0.995ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.290     3.343    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X118Y67        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     3.477 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, routed)           0.344     3.821    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I0_GE)
                                                      0.126     3.947 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     3.986    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.228 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     4.229    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.268 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     4.585    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     4.679 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.352     5.031    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.539    12.667    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[3]/C
                         clock pessimism              0.247    12.914    
                         clock uncertainty           -0.058    12.856    
    SLICE_X118Y67        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.121    12.735    bd_0_i/hls_inst/inst/i_fu_50_reg[3]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.746ns (35.406%)  route 1.361ns (64.594%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 1.097ns, distribution 1.712ns)
  Clock Net Delay (Destination): 2.540ns (routing 0.995ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.809     2.964    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y67        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.056 f  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/Q
                         net (fo=6, routed)           0.308     3.364    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/Q[1]
    SLICE_X118Y67        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.123     3.487 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, routed)           0.344     3.831    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I0_GE)
                                                      0.126     3.957 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     3.996    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.238 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     4.239    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.278 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.338     4.616    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X119Y68        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.124     4.740 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.331     5.071    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_2
    SLICE_X120Y68        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.540    12.668    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X120Y68        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.212    12.880    
                         clock uncertainty           -0.058    12.822    
    SLICE_X120Y68        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008    12.830    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.765ns (38.424%)  route 1.226ns (61.576%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT2=1 LUT3=1 LUTCY2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)
  Clock Net Delay (Destination): 2.539ns (routing 0.995ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.290     3.343    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X118Y67        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     3.477 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, routed)           0.344     3.821    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I0_GE)
                                                      0.126     3.947 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     3.986    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.228 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     4.229    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.268 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.268     4.536    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/icmp_ln11_fu_128_p2
    SLICE_X119Y68        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     4.670 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/i_fu_50[6]_i_2/O
                         net (fo=7, routed)           0.284     4.954    bd_0_i/hls_inst/inst/i_fu_50
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.539    12.667    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[3]/C
                         clock pessimism              0.247    12.914    
                         clock uncertainty           -0.058    12.856    
    SLICE_X118Y67        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.089    12.767    bd_0_i/hls_inst/inst/i_fu_50_reg[3]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.765ns (38.542%)  route 1.220ns (61.458%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT2=1 LUT3=1 LUTCY2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)
  Clock Net Delay (Destination): 2.539ns (routing 0.995ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.290     3.343    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X118Y67        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     3.477 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, routed)           0.344     3.821    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I0_GE)
                                                      0.126     3.947 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     3.986    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.228 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     4.229    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.268 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.268     4.536    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/icmp_ln11_fu_128_p2
    SLICE_X119Y68        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     4.670 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/i_fu_50[6]_i_2/O
                         net (fo=7, routed)           0.278     4.948    bd_0_i/hls_inst/inst/i_fu_50
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.539    12.667    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
                         clock pessimism              0.247    12.914    
                         clock uncertainty           -0.058    12.856    
    SLICE_X118Y67        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.087    12.769    bd_0_i/hls_inst/inst/i_fu_50_reg[0]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  7.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.050ns (28.539%)  route 0.125ns (71.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.748ns (routing 0.678ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.768ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.748     1.842    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y69        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     1.892 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_ready_reg/Q
                         net (fo=2, routed)           0.125     2.017    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_ready
    SLICE_X119Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.982     2.107    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[3]/C
                         clock pessimism             -0.217     1.890    
    SLICE_X119Y70        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.925    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.071ns (36.953%)  route 0.121ns (63.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.753ns (routing 0.678ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.768ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.753     1.847    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y69        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.897 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_reg/Q
                         net (fo=3, routed)           0.106     2.003    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_reg_n_0
    SLICE_X120Y70        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.021     2.024 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_interrupt_i_1/O
                         net (fo=1, routed)           0.015     2.039    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_interrupt0
    SLICE_X120Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.987     2.112    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_interrupt_reg/C
                         clock pessimism             -0.217     1.895    
    SLICE_X120Y70        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.930    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_interrupt_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.059ns (32.331%)  route 0.123ns (67.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.752ns (routing 0.678ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.768ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.752     1.846    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y67        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.896 r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/Q
                         net (fo=4, routed)           0.099     1.995    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[3]_i_1/I5
    SLICE_X118Y67        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.009     2.004 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[3]_i_1/LUT6/O
                         net (fo=1, routed)           0.024     2.028    bd_0_i/hls_inst/inst/add_ln11_fu_118_p2[3]
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.985     2.110    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[3]/C
                         clock pessimism             -0.236     1.874    
    SLICE_X118Y67        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     1.909    bd_0_i/hls_inst/inst/i_fu_50_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.672%)  route 0.125ns (68.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.748ns (routing 0.678ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.768ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.748     1.842    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y69        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.891 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg/Q
                         net (fo=3, routed)           0.101     1.992    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg_n_0
    SLICE_X119Y69        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.009     2.001 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, routed)           0.024     2.025    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_i_1_n_0
    SLICE_X119Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.982     2.107    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_reg/C
                         clock pessimism             -0.237     1.870    
    SLICE_X119Y69        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     1.905    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.069ns (32.805%)  route 0.141ns (67.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.748ns (routing 0.678ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.768ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.748     1.842    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y69        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.891 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, routed)          0.122     2.013    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0
    SLICE_X119Y68        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.020     2.033 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[4]_i_1/O
                         net (fo=1, routed)           0.019     2.052    bd_0_i/hls_inst/inst/add_ln11_fu_118_p2[4]
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.987     2.112    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[4]/C
                         clock pessimism             -0.217     1.895    
    SLICE_X119Y68        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.035     1.930    bd_0_i/hls_inst/inst/i_fu_50_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.057ns (27.891%)  route 0.147ns (72.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.751ns (routing 0.678ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.768ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.751     1.845    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.893 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.123     2.017    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X119Y68        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.009     2.026 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_3/O
                         net (fo=1, routed)           0.024     2.050    bd_0_i/hls_inst/inst/add_ln11_fu_118_p2[6]
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.987     2.112    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[6]/C
                         clock pessimism             -0.219     1.893    
    SLICE_X119Y68        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     1.927    bd_0_i/hls_inst/inst/i_fu_50_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.048ns (23.051%)  route 0.160ns (76.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.748ns (routing 0.678ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.768ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.748     1.842    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y69        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.890 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_idle_reg/Q
                         net (fo=2, routed)           0.160     2.050    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/p_0_in[2]
    SLICE_X119Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.982     2.107    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[2]/C
                         clock pessimism             -0.217     1.890    
    SLICE_X119Y70        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.035     1.925    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.084ns (40.009%)  route 0.126ns (59.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.753ns (routing 0.678ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.768ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.753     1.847    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y69        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     1.896 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg[1]/Q
                         net (fo=2, routed)           0.102     1.998    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/p_0_in__0
    SLICE_X120Y70        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     2.033 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, routed)           0.024     2.057    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_isr[1]_i_1_n_0
    SLICE_X120Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.987     2.112    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_isr_reg[1]/C
                         clock pessimism             -0.217     1.895    
    SLICE_X120Y70        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     1.930    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_isr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.108ns (45.043%)  route 0.132ns (54.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.753ns (routing 0.678ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.768ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.753     1.847    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y69        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.897 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/Q
                         net (fo=5, routed)           0.109     2.006    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/p_0_in[7]
    SLICE_X119Y69        LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.058     2.064 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_i_1/O
                         net (fo=1, routed)           0.023     2.087    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_i_1_n_0
    SLICE_X119Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.982     2.107    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg/C
                         clock pessimism             -0.187     1.920    
    SLICE_X119Y69        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.035     1.955    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.071ns (36.274%)  route 0.125ns (63.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.755ns (routing 0.678ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.988ns (routing 0.768ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.755     1.849    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y72        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y72        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.899 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=4, routed)           0.110     2.009    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X120Y72        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.021     2.030 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.015     2.045    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X120Y72        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.988     2.113    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y72        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism             -0.236     1.877    
    SLICE_X120Y72        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.912    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            0.934         10.000      9.066      BUFGCE_HDIO_X0Y0  ap_clk_BUFGCE_inst_LOPT_OOC/I
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X120Y68     bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X117Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X117Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X120Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X117Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X120Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X120Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X120Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[6]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X118Y67     bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
Low Pulse Width   Slow    BUFGCE/I  n/a            0.380         5.000       4.620      BUFGCE_HDIO_X0Y0  ap_clk_BUFGCE_inst_LOPT_OOC/I
Low Pulse Width   Fast    BUFGCE/I  n/a            0.380         5.000       4.620      BUFGCE_HDIO_X0Y0  ap_clk_BUFGCE_inst_LOPT_OOC/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X120Y68     bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X120Y68     bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X120Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X120Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[2]/C
High Pulse Width  Slow    BUFGCE/I  n/a            0.380         5.000       4.620      BUFGCE_HDIO_X0Y0  ap_clk_BUFGCE_inst_LOPT_OOC/I
High Pulse Width  Fast    BUFGCE/I  n/a            0.380         5.000       4.620      BUFGCE_HDIO_X0Y0  ap_clk_BUFGCE_inst_LOPT_OOC/I
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X120Y68     bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X120Y68     bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X120Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X120Y68     bd_0_i/hls_inst/inst/c_addr_reg_186_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_q0[22]
                            (input port)
  Destination:            c_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.826ns  (logic 2.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  b_q0[22] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[22]
    DSP_X0Y0             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[22]_B_DATA[22])
                                                      0.475     0.475 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[22]
                         net (fo=1, routed)           0.000     0.475    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<22>
    DSP_X0Y0             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[22]_B_MAN_DATA[22])
                                                      0.076     0.551 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[22]
                         net (fo=1, routed)           0.000     0.551    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<22>
    DSP_X0Y0             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[22]_U[47])
                                                      0.487     1.038 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[47]
                         net (fo=1, routed)           0.000     1.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<47>
    DSP_X0Y0             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[47]_U_DATA[47])
                                                      0.096     1.134 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[47]
                         net (fo=1, routed)           0.000     1.134    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<47>
    DSP_X0Y0             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[47]_FPM_INT[31])
                                                      0.741     1.875 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     2.008 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     2.008    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[0])
                                                      0.670     2.678 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[0]
                         net (fo=1, routed)           0.000     2.678    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<0>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[0]_FPA_OUT[0])
                                                      0.148     2.826 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[0]
                         net (fo=0)                   0.000     2.826    c_d0[0]
                                                                      r  c_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_q0[22]
                            (input port)
  Destination:            c_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.826ns  (logic 2.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  b_q0[22] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[22]
    DSP_X0Y0             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[22]_B_DATA[22])
                                                      0.475     0.475 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[22]
                         net (fo=1, routed)           0.000     0.475    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<22>
    DSP_X0Y0             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[22]_B_MAN_DATA[22])
                                                      0.076     0.551 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[22]
                         net (fo=1, routed)           0.000     0.551    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<22>
    DSP_X0Y0             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[22]_U[47])
                                                      0.487     1.038 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[47]
                         net (fo=1, routed)           0.000     1.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<47>
    DSP_X0Y0             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[47]_U_DATA[47])
                                                      0.096     1.134 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[47]
                         net (fo=1, routed)           0.000     1.134    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<47>
    DSP_X0Y0             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[47]_FPM_INT[31])
                                                      0.741     1.875 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     2.008 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     2.008    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[10])
                                                      0.670     2.678 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[10]
                         net (fo=1, routed)           0.000     2.678    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<10>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[10]_FPA_OUT[10])
                                                      0.148     2.826 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[10]
                         net (fo=0)                   0.000     2.826    c_d0[10]
                                                                      r  c_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_q0[22]
                            (input port)
  Destination:            c_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.826ns  (logic 2.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  b_q0[22] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[22]
    DSP_X0Y0             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[22]_B_DATA[22])
                                                      0.475     0.475 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[22]
                         net (fo=1, routed)           0.000     0.475    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<22>
    DSP_X0Y0             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[22]_B_MAN_DATA[22])
                                                      0.076     0.551 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[22]
                         net (fo=1, routed)           0.000     0.551    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<22>
    DSP_X0Y0             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[22]_U[47])
                                                      0.487     1.038 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[47]
                         net (fo=1, routed)           0.000     1.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<47>
    DSP_X0Y0             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[47]_U_DATA[47])
                                                      0.096     1.134 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[47]
                         net (fo=1, routed)           0.000     1.134    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<47>
    DSP_X0Y0             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[47]_FPM_INT[31])
                                                      0.741     1.875 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     2.008 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     2.008    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[11])
                                                      0.670     2.678 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[11]
                         net (fo=1, routed)           0.000     2.678    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<11>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[11]_FPA_OUT[11])
                                                      0.148     2.826 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[11]
                         net (fo=0)                   0.000     2.826    c_d0[11]
                                                                      r  c_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_q0[22]
                            (input port)
  Destination:            c_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.826ns  (logic 2.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  b_q0[22] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[22]
    DSP_X0Y0             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[22]_B_DATA[22])
                                                      0.475     0.475 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[22]
                         net (fo=1, routed)           0.000     0.475    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<22>
    DSP_X0Y0             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[22]_B_MAN_DATA[22])
                                                      0.076     0.551 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[22]
                         net (fo=1, routed)           0.000     0.551    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<22>
    DSP_X0Y0             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[22]_U[47])
                                                      0.487     1.038 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[47]
                         net (fo=1, routed)           0.000     1.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<47>
    DSP_X0Y0             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[47]_U_DATA[47])
                                                      0.096     1.134 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[47]
                         net (fo=1, routed)           0.000     1.134    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<47>
    DSP_X0Y0             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[47]_FPM_INT[31])
                                                      0.741     1.875 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     2.008 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     2.008    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[12])
                                                      0.670     2.678 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[12]
                         net (fo=1, routed)           0.000     2.678    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<12>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[12]_FPA_OUT[12])
                                                      0.148     2.826 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[12]
                         net (fo=0)                   0.000     2.826    c_d0[12]
                                                                      r  c_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_q0[22]
                            (input port)
  Destination:            c_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.826ns  (logic 2.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  b_q0[22] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[22]
    DSP_X0Y0             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[22]_B_DATA[22])
                                                      0.475     0.475 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[22]
                         net (fo=1, routed)           0.000     0.475    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<22>
    DSP_X0Y0             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[22]_B_MAN_DATA[22])
                                                      0.076     0.551 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[22]
                         net (fo=1, routed)           0.000     0.551    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<22>
    DSP_X0Y0             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[22]_U[47])
                                                      0.487     1.038 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[47]
                         net (fo=1, routed)           0.000     1.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<47>
    DSP_X0Y0             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[47]_U_DATA[47])
                                                      0.096     1.134 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[47]
                         net (fo=1, routed)           0.000     1.134    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<47>
    DSP_X0Y0             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[47]_FPM_INT[31])
                                                      0.741     1.875 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     2.008 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     2.008    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[13])
                                                      0.670     2.678 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[13]
                         net (fo=1, routed)           0.000     2.678    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<13>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[13]_FPA_OUT[13])
                                                      0.148     2.826 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[13]
                         net (fo=0)                   0.000     2.826    c_d0[13]
                                                                      r  c_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_q0[22]
                            (input port)
  Destination:            c_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.826ns  (logic 2.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  b_q0[22] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[22]
    DSP_X0Y0             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[22]_B_DATA[22])
                                                      0.475     0.475 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[22]
                         net (fo=1, routed)           0.000     0.475    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<22>
    DSP_X0Y0             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[22]_B_MAN_DATA[22])
                                                      0.076     0.551 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[22]
                         net (fo=1, routed)           0.000     0.551    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<22>
    DSP_X0Y0             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[22]_U[47])
                                                      0.487     1.038 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[47]
                         net (fo=1, routed)           0.000     1.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<47>
    DSP_X0Y0             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[47]_U_DATA[47])
                                                      0.096     1.134 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[47]
                         net (fo=1, routed)           0.000     1.134    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<47>
    DSP_X0Y0             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[47]_FPM_INT[31])
                                                      0.741     1.875 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     2.008 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     2.008    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[14])
                                                      0.670     2.678 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[14]
                         net (fo=1, routed)           0.000     2.678    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<14>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[14]_FPA_OUT[14])
                                                      0.148     2.826 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[14]
                         net (fo=0)                   0.000     2.826    c_d0[14]
                                                                      r  c_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_q0[22]
                            (input port)
  Destination:            c_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.826ns  (logic 2.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  b_q0[22] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[22]
    DSP_X0Y0             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[22]_B_DATA[22])
                                                      0.475     0.475 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[22]
                         net (fo=1, routed)           0.000     0.475    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<22>
    DSP_X0Y0             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[22]_B_MAN_DATA[22])
                                                      0.076     0.551 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[22]
                         net (fo=1, routed)           0.000     0.551    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<22>
    DSP_X0Y0             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[22]_U[47])
                                                      0.487     1.038 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[47]
                         net (fo=1, routed)           0.000     1.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<47>
    DSP_X0Y0             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[47]_U_DATA[47])
                                                      0.096     1.134 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[47]
                         net (fo=1, routed)           0.000     1.134    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<47>
    DSP_X0Y0             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[47]_FPM_INT[31])
                                                      0.741     1.875 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     2.008 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     2.008    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[15])
                                                      0.670     2.678 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[15]
                         net (fo=1, routed)           0.000     2.678    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<15>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[15]_FPA_OUT[15])
                                                      0.148     2.826 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[15]
                         net (fo=0)                   0.000     2.826    c_d0[15]
                                                                      r  c_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_q0[22]
                            (input port)
  Destination:            c_d0[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.826ns  (logic 2.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  b_q0[22] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[22]
    DSP_X0Y0             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[22]_B_DATA[22])
                                                      0.475     0.475 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[22]
                         net (fo=1, routed)           0.000     0.475    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<22>
    DSP_X0Y0             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[22]_B_MAN_DATA[22])
                                                      0.076     0.551 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[22]
                         net (fo=1, routed)           0.000     0.551    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<22>
    DSP_X0Y0             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[22]_U[47])
                                                      0.487     1.038 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[47]
                         net (fo=1, routed)           0.000     1.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<47>
    DSP_X0Y0             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[47]_U_DATA[47])
                                                      0.096     1.134 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[47]
                         net (fo=1, routed)           0.000     1.134    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<47>
    DSP_X0Y0             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[47]_FPM_INT[31])
                                                      0.741     1.875 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     2.008 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     2.008    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[16])
                                                      0.670     2.678 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[16]
                         net (fo=1, routed)           0.000     2.678    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<16>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[16]_FPA_OUT[16])
                                                      0.148     2.826 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[16]
                         net (fo=0)                   0.000     2.826    c_d0[16]
                                                                      r  c_d0[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_q0[22]
                            (input port)
  Destination:            c_d0[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.826ns  (logic 2.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  b_q0[22] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[22]
    DSP_X0Y0             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[22]_B_DATA[22])
                                                      0.475     0.475 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[22]
                         net (fo=1, routed)           0.000     0.475    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<22>
    DSP_X0Y0             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[22]_B_MAN_DATA[22])
                                                      0.076     0.551 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[22]
                         net (fo=1, routed)           0.000     0.551    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<22>
    DSP_X0Y0             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[22]_U[47])
                                                      0.487     1.038 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[47]
                         net (fo=1, routed)           0.000     1.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<47>
    DSP_X0Y0             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[47]_U_DATA[47])
                                                      0.096     1.134 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[47]
                         net (fo=1, routed)           0.000     1.134    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<47>
    DSP_X0Y0             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[47]_FPM_INT[31])
                                                      0.741     1.875 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     2.008 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     2.008    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[17])
                                                      0.670     2.678 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[17]
                         net (fo=1, routed)           0.000     2.678    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<17>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[17]_FPA_OUT[17])
                                                      0.148     2.826 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[17]
                         net (fo=0)                   0.000     2.826    c_d0[17]
                                                                      r  c_d0[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_q0[22]
                            (input port)
  Destination:            c_d0[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.826ns  (logic 2.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  b_q0[22] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[22]
    DSP_X0Y0             DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[22]_B_DATA[22])
                                                      0.475     0.475 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[22]
                         net (fo=1, routed)           0.000     0.475    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<22>
    DSP_X0Y0             DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[22]_B_MAN_DATA[22])
                                                      0.076     0.551 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[22]
                         net (fo=1, routed)           0.000     0.551    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<22>
    DSP_X0Y0             DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[22]_U[47])
                                                      0.487     1.038 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[47]
                         net (fo=1, routed)           0.000     1.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<47>
    DSP_X0Y0             DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[47]_U_DATA[47])
                                                      0.096     1.134 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[47]
                         net (fo=1, routed)           0.000     1.134    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<47>
    DSP_X0Y0             DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[47]_FPM_INT[31])
                                                      0.741     1.875 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     2.008 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     2.008    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[18])
                                                      0.670     2.678 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[18]
                         net (fo=1, routed)           0.000     2.678    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<18>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[18]_FPA_OUT[18])
                                                      0.148     2.826 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[18]
                         net (fo=0)                   0.000     2.826    c_d0[18]
                                                                      r  c_d0[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c_q1[31]
                            (input port)
  Destination:            c_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_FP_ADDER=1 DSP_FP_OUTPUT=1 DSP_FPA_CREG=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  c_q1[31] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/C[31]
    DSP_X0Y0             DSP_FPA_CREG (Prop_DSP_FPA_CREG_DSPFP_C[31]_C3_FP_DATA[31])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG_INST/C3_FP_DATA[31]
                         net (fo=1, routed)           0.000     0.212    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG.C3_FP_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_C3_FP_DATA[31]_FPA_INT[0])
                                                      0.112     0.324 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[0]
                         net (fo=1, routed)           0.000     0.324    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<0>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[0]_FPA_OUT[0])
                                                      0.056     0.380 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[0]
                         net (fo=0)                   0.000     0.380    c_d0[0]
                                                                      r  c_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_q1[31]
                            (input port)
  Destination:            c_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_FP_ADDER=1 DSP_FP_OUTPUT=1 DSP_FPA_CREG=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  c_q1[31] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/C[31]
    DSP_X0Y0             DSP_FPA_CREG (Prop_DSP_FPA_CREG_DSPFP_C[31]_C3_FP_DATA[31])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG_INST/C3_FP_DATA[31]
                         net (fo=1, routed)           0.000     0.212    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG.C3_FP_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_C3_FP_DATA[31]_FPA_INT[10])
                                                      0.112     0.324 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[10]
                         net (fo=1, routed)           0.000     0.324    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<10>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[10]_FPA_OUT[10])
                                                      0.056     0.380 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[10]
                         net (fo=0)                   0.000     0.380    c_d0[10]
                                                                      r  c_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_q1[31]
                            (input port)
  Destination:            c_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_FP_ADDER=1 DSP_FP_OUTPUT=1 DSP_FPA_CREG=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  c_q1[31] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/C[31]
    DSP_X0Y0             DSP_FPA_CREG (Prop_DSP_FPA_CREG_DSPFP_C[31]_C3_FP_DATA[31])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG_INST/C3_FP_DATA[31]
                         net (fo=1, routed)           0.000     0.212    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG.C3_FP_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_C3_FP_DATA[31]_FPA_INT[11])
                                                      0.112     0.324 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[11]
                         net (fo=1, routed)           0.000     0.324    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<11>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[11]_FPA_OUT[11])
                                                      0.056     0.380 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[11]
                         net (fo=0)                   0.000     0.380    c_d0[11]
                                                                      r  c_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_q1[31]
                            (input port)
  Destination:            c_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_FP_ADDER=1 DSP_FP_OUTPUT=1 DSP_FPA_CREG=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  c_q1[31] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/C[31]
    DSP_X0Y0             DSP_FPA_CREG (Prop_DSP_FPA_CREG_DSPFP_C[31]_C3_FP_DATA[31])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG_INST/C3_FP_DATA[31]
                         net (fo=1, routed)           0.000     0.212    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG.C3_FP_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_C3_FP_DATA[31]_FPA_INT[12])
                                                      0.112     0.324 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[12]
                         net (fo=1, routed)           0.000     0.324    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<12>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[12]_FPA_OUT[12])
                                                      0.056     0.380 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[12]
                         net (fo=0)                   0.000     0.380    c_d0[12]
                                                                      r  c_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_q1[31]
                            (input port)
  Destination:            c_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_FP_ADDER=1 DSP_FP_OUTPUT=1 DSP_FPA_CREG=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  c_q1[31] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/C[31]
    DSP_X0Y0             DSP_FPA_CREG (Prop_DSP_FPA_CREG_DSPFP_C[31]_C3_FP_DATA[31])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG_INST/C3_FP_DATA[31]
                         net (fo=1, routed)           0.000     0.212    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG.C3_FP_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_C3_FP_DATA[31]_FPA_INT[13])
                                                      0.112     0.324 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[13]
                         net (fo=1, routed)           0.000     0.324    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<13>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[13]_FPA_OUT[13])
                                                      0.056     0.380 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[13]
                         net (fo=0)                   0.000     0.380    c_d0[13]
                                                                      r  c_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_q1[31]
                            (input port)
  Destination:            c_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_FP_ADDER=1 DSP_FP_OUTPUT=1 DSP_FPA_CREG=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  c_q1[31] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/C[31]
    DSP_X0Y0             DSP_FPA_CREG (Prop_DSP_FPA_CREG_DSPFP_C[31]_C3_FP_DATA[31])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG_INST/C3_FP_DATA[31]
                         net (fo=1, routed)           0.000     0.212    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG.C3_FP_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_C3_FP_DATA[31]_FPA_INT[14])
                                                      0.112     0.324 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[14]
                         net (fo=1, routed)           0.000     0.324    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<14>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[14]_FPA_OUT[14])
                                                      0.056     0.380 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[14]
                         net (fo=0)                   0.000     0.380    c_d0[14]
                                                                      r  c_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_q1[31]
                            (input port)
  Destination:            c_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_FP_ADDER=1 DSP_FP_OUTPUT=1 DSP_FPA_CREG=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  c_q1[31] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/C[31]
    DSP_X0Y0             DSP_FPA_CREG (Prop_DSP_FPA_CREG_DSPFP_C[31]_C3_FP_DATA[31])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG_INST/C3_FP_DATA[31]
                         net (fo=1, routed)           0.000     0.212    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG.C3_FP_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_C3_FP_DATA[31]_FPA_INT[15])
                                                      0.112     0.324 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[15]
                         net (fo=1, routed)           0.000     0.324    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<15>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[15]_FPA_OUT[15])
                                                      0.056     0.380 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[15]
                         net (fo=0)                   0.000     0.380    c_d0[15]
                                                                      r  c_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_q1[31]
                            (input port)
  Destination:            c_d0[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_FP_ADDER=1 DSP_FP_OUTPUT=1 DSP_FPA_CREG=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  c_q1[31] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/C[31]
    DSP_X0Y0             DSP_FPA_CREG (Prop_DSP_FPA_CREG_DSPFP_C[31]_C3_FP_DATA[31])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG_INST/C3_FP_DATA[31]
                         net (fo=1, routed)           0.000     0.212    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG.C3_FP_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_C3_FP_DATA[31]_FPA_INT[16])
                                                      0.112     0.324 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[16]
                         net (fo=1, routed)           0.000     0.324    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<16>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[16]_FPA_OUT[16])
                                                      0.056     0.380 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[16]
                         net (fo=0)                   0.000     0.380    c_d0[16]
                                                                      r  c_d0[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_q1[31]
                            (input port)
  Destination:            c_d0[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_FP_ADDER=1 DSP_FP_OUTPUT=1 DSP_FPA_CREG=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  c_q1[31] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/C[31]
    DSP_X0Y0             DSP_FPA_CREG (Prop_DSP_FPA_CREG_DSPFP_C[31]_C3_FP_DATA[31])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG_INST/C3_FP_DATA[31]
                         net (fo=1, routed)           0.000     0.212    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG.C3_FP_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_C3_FP_DATA[31]_FPA_INT[17])
                                                      0.112     0.324 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[17]
                         net (fo=1, routed)           0.000     0.324    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<17>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[17]_FPA_OUT[17])
                                                      0.056     0.380 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[17]
                         net (fo=0)                   0.000     0.380    c_d0[17]
                                                                      r  c_d0[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_q1[31]
                            (input port)
  Destination:            c_d0[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_FP_ADDER=1 DSP_FP_OUTPUT=1 DSP_FPA_CREG=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  c_q1[31] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/C[31]
    DSP_X0Y0             DSP_FPA_CREG (Prop_DSP_FPA_CREG_DSPFP_C[31]_C3_FP_DATA[31])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG_INST/C3_FP_DATA[31]
                         net (fo=1, routed)           0.000     0.212    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPA_CREG.C3_FP_DATA<31>
    DSP_X0Y0             DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_C3_FP_DATA[31]_FPA_INT[18])
                                                      0.112     0.324 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[18]
                         net (fo=1, routed)           0.000     0.324    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<18>
    DSP_X0Y0             DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[18]_FPA_OUT[18])
                                                      0.056     0.380 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[18]
                         net (fo=0)                   0.000     0.380    c_d0[18]
                                                                      r  c_d0[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.694ns  (logic 0.231ns (33.302%)  route 0.463ns (66.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.397     3.449    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X119Y68        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.141     3.590 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[5]_INST_0/O
                         net (fo=3, unset)            0.066     3.656    a_address0[5]
                                                                      r  a_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.694ns  (logic 0.231ns (33.302%)  route 0.463ns (66.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.397     3.449    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X119Y68        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.141     3.590 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[5]_INST_0/O
                         net (fo=3, unset)            0.066     3.656    b_address0[5]
                                                                      r  b_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_address1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.694ns  (logic 0.231ns (33.302%)  route 0.463ns (66.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.397     3.449    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X119Y68        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.141     3.590 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[5]_INST_0/O
                         net (fo=3, unset)            0.066     3.656    c_address1[5]
                                                                      r  c_address1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.661ns  (logic 0.223ns (33.731%)  route 0.438ns (66.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.375     3.428    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[3]_i_1/I0
    SLICE_X118Y67        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.561 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[3]_i_1/LUT5/O
                         net (fo=3, unset)            0.063     3.624    a_address0[3]
                                                                      r  a_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.661ns  (logic 0.223ns (33.731%)  route 0.438ns (66.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.375     3.428    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[3]_i_1/I0
    SLICE_X118Y67        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.561 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[3]_i_1/LUT5/O
                         net (fo=3, unset)            0.063     3.624    b_address0[3]
                                                                      r  b_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_address1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.661ns  (logic 0.223ns (33.731%)  route 0.438ns (66.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.375     3.428    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[3]_i_1/I0
    SLICE_X118Y67        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.561 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[3]_i_1/LUT5/O
                         net (fo=3, unset)            0.063     3.624    c_address1[3]
                                                                      r  c_address1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.619ns  (logic 0.222ns (35.885%)  route 0.397ns (64.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.397     3.449    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X119Y68        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     3.581 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[2]_INST_0/O
                         net (fo=3, unset)            0.000     3.581    a_address0[2]
                                                                      r  a_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.619ns  (logic 0.222ns (35.885%)  route 0.397ns (64.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.397     3.449    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X119Y68        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     3.581 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[2]_INST_0/O
                         net (fo=3, unset)            0.000     3.581    b_address0[2]
                                                                      r  b_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.619ns  (logic 0.222ns (35.885%)  route 0.397ns (64.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.808ns (routing 1.097ns, distribution 1.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.808     2.963    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     3.053 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=17, routed)          0.397     3.449    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X119Y68        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     3.581 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[2]_INST_0/O
                         net (fo=3, unset)            0.000     3.581    c_address1[2]
                                                                      r  c_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.584ns  (logic 0.215ns (36.804%)  route 0.369ns (63.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 1.097ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.809     2.964    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y67        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.056 r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/Q
                         net (fo=6, routed)           0.308     3.364    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/Q[1]
    SLICE_X118Y67        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.123     3.487 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, unset)            0.061     3.548    a_address0[1]
                                                                      r  a_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS_A_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.058ns  (logic 0.049ns (84.483%)  route 0.009ns (15.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.678ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.749     1.843    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y70        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.892 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[2]/Q
                         net (fo=0)                   0.009     1.901    s_axi_BUS_A_rdata[2]
                                                                      r  s_axi_BUS_A_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS_A_rdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.058ns  (logic 0.049ns (84.483%)  route 0.009ns (15.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.678ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.749     1.843    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y70        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.892 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[9]/Q
                         net (fo=0)                   0.009     1.901    s_axi_BUS_A_rdata[9]
                                                                      r  s_axi_BUS_A_rdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.059ns  (logic 0.049ns (83.051%)  route 0.010ns (16.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.678ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.748     1.842    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y69        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.891 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unset)           0.010     1.901    a_ce0
                                                                      r  a_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.059ns  (logic 0.049ns (83.051%)  route 0.010ns (16.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.678ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.748     1.842    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y69        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.891 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unset)           0.010     1.901    b_ce0
                                                                      r  b_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.059ns  (logic 0.049ns (83.051%)  route 0.010ns (16.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.678ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.748     1.842    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y69        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.891 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unset)           0.010     1.901    c_ce1
                                                                      r  c_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS_A_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.059ns  (logic 0.049ns (83.051%)  route 0.010ns (16.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.678ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.749     1.843    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y70        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.892 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[7]/Q
                         net (fo=0)                   0.010     1.902    s_axi_BUS_A_rdata[7]
                                                                      r  s_axi_BUS_A_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_addr_reg_186_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.058ns  (logic 0.049ns (84.483%)  route 0.009ns (15.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.678ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.751     1.845    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_186_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.894 r  bd_0_i/hls_inst/inst/c_addr_reg_186_reg[0]/Q
                         net (fo=0)                   0.009     1.903    c_address0[0]
                                                                      r  c_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_addr_reg_186_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.058ns  (logic 0.049ns (84.483%)  route 0.009ns (15.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.678ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.751     1.845    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X117Y68        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_186_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     1.894 r  bd_0_i/hls_inst/inst/c_addr_reg_186_reg[3]/Q
                         net (fo=0)                   0.009     1.903    c_address0[3]
                                                                      r  c_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS_A_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.061ns  (logic 0.050ns (81.967%)  route 0.011ns (18.033%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.678ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.749     1.843    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X119Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y70        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     1.893 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[3]/Q
                         net (fo=0)                   0.011     1.904    s_axi_BUS_A_rdata[3]
                                                                      r  s_axi_BUS_A_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/c_addr_reg_186_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.059ns  (logic 0.049ns (83.051%)  route 0.010ns (16.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.678ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.753     1.847    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X120Y68        FDRE                                         r  bd_0_i/hls_inst/inst/c_addr_reg_186_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y68        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.896 r  bd_0_i/hls_inst/inst/c_addr_reg_186_reg[2]/Q
                         net (fo=0)                   0.010     1.906    c_address0[2]
                                                                      r  c_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 size[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.492ns (37.986%)  route 0.803ns (62.014%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT3=1 LUTCY2=1)
  Clock Path Skew:        2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.534ns (routing 0.995ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  size[1] (IN)
                         net (fo=1, unset)            0.039     0.039    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I1
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.156 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.195    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     0.437 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.438    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     0.477 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     0.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     0.889 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.406     1.295    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.534     2.662    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[4]/C

Slack:                    inf
  Source:                 size[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.492ns (37.986%)  route 0.803ns (62.014%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT3=1 LUTCY2=1)
  Clock Path Skew:        2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.534ns (routing 0.995ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  size[1] (IN)
                         net (fo=1, unset)            0.039     0.039    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I1
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.156 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.195    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     0.437 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.438    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     0.477 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     0.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     0.889 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.406     1.295    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.534     2.662    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[5]/C

Slack:                    inf
  Source:                 size[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.492ns (37.986%)  route 0.803ns (62.014%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT3=1 LUTCY2=1)
  Clock Path Skew:        2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.534ns (routing 0.995ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  size[1] (IN)
                         net (fo=1, unset)            0.039     0.039    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I1
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.156 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.195    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     0.437 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.438    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     0.477 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     0.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     0.889 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.406     1.295    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.534     2.662    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X119Y68        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[6]/C

Slack:                    inf
  Source:                 size[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.270ns  (logic 0.522ns (41.108%)  route 0.748ns (58.892%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT3=1 LUTCY2=1)
  Clock Path Skew:        2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.540ns (routing 0.995ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  size[1] (IN)
                         net (fo=1, unset)            0.039     0.039    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I1
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.156 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.195    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     0.437 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.438    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     0.477 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.338     0.815    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X119Y68        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.124     0.939 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.331     1.270    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_2
    SLICE_X120Y68        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.540     2.668    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X120Y68        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C

Slack:                    inf
  Source:                 size[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.240ns  (logic 0.492ns (39.664%)  route 0.748ns (60.336%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT3=1 LUTCY2=1)
  Clock Path Skew:        2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.539ns (routing 0.995ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  size[1] (IN)
                         net (fo=1, unset)            0.039     0.039    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I1
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.156 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.195    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     0.437 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.438    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     0.477 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     0.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     0.889 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.352     1.240    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.539     2.667    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C

Slack:                    inf
  Source:                 size[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.240ns  (logic 0.492ns (39.664%)  route 0.748ns (60.336%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT3=1 LUTCY2=1)
  Clock Path Skew:        2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.539ns (routing 0.995ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  size[1] (IN)
                         net (fo=1, unset)            0.039     0.039    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I1
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.156 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.195    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     0.437 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.438    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     0.477 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     0.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     0.889 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.352     1.240    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.539     2.667    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C

Slack:                    inf
  Source:                 size[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.240ns  (logic 0.492ns (39.664%)  route 0.748ns (60.336%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT3=1 LUTCY2=1)
  Clock Path Skew:        2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.539ns (routing 0.995ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  size[1] (IN)
                         net (fo=1, unset)            0.039     0.039    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I1
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.156 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.195    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     0.437 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.438    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     0.477 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     0.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     0.889 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.352     1.240    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.539     2.667    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C

Slack:                    inf
  Source:                 size[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.240ns  (logic 0.492ns (39.664%)  route 0.748ns (60.336%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT3=1 LUTCY2=1)
  Clock Path Skew:        2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.539ns (routing 0.995ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  size[1] (IN)
                         net (fo=1, unset)            0.039     0.039    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I1
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.156 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.195    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     0.437 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.438    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     0.477 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.318     0.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
    SLICE_X117Y68        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.094     0.889 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, routed)           0.352     1.240    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.539     2.667    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[3]/C

Slack:                    inf
  Source:                 size[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.163ns  (logic 0.532ns (45.741%)  route 0.631ns (54.259%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT2=1 LUTCY2=1)
  Clock Path Skew:        2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.539ns (routing 0.995ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  size[1] (IN)
                         net (fo=1, unset)            0.039     0.039    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I1
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.156 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.195    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     0.437 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.438    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     0.477 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.268     0.745    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/icmp_ln11_fu_128_p2
    SLICE_X119Y68        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     0.879 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/i_fu_50[6]_i_2/O
                         net (fo=7, routed)           0.284     1.163    bd_0_i/hls_inst/inst/i_fu_50
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.539     2.667    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[3]/C

Slack:                    inf
  Source:                 size[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.157ns  (logic 0.532ns (45.982%)  route 0.625ns (54.018%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT2=1 LUTCY2=1)
  Clock Path Skew:        2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.539ns (routing 0.995ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  size[1] (IN)
                         net (fo=1, unset)            0.039     0.039    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I1
    SLICE_X118Y68        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.156 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.195    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
    SLICE_X118Y68        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     0.437 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.438    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
    SLICE_X118Y69        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     0.477 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, routed)          0.268     0.745    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/icmp_ln11_fu_128_p2
    SLICE_X119Y68        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     0.879 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/i_fu_50[6]_i_2/O
                         net (fo=7, routed)           0.278     1.157    bd_0_i/hls_inst/inst/i_fu_50
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          2.539     2.667    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y67        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_BUS_A_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.987ns (routing 0.768ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS_A_wdata[1] (IN)
                         net (fo=1, unset)            0.035     0.035    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/s_axi_BUS_A_WDATA[1]
    SLICE_X120Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.987     2.112    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 s_axi_BUS_A_awaddr[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.987ns (routing 0.768ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS_A_awaddr[0] (IN)
                         net (fo=0)                   0.035     0.035    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/s_axi_BUS_A_AWADDR[0]
    SLICE_X120Y71        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.987     2.112    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y71        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[0]/C

Slack:                    inf
  Source:                 s_axi_BUS_A_awaddr[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.987ns (routing 0.768ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS_A_awaddr[1] (IN)
                         net (fo=0)                   0.035     0.035    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/s_axi_BUS_A_AWADDR[1]
    SLICE_X120Y71        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.987     2.112    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y71        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[1]/C

Slack:                    inf
  Source:                 s_axi_BUS_A_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.987ns (routing 0.768ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS_A_awaddr[2] (IN)
                         net (fo=0)                   0.035     0.035    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/s_axi_BUS_A_AWADDR[2]
    SLICE_X120Y71        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.987     2.112    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y71        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_BUS_A_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.036ns  (logic 0.000ns (0.000%)  route 0.036ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.987ns (routing 0.768ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS_A_wdata[0] (IN)
                         net (fo=3, unset)            0.036     0.036    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/s_axi_BUS_A_WDATA[0]
    SLICE_X120Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.987     2.112    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y69        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 s_axi_BUS_A_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.037ns  (logic 0.000ns (0.000%)  route 0.037ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.987ns (routing 0.768ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS_A_awaddr[3] (IN)
                         net (fo=0)                   0.037     0.037    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/s_axi_BUS_A_AWADDR[3]
    SLICE_X120Y71        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.987     2.112    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y71        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.040ns  (logic 0.000ns (0.000%)  route 0.040ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.987ns (routing 0.768ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=18, unset)           0.040     0.040    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n
    SLICE_X120Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.987     2.112    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.040ns  (logic 0.000ns (0.000%)  route 0.040ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.987ns (routing 0.768ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=18, unset)           0.040     0.040    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n
    SLICE_X120Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.987     2.112    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y70        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.040ns  (logic 0.000ns (0.000%)  route 0.040ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.988ns (routing 0.768ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=18, unset)           0.040     0.040    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n
    SLICE_X120Y72        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.988     2.113    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y72        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.040ns  (logic 0.000ns (0.000%)  route 0.040ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.988ns (routing 0.768ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=18, unset)           0.040     0.040    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n
    SLICE_X120Y72        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=43, routed)          1.988     2.113    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X120Y72        FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[2]/C





