--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml lcd_module.twx lcd_module.ncd -o lcd_module.twr
lcd_module.pcf -ucf GenIO.ucf -ucf LCD.ucf

Design file:              lcd_module.ncd
Physical constraint file: lcd_module.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3551 paths analyzed, 417 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.302ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_22/count_8 (SLICE_X24Y26.G1), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_22/count_19 (FF)
  Destination:          XLXI_22/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.302ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_22/count_19 to XLXI_22/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y26.XQ      Tcko                  0.592   XLXI_22/count<19>
                                                       XLXI_22/count_19
    SLICE_X27Y30.G3      net (fanout=4)        1.434   XLXI_22/count<19>
    SLICE_X27Y30.Y       Tilo                  0.704   N46
                                                       XLXI_22/state_of_init_cmp_eq000111
    SLICE_X27Y30.F3      net (fanout=2)        0.038   XLXI_22/N7
    SLICE_X27Y30.X       Tilo                  0.704   N46
                                                       XLXI_22/state_of_init_cmp_eq00021_SW0
    SLICE_X29Y30.G1      net (fanout=2)        0.818   N46
    SLICE_X29Y30.Y       Tilo                  0.704   N60
                                                       XLXI_22/state_of_init_cmp_eq0002
    SLICE_X29Y30.F3      net (fanout=3)        0.044   XLXI_22/state_of_init_cmp_eq0002
    SLICE_X29Y30.X       Tilo                  0.704   N60
                                                       XLXI_22/count_mux0000<0>123_SW0
    SLICE_X29Y31.G2      net (fanout=2)        0.095   N60
    SLICE_X29Y31.Y       Tilo                  0.704   XLXI_22/count<9>
                                                       XLXI_22/count_mux0000<0>125_1
    SLICE_X24Y26.G1      net (fanout=10)       1.869   XLXI_22/count_mux0000<0>125
    SLICE_X24Y26.CLK     Tgck                  0.892   XLXI_22/count<19>
                                                       XLXI_22/count_mux0000<8>1
                                                       XLXI_22/count_8
    -------------------------------------------------  ---------------------------
    Total                                      9.302ns (5.004ns logic, 4.298ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_22/count_0 (FF)
  Destination:          XLXI_22/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.082ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_22/count_0 to XLXI_22/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.YQ      Tcko                  0.652   XLXI_22/count<1>
                                                       XLXI_22/count_0
    SLICE_X24Y28.G3      net (fanout=3)        0.913   XLXI_22/count<0>
    SLICE_X24Y28.Y       Tilo                  0.759   XLXI_22/N4
                                                       XLXI_22/state_of_init_cmp_eq00001_SW0
    SLICE_X24Y28.F4      net (fanout=2)        0.044   N48
    SLICE_X24Y28.X       Tilo                  0.759   XLXI_22/N4
                                                       XLXI_22/state_of_init_cmp_eq00001
    SLICE_X29Y30.G4      net (fanout=2)        0.943   XLXI_22/N4
    SLICE_X29Y30.Y       Tilo                  0.704   N60
                                                       XLXI_22/state_of_init_cmp_eq0002
    SLICE_X29Y30.F3      net (fanout=3)        0.044   XLXI_22/state_of_init_cmp_eq0002
    SLICE_X29Y30.X       Tilo                  0.704   N60
                                                       XLXI_22/count_mux0000<0>123_SW0
    SLICE_X29Y31.G2      net (fanout=2)        0.095   N60
    SLICE_X29Y31.Y       Tilo                  0.704   XLXI_22/count<9>
                                                       XLXI_22/count_mux0000<0>125_1
    SLICE_X24Y26.G1      net (fanout=10)       1.869   XLXI_22/count_mux0000<0>125
    SLICE_X24Y26.CLK     Tgck                  0.892   XLXI_22/count<19>
                                                       XLXI_22/count_mux0000<8>1
                                                       XLXI_22/count_8
    -------------------------------------------------  ---------------------------
    Total                                      9.082ns (5.174ns logic, 3.908ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_22/count_0 (FF)
  Destination:          XLXI_22/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.999ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_22/count_0 to XLXI_22/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.YQ      Tcko                  0.652   XLXI_22/count<1>
                                                       XLXI_22/count_0
    SLICE_X24Y28.G3      net (fanout=3)        0.913   XLXI_22/count<0>
    SLICE_X24Y28.Y       Tilo                  0.759   XLXI_22/N4
                                                       XLXI_22/state_of_init_cmp_eq00001_SW0
    SLICE_X26Y29.G3      net (fanout=2)        0.366   N48
    SLICE_X26Y29.Y       Tilo                  0.759   XLXI_22/state_of_init_cmp_eq0001
                                                       XLXI_22/state_of_init_cmp_eq00002
    SLICE_X26Y29.F3      net (fanout=3)        0.044   XLXI_22/N6
    SLICE_X26Y29.X       Tilo                  0.759   XLXI_22/state_of_init_cmp_eq0001
                                                       XLXI_22/state_of_init_cmp_eq0001
    SLICE_X29Y30.F1      net (fanout=3)        0.483   XLXI_22/state_of_init_cmp_eq0001
    SLICE_X29Y30.X       Tilo                  0.704   N60
                                                       XLXI_22/count_mux0000<0>123_SW0
    SLICE_X29Y31.G2      net (fanout=2)        0.095   N60
    SLICE_X29Y31.Y       Tilo                  0.704   XLXI_22/count<9>
                                                       XLXI_22/count_mux0000<0>125_1
    SLICE_X24Y26.G1      net (fanout=10)       1.869   XLXI_22/count_mux0000<0>125
    SLICE_X24Y26.CLK     Tgck                  0.892   XLXI_22/count<19>
                                                       XLXI_22/count_mux0000<8>1
                                                       XLXI_22/count_8
    -------------------------------------------------  ---------------------------
    Total                                      8.999ns (5.229ns logic, 3.770ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_22/count_19 (SLICE_X24Y26.F2), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_22/count_19 (FF)
  Destination:          XLXI_22/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.972ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_22/count_19 to XLXI_22/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y26.XQ      Tcko                  0.592   XLXI_22/count<19>
                                                       XLXI_22/count_19
    SLICE_X27Y30.G3      net (fanout=4)        1.434   XLXI_22/count<19>
    SLICE_X27Y30.Y       Tilo                  0.704   N46
                                                       XLXI_22/state_of_init_cmp_eq000111
    SLICE_X27Y30.F3      net (fanout=2)        0.038   XLXI_22/N7
    SLICE_X27Y30.X       Tilo                  0.704   N46
                                                       XLXI_22/state_of_init_cmp_eq00021_SW0
    SLICE_X29Y30.G1      net (fanout=2)        0.818   N46
    SLICE_X29Y30.Y       Tilo                  0.704   N60
                                                       XLXI_22/state_of_init_cmp_eq0002
    SLICE_X29Y30.F3      net (fanout=3)        0.044   XLXI_22/state_of_init_cmp_eq0002
    SLICE_X29Y30.X       Tilo                  0.704   N60
                                                       XLXI_22/count_mux0000<0>123_SW0
    SLICE_X29Y31.G2      net (fanout=2)        0.095   N60
    SLICE_X29Y31.Y       Tilo                  0.704   XLXI_22/count<9>
                                                       XLXI_22/count_mux0000<0>125_1
    SLICE_X24Y26.F2      net (fanout=10)       1.539   XLXI_22/count_mux0000<0>125
    SLICE_X24Y26.CLK     Tfck                  0.892   XLXI_22/count<19>
                                                       XLXI_22/count_mux0000<19>1
                                                       XLXI_22/count_19
    -------------------------------------------------  ---------------------------
    Total                                      8.972ns (5.004ns logic, 3.968ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_22/count_0 (FF)
  Destination:          XLXI_22/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.752ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_22/count_0 to XLXI_22/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.YQ      Tcko                  0.652   XLXI_22/count<1>
                                                       XLXI_22/count_0
    SLICE_X24Y28.G3      net (fanout=3)        0.913   XLXI_22/count<0>
    SLICE_X24Y28.Y       Tilo                  0.759   XLXI_22/N4
                                                       XLXI_22/state_of_init_cmp_eq00001_SW0
    SLICE_X24Y28.F4      net (fanout=2)        0.044   N48
    SLICE_X24Y28.X       Tilo                  0.759   XLXI_22/N4
                                                       XLXI_22/state_of_init_cmp_eq00001
    SLICE_X29Y30.G4      net (fanout=2)        0.943   XLXI_22/N4
    SLICE_X29Y30.Y       Tilo                  0.704   N60
                                                       XLXI_22/state_of_init_cmp_eq0002
    SLICE_X29Y30.F3      net (fanout=3)        0.044   XLXI_22/state_of_init_cmp_eq0002
    SLICE_X29Y30.X       Tilo                  0.704   N60
                                                       XLXI_22/count_mux0000<0>123_SW0
    SLICE_X29Y31.G2      net (fanout=2)        0.095   N60
    SLICE_X29Y31.Y       Tilo                  0.704   XLXI_22/count<9>
                                                       XLXI_22/count_mux0000<0>125_1
    SLICE_X24Y26.F2      net (fanout=10)       1.539   XLXI_22/count_mux0000<0>125
    SLICE_X24Y26.CLK     Tfck                  0.892   XLXI_22/count<19>
                                                       XLXI_22/count_mux0000<19>1
                                                       XLXI_22/count_19
    -------------------------------------------------  ---------------------------
    Total                                      8.752ns (5.174ns logic, 3.578ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_22/count_0 (FF)
  Destination:          XLXI_22/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.669ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_22/count_0 to XLXI_22/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.YQ      Tcko                  0.652   XLXI_22/count<1>
                                                       XLXI_22/count_0
    SLICE_X24Y28.G3      net (fanout=3)        0.913   XLXI_22/count<0>
    SLICE_X24Y28.Y       Tilo                  0.759   XLXI_22/N4
                                                       XLXI_22/state_of_init_cmp_eq00001_SW0
    SLICE_X26Y29.G3      net (fanout=2)        0.366   N48
    SLICE_X26Y29.Y       Tilo                  0.759   XLXI_22/state_of_init_cmp_eq0001
                                                       XLXI_22/state_of_init_cmp_eq00002
    SLICE_X26Y29.F3      net (fanout=3)        0.044   XLXI_22/N6
    SLICE_X26Y29.X       Tilo                  0.759   XLXI_22/state_of_init_cmp_eq0001
                                                       XLXI_22/state_of_init_cmp_eq0001
    SLICE_X29Y30.F1      net (fanout=3)        0.483   XLXI_22/state_of_init_cmp_eq0001
    SLICE_X29Y30.X       Tilo                  0.704   N60
                                                       XLXI_22/count_mux0000<0>123_SW0
    SLICE_X29Y31.G2      net (fanout=2)        0.095   N60
    SLICE_X29Y31.Y       Tilo                  0.704   XLXI_22/count<9>
                                                       XLXI_22/count_mux0000<0>125_1
    SLICE_X24Y26.F2      net (fanout=10)       1.539   XLXI_22/count_mux0000<0>125
    SLICE_X24Y26.CLK     Tfck                  0.892   XLXI_22/count<19>
                                                       XLXI_22/count_mux0000<19>1
                                                       XLXI_22/count_19
    -------------------------------------------------  ---------------------------
    Total                                      8.669ns (5.229ns logic, 3.440ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_22/count_5 (SLICE_X24Y24.F3), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_22/count_19 (FF)
  Destination:          XLXI_22/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.824ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_22/count_19 to XLXI_22/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y26.XQ      Tcko                  0.592   XLXI_22/count<19>
                                                       XLXI_22/count_19
    SLICE_X27Y30.G3      net (fanout=4)        1.434   XLXI_22/count<19>
    SLICE_X27Y30.Y       Tilo                  0.704   N46
                                                       XLXI_22/state_of_init_cmp_eq000111
    SLICE_X27Y30.F3      net (fanout=2)        0.038   XLXI_22/N7
    SLICE_X27Y30.X       Tilo                  0.704   N46
                                                       XLXI_22/state_of_init_cmp_eq00021_SW0
    SLICE_X29Y30.G1      net (fanout=2)        0.818   N46
    SLICE_X29Y30.Y       Tilo                  0.704   N60
                                                       XLXI_22/state_of_init_cmp_eq0002
    SLICE_X29Y30.F3      net (fanout=3)        0.044   XLXI_22/state_of_init_cmp_eq0002
    SLICE_X29Y30.X       Tilo                  0.704   N60
                                                       XLXI_22/count_mux0000<0>123_SW0
    SLICE_X29Y31.G2      net (fanout=2)        0.095   N60
    SLICE_X29Y31.Y       Tilo                  0.704   XLXI_22/count<9>
                                                       XLXI_22/count_mux0000<0>125_1
    SLICE_X24Y24.F3      net (fanout=10)       1.391   XLXI_22/count_mux0000<0>125
    SLICE_X24Y24.CLK     Tfck                  0.892   XLXI_22/count<5>
                                                       XLXI_22/count_mux0000<5>1
                                                       XLXI_22/count_5
    -------------------------------------------------  ---------------------------
    Total                                      8.824ns (5.004ns logic, 3.820ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_22/count_0 (FF)
  Destination:          XLXI_22/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.604ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.005 - 0.006)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_22/count_0 to XLXI_22/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.YQ      Tcko                  0.652   XLXI_22/count<1>
                                                       XLXI_22/count_0
    SLICE_X24Y28.G3      net (fanout=3)        0.913   XLXI_22/count<0>
    SLICE_X24Y28.Y       Tilo                  0.759   XLXI_22/N4
                                                       XLXI_22/state_of_init_cmp_eq00001_SW0
    SLICE_X24Y28.F4      net (fanout=2)        0.044   N48
    SLICE_X24Y28.X       Tilo                  0.759   XLXI_22/N4
                                                       XLXI_22/state_of_init_cmp_eq00001
    SLICE_X29Y30.G4      net (fanout=2)        0.943   XLXI_22/N4
    SLICE_X29Y30.Y       Tilo                  0.704   N60
                                                       XLXI_22/state_of_init_cmp_eq0002
    SLICE_X29Y30.F3      net (fanout=3)        0.044   XLXI_22/state_of_init_cmp_eq0002
    SLICE_X29Y30.X       Tilo                  0.704   N60
                                                       XLXI_22/count_mux0000<0>123_SW0
    SLICE_X29Y31.G2      net (fanout=2)        0.095   N60
    SLICE_X29Y31.Y       Tilo                  0.704   XLXI_22/count<9>
                                                       XLXI_22/count_mux0000<0>125_1
    SLICE_X24Y24.F3      net (fanout=10)       1.391   XLXI_22/count_mux0000<0>125
    SLICE_X24Y24.CLK     Tfck                  0.892   XLXI_22/count<5>
                                                       XLXI_22/count_mux0000<5>1
                                                       XLXI_22/count_5
    -------------------------------------------------  ---------------------------
    Total                                      8.604ns (5.174ns logic, 3.430ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_22/count_0 (FF)
  Destination:          XLXI_22/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.521ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.005 - 0.006)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_22/count_0 to XLXI_22/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.YQ      Tcko                  0.652   XLXI_22/count<1>
                                                       XLXI_22/count_0
    SLICE_X24Y28.G3      net (fanout=3)        0.913   XLXI_22/count<0>
    SLICE_X24Y28.Y       Tilo                  0.759   XLXI_22/N4
                                                       XLXI_22/state_of_init_cmp_eq00001_SW0
    SLICE_X26Y29.G3      net (fanout=2)        0.366   N48
    SLICE_X26Y29.Y       Tilo                  0.759   XLXI_22/state_of_init_cmp_eq0001
                                                       XLXI_22/state_of_init_cmp_eq00002
    SLICE_X26Y29.F3      net (fanout=3)        0.044   XLXI_22/N6
    SLICE_X26Y29.X       Tilo                  0.759   XLXI_22/state_of_init_cmp_eq0001
                                                       XLXI_22/state_of_init_cmp_eq0001
    SLICE_X29Y30.F1      net (fanout=3)        0.483   XLXI_22/state_of_init_cmp_eq0001
    SLICE_X29Y30.X       Tilo                  0.704   N60
                                                       XLXI_22/count_mux0000<0>123_SW0
    SLICE_X29Y31.G2      net (fanout=2)        0.095   N60
    SLICE_X29Y31.Y       Tilo                  0.704   XLXI_22/count<9>
                                                       XLXI_22/count_mux0000<0>125_1
    SLICE_X24Y24.F3      net (fanout=10)       1.391   XLXI_22/count_mux0000<0>125
    SLICE_X24Y24.CLK     Tfck                  0.892   XLXI_22/count<5>
                                                       XLXI_22/count_mux0000<5>1
                                                       XLXI_22/count_5
    -------------------------------------------------  ---------------------------
    Total                                      8.521ns (5.229ns logic, 3.292ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_13/data_2 (SLICE_X38Y55.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_14/byte_out_2 (FF)
  Destination:          XLXI_13/data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.046 - 0.047)
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_14/byte_out_2 to XLXI_13/data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y56.XQ      Tcko                  0.474   XLXI_14/byte_out<2>
                                                       XLXI_14/byte_out_2
    SLICE_X38Y55.BY      net (fanout=2)        0.616   XLXI_14/byte_out<2>
    SLICE_X38Y55.CLK     Tckdi       (-Th)    -0.152   XLXI_13/data<3>
                                                       XLXI_13/data_2
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.626ns logic, 0.616ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_14/count_0 (SLICE_X29Y62.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_14/state_FSM_FFd4 (FF)
  Destination:          XLXI_14/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.268ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.035 - 0.039)
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_14/state_FSM_FFd4 to XLXI_14/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y63.XQ      Tcko                  0.473   XLXI_14/state_FSM_FFd4
                                                       XLXI_14/state_FSM_FFd4
    SLICE_X29Y62.CE      net (fanout=13)       0.726   XLXI_14/state_FSM_FFd4
    SLICE_X29Y62.CLK     Tckce       (-Th)    -0.069   XLXI_14/count<0>
                                                       XLXI_14/count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.542ns logic, 0.726ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_14/count_1 (SLICE_X29Y62.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_14/state_FSM_FFd4 (FF)
  Destination:          XLXI_14/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.268ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.035 - 0.039)
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_14/state_FSM_FFd4 to XLXI_14/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y63.XQ      Tcko                  0.473   XLXI_14/state_FSM_FFd4
                                                       XLXI_14/state_FSM_FFd4
    SLICE_X29Y62.CE      net (fanout=13)       0.726   XLXI_14/state_FSM_FFd4
    SLICE_X29Y62.CLK     Tckce       (-Th)    -0.069   XLXI_14/count<0>
                                                       XLXI_14/count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.542ns logic, 0.726ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_22/count<5>/CLK
  Logical resource: XLXI_22/count_5/CK
  Location pin: SLICE_X24Y24.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_22/count<5>/CLK
  Logical resource: XLXI_22/count_5/CK
  Location pin: SLICE_X24Y24.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_22/count<5>/CLK
  Logical resource: XLXI_22/count_5/CK
  Location pin: SLICE_X24Y24.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.302|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3551 paths, 0 nets, and 759 connections

Design statistics:
   Minimum period:   9.302ns{1}   (Maximum frequency: 107.504MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 16 10:38:20 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 118 MB



