# Recent Developments in DPR
## Toolflows
- [FPGA Development using Hierarchical Partial Reconfiguration](https://ieeexplore.ieee.org/abstract/document/9974201)
- [Automating the design flow under DPR for h/w s/w co-design in FPGA SoC](https://dl.acm.org/doi/10.1145/3412841.3441928)
- [ACNNE: Convolution Engine for CNNs using Partial Reconfiguration on FPGAs](https://ieeexplore.ieee.org/abstract/document/10558457)
- [ZyPR: End-to-end Build Tool and Runtime Manager for PR of FPGA SoCs at the Edge](https://dl.acm.org/doi/full/10.1145/3585521)
- [Coyote v2: Raising the Level of Abstraction for Data Center FPGAs](https://arxiv.org/abs/2504.21538)

## Applications
### Arhitectures
- [AMPER-X: Adaptive Mixed-Precision RISC-V Core ](https://ieeexplore.ieee.org/abstract/document/10752442)
- [DFX To Redefine RISC-V Multicore Architectures at Runtime](https://link.springer.com/chapter/10.1007/978-3-031-87995-1_14)
- [FPGA Overlays Targeting Data Flow Applications](https://ieeexplore.ieee.org/abstract/document/10596525)
- [DML: Dynamic Partial Reconfiguration With Scalable Task Scheduling for Multi-Applications on FPGAs](https://ieeexplore.ieee.org/document/9661327)

### Cloud
- [RosebudVirt Virtualization Framework for Multitenant Networks](https://ieeexplore.ieee.org/abstract/document/10628053)
- [System Architecture for Network-Attached FPGAs in the Cloud using Partial Reconfiguration](https://ieeexplore.ieee.org/abstract/document/8892175)
- [Dynamic Resource Management in Reconfigurable SoC for Multi-Tenancy Support](https://ieeexplore.ieee.org/abstract/document/10558110)

### Security
- [Mitigating side channel attacks on FPGA through deep learning and dynamic partial reconfiguration](https://www.nature.com/articles/s41598-025-98473-3)
- [Partial Reconfiguration for Fault Injection in FPGA Fabrics](https://ieeexplore.ieee.org/abstract/document/10915413)
- [Error detection and recovery in MPSoCs using Hypervisor and DPR](https://ieeexplore.ieee.org/abstract/document/10854581)

### Robotics
- [Reconfigurable Hardware Acceleration For ROS - Based Robotics Applications](https://d-nb.info/132510311X/34)

## IPs
- [Dora: A Low-Latency Partial Reconfiguration Controller](https://ieeexplore.ieee.org/abstract/document/10695778)
- [RV-CAP: DPR for FPGA-Based RISC-V System-on-Chip](https://ieeexplore.ieee.org/abstract/document/9460688)
