Version 1.0;
# added FIVR_PROBE_ANA_0 and 1 to all_dpin and XIU leakage, removed SORT pins from all_shops, removed old shops groups  , # lgershma 11 november 21
# new shops groups  lgershma 22.11.2021
PinDescription
{
	Resource EnabledClock
	{
		DMI_REFCLKPAD_N;
		DMI_REFCLKPAD_P;
		HVMBCLK_N;
		HVMBCLK_P;
		PCIBCLK_N;
		PCIBCLK_P;
		PCIE4_REFCLKPAD_N;
		PCIE4_REFCLKPAD_P;
		PCIE8_PHY0_REFCLKPAD_N;
		PCIE8_PHY0_REFCLKPAD_P;
		PCIE8_PHY1_REFCLKPAD_N;
		PCIE8_PHY1_REFCLKPAD_P;
		STF_CLK_IN;
		TCK;
		Group all_clock_pins
		{
			HVMBCLK_N,
			HVMBCLK_P,
			PCIBCLK_N,
			PCIBCLK_P,
			TCK,
			DMI_REFCLKPAD_N,
			DMI_REFCLKPAD_P,
			PCIE4_REFCLKPAD_N,
			PCIE4_REFCLKPAD_P,
			PCIE8_PHY0_REFCLKPAD_N,
			PCIE8_PHY0_REFCLKPAD_P,
			PCIE8_PHY1_REFCLKPAD_N,
			PCIE8_PHY1_REFCLKPAD_P,
			STF_CLK_IN
		}		
		Group all_clock_pins_no_stf
		{
			HVMBCLK_N,
			HVMBCLK_P,
			PCIBCLK_N,
			PCIBCLK_P,
			TCK,
			DMI_REFCLKPAD_N,
			DMI_REFCLKPAD_P,
			PCIE4_REFCLKPAD_N,
			PCIE4_REFCLKPAD_P,
			PCIE8_PHY0_REFCLKPAD_N,
			PCIE8_PHY0_REFCLKPAD_P,
			PCIE8_PHY1_REFCLKPAD_N,
			PCIE8_PHY1_REFCLKPAD_P
		}		
	}	
	
	Resource DPin
	{
		AUDCLK;
		AUDIN;
		AUDOUT;
		BCLK_N;
		BCLK_P;
		CATERRB;
		CLKXTALN;
		CLKXTALP;
		CPU_ID;
		CPUPWRGD;
		CPUWAKE;
		DDIA_AUXN;
		DDIA_AUXP;
		DDIA_TXN_0;
		DDIA_TXN_1;
		DDIA_TXN_2;
		DDIA_TXN_3;
		DDIA_TXP_0;
		DDIA_TXP_1;
		DDIA_TXP_2;
		DDIA_TXP_3;
		DDIB_AUXN;
		DDIB_AUXP;
		DDIB_TXN_0;
		DDIB_TXN_1;
		DDIB_TXN_2;
		DDIB_TXN_3;
		DDIB_TXP_0;
		DDIB_TXP_1;
		DDIB_TXP_2;
		DDIB_TXP_3;
		DDIC_AUXN;
		DDIC_AUXP;
		DDIC_TXN_0;
		DDIC_TXN_1;
		DDIC_TXN_2;
		DDIC_TXN_3;
		DDIC_TXP_0;
		DDIC_TXP_1;
		DDIC_TXP_2;
		DDIC_TXP_3;
		DDID_AUXN;
		DDID_AUXP;
		DDID_TXN_0;
		DDID_TXN_1;
		DDID_TXN_2;
		DDID_TXN_3;
		DDID_TXP_0;
		DDID_TXP_1;
		DDID_TXP_2;
		DDID_TXP_3;
		DDIE_AUXN;
		DDIE_AUXP;
		DDIE_TXN_0;
		DDIE_TXN_1;
		DDIE_TXN_2;
		DDIE_TXN_3;
		DDIE_TXP_0;
		DDIE_TXP_1;
		DDIE_TXP_2;
		DDIE_TXP_3;
		DDR_NC_0CLKN2;
		DDR_NC_0CLKN3;
		DDR_NC_0CLKP2;
		DDR_NC_0CLKP3;
		DDR_NC_0CS2;
		DDR_NC_1CLKN2;
		DDR_NC_1CLKN3;
		DDR_NC_1CLKP2;
		DDR_NC_1CLKP3;
		DDR_NC_1CS0_1CS0_NC;
		DDR_NC_1CS1_1CS1_NC;
		DDR_NC_1CS2;
		DDR_NC_1CS2_1CS2_NC;
		DDR_NC_1CS3;
		DDR_NC_2CLKN2;
		DDR_NC_2CLKN3;
		DDR_NC_2CLKP2;
		DDR_NC_2CLKP3;
		DDR_NC_2CS2;
		DDR_NC_3CLKN2;
		DDR_NC_3CLKN3;
		DDR_NC_3CLKP2;
		DDR_NC_3CLKP3;
		DDR_NC_3CS0_3CS0_NC;
		DDR_NC_3CS1_3CS1_NC;
		DDR_NC_3CS2;
		DDR_NC_3CS2_3CS2_NC;
		DDR_NC_3CS3;
		DDR_NC_5CA4_5CA4_NC;
		DDR_NC_5CA5_5CA5_NC;
		DDR_NC_5CS1_5CS1_NC;
		DDR_NC_7CA4_7CA4_NC;
		DDR_NC_7CA5_7CA5_NC;
		DDR_NC_NC_7CA6_NC;
		DDR_VCCDD2G_VIEW;
		DDR_VCCIOG_VIEW;
		DDR_VCCSAG_VIEW;
		DDR_VIEW_0;
		DDR_VIEW_1;
		DDR_VIEWANA;
		DDR_VREF_CA0;
		DDR_VREF_CA1;
		DDR_VREF_CA2;
		DDR_VREF_CA3;
		DDR_VTT_CTL;
		DDR_VTT_VIEW;
		DDR0_ACT_N_0CA0;
		DDR0_ALERT_N;
		DDR0_BA0_1CA9;
		DDR0_BA1_1CA11;
		DDR0_BG0_0CA1;
		DDR0_BG1_0CA2;
		DDR0_CKE0_0CS0;
		DDR0_CKE1_0CS3;
		DDR0_CKE2_0CS1;
		DDR0_CKE3_NC;
		DDR0_CLK_N0_0CLKN0;
		DDR0_CLK_N1_0CLKN1;
		DDR0_CLK_N2_1CLKN1;
		DDR0_CLK_N3_1CLKN0;
		DDR0_CLK_P0_0CLKP0;
		DDR0_CLK_P1_0CLKP1;
		DDR0_CLK_P2_1CLKP1;
		DDR0_CLK_P3_1CLKP0;
		DDR0_CS0_1CA6;
		DDR0_CS1_1CA0;
		DDR0_CS2_1CA5;
		DDR0_CS3_1CS0;
		DDR0_MA00_1CA12;
		DDR0_MA01_0CA12;
		DDR0_MA02_NC;
		DDR0_MA03_0CA11;
		DDR0_MA04_0CA10;
		DDR0_MA05_0CA9;
		DDR0_MA06_0CA8;
		DDR0_MA07_0CA6;
		DDR0_MA08_0CA7;
		DDR0_MA09_0CA4;
		DDR0_MA10_1CA10;
		DDR0_MA11_0CA5;
		DDR0_MA12_0CA3;
		DDR0_MA13_1CA2;
		DDR0_MA14_1CA7;
		DDR0_MA15_1CA4;
		DDR0_MA16_1CA8;
		DDR0_ODT0_1CA3;
		DDR0_ODT1_1CS1;
		DDR0_ODT2_1CA1;
		DDR0_ODT3_NC;
		DDR0_PAR_NC;
		DDR1_ACT_N_2CA0;
		DDR1_ALERT_N;
		DDR1_BA0_3CA9;
		DDR1_BA1_3CA11;
		DDR1_BG0_2CA1;
		DDR1_BG1_2CA2;
		DDR1_CKE0_2CS0;
		DDR1_CKE1_2CS3;
		DDR1_CKE2_2CS1;
		DDR1_CKE3_NC;
		DDR1_CLK_N0_2CLKN0;
		DDR1_CLK_N1_2CLKN1;
		DDR1_CLK_N2_3CLKN0;
		DDR1_CLK_N3_3CLKN1;
		DDR1_CLK_P0_2CLKP0;
		DDR1_CLK_P1_2CLKP1;
		DDR1_CLK_P2_3CLKP0;
		DDR1_CLK_P3_3CLKP1;
		DDR1_CS0_3CA6;
		DDR1_CS1_3CA0;
		DDR1_CS2_3CA5;
		DDR1_CS3_3CS0;
		DDR1_MA00_3CA12;
		DDR1_MA01_2CA12;
		DDR1_MA02_NC;
		DDR1_MA03_2CA11;
		DDR1_MA04_2CA10;
		DDR1_MA05_2CA9;
		DDR1_MA06_2CA8;
		DDR1_MA07_2CA6;
		DDR1_MA08_2CA7;
		DDR1_MA09_2CA4;
		DDR1_MA10_3CA10;
		DDR1_MA11_2CA5;
		DDR1_MA12_2CA3;
		DDR1_MA13_3CA2;
		DDR1_MA14_3CA7;
		DDR1_MA15_3CA4;
		DDR1_MA16_3CA8;
		DDR1_ODT0_3CA3;
		DDR1_ODT1_3CS1;
		DDR1_ODT2_3CA1;
		DDR1_ODT3_NC;
		DDR1_PAR_NC;
		DDRDQ_IL00_NIL00_D500_0;
		DDRDQ_IL00_NIL00_D500_1;
		DDRDQ_IL00_NIL00_D500_2;
		DDRDQ_IL00_NIL00_D500_3;
		DDRDQ_IL00_NIL00_D500_4;
		DDRDQ_IL00_NIL00_D500_5;
		DDRDQ_IL00_NIL00_D500_6;
		DDRDQ_IL00_NIL00_D500_7;
		DDRDQ_IL01_NIL01_D501_0;
		DDRDQ_IL01_NIL01_D501_1;
		DDRDQ_IL01_NIL01_D501_2;
		DDRDQ_IL01_NIL01_D501_3;
		DDRDQ_IL01_NIL01_D501_4;
		DDRDQ_IL01_NIL01_D501_5;
		DDRDQ_IL01_NIL01_D501_6;
		DDRDQ_IL01_NIL01_D501_7;
		DDRDQ_IL02_NIL04_D502_0;
		DDRDQ_IL02_NIL04_D502_1;
		DDRDQ_IL02_NIL04_D502_2;
		DDRDQ_IL02_NIL04_D502_3;
		DDRDQ_IL02_NIL04_D502_4;
		DDRDQ_IL02_NIL04_D502_5;
		DDRDQ_IL02_NIL04_D502_6;
		DDRDQ_IL02_NIL04_D502_7;
		DDRDQ_IL03_NIL05_D503_0;
		DDRDQ_IL03_NIL05_D503_1;
		DDRDQ_IL03_NIL05_D503_2;
		DDRDQ_IL03_NIL05_D503_3;
		DDRDQ_IL03_NIL05_D503_4;
		DDRDQ_IL03_NIL05_D503_5;
		DDRDQ_IL03_NIL05_D503_6;
		DDRDQ_IL03_NIL05_D503_7;
		DDRDQ_IL04_NIL10_D510_0;
		DDRDQ_IL04_NIL10_D510_1;
		DDRDQ_IL04_NIL10_D510_2;
		DDRDQ_IL04_NIL10_D510_3;
		DDRDQ_IL04_NIL10_D510_4;
		DDRDQ_IL04_NIL10_D510_5;
		DDRDQ_IL04_NIL10_D510_6;
		DDRDQ_IL04_NIL10_D510_7;
		DDRDQ_IL05_NIL11_D511_0;
		DDRDQ_IL05_NIL11_D511_1;
		DDRDQ_IL05_NIL11_D511_2;
		DDRDQ_IL05_NIL11_D511_3;
		DDRDQ_IL05_NIL11_D511_4;
		DDRDQ_IL05_NIL11_D511_5;
		DDRDQ_IL05_NIL11_D511_6;
		DDRDQ_IL05_NIL11_D511_7;
		DDRDQ_IL06_NIL14_D512_0;
		DDRDQ_IL06_NIL14_D512_1;
		DDRDQ_IL06_NIL14_D512_2;
		DDRDQ_IL06_NIL14_D512_3;
		DDRDQ_IL06_NIL14_D512_4;
		DDRDQ_IL06_NIL14_D512_5;
		DDRDQ_IL06_NIL14_D512_6;
		DDRDQ_IL06_NIL14_D512_7;
		DDRDQ_IL07_NIL15_D513_0;
		DDRDQ_IL07_NIL15_D513_1;
		DDRDQ_IL07_NIL15_D513_2;
		DDRDQ_IL07_NIL15_D513_3;
		DDRDQ_IL07_NIL15_D513_4;
		DDRDQ_IL07_NIL15_D513_5;
		DDRDQ_IL07_NIL15_D513_6;
		DDRDQ_IL07_NIL15_D513_7;
		DDRDQ_IL08_NILNC_D504_0;
		DDRDQ_IL08_NILNC_D504_1;
		DDRDQ_IL08_NILNC_D504_2;
		DDRDQ_IL08_NILNC_D504_3;
		DDRDQ_IL08_NILNC_D504_4;
		DDRDQ_IL08_NILNC_D504_5;
		DDRDQ_IL08_NILNC_D504_6;
		DDRDQ_IL08_NILNC_D504_7;
		DDRDQ_IL10_NIL02_D520_0;
		DDRDQ_IL10_NIL02_D520_1;
		DDRDQ_IL10_NIL02_D520_2;
		DDRDQ_IL10_NIL02_D520_3;
		DDRDQ_IL10_NIL02_D520_4;
		DDRDQ_IL10_NIL02_D520_5;
		DDRDQ_IL10_NIL02_D520_6;
		DDRDQ_IL10_NIL02_D520_7;
		DDRDQ_IL11_NIL03_D521_0;
		DDRDQ_IL11_NIL03_D521_1;
		DDRDQ_IL11_NIL03_D521_2;
		DDRDQ_IL11_NIL03_D521_3;
		DDRDQ_IL11_NIL03_D521_4;
		DDRDQ_IL11_NIL03_D521_5;
		DDRDQ_IL11_NIL03_D521_6;
		DDRDQ_IL11_NIL03_D521_7;
		DDRDQ_IL12_NIL06_D522_0;
		DDRDQ_IL12_NIL06_D522_1;
		DDRDQ_IL12_NIL06_D522_2;
		DDRDQ_IL12_NIL06_D522_3;
		DDRDQ_IL12_NIL06_D522_4;
		DDRDQ_IL12_NIL06_D522_5;
		DDRDQ_IL12_NIL06_D522_6;
		DDRDQ_IL12_NIL06_D522_7;
		DDRDQ_IL13_NIL07_D523_0;
		DDRDQ_IL13_NIL07_D523_1;
		DDRDQ_IL13_NIL07_D523_2;
		DDRDQ_IL13_NIL07_D523_3;
		DDRDQ_IL13_NIL07_D523_4;
		DDRDQ_IL13_NIL07_D523_5;
		DDRDQ_IL13_NIL07_D523_6;
		DDRDQ_IL13_NIL07_D523_7;
		DDRDQ_IL14_NIL12_D530_0;
		DDRDQ_IL14_NIL12_D530_1;
		DDRDQ_IL14_NIL12_D530_2;
		DDRDQ_IL14_NIL12_D530_3;
		DDRDQ_IL14_NIL12_D530_4;
		DDRDQ_IL14_NIL12_D530_5;
		DDRDQ_IL14_NIL12_D530_6;
		DDRDQ_IL14_NIL12_D530_7;
		DDRDQ_IL15_NIL13_D531_0;
		DDRDQ_IL15_NIL13_D531_1;
		DDRDQ_IL15_NIL13_D531_2;
		DDRDQ_IL15_NIL13_D531_3;
		DDRDQ_IL15_NIL13_D531_4;
		DDRDQ_IL15_NIL13_D531_5;
		DDRDQ_IL15_NIL13_D531_6;
		DDRDQ_IL15_NIL13_D531_7;
		DDRDQ_IL16_NIL16_D532_0;
		DDRDQ_IL16_NIL16_D532_1;
		DDRDQ_IL16_NIL16_D532_2;
		DDRDQ_IL16_NIL16_D532_3;
		DDRDQ_IL16_NIL16_D532_4;
		DDRDQ_IL16_NIL16_D532_5;
		DDRDQ_IL16_NIL16_D532_6;
		DDRDQ_IL16_NIL16_D532_7;
		DDRDQ_IL17_NIL17_D533_0;
		DDRDQ_IL17_NIL17_D533_1;
		DDRDQ_IL17_NIL17_D533_2;
		DDRDQ_IL17_NIL17_D533_3;
		DDRDQ_IL17_NIL17_D533_4;
		DDRDQ_IL17_NIL17_D533_5;
		DDRDQ_IL17_NIL17_D533_6;
		DDRDQ_IL17_NIL17_D533_7;
		DDRDQ_IL18_NILNC_D524_0;
		DDRDQ_IL18_NILNC_D524_1;
		DDRDQ_IL18_NILNC_D524_2;
		DDRDQ_IL18_NILNC_D524_3;
		DDRDQ_IL18_NILNC_D524_4;
		DDRDQ_IL18_NILNC_D524_5;
		DDRDQ_IL18_NILNC_D524_6;
		DDRDQ_IL18_NILNC_D524_7;
		DDRDQ_ILNC_NILNC_D514_0;
		DDRDQ_ILNC_NILNC_D514_1;
		DDRDQ_ILNC_NILNC_D514_2;
		DDRDQ_ILNC_NILNC_D514_3;
		DDRDQ_ILNC_NILNC_D514_LPNC_4;
		DDRDQ_ILNC_NILNC_D514_LPNC_5;
		DDRDQ_ILNC_NILNC_D514_LPNC_6;
		DDRDQ_ILNC_NILNC_D514_LPNC_7;
		DDRDQ_ILNC_NILNC_D534_0;
		DDRDQ_ILNC_NILNC_D534_1;
		DDRDQ_ILNC_NILNC_D534_2;
		DDRDQ_ILNC_NILNC_D534_3;
		DDRDQ_ILNC_NILNC_D534_LPNC_4;
		DDRDQ_ILNC_NILNC_D534_LPNC_5;
		DDRDQ_ILNC_NILNC_D534_LPNC_6;
		DDRDQ_ILNC_NILNC_D534_LPNC_7;
		DDRDQSN_IL00_NIL00_D500;
		DDRDQSN_IL01_NIL01_D501;
		DDRDQSN_IL02_NIL04_D502;
		DDRDQSN_IL03_NIL05_D503;
		DDRDQSN_IL04_NIL10_D510;
		DDRDQSN_IL05_NIL11_D511;
		DDRDQSN_IL06_NIL14_D512;
		DDRDQSN_IL07_NIL15_D513;
		DDRDQSN_IL08_NILNC_D504;
		DDRDQSN_IL10_NIL02_D520;
		DDRDQSN_IL11_NIL03_D521;
		DDRDQSN_IL12_NIL06_D522;
		DDRDQSN_IL13_NIL07_D523;
		DDRDQSN_IL14_NIL12_D530;
		DDRDQSN_IL15_NIL13_D531;
		DDRDQSN_IL16_NIL16_D532;
		DDRDQSN_IL17_NIL17_D533;
		DDRDQSN_IL18_NILNC_D524;
		DDRDQSN_ILNC_NILNC_D514;
		DDRDQSN_ILNC_NILNC_D534;
		DDRDQSP_IL00_NIL00_D500;
		DDRDQSP_IL01_NIL01_D501;
		DDRDQSP_IL02_NIL04_D502;
		DDRDQSP_IL03_NIL05_D503;
		DDRDQSP_IL04_NIL10_D510;
		DDRDQSP_IL05_NIL11_D511;
		DDRDQSP_IL06_NIL14_D512;
		DDRDQSP_IL07_NIL15_D513;
		DDRDQSP_IL08_NILNC_D504;
		DDRDQSP_IL10_NIL02_D520;
		DDRDQSP_IL11_NIL03_D521;
		DDRDQSP_IL12_NIL06_D522;
		DDRDQSP_IL13_NIL07_D523;
		DDRDQSP_IL14_NIL12_D530;
		DDRDQSP_IL15_NIL13_D531;
		DDRDQSP_IL16_NIL16_D532;
		DDRDQSP_IL17_NIL17_D533;
		DDRDQSP_IL18_NILNC_D524;
		DDRDQSP_ILNC_NILNC_D514;
		DDRDQSP_ILNC_NILNC_D534;
		DISP_UTILS;
		DLVRMON;
		DMI_AMON_1;
		DMI_AMON_2;
		DMI_REFCLKPAD_N__DP;
		DMI_REFCLKPAD_P__DP;
		DMI_RXN_0;
		DMI_RXN_1;
		DMI_RXN_2;
		DMI_RXN_3;
		DMI_RXN_4;
		DMI_RXN_5;
		DMI_RXN_6;
		DMI_RXN_7;
		DMI_RXP_0;
		DMI_RXP_1;
		DMI_RXP_2;
		DMI_RXP_3;
		DMI_RXP_4;
		DMI_RXP_5;
		DMI_RXP_6;
		DMI_RXP_7;
		DMI_TXN_0;
		DMI_TXN_1;
		DMI_TXN_2;
		DMI_TXN_3;
		DMI_TXN_4;
		DMI_TXN_5;
		DMI_TXN_6;
		DMI_TXN_7;
		DMI_TXP_0;
		DMI_TXP_1;
		DMI_TXP_2;
		DMI_TXP_3;
		DMI_TXP_4;
		DMI_TXP_5;
		DMI_TXP_6;
		DMI_TXP_7;
		DP_A_OBS;
		DP_B_OBS;
		DP_C_OBS;
		DP_D_OBS;
		DP_E_OBS;
		DSI_DE_TE_2;
		EARB;
		EDM_0;
		EDM_1;
		EKEY;
		FIVR_PROBE_ANA_0;
		FIVR_PROBE_ANA_1;
		FIVR_VLOAD_ANA;
		FIVR_VLOAD_GRTL2_0;
		FIVR_VLOAD_GRTL2_1;
		FIVR_VLOAD_GRTL2_2;
		FIVR_VLOAD_GRTL2_3;
		FIVR_VLOAD_SA;
		FIVR_VLOAD_VCCDDQ;
		FIVR_VLOAD_VCCDIG;
		FIVR_VTARGET_NORTH;
		FIVR_VTARGET_SOUTH;
		HVMBCLK_N__DP;
		HVMBCLK_P__DP;
		LVP_CLOCK;
		LVP_TRIG;
		MBPB_0;
		MBPB_1;
		MBPB_2;
		MBPB_3;
		NOA_AVRB_STB_P_0;
		NOA_AVRB_STB_P_1;
		NOAB_00;
		NOAB_01;
		NOAB_02;
		NOAB_03;
		NOAB_04;
		NOAB_05;
		NOAB_06;
		NOAB_07;
		NOAB_08;
		NOAB_09;
		NOAB_10;
		NOAB_11;
		NOAB_12;
		NOAB_13;
		NOAB_14;
		NOAB_15;
		PCIBCLK_N__DP;
		PCIBCLK_P__DP;
		PCIE4_REFCLKPAD_N__DP;
		PCIE4_REFCLKPAD_P__DP;
		PCIE8_PHY0_APROBE_0;
		PCIE8_PHY0_APROBE_2;
		PCIE8_PHY0_REFCLKPAD_N__DP;
		PCIE8_PHY0_REFCLKPAD_P__DP;
		PCIE8_PHY1_REFCLKPAD_N__DP;
		PCIE8_PHY1_REFCLKPAD_P__DP;
		PCIEX16_AMON1;
		PCIEX16_AMON2;
		PCIEX16_RXN_00;
		PCIEX16_RXN_01;
		PCIEX16_RXN_02;
		PCIEX16_RXN_03;
		PCIEX16_RXN_04;
		PCIEX16_RXN_05;
		PCIEX16_RXN_06;
		PCIEX16_RXN_07;
		PCIEX16_RXN_08;
		PCIEX16_RXN_09;
		PCIEX16_RXN_10;
		PCIEX16_RXN_11;
		PCIEX16_RXN_12;
		PCIEX16_RXN_13;
		PCIEX16_RXN_14;
		PCIEX16_RXN_15;
		PCIEX16_RXP_00;
		PCIEX16_RXP_01;
		PCIEX16_RXP_02;
		PCIEX16_RXP_03;
		PCIEX16_RXP_04;
		PCIEX16_RXP_05;
		PCIEX16_RXP_06;
		PCIEX16_RXP_07;
		PCIEX16_RXP_08;
		PCIEX16_RXP_09;
		PCIEX16_RXP_10;
		PCIEX16_RXP_11;
		PCIEX16_RXP_12;
		PCIEX16_RXP_13;
		PCIEX16_RXP_14;
		PCIEX16_RXP_15;
		PCIEX16_TXN_00;
		PCIEX16_TXN_01;
		PCIEX16_TXN_02;
		PCIEX16_TXN_03;
		PCIEX16_TXN_04;
		PCIEX16_TXN_05;
		PCIEX16_TXN_06;
		PCIEX16_TXN_07;
		PCIEX16_TXN_08;
		PCIEX16_TXN_09;
		PCIEX16_TXN_10;
		PCIEX16_TXN_11;
		PCIEX16_TXN_12;
		PCIEX16_TXN_13;
		PCIEX16_TXN_14;
		PCIEX16_TXN_15;
		PCIEX16_TXP_00;
		PCIEX16_TXP_01;
		PCIEX16_TXP_02;
		PCIEX16_TXP_03;
		PCIEX16_TXP_04;
		PCIEX16_TXP_05;
		PCIEX16_TXP_06;
		PCIEX16_TXP_07;
		PCIEX16_TXP_08;
		PCIEX16_TXP_09;
		PCIEX16_TXP_10;
		PCIEX16_TXP_11;
		PCIEX16_TXP_12;
		PCIEX16_TXP_13;
		PCIEX16_TXP_14;
		PCIEX16_TXP_15;
		PCIEX4_A_AMON_N;
		PCIEX4_A_AMON_P;
		PCIEX4_A_RXN_00;
		PCIEX4_A_RXN_01;
		PCIEX4_A_RXN_02;
		PCIEX4_A_RXN_03;
		PCIEX4_A_RXP_00;
		PCIEX4_A_RXP_01;
		PCIEX4_A_RXP_02;
		PCIEX4_A_RXP_03;
		PCIEX4_A_TXN_00;
		PCIEX4_A_TXN_01;
		PCIEX4_A_TXN_02;
		PCIEX4_A_TXN_03;
		PCIEX4_A_TXP_00;
		PCIEX4_A_TXP_01;
		PCIEX4_A_TXP_02;
		PCIEX4_A_TXP_03;
		PECI;
		PEG_VIEW2;
		PEG_VIEW3;
		PLTRST_CPUB;
		PM_DOWN;
		PM_SYNC;
		PRDYB;
		PREQB;
		PROCHOTB;
		RTCCLK;
		SCOPE_SYNC;
		SKTOCC_N;
		TCK__DP;
		TDI;
		TDO;
		THERMTRIPB;
		TMS;
		TRIGGER_CPU2PCH;
		TRIGGER_PCH2CPU;
		TRST_B;
		VCCST_PWRGD;
		VCCST_PWRGOOD;
		VCCSTPWRGOOD_SX;
		VIDALERTB;
		VIDSCK;
		VIDSOUT;
		XDP_ENABLE_TC;
		XDP_HOOK0;
		XDP_HOOK1;
		XDP_HOOK3;
		XDP_HOOK6;
		Group clock_pins
		{
			CLKXTALN,
			CLKXTALP,
			HVMBCLK_N,
			HVMBCLK_P,
			BCLK_N,
			BCLK_P
		}		
		Group pwrgd
		{
			VCCST_PWRGD,
			VCCST_PWRGOOD,
			VCCSTPWRGOOD_SX,
			CPUPWRGD
		}		
		Group tap_scan_pins
		{
			TCK,
			TDI,
			TDO,
			TMS,
			TRST_B
		}		
		Group noa_rptq
		{
			NOA_AVRB_STB_P_0,
			NOA_AVRB_STB_P_1,
			NOAB_00,
			NOAB_01,
			NOAB_02,
			NOAB_03,
			NOAB_04,
			NOAB_05,
			NOAB_06,
			NOAB_07,
			NOAB_08,
			NOAB_09,
			NOAB_10,
			NOAB_11,
			NOAB_12,
			NOAB_13,
			NOAB_14,
			NOAB_15
		}		
		Group mbp
		{
			MBPB_0,
			MBPB_1,
			MBPB_2,
			MBPB_3
		}		
		Group leg_globals
		{
			CATERRB,
			PECI,
			PM_DOWN,
			PM_SYNC,
			PRDYB,
			PREQB,
			PROCHOTB,
			PLTRST_CPUB,
			THERMTRIPB,
			EARB,
			VIDALERTB,
			VIDSCK,
			VIDSOUT,
			XDP_HOOK1,
			XDP_HOOK3,
			XDP_HOOK6,
			XDP_HOOK0,
			XDP_ENABLE_TC
		}		
		Group all_leg
		{
			clock_pins,
			pwrgd,
			tap_scan_pins,
			noa_rptq,
			mbp,
			leg_globals
		}		
		Group all_ddr
		{
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_ILNC_NILNC_D514,
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D534,
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_ILNC_NILNC_D514,
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D534,
			DDRDQ_IL16_NIL16_D532_2,
			RTCCLK,
			PCIBCLK_N,
			PCIBCLK_P,
			DISP_UTILS,
			DSI_DE_TE_2,
			SCOPE_SYNC,
			CPUWAKE,
			EDM_1,
			EDM_0,
			CPU_ID,
			LVP_CLOCK,
			LVP_TRIG,
			AUDCLK,
			AUDIN,
			AUDOUT,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR0_CLK_N0_0CLKN0,
			DDR0_CLK_N1_0CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_CLK_N3_1CLKN0,
			DDR0_CLK_P0_0CLKP0,
			DDR0_CLK_P1_0CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_CLK_P3_1CLKP0,
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3,
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8,
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2,
			DDR0_ACT_N_0CA0,
			DDR0_ALERT_N,
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ALERT_N,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC,
			DDR_NC_0CS2,
			DDR_NC_1CS0_1CS0_NC,
			DDR_NC_1CS1_1CS1_NC,
			DDR_NC_1CS2,
			DDR_NC_1CS2_1CS2_NC,
			DDR_NC_1CS3,
			DDR_NC_2CS2,
			DDR_NC_3CS0_3CS0_NC,
			DDR_NC_3CS1_3CS1_NC,
			DDR_NC_3CS2,
			DDR_NC_3CS2_3CS2_NC,
			DDR_NC_3CS3,
			DDR_NC_5CA4_5CA4_NC,
			DDR_NC_5CA5_5CA5_NC,
			DDR_NC_5CS1_5CS1_NC,
			DDR_NC_7CA4_7CA4_NC,
			DDR_NC_7CA5_7CA5_NC,
			DDR_NC_NC_7CA6_NC,
			DDR_VREF_CA0,
			DDR_VREF_CA1,
			DDR_VREF_CA2,
			DDR_VREF_CA3,
			DDR_VTT_CTL,
			DDR_VIEW_0,
			DDR_VIEW_1,
			DDR_VIEWANA,
			DDR_VTT_VIEW,
			DDR_VCCDD2G_VIEW,
			DDR_VCCIOG_VIEW,
			DDR_VCCSAG_VIEW,
			DDIA_AUXN,
			DDIA_AUXP,
			DDIA_TXN_0,
			DDIA_TXN_1,
			DDIA_TXN_2,
			DDIA_TXN_3,
			DDIA_TXP_0,
			DDIA_TXP_1,
			DDIA_TXP_2,
			DDIA_TXP_3,
			DDIB_AUXN,
			DDIB_AUXP,
			DDIB_TXN_0,
			DDIB_TXN_1,
			DDIB_TXN_2,
			DDIB_TXN_3,
			DDIB_TXP_0,
			DDIB_TXP_1,
			DDIB_TXP_2,
			DDIB_TXP_3,
			DDIC_AUXN,
			DDIC_AUXP,
			DDIC_TXN_0,
			DDIC_TXN_1,
			DDIC_TXN_2,
			DDIC_TXN_3,
			DDIC_TXP_0,
			DDIC_TXP_1,
			DDIC_TXP_2,
			DDIC_TXP_3,
			DDID_AUXN,
			DDID_AUXP,
			DDID_TXN_0,
			DDID_TXN_1,
			DDID_TXN_2,
			DDID_TXN_3,
			DDID_TXP_0,
			DDID_TXP_1,
			DDID_TXP_2,
			DDID_TXP_3,
			DDIE_AUXN,
			DDIE_AUXP,
			DDIE_TXN_0,
			DDIE_TXN_1,
			DDIE_TXN_2,
			DDIE_TXN_3,
			DDIE_TXP_0,
			DDIE_TXP_1,
			DDIE_TXP_2,
			DDIE_TXP_3,
			PEG_VIEW2,
			PEG_VIEW3,
			DMI_RXN_0,
			DMI_RXN_1,
			DMI_RXN_2,
			DMI_RXN_3,
			DMI_RXN_4,
			DMI_RXN_5,
			DMI_RXN_6,
			DMI_RXN_7,
			DMI_RXP_0,
			DMI_RXP_1,
			DMI_RXP_2,
			DMI_RXP_3,
			DMI_RXP_4,
			DMI_RXP_5,
			DMI_RXP_6,
			DMI_RXP_7,
			DMI_AMON_2,
			DMI_AMON_1,
			DP_A_OBS,
			DP_D_OBS,
			DP_B_OBS,
			DP_C_OBS,
			DP_E_OBS,
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU,
			PCIEX16_AMON1,
			PCIEX16_AMON2,
			PCIEX4_A_AMON_N,
			PCIEX4_A_AMON_P,
			PCIEX16_RXN_00,
			PCIEX16_RXN_01,
			PCIEX16_RXN_02,
			PCIEX16_RXN_03,
			PCIEX16_RXN_04,
			PCIEX16_RXN_05,
			PCIEX16_RXN_06,
			PCIEX16_RXN_07,
			PCIEX16_RXN_08,
			PCIEX16_RXN_09,
			PCIEX16_RXN_10,
			PCIEX16_RXN_11,
			PCIEX16_RXN_12,
			PCIEX16_RXN_13,
			PCIEX16_RXN_14,
			PCIEX16_RXN_15,
			PCIEX16_RXP_00,
			PCIEX16_RXP_01,
			PCIEX16_RXP_02,
			PCIEX16_RXP_03,
			PCIEX16_RXP_04,
			PCIEX16_RXP_05,
			PCIEX16_RXP_06,
			PCIEX16_RXP_07,
			PCIEX16_RXP_08,
			PCIEX16_RXP_09,
			PCIEX16_RXP_10,
			PCIEX16_RXP_11,
			PCIEX16_RXP_12,
			PCIEX16_RXP_13,
			PCIEX16_RXP_14,
			PCIEX16_RXP_15,
			PCIEX16_TXN_00,
			PCIEX16_TXN_01,
			PCIEX16_TXN_02,
			PCIEX16_TXN_03,
			PCIEX16_TXN_04,
			PCIEX16_TXN_05,
			PCIEX16_TXN_06,
			PCIEX16_TXN_07,
			PCIEX16_TXN_08,
			PCIEX16_TXN_09,
			PCIEX16_TXN_10,
			PCIEX16_TXN_11,
			PCIEX16_TXN_12,
			PCIEX16_TXN_13,
			PCIEX16_TXN_14,
			PCIEX16_TXN_15,
			PCIEX16_TXP_00,
			PCIEX16_TXP_01,
			PCIEX16_TXP_02,
			PCIEX16_TXP_03,
			PCIEX16_TXP_04,
			PCIEX16_TXP_05,
			PCIEX16_TXP_06,
			PCIEX16_TXP_07,
			PCIEX16_TXP_08,
			PCIEX16_TXP_09,
			PCIEX16_TXP_10,
			PCIEX16_TXP_11,
			PCIEX16_TXP_12,
			PCIEX16_TXP_13,
			PCIEX16_TXP_14,
			PCIEX16_TXP_15,
			PCIEX4_A_RXN_00,
			PCIEX4_A_RXN_01,
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			PCIEX4_A_RXP_00,
			PCIEX4_A_RXP_01,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03,
			PCIEX4_A_TXN_00,
			PCIEX4_A_TXN_01,
			PCIEX4_A_TXN_02,
			PCIEX4_A_TXN_03,
			PCIEX4_A_TXP_00,
			PCIEX4_A_TXP_01,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03,
			PCIE8_PHY0_APROBE_0,
			PCIE8_PHY0_APROBE_2,
			DMI_REFCLKPAD_N,
			DMI_REFCLKPAD_P,
			PCIE4_REFCLKPAD_N,
			PCIE4_REFCLKPAD_P,
			PCIE8_PHY0_REFCLKPAD_N,
			PCIE8_PHY0_REFCLKPAD_P,
			PCIE8_PHY1_REFCLKPAD_N,
			PCIE8_PHY1_REFCLKPAD_P,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D514_LPNC_7,
			DDRDQ_ILNC_NILNC_D514_LPNC_6,
			DDRDQ_ILNC_NILNC_D514_LPNC_5,
			DDRDQ_ILNC_NILNC_D514_LPNC_4,
			DDRDQ_ILNC_NILNC_D534_LPNC_7,
			DDRDQ_ILNC_NILNC_D534_LPNC_6,
			DDRDQ_ILNC_NILNC_D534_LPNC_5,
			DDRDQ_ILNC_NILNC_D534_LPNC_4,
			EKEY,
			SKTOCC_N,
			DLVRMON
		}		
		Group all_ddr_stf
		{
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_0,
			STF_CLK_IN,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_ILNC_NILNC_D514,
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D534,
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_ILNC_NILNC_D514,
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D534,
			DDRDQ_IL16_NIL16_D532_2,
			RTCCLK,
			PCIBCLK_N,
			PCIBCLK_P,
			DISP_UTILS,
			DSI_DE_TE_2,
			SCOPE_SYNC,
			CPUWAKE,
			EDM_1,
			EDM_0,
			CPU_ID,
			LVP_CLOCK,
			LVP_TRIG,
			AUDCLK,
			AUDIN,
			AUDOUT,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR0_CLK_N0_0CLKN0,
			DDR0_CLK_N1_0CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_CLK_N3_1CLKN0,
			DDR0_CLK_P0_0CLKP0,
			DDR0_CLK_P1_0CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_CLK_P3_1CLKP0,
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3,
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8,
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2,
			DDR0_ACT_N_0CA0,
			DDR0_ALERT_N,
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ALERT_N,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC,
			DDR_NC_0CS2,
			DDR_NC_1CS0_1CS0_NC,
			DDR_NC_1CS1_1CS1_NC,
			DDR_NC_1CS2,
			DDR_NC_1CS2_1CS2_NC,
			DDR_NC_1CS3,
			DDR_NC_2CS2,
			DDR_NC_3CS0_3CS0_NC,
			DDR_NC_3CS1_3CS1_NC,
			DDR_NC_3CS2,
			DDR_NC_3CS2_3CS2_NC,
			DDR_NC_3CS3,
			DDR_NC_5CA4_5CA4_NC,
			DDR_NC_5CA5_5CA5_NC,
			DDR_NC_5CS1_5CS1_NC,
			DDR_NC_7CA4_7CA4_NC,
			DDR_NC_7CA5_7CA5_NC,
			DDR_NC_NC_7CA6_NC,
			DDR_VREF_CA0,
			DDR_VREF_CA1,
			DDR_VREF_CA2,
			DDR_VREF_CA3,
			DDR_VTT_CTL,
			DDR_VIEW_0,
			DDR_VIEW_1,
			DDR_VIEWANA,
			DDR_VTT_VIEW,
			DDR_VCCDD2G_VIEW,
			DDR_VCCIOG_VIEW,
			DDR_VCCSAG_VIEW,
			DDIA_AUXN,
			DDIA_AUXP,
			DDIA_TXN_0,
			DDIA_TXN_1,
			DDIA_TXN_2,
			DDIA_TXN_3,
			DDIA_TXP_0,
			DDIA_TXP_1,
			DDIA_TXP_2,
			DDIA_TXP_3,
			DDIB_AUXN,
			DDIB_AUXP,
			DDIB_TXN_0,
			DDIB_TXN_1,
			DDIB_TXN_2,
			DDIB_TXN_3,
			DDIB_TXP_0,
			DDIB_TXP_1,
			DDIB_TXP_2,
			DDIB_TXP_3,
			DDIC_AUXN,
			DDIC_AUXP,
			DDIC_TXN_0,
			DDIC_TXN_1,
			DDIC_TXN_2,
			DDIC_TXN_3,
			DDIC_TXP_0,
			DDIC_TXP_1,
			DDIC_TXP_2,
			DDIC_TXP_3,
			DDID_AUXN,
			DDID_AUXP,
			DDID_TXN_0,
			DDID_TXN_1,
			DDID_TXN_2,
			DDID_TXN_3,
			DDID_TXP_0,
			DDID_TXP_1,
			DDID_TXP_2,
			DDID_TXP_3,
			DDIE_AUXN,
			DDIE_AUXP,
			DDIE_TXN_0,
			DDIE_TXN_1,
			DDIE_TXN_2,
			DDIE_TXN_3,
			DDIE_TXP_0,
			DDIE_TXP_1,
			DDIE_TXP_2,
			DDIE_TXP_3,
			PEG_VIEW2,
			PEG_VIEW3,
			DMI_RXN_0,
			DMI_RXN_1,
			DMI_RXN_2,
			DMI_RXN_3,
			DMI_RXN_4,
			DMI_RXN_5,
			DMI_RXN_6,
			DMI_RXN_7,
			DMI_RXP_0,
			DMI_RXP_1,
			DMI_RXP_2,
			DMI_RXP_3,
			DMI_RXP_4,
			DMI_RXP_5,
			DMI_RXP_6,
			DMI_RXP_7,
			DMI_AMON_2,
			DMI_AMON_1,
			DP_A_OBS,
			DP_D_OBS,
			DP_B_OBS,
			DP_C_OBS,
			DP_E_OBS,
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU,
			PCIEX16_AMON1,
			PCIEX16_AMON2,
			PCIEX4_A_AMON_N,
			PCIEX4_A_AMON_P,
			PCIEX16_RXN_00,
			PCIEX16_RXN_01,
			PCIEX16_RXN_02,
			PCIEX16_RXN_03,
			PCIEX16_RXN_04,
			PCIEX16_RXN_05,
			PCIEX16_RXN_06,
			PCIEX16_RXN_07,
			PCIEX16_RXN_08,
			PCIEX16_RXN_09,
			PCIEX16_RXN_10,
			PCIEX16_RXN_11,
			PCIEX16_RXN_12,
			PCIEX16_RXN_13,
			PCIEX16_RXN_14,
			PCIEX16_RXN_15,
			PCIEX16_RXP_00,
			PCIEX16_RXP_01,
			PCIEX16_RXP_02,
			PCIEX16_RXP_03,
			PCIEX16_RXP_04,
			PCIEX16_RXP_05,
			PCIEX16_RXP_06,
			PCIEX16_RXP_07,
			PCIEX16_RXP_08,
			PCIEX16_RXP_09,
			PCIEX16_RXP_10,
			PCIEX16_RXP_11,
			PCIEX16_RXP_12,
			PCIEX16_RXP_13,
			PCIEX16_RXP_14,
			PCIEX16_RXP_15,
			PCIEX16_TXN_00,
			PCIEX16_TXN_01,
			PCIEX16_TXN_02,
			PCIEX16_TXN_03,
			PCIEX16_TXN_04,
			PCIEX16_TXN_05,
			PCIEX16_TXN_06,
			PCIEX16_TXN_07,
			PCIEX16_TXN_08,
			PCIEX16_TXN_09,
			PCIEX16_TXN_10,
			PCIEX16_TXN_11,
			PCIEX16_TXN_12,
			PCIEX16_TXN_13,
			PCIEX16_TXN_14,
			PCIEX16_TXN_15,
			PCIEX16_TXP_00,
			PCIEX16_TXP_01,
			PCIEX16_TXP_02,
			PCIEX16_TXP_03,
			PCIEX16_TXP_04,
			PCIEX16_TXP_05,
			PCIEX16_TXP_06,
			PCIEX16_TXP_07,
			PCIEX16_TXP_08,
			PCIEX16_TXP_09,
			PCIEX16_TXP_10,
			PCIEX16_TXP_11,
			PCIEX16_TXP_12,
			PCIEX16_TXP_13,
			PCIEX16_TXP_14,
			PCIEX16_TXP_15,
			PCIEX4_A_RXN_00,
			PCIEX4_A_RXN_01,
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			PCIEX4_A_RXP_00,
			PCIEX4_A_RXP_01,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03,
			PCIEX4_A_TXN_00,
			PCIEX4_A_TXN_01,
			PCIEX4_A_TXN_02,
			PCIEX4_A_TXN_03,
			PCIEX4_A_TXP_00,
			PCIEX4_A_TXP_01,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03,
			PCIE8_PHY0_APROBE_0,
			PCIE8_PHY0_APROBE_2,
			DMI_REFCLKPAD_N,
			DMI_REFCLKPAD_P,
			PCIE4_REFCLKPAD_N,
			PCIE4_REFCLKPAD_P,
			PCIE8_PHY0_REFCLKPAD_N,
			PCIE8_PHY0_REFCLKPAD_P,
			PCIE8_PHY1_REFCLKPAD_N,
			PCIE8_PHY1_REFCLKPAD_P,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D514_LPNC_7,
			DDRDQ_ILNC_NILNC_D514_LPNC_6,
			DDRDQ_ILNC_NILNC_D514_LPNC_5,
			DDRDQ_ILNC_NILNC_D514_LPNC_4,
			DDRDQ_ILNC_NILNC_D534_LPNC_7,
			DDRDQ_ILNC_NILNC_D534_LPNC_6,
			DDRDQ_ILNC_NILNC_D534_LPNC_5,
			DDRDQ_ILNC_NILNC_D534_LPNC_4,
			EKEY,
			SKTOCC_N,
			DLVRMON
		}		
		Group stf_in
		{
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_0
		}		
		Group stf_out
		{
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_0
		}		
		Group stf_reset
		{
			DDRDQ_IL07_NIL15_D513_2
		}		
		Group stf_clk_in
		{
			STF_CLK_IN
		}		
		Group ddr0_dqs_n
		{
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_ILNC_NILNC_D514
		}		
		Group ddr0_dqs_p
		{
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_ILNC_NILNC_D514
		}		
		Group ddr1_dqs_n
		{
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D534
		}		
		Group ddr1_dqs_p
		{
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D534
		}		
		Group ddr0_all_ddq
		{
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3
		}		
		Group ddr1_all_ddq
		{
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3
		}		
		Group all_ddr_cmd
		{
			DDR0_ACT_N_0CA0,
			DDR0_ALERT_N,
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ALERT_N,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC,
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_0CS2,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_1CS2,
			DDR_NC_1CS3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_2CS2,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3,
			DDR_NC_3CS2,
			DDR_NC_3CS3
		}		
		Group pciex4_rx
		{
			PCIEX4_A_RXN_00,
			PCIEX4_A_RXN_01,
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			PCIEX4_A_RXP_00,
			PCIEX4_A_RXP_01,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03
		}		
		Group pciex4_tx
		{
			PCIEX4_A_TXN_00,
			PCIEX4_A_TXN_01,
			PCIEX4_A_TXN_02,
			PCIEX4_A_TXN_03,
			PCIEX4_A_TXP_00,
			PCIEX4_A_TXP_01,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03
		}		
		Group pciex16_rx
		{
			PCIEX16_RXN_00,
			PCIEX16_RXN_01,
			PCIEX16_RXN_02,
			PCIEX16_RXN_03,
			PCIEX16_RXN_04,
			PCIEX16_RXN_05,
			PCIEX16_RXN_06,
			PCIEX16_RXN_07,
			PCIEX16_RXN_08,
			PCIEX16_RXN_09,
			PCIEX16_RXN_10,
			PCIEX16_RXN_11,
			PCIEX16_RXN_12,
			PCIEX16_RXN_13,
			PCIEX16_RXN_14,
			PCIEX16_RXN_15,
			PCIEX16_RXP_00,
			PCIEX16_RXP_01,
			PCIEX16_RXP_02,
			PCIEX16_RXP_03,
			PCIEX16_RXP_04,
			PCIEX16_RXP_05,
			PCIEX16_RXP_06,
			PCIEX16_RXP_07,
			PCIEX16_RXP_08,
			PCIEX16_RXP_09,
			PCIEX16_RXP_10,
			PCIEX16_RXP_11,
			PCIEX16_RXP_12,
			PCIEX16_RXP_13,
			PCIEX16_RXP_14,
			PCIEX16_RXP_15
		}		
		Group pciex16_tx
		{
			PCIEX16_TXN_00,
			PCIEX16_TXN_01,
			PCIEX16_TXN_02,
			PCIEX16_TXN_03,
			PCIEX16_TXN_04,
			PCIEX16_TXN_05,
			PCIEX16_TXN_06,
			PCIEX16_TXN_07,
			PCIEX16_TXN_08,
			PCIEX16_TXN_09,
			PCIEX16_TXN_10,
			PCIEX16_TXN_11,
			PCIEX16_TXN_12,
			PCIEX16_TXN_13,
			PCIEX16_TXN_14,
			PCIEX16_TXN_15,
			PCIEX16_TXP_00,
			PCIEX16_TXP_01,
			PCIEX16_TXP_02,
			PCIEX16_TXP_03,
			PCIEX16_TXP_04,
			PCIEX16_TXP_05,
			PCIEX16_TXP_06,
			PCIEX16_TXP_07,
			PCIEX16_TXP_08,
			PCIEX16_TXP_09,
			PCIEX16_TXP_10,
			PCIEX16_TXP_11,
			PCIEX16_TXP_12,
			PCIEX16_TXP_13,
			PCIEX16_TXP_14,
			PCIEX16_TXP_15
		}		
		Group pciex4_txp
		{
			PCIEX4_A_TXP_00,
			PCIEX4_A_TXP_01,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03
		}		
		Group pciex4_txn
		{
			PCIEX4_A_TXN_00,
			PCIEX4_A_TXN_01,
			PCIEX4_A_TXN_02,
			PCIEX4_A_TXN_03
		}		
		Group pciex4_rxp
		{
			PCIEX4_A_RXP_00,
			PCIEX4_A_RXP_01,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03
		}		
		Group pciex4_rxn
		{
			PCIEX4_A_RXN_00,
			PCIEX4_A_RXN_01,
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03
		}		
		Group dmi_rxn
		{
			DMI_RXN_0,
			DMI_RXN_1,
			DMI_RXN_2,
			DMI_RXN_3,
			DMI_RXN_4,
			DMI_RXN_5,
			DMI_RXN_6,
			DMI_RXN_7
		}		
		Group dmi_rxp
		{
			DMI_RXP_0,
			DMI_RXP_1,
			DMI_RXP_2,
			DMI_RXP_3,
			DMI_RXP_4,
			DMI_RXP_5,
			DMI_RXP_6,
			DMI_RXP_7
		}		
		Group dmi_rx
		{
			DMI_RXN_0,
			DMI_RXN_1,
			DMI_RXN_2,
			DMI_RXN_3,
			DMI_RXN_4,
			DMI_RXN_5,
			DMI_RXN_6,
			DMI_RXN_7,
			DMI_RXP_0,
			DMI_RXP_1,
			DMI_RXP_2,
			DMI_RXP_3,
			DMI_RXP_4,
			DMI_RXP_5,
			DMI_RXP_6,
			DMI_RXP_7
		}		
		Group ddia_tx
		{
			DDIA_TXN_0,
			DDIA_TXN_1,
			DDIA_TXN_2,
			DDIA_TXN_3,
			DDIA_TXP_0,
			DDIA_TXP_1,
			DDIA_TXP_2,
			DDIA_TXP_3
		}		
		Group ddia_aux
		{
			DDIA_AUXN,
			DDIA_AUXP
		}		
		Group ddib_tx
		{
			DDIB_TXN_0,
			DDIB_TXN_1,
			DDIB_TXN_2,
			DDIB_TXN_3,
			DDIB_TXP_0,
			DDIB_TXP_1,
			DDIB_TXP_2,
			DDIB_TXP_3
		}		
		Group ddib_aux
		{
			DDIB_AUXN,
			DDIB_AUXP
		}		
		Group ddic_tx
		{
			DDIC_TXN_0,
			DDIC_TXN_1,
			DDIC_TXN_2,
			DDIC_TXN_3,
			DDIC_TXP_0,
			DDIC_TXP_1,
			DDIC_TXP_2,
			DDIC_TXP_3
		}		
		Group ddic_aux
		{
			DDIC_AUXN,
			DDIC_AUXP
		}		
		Group ddid_tx
		{
			DDID_TXN_0,
			DDID_TXN_1,
			DDID_TXN_2,
			DDID_TXN_3,
			DDID_TXP_0,
			DDID_TXP_1,
			DDID_TXP_2,
			DDID_TXP_3
		}		
		Group ddid_aux
		{
			DDID_AUXN,
			DDID_AUXP
		}		
		Group ddie_tx
		{
			DDIE_TXN_0,
			DDIE_TXN_1,
			DDIE_TXN_2,
			DDIE_TXN_3,
			DDIE_TXP_0,
			DDIE_TXP_1,
			DDIE_TXP_2,
			DDIE_TXP_3
		}		
		Group ddie_aux
		{
			DDIE_AUXN,
			DDIE_AUXP
		}		
		Group audio
		{
			AUDCLK,
			AUDIN,
			AUDOUT,
			DISP_UTILS
		}		
		Group audio_in
		{
			AUDCLK,
			AUDIN,
			DISP_UTILS
		}		
		Group dekelx4_rx
		{
			PCIEX4_A_RXN_00,
			PCIEX4_A_RXN_01,
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			PCIEX4_A_RXP_00,
			PCIEX4_A_RXP_01,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03
		}		
		Group dekelx4_tx
		{
			PCIEX4_A_TXP_00,
			PCIEX4_A_TXP_01,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03
		}		
		Group pciex16
		{
			PCIEX16_RXN_07,
			PCIEX16_RXP_07,
			PCIEX16_TXN_07,
			PCIEX16_TXP_07
		}		
		Group pciex16_rx_bscan
		{
			PCIEX16_RXN_07,
			PCIEX16_RXP_07
		}
		Group pciex16_tx_bscan
		{
			PCIEX16_TXN_07,
			PCIEX16_TXP_07
		}		
		Group pciex16_rxn_bscan
		{
			PCIEX16_RXN_00,
			PCIEX16_RXN_01,
			PCIEX16_RXN_02,
			PCIEX16_RXN_03,
			PCIEX16_RXN_04,
			PCIEX16_RXN_05,
			PCIEX16_RXN_06,
			PCIEX16_RXN_07,
			PCIEX16_RXN_08,
			PCIEX16_RXN_09,
			PCIEX16_RXN_10,
			PCIEX16_RXN_11,
			PCIEX16_RXN_12,
			PCIEX16_RXN_13,
			PCIEX16_RXN_14,
			PCIEX16_RXN_15,
			PCIE8_PHY1_REFCLKPAD_N,
			PCIE8_PHY0_REFCLKPAD_N
		}		
		Group pciex16_rxp_bscan
		{
			PCIEX16_RXP_00,
			PCIEX16_RXP_01,
			PCIEX16_RXP_02,
			PCIEX16_RXP_03,
			PCIEX16_RXP_04,
			PCIEX16_RXP_05,
			PCIEX16_RXP_06,
			PCIEX16_RXP_07,
			PCIEX16_RXP_08,
			PCIEX16_RXP_09,
			PCIEX16_RXP_10,
			PCIEX16_RXP_11,
			PCIEX16_RXP_12,
			PCIEX16_RXP_13,
			PCIEX16_RXP_14,
			PCIEX16_RXP_15,
			PCIE8_PHY0_REFCLKPAD_P,
			PCIE8_PHY1_REFCLKPAD_P
		}		
		Group display_a_out
		{
			DDIA_TXP_0,
			DDIA_TXP_1,
			DDIA_TXP_2,
			DDIA_TXP_3
		}		
		Group display_b_out
		{
			DDIB_TXP_0,
			DDIB_TXP_1,
			DDIB_TXP_2,
			DDIB_TXP_3
		}		
		Group display_c_out
		{
			DDIC_TXP_0,
			DDIC_TXP_1,
			DDIC_TXP_2,
			DDIC_TXP_3
		}		
		Group display_d_out
		{
			DDID_TXP_0,
			DDID_TXP_1,
			DDID_TXP_2,
			DDID_TXP_3
		}		
		Group display_e_out
		{
			DDIE_TXP_0,
			DDIE_TXP_1,
			DDIE_TXP_2,
			DDIE_TXP_3
		}		
		Group lgcio_misc
		{
			CPUPWRGD,
			PECI,
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU,
			TRST_B,
			VCCST_PWRGD,
			VCCSTPWRGOOD_SX
		}		
		Group lgcio_pch_bscan
		{
			PECI,
			TRST_B,
			PM_SYNC,
			TRIGGER_PCH2CPU
		}		
		Group lgcio_misc_bscan
		{
			EARB,
			CATERRB,
			VIDALERTB,
			VIDSOUT,
			PROCHOTB,
			PREQB,
			DSI_DE_TE_2
		}		
		Group noa
		{
			NOAB_00,
			NOAB_01,
			NOAB_02,
			NOAB_03,
			NOAB_04,
			NOAB_05,
			NOAB_06,
			NOAB_07,
			NOAB_08,
			NOAB_09,
			NOAB_10,
			NOAB_11,
			NOAB_12,
			NOAB_13,
			NOAB_14,
			NOAB_15
		}		
		Group noa_stb
		{
			NOA_AVRB_STB_P_0,
			NOA_AVRB_STB_P_1
		}		
		Group power_thermal
		{
			CATERRB,
			THERMTRIPB,
			VIDSCK,
			VIDSOUT,
			PRDYB
		}		
		Group ddr_aux
		{
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0
		}		
		Group ddr_clk
		{
			DDR0_CLK_N0_0CLKN0,
			DDR0_CLK_N1_0CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_CLK_N3_1CLKN0,
			DDR0_CLK_P0_0CLKP0,
			DDR0_CLK_P1_0CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_CLK_P3_1CLKP0,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1
		}		
		Group ddr_clk_aux
		{
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_0CS2,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_1CS2,
			DDR_NC_1CS3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_2CS2,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3,
			DDR_NC_3CS2,
			DDR_NC_3CS3
		}		
		Group ddr_cmd
		{
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8
		}		
		Group ddr_misc_dc
		{
			DDR0_ACT_N_0CA0,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC
		}		
		Group tdr_pins
		{
			AUDCLK,
			AUDIN,
			AUDOUT,
			BCLK_N,
			BCLK_P,
			CATERRB,
			CLKXTALP,
			CLKXTALN,
			CPU_ID,
			CPUPWRGD,
			DDIA_AUXN,
			DDIB_AUXN,
			DDIB_AUXP,
			DDIC_AUXN,
			DDIC_AUXP,
			DDID_AUXN,
			DDID_AUXP,
			DDIE_AUXN,
			DDIE_AUXP,
			DDR_VIEW_0,
			DDR_VIEW_1,
			DDR_VIEWANA,
			DDR_VREF_CA0,
			DDR_VREF_CA1,
			DDR_VREF_CA2,
			DDR_VREF_CA3,
			DDR_VTT_CTL,
			DDR0_ACT_N_0CA0,
			DDR0_ALERT_N,
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR0_CLK_N0_0CLKN0,
			DDR0_CLK_N1_0CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_CLK_N3_1CLKN0,
			DDR0_CLK_P0_0CLKP0,
			DDR0_CLK_P1_0CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_CLK_P3_1CLKP0,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ALERT_N,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC,
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_0CS2,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_1CS2,
			DDR_NC_1CS3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_2CS2,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3,
			DDR_NC_3CS2,
			DDR_NC_3CS3,
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_ILNC_NILNC_D514,
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D534,
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_ILNC_NILNC_D514,
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D534,
			DISP_UTILS,
			DP_A_OBS,
			DP_D_OBS,
			DMI_AMON_2,
			DMI_AMON_1,
			EARB,
			EDM_1,
			FIVR_VTARGET_SOUTH,
			FIVR_VTARGET_NORTH,
			HVMBCLK_N__DP,
			HVMBCLK_P__DP,
			MBPB_0,
			MBPB_1,
			MBPB_2,
			MBPB_3,
			NOA_AVRB_STB_P_0,
			NOA_AVRB_STB_P_1,
			NOAB_00,
			NOAB_01,
			NOAB_02,
			NOAB_03,
			NOAB_04,
			NOAB_05,
			NOAB_06,
			NOAB_07,
			NOAB_08,
			NOAB_09,
			NOAB_10,
			NOAB_11,
			NOAB_12,
			NOAB_13,
			NOAB_14,
			NOAB_15,
			PCIBCLK_N__DP,
			PCIBCLK_P__DP,
			PECI,
			PCIEX16_AMON1,
			PCIEX16_AMON2,
			PCIEX4_A_AMON_N,
			PCIEX4_A_AMON_P,
			PEG_VIEW2,
			PEG_VIEW3,
			PLTRST_CPUB,
			PM_DOWN,
			PM_SYNC,
			PRDYB,
			PREQB,
			PROCHOTB,
			RTCCLK,
			SCOPE_SYNC,
			TCK__DP,
			TDI,
			TDO,
			THERMTRIPB,
			TMS,
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU,
			TRST_B,
			VCCST_PWRGD,
			VCCSTPWRGOOD_SX,
			VIDALERTB,
			VIDSCK,
			VIDSOUT,
			DSI_DE_TE_2,
			XDP_HOOK6,
			XDP_HOOK0,
			XDP_HOOK1,
			XDP_ENABLE_TC,
			EKEY,
			DLVRMON
		}		
		Group xiu_leakage_dpin_pins
		{
			AUDCLK,
			AUDIN,
			AUDOUT,
			BCLK_N,
			BCLK_P,
			CATERRB,
			CLKXTALP,
			CLKXTALN,
			CPUWAKE,
			CPU_ID,
			CPUPWRGD,
			DDIA_AUXN,
			DDIA_AUXP,
			DDIB_AUXN,
			DDIB_AUXP,
			DDIC_AUXN,
			DDIC_AUXP,
			DDID_AUXN,
			DDID_AUXP,
			DDIE_AUXN,
			DDIE_AUXP,
			DDR_VIEW_0,
			DDR_VIEW_1,
			DDR_VIEWANA,
			DDR_VREF_CA0,
			DDR_VREF_CA1,
			DDR_VREF_CA2,
			DDR_VREF_CA3,
			DDR_VTT_CTL,
			DDR_VTT_VIEW,
			DDR0_ACT_N_0CA0,
			DDR0_ALERT_N,
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR0_CLK_N0_0CLKN0,
			DDR0_CLK_N1_0CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_CLK_N3_1CLKN0,
			DDR0_CLK_P0_0CLKP0,
			DDR0_CLK_P1_0CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_CLK_P3_1CLKP0,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ALERT_N,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC,
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_0CS2,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_1CS2,
			DDR_NC_1CS3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_2CS2,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3,
			DDR_NC_3CS2,
			DDR_NC_3CS3,
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_ILNC_NILNC_D514,
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D534,
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_ILNC_NILNC_D514,
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D534,
			DISP_UTILS,
			DP_A_OBS,
			DP_D_OBS,
			DP_B_OBS,
			DP_C_OBS,
			DP_E_OBS,
			DMI_AMON_2,
			DMI_AMON_1,
			DDR_NC_1CS0_1CS0_NC,
			DDR_NC_1CS1_1CS1_NC,
			DDR_NC_1CS2_1CS2_NC,
			DDR_NC_3CS0_3CS0_NC,
			DDR_NC_3CS1_3CS1_NC,
			DDR_NC_3CS2_3CS2_NC,
			DDR_NC_5CA4_5CA4_NC,
			DDR_NC_5CA5_5CA5_NC,
			DDR_NC_5CS1_5CS1_NC,
			DDR_NC_7CA4_7CA4_NC,
			DDR_NC_7CA5_7CA5_NC,
			DDR_NC_NC_7CA6_NC,
			DDR_VCCDD2G_VIEW,
			DDR_VCCIOG_VIEW,
			DDR_VCCSAG_VIEW,
			EARB,
			EDM_1,
			EDM_0,
			FIVR_VTARGET_SOUTH,
			FIVR_VTARGET_NORTH,
			FIVR_PROBE_ANA_0,
			FIVR_PROBE_ANA_1,
			HVMBCLK_N__DP,
			HVMBCLK_P__DP,
			MBPB_0,
			MBPB_1,
			MBPB_2,
			MBPB_3,
			NOA_AVRB_STB_P_0,
			NOA_AVRB_STB_P_1,
			NOAB_00,
			NOAB_01,
			NOAB_02,
			NOAB_03,
			NOAB_04,
			NOAB_05,
			NOAB_06,
			NOAB_07,
			NOAB_08,
			NOAB_09,
			NOAB_10,
			NOAB_11,
			NOAB_12,
			NOAB_13,
			NOAB_14,
			NOAB_15,
			PCIBCLK_N__DP,
			PCIBCLK_P__DP,
			PECI,
			PCIEX16_AMON1,
			PCIEX16_AMON2,
			PCIEX4_A_AMON_N,
			PCIEX4_A_AMON_P,
			PEG_VIEW2,
			PEG_VIEW3,
			PLTRST_CPUB,
			PM_DOWN,
			PM_SYNC,
			PRDYB,
			PREQB,
			PROCHOTB,
			LVP_CLOCK,
			LVP_TRIG,
			RTCCLK,
			SCOPE_SYNC,
			TCK__DP,
			TDI,
			TDO,
			THERMTRIPB,
			TMS,
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU,
			TRST_B,
			VCCST_PWRGD,
			VCCSTPWRGOOD_SX,
			VIDALERTB,
			VIDSCK,
			VIDSOUT,
			DDRDQ_ILNC_NILNC_D514_LPNC_4,
			DDRDQ_ILNC_NILNC_D514_LPNC_5,
			DDRDQ_ILNC_NILNC_D514_LPNC_6,
			DDRDQ_ILNC_NILNC_D514_LPNC_7,
			DDRDQ_ILNC_NILNC_D534_LPNC_4,
			DDRDQ_ILNC_NILNC_D534_LPNC_5,
			DDRDQ_ILNC_NILNC_D534_LPNC_6,
			DDRDQ_ILNC_NILNC_D534_LPNC_7,
			DMI_REFCLKPAD_N__DP,
			DMI_REFCLKPAD_P__DP,
			DSI_DE_TE_2,
			PCIE4_REFCLKPAD_N__DP,
			PCIE4_REFCLKPAD_P__DP,
			PCIE8_PHY0_APROBE_0,
			PCIE8_PHY0_APROBE_2,
			PCIE8_PHY0_REFCLKPAD_N__DP,
			PCIE8_PHY0_REFCLKPAD_P__DP,
			PCIE8_PHY1_REFCLKPAD_N__DP,
			PCIE8_PHY1_REFCLKPAD_P__DP,
			VCCST_PWRGOOD,
			EKEY,
			DLVRMON
		}		
		Group ddr_alert
		{
			DDR0_ALERT_N,
			DDR1_ALERT_N
		}		
		Group ddr0_dqs_n_DDR4_odt
		{
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504
		}		
		Group ddr0_dqs_p_DDR4_odt
		{
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504
		}		
		Group ddr1_dqs_n_DDR4_odt
		{
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524
		}		
		Group ddr1_dqs_p_DDR4_odt
		{
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524
		}		
		Group ddr0_all_ddq_DDR4_odt
		{
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_7
		}		
		Group ddr1_all_ddq_DDR4_odt
		{
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_7
		}		
		Group ddr0_dqs_n_DDR5_odt
		{
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_ILNC_NILNC_D514
		}		
		Group ddr0_dqs_p_DDR5_odt
		{
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_ILNC_NILNC_D514
		}		
		Group ddr1_dqs_n_DDR5_odt
		{
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D534
		}		
		Group ddr1_dqs_p_DDR5_odt
		{
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D534
		}		
		Group ddr0_all_ddq_DDR5_odt
		{
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3
		}		
		Group ddr1_all_ddq_DDR5_odt
		{
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3
		}		
		Group ddr5_vocvix
		{
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3
		}		
		Group vipr_eza_pins
		{
			AUDCLK,
			AUDIN,
			AUDOUT,
			BCLK_N,
			BCLK_P,
			CATERRB,
			CLKXTALN,
			CLKXTALP,
			CPUPWRGD,
			CPUWAKE,
			DDIA_AUXN,
			DDIA_AUXP,
			DDIA_TXN_0,
			DDIA_TXN_1,
			DDIA_TXN_2,
			DDIA_TXN_3,
			DDIA_TXP_0,
			DDIA_TXP_1,
			DDIA_TXP_2,
			DDIA_TXP_3,
			DDIB_AUXN,
			DDIB_AUXP,
			DDIB_TXN_0,
			DDIB_TXN_1,
			DDIB_TXN_2,
			DDIB_TXN_3,
			DDIB_TXP_0,
			DDIB_TXP_1,
			DDIB_TXP_2,
			DDIB_TXP_3,
			DDIC_AUXN,
			DDIC_AUXP,
			DDIC_TXN_0,
			DDIC_TXN_1,
			DDIC_TXN_2,
			DDIC_TXN_3,
			DDIC_TXP_0,
			DDIC_TXP_1,
			DDIC_TXP_2,
			DDIC_TXP_3,
			DDID_AUXN,
			DDID_AUXP,
			DDID_TXN_0,
			DDID_TXN_1,
			DDID_TXN_2,
			DDID_TXN_3,
			DDID_TXP_0,
			DDID_TXP_1,
			DDID_TXP_2,
			DDID_TXP_3,
			DDIE_AUXN,
			DDIE_AUXP,
			DDIE_TXN_0,
			DDIE_TXN_1,
			DDIE_TXN_2,
			DDIE_TXN_3,
			DDIE_TXP_0,
			DDIE_TXP_1,
			DDIE_TXP_2,
			DDIE_TXP_3,
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_0CS2,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_1CS0_1CS0_NC,
			DDR_NC_1CS1_1CS1_NC,
			DDR_NC_1CS2,
			DDR_NC_1CS2_1CS2_NC,
			DDR_NC_1CS3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_2CS2,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3,
			DDR_NC_3CS0_3CS0_NC,
			DDR_NC_3CS1_3CS1_NC,
			DDR_NC_3CS2,
			DDR_NC_3CS2_3CS2_NC,
			DDR_NC_3CS3,
			DDR_NC_5CA4_5CA4_NC,
			DDR_NC_5CA5_5CA5_NC,
			DDR_NC_5CS1_5CS1_NC,
			DDR_NC_7CA4_7CA4_NC,
			DDR_NC_7CA5_7CA5_NC,
			DDR_NC_NC_7CA6_NC,
			DDR_VCCDD2G_VIEW,
			DDR_VCCIOG_VIEW,
			DDR_VCCSAG_VIEW,
			DDR_VIEW_0,
			DDR_VIEW_1,
			DDR_VIEWANA,
			DDR_VREF_CA0,
			DDR_VREF_CA1,
			DDR_VREF_CA2,
			DDR_VREF_CA3,
			DDR_VTT_CTL,
			DDR_VTT_VIEW,
			DDR0_ACT_N_0CA0,
			DDR0_ALERT_N,
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR0_CLK_N0_0CLKN0,
			DDR0_CLK_N1_0CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_CLK_N3_1CLKN0,
			DDR0_CLK_P0_0CLKP0,
			DDR0_CLK_P1_0CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_CLK_P3_1CLKP0,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ALERT_N,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC,
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_ILNC_NILNC_D514_LPNC_4,
			DDRDQ_ILNC_NILNC_D514_LPNC_5,
			DDRDQ_ILNC_NILNC_D514_LPNC_6,
			DDRDQ_ILNC_NILNC_D514_LPNC_7,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQ_ILNC_NILNC_D534_LPNC_4,
			DDRDQ_ILNC_NILNC_D534_LPNC_5,
			DDRDQ_ILNC_NILNC_D534_LPNC_6,
			DDRDQ_ILNC_NILNC_D534_LPNC_7,
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D514,
			DDRDQSN_ILNC_NILNC_D534,
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D514,
			DDRDQSP_ILNC_NILNC_D534,
			DISP_UTILS,
			DMI_AMON_1,
			DMI_AMON_2,
			DMI_REFCLKPAD_N__DP,
			DMI_REFCLKPAD_P__DP,
			DP_A_OBS,
			DP_B_OBS,
			DP_C_OBS,
			DP_D_OBS,
			DP_E_OBS,
			DSI_DE_TE_2,
			EARB,
			FIVR_PROBE_ANA_0,
			FIVR_PROBE_ANA_1,
			FIVR_VTARGET_NORTH,
			FIVR_VTARGET_SOUTH,
			HVMBCLK_N__DP,
			HVMBCLK_P__DP,
			MBPB_0,
			MBPB_1,
			MBPB_2,
			MBPB_3,
			NOA_AVRB_STB_P_0,
			NOA_AVRB_STB_P_1,
			NOAB_00,
			NOAB_01,
			NOAB_02,
			NOAB_03,
			NOAB_04,
			NOAB_05,
			NOAB_06,
			NOAB_07,
			NOAB_08,
			NOAB_09,
			NOAB_10,
			NOAB_11,
			NOAB_12,
			NOAB_13,
			NOAB_14,
			NOAB_15,
			PCIBCLK_N__DP,
			PCIBCLK_P__DP,
			PCIE4_REFCLKPAD_N__DP,
			PCIE4_REFCLKPAD_P__DP,
			PCIE8_PHY0_APROBE_0,
			PCIE8_PHY0_APROBE_2,
			PCIE8_PHY0_REFCLKPAD_N__DP,
			PCIE8_PHY0_REFCLKPAD_P__DP,
			PCIE8_PHY1_REFCLKPAD_N__DP,
			PCIE8_PHY1_REFCLKPAD_P__DP,
			PCIEX16_AMON1,
			PCIEX16_AMON2,
			PCIEX16_RXN_01,
			PCIEX16_RXN_02,
			PCIEX16_RXN_03,
			PCIEX16_RXN_04,
			PCIEX16_RXN_05,
			PCIEX16_RXN_06,
			PCIEX16_RXN_07,
			PCIEX16_RXN_08,
			PCIEX16_RXN_09,
			PCIEX16_RXN_10,
			PCIEX16_RXN_11,
			PCIEX16_RXN_12,
			PCIEX16_RXN_13,
			PCIEX16_RXN_14,
			PCIEX16_RXN_15,
			PCIEX16_RXP_01,
			PCIEX16_RXP_02,
			PCIEX16_RXP_03,
			PCIEX16_RXP_04,
			PCIEX16_RXP_05,
			PCIEX16_RXP_06,
			PCIEX16_RXP_07,
			PCIEX16_RXP_08,
			PCIEX16_RXP_09,
			PCIEX16_RXP_10,
			PCIEX16_RXP_11,
			PCIEX16_RXP_12,
			PCIEX16_RXP_13,
			PCIEX16_RXP_14,
			PCIEX16_RXP_15,
			PCIEX16_TXN_01,
			PCIEX16_TXN_02,
			PCIEX16_TXN_03,
			PCIEX16_TXN_04,
			PCIEX16_TXN_05,
			PCIEX16_TXN_06,
			PCIEX16_TXN_07,
			PCIEX16_TXN_08,
			PCIEX16_TXN_09,
			PCIEX16_TXN_10,
			PCIEX16_TXN_11,
			PCIEX16_TXN_12,
			PCIEX16_TXN_13,
			PCIEX16_TXN_14,
			PCIEX16_TXN_15,
			PCIEX16_TXP_01,
			PCIEX16_TXP_02,
			PCIEX16_TXP_03,
			PCIEX16_TXP_04,
			PCIEX16_TXP_05,
			PCIEX16_TXP_06,
			PCIEX16_TXP_07,
			PCIEX16_TXP_08,
			PCIEX16_TXP_09,
			PCIEX16_TXP_10,
			PCIEX16_TXP_11,
			PCIEX16_TXP_12,
			PCIEX16_TXP_13,
			PCIEX16_TXP_14,
			PCIEX16_TXP_15,
			PCIEX4_A_AMON_N,
			PCIEX4_A_AMON_P,
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03,
			PCIEX4_A_TXN_02,
			PCIEX4_A_TXN_03,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03,
			PECI,
			PEG_VIEW2,
			PEG_VIEW3,
			PLTRST_CPUB,
			PM_DOWN,
			PM_SYNC,
			PRDYB,
			PREQB,
			PROCHOTB,
			RTCCLK,
			TCK__DP,
			TDI,
			TDO,
			THERMTRIPB,
			TMS,
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU,
			TRST_B,
			VCCST_PWRGD,
			VCCSTPWRGOOD_SX,
			VIDALERTB,
			VIDSCK,
			VIDSOUT
		}		
		Group all_pins_tdr_dpin
		{
			AUDCLK,
			AUDIN,
			AUDOUT,
			BCLK_N,
			BCLK_P,
			CATERRB,
			CLKXTALN,
			CLKXTALP,
			CPUPWRGD,
			CPUWAKE,
			DDIA_AUXN,
			DDIA_AUXP,
			DDIA_TXN_0,
			DDIA_TXN_1,
			DDIA_TXN_2,
			DDIA_TXN_3,
			DDIA_TXP_0,
			DDIA_TXP_1,
			DDIA_TXP_2,
			DDIA_TXP_3,
			DDIB_AUXN,
			DDIB_AUXP,
			DDIB_TXN_0,
			DDIB_TXN_1,
			DDIB_TXN_2,
			DDIB_TXN_3,
			DDIB_TXP_0,
			DDIB_TXP_1,
			DDIB_TXP_2,
			DDIB_TXP_3,
			DDIC_AUXN,
			DDIC_AUXP,
			DDIC_TXN_0,
			DDIC_TXN_1,
			DDIC_TXN_2,
			DDIC_TXN_3,
			DDIC_TXP_0,
			DDIC_TXP_1,
			DDIC_TXP_2,
			DDIC_TXP_3,
			DDID_AUXN,
			DDID_AUXP,
			DDID_TXN_0,
			DDID_TXN_1,
			DDID_TXN_2,
			DDID_TXN_3,
			DDID_TXP_0,
			DDID_TXP_1,
			DDID_TXP_2,
			DDID_TXP_3,
			DDIE_AUXN,
			DDIE_AUXP,
			DDIE_TXN_0,
			DDIE_TXN_1,
			DDIE_TXN_2,
			DDIE_TXN_3,
			DDIE_TXP_0,
			DDIE_TXP_1,
			DDIE_TXP_2,
			DDIE_TXP_3,
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_0CS2,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_1CS0_1CS0_NC,
			DDR_NC_1CS1_1CS1_NC,
			DDR_NC_1CS2,
			DDR_NC_1CS2_1CS2_NC,
			DDR_NC_1CS3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_2CS2,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3,
			DDR_NC_3CS0_3CS0_NC,
			DDR_NC_3CS1_3CS1_NC,
			DDR_NC_3CS2,
			DDR_NC_3CS2_3CS2_NC,
			DDR_NC_3CS3,
			DDR_NC_5CA4_5CA4_NC,
			DDR_NC_5CA5_5CA5_NC,
			DDR_NC_5CS1_5CS1_NC,
			DDR_NC_7CA4_7CA4_NC,
			DDR_NC_7CA5_7CA5_NC,
			DDR_NC_NC_7CA6_NC,
			DDR_VCCDD2G_VIEW,
			DDR_VCCIOG_VIEW,
			DDR_VCCSAG_VIEW,
			DDR_VIEW_0,
			DDR_VIEW_1,
			DDR_VIEWANA,
			DDR_VREF_CA0,
			DDR_VREF_CA1,
			DDR_VREF_CA2,
			DDR_VREF_CA3,
			DDR_VTT_CTL,
			DDR_VTT_VIEW,
			DDR0_ACT_N_0CA0,
			DDR0_ALERT_N,
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR0_CLK_N0_0CLKN0,
			DDR0_CLK_N1_0CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_CLK_N3_1CLKN0,
			DDR0_CLK_P0_0CLKP0,
			DDR0_CLK_P1_0CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_CLK_P3_1CLKP0,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ALERT_N,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC,
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_ILNC_NILNC_D514_LPNC_4,
			DDRDQ_ILNC_NILNC_D514_LPNC_5,
			DDRDQ_ILNC_NILNC_D514_LPNC_6,
			DDRDQ_ILNC_NILNC_D514_LPNC_7,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQ_ILNC_NILNC_D534_LPNC_4,
			DDRDQ_ILNC_NILNC_D534_LPNC_5,
			DDRDQ_ILNC_NILNC_D534_LPNC_6,
			DDRDQ_ILNC_NILNC_D534_LPNC_7,
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D514,
			DDRDQSN_ILNC_NILNC_D534,
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D514,
			DDRDQSP_ILNC_NILNC_D534,
			DISP_UTILS,
			DMI_AMON_1,
			DMI_AMON_2,
			DMI_REFCLKPAD_N__DP,
			DMI_REFCLKPAD_P__DP,
			DP_A_OBS,
			DP_B_OBS,
			DP_C_OBS,
			DP_D_OBS,
			DP_E_OBS,
			DSI_DE_TE_2,
			EARB,
			EDM_0,
			EDM_1,
			FIVR_PROBE_ANA_0,
			FIVR_PROBE_ANA_1,
			FIVR_VTARGET_NORTH,
			FIVR_VTARGET_SOUTH,
			HVMBCLK_N__DP,
			HVMBCLK_P__DP,
			MBPB_0,
			MBPB_1,
			MBPB_2,
			MBPB_3,
			NOA_AVRB_STB_P_0,
			NOA_AVRB_STB_P_1,
			NOAB_00,
			NOAB_01,
			NOAB_02,
			NOAB_03,
			NOAB_04,
			NOAB_05,
			NOAB_06,
			NOAB_07,
			NOAB_08,
			NOAB_09,
			NOAB_10,
			NOAB_11,
			NOAB_12,
			NOAB_13,
			NOAB_14,
			NOAB_15,
			PCIBCLK_N__DP,
			PCIBCLK_P__DP,
			PCIE4_REFCLKPAD_N__DP,
			PCIE4_REFCLKPAD_P__DP,
			PCIE8_PHY0_APROBE_0,
			PCIE8_PHY0_APROBE_2,
			PCIE8_PHY0_REFCLKPAD_N__DP,
			PCIE8_PHY0_REFCLKPAD_P__DP,
			PCIE8_PHY1_REFCLKPAD_N__DP,
			PCIE8_PHY1_REFCLKPAD_P__DP,
			PCIEX16_AMON1,
			PCIEX16_AMON2,
			PCIEX16_RXN_01,
			PCIEX16_RXN_02,
			PCIEX16_RXN_03,
			PCIEX16_RXN_04,
			PCIEX16_RXN_05,
			PCIEX16_RXN_06,
			PCIEX16_RXN_07,
			PCIEX16_RXN_08,
			PCIEX16_RXN_09,
			PCIEX16_RXN_10,
			PCIEX16_RXN_11,
			PCIEX16_RXN_12,
			PCIEX16_RXN_13,
			PCIEX16_RXN_14,
			PCIEX16_RXN_15,
			PCIEX16_RXP_01,
			PCIEX16_RXP_02,
			PCIEX16_RXP_03,
			PCIEX16_RXP_04,
			PCIEX16_RXP_05,
			PCIEX16_RXP_06,
			PCIEX16_RXP_07,
			PCIEX16_RXP_08,
			PCIEX16_RXP_09,
			PCIEX16_RXP_10,
			PCIEX16_RXP_11,
			PCIEX16_RXP_12,
			PCIEX16_RXP_13,
			PCIEX16_RXP_14,
			PCIEX16_RXP_15,
			PCIEX16_TXN_01,
			PCIEX16_TXN_02,
			PCIEX16_TXN_03,
			PCIEX16_TXN_04,
			PCIEX16_TXN_05,
			PCIEX16_TXN_06,
			PCIEX16_TXN_07,
			PCIEX16_TXN_08,
			PCIEX16_TXN_09,
			PCIEX16_TXN_10,
			PCIEX16_TXN_11,
			PCIEX16_TXN_12,
			PCIEX16_TXN_13,
			PCIEX16_TXN_14,
			PCIEX16_TXN_15,
			PCIEX16_TXP_01,
			PCIEX16_TXP_02,
			PCIEX16_TXP_03,
			PCIEX16_TXP_04,
			PCIEX16_TXP_05,
			PCIEX16_TXP_06,
			PCIEX16_TXP_07,
			PCIEX16_TXP_08,
			PCIEX16_TXP_09,
			PCIEX16_TXP_10,
			PCIEX16_TXP_11,
			PCIEX16_TXP_12,
			PCIEX16_TXP_13,
			PCIEX16_TXP_14,
			PCIEX16_TXP_15,
			PCIEX4_A_AMON_N,
			PCIEX4_A_AMON_P,
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03,
			PCIEX4_A_TXN_02,
			PCIEX4_A_TXN_03,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03,
			PECI,
			PEG_VIEW2,
			PEG_VIEW3,
			PLTRST_CPUB,
			PM_DOWN,
			PM_SYNC,
			PRDYB,
			PREQB,
			PROCHOTB,
			RTCCLK,
			TCK__DP,
			TDI,
			TDO,
			THERMTRIPB,
			TMS,
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU,
			TRST_B,
			VCCST_PWRGD,
			VCCSTPWRGOOD_SX,
			VIDALERTB,
			VIDSCK,
			VIDSOUT
		}		
		Group dekelx4_23_rxn
		{
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03
		}		
		Group dekelx4_23
		{
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03,
			PCIEX4_A_TXN_02,
			PCIEX4_A_TXN_03,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03
		}		
		Group dekelx4_23_txp
		{
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03
		}		
		Group pciex16_refclk
		{
			PCIE8_PHY0_REFCLKPAD_P,
			PCIE8_PHY0_REFCLKPAD_N,
			PCIE8_PHY1_REFCLKPAD_P,
			PCIE8_PHY1_REFCLKPAD_N
		}		
		Group pciex16_rxn
		{
			PCIEX16_RXN_01,
			PCIEX16_RXN_02,
			PCIEX16_RXN_03,
			PCIEX16_RXN_04,
			PCIEX16_RXN_05,
			PCIEX16_RXN_06,
			PCIEX16_RXN_07,
			PCIEX16_RXN_08,
			PCIEX16_RXN_09,
			PCIEX16_RXN_10,
			PCIEX16_RXN_11,
			PCIEX16_RXN_12,
			PCIEX16_RXN_13,
			PCIEX16_RXN_14,
			PCIEX16_RXN_15
		}		
		Group pciex16_rxp
		{
			PCIEX16_RXP_01,
			PCIEX16_RXP_02,
			PCIEX16_RXP_03,
			PCIEX16_RXP_04,
			PCIEX16_RXP_05,
			PCIEX16_RXP_06,
			PCIEX16_RXP_07,
			PCIEX16_RXP_08,
			PCIEX16_RXP_09,
			PCIEX16_RXP_10,
			PCIEX16_RXP_11,
			PCIEX16_RXP_12,
			PCIEX16_RXP_13,
			PCIEX16_RXP_14,
			PCIEX16_RXP_15
		}		
		Group pciex16_txn
		{
			PCIEX16_TXN_01,
			PCIEX16_TXN_02,
			PCIEX16_TXN_03,
			PCIEX16_TXN_04,
			PCIEX16_TXN_05,
			PCIEX16_TXN_06,
			PCIEX16_TXN_07,
			PCIEX16_TXN_08,
			PCIEX16_TXN_09,
			PCIEX16_TXN_10,
			PCIEX16_TXN_11,
			PCIEX16_TXN_12,
			PCIEX16_TXN_13,
			PCIEX16_TXN_14,
			PCIEX16_TXN_15
		}		
		Group pciex16_txp
		{
			PCIEX16_TXP_01,
			PCIEX16_TXP_02,
			PCIEX16_TXP_03,
			PCIEX16_TXP_04,
			PCIEX16_TXP_05,
			PCIEX16_TXP_06,
			PCIEX16_TXP_07,
			PCIEX16_TXP_08,
			PCIEX16_TXP_09,
			PCIEX16_TXP_10,
			PCIEX16_TXP_11,
			PCIEX16_TXP_12,
			PCIEX16_TXP_13,
			PCIEX16_TXP_14,
			PCIEX16_TXP_15
		}		
		Group tig_out_sort
		{
			TRIGGER_CPU2PCH,
			CPUWAKE,
			PM_DOWN
		}		
		Group lgcio_misc_sort
		{
			CPUPWRGD,
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU,
			TRST_B,
			VCCST_PWRGD,
			VCCSTPWRGOOD_SX,
			CPUWAKE,
			PM_DOWN,
			PM_SYNC
		}		
		Group lgcio_power
		{
			CPUPWRGD,
			VCCST_PWRGD,
			VCCSTPWRGOOD_SX
		}		
		Group ddr_cs_ca_sort
		{
			DDR_NC_1CS0_1CS0_NC,
			DDR_NC_1CS1_1CS1_NC,
			DDR_NC_1CS2_1CS2_NC,
			DDR_NC_3CS0_3CS0_NC,
			DDR_NC_3CS1_3CS1_NC,
			DDR_NC_3CS2_3CS2_NC,
			DDR_NC_5CA4_5CA4_NC,
			DDR_NC_5CA5_5CA5_NC,
			DDR_NC_5CS1_5CS1_NC,
			DDR_NC_7CA4_7CA4_NC,
			DDR_NC_7CA5_7CA5_NC,
			DDR_NC_NC_7CA6_NC
		}		
		Group ddr_data_sort
		{
			DDRDQ_ILNC_NILNC_D514_LPNC_4,
			DDRDQ_ILNC_NILNC_D514_LPNC_5,
			DDRDQ_ILNC_NILNC_D514_LPNC_6,
			DDRDQ_ILNC_NILNC_D514_LPNC_7,
			DDRDQ_ILNC_NILNC_D534_LPNC_4,
			DDRDQ_ILNC_NILNC_D534_LPNC_5,
			DDRDQ_ILNC_NILNC_D534_LPNC_6,
			DDRDQ_ILNC_NILNC_D534_LPNC_7
		}		
		Group all_shops
		{
			AUDCLK,
			AUDIN,
			AUDOUT,
			BCLK_N,
			BCLK_P,
			CATERRB,
			CLKXTALP,
			CLKXTALN,
			CPUPWRGD,
			DDIA_AUXN,
			DDIA_AUXP,
			DDIA_TXN_0,
			DDIA_TXN_1,
			DDIA_TXN_2,
			DDIA_TXN_3,
			DDIA_TXP_0,
			DDIA_TXP_1,
			DDIA_TXP_2,
			DDIA_TXP_3,
			DDIB_AUXN,
			DDIB_AUXP,
			DDIB_TXN_0,
			DDIB_TXN_1,
			DDIB_TXN_2,
			DDIB_TXN_3,
			DDIB_TXP_0,
			DDIB_TXP_1,
			DDIB_TXP_2,
			DDIB_TXP_3,
			DDIC_AUXN,
			DDIC_AUXP,
			DDIC_TXN_0,
			DDIC_TXN_1,
			DDIC_TXN_2,
			DDIC_TXN_3,
			DDIC_TXP_0,
			DDIC_TXP_1,
			DDIC_TXP_2,
			DDIC_TXP_3,
			DDID_AUXN,
			DDID_AUXP,
			DDID_TXN_0,
			DDID_TXN_1,
			DDID_TXN_2,
			DDID_TXN_3,
			DDID_TXP_0,
			DDID_TXP_1,
			DDID_TXP_2,
			DDID_TXP_3,
			DDIE_AUXN,
			DDIE_AUXP,
			DDIE_TXN_0,
			DDIE_TXN_1,
			DDIE_TXN_2,
			DDIE_TXN_3,
			DDIE_TXP_0,
			DDIE_TXP_1,
			DDIE_TXP_2,
			DDIE_TXP_3,
			DDR_VIEW_0,
			DDR_VIEW_1,
			DDR_VIEWANA,
			DDR_VREF_CA0,
			DDR_VREF_CA1,
			DDR_VREF_CA2,
			DDR_VREF_CA3,
			DDR_VTT_CTL,
			DDR0_ACT_N_0CA0,
			DDR0_ALERT_N,
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR0_CLK_N0_0CLKN0,
			DDR0_CLK_N1_0CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_CLK_N3_1CLKN0,
			DDR0_CLK_P0_0CLKP0,
			DDR0_CLK_P1_0CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_CLK_P3_1CLKP0,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ALERT_N,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC,
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_0CS2,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_1CS2,
			DDR_NC_1CS3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_2CS2,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3,
			DDR_NC_3CS2,
			DDR_NC_3CS3,
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_ILNC_NILNC_D514,
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D534,
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_ILNC_NILNC_D514,
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D534,
			DISP_UTILS,
			DP_A_OBS,
			DP_D_OBS,
			DMI_AMON_2,
			DMI_AMON_1,
			DMI_RXN_0,
			DMI_RXN_1,
			DMI_RXN_2,
			DMI_RXN_3,
			DMI_RXN_4,
			DMI_RXN_5,
			DMI_RXN_6,
			DMI_RXN_7,
			DMI_RXP_0,
			DMI_RXP_1,
			DMI_RXP_2,
			DMI_RXP_3,
			DMI_RXP_4,
			DMI_RXP_5,
			DMI_RXP_6,
			DMI_RXP_7,
			EARB,
			FIVR_VTARGET_SOUTH,
			FIVR_VTARGET_NORTH,
			HVMBCLK_N__DP,
			HVMBCLK_P__DP,
			MBPB_0,
			MBPB_1,
			MBPB_2,
			MBPB_3,
			NOA_AVRB_STB_P_0,
			NOA_AVRB_STB_P_1,
			NOAB_00,
			NOAB_01,
			NOAB_02,
			NOAB_03,
			NOAB_04,
			NOAB_05,
			NOAB_06,
			NOAB_07,
			NOAB_08,
			NOAB_09,
			NOAB_10,
			NOAB_11,
			NOAB_12,
			NOAB_13,
			NOAB_14,
			NOAB_15,
			PCIBCLK_N__DP,
			PCIBCLK_P__DP,
			PECI,
			PCIEX4_A_RXN_00,
			PCIEX4_A_RXN_01,
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			PCIEX4_A_RXP_00,
			PCIEX4_A_RXP_01,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03,
			PCIEX4_A_TXN_00,
			PCIEX4_A_TXN_01,
			PCIEX4_A_TXN_02,
			PCIEX4_A_TXN_03,
			PCIEX4_A_TXP_00,
			PCIEX4_A_TXP_01,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03,
			PCIEX16_AMON1,
			PCIEX16_AMON2,
			PCIEX4_A_AMON_N,
			PCIEX4_A_AMON_P,
			PCIEX16_RXN_07,
			PCIEX16_RXP_07,
			PCIEX16_TXN_07,
			PCIEX16_TXP_07,
			PEG_VIEW2,
			PEG_VIEW3,
			PLTRST_CPUB,
			PM_DOWN,
			PM_SYNC,
			PRDYB,
			PREQB,
			PROCHOTB,
			RTCCLK,
			TCK__DP,
			TDI,
			TDO,
			THERMTRIPB,
			TMS,
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU,
			TRST_B,
			VCCST_PWRGD,
			VCCSTPWRGOOD_SX,
			VIDSCK,
			VIDSOUT,
			DSI_DE_TE_2,
			FIVR_PROBE_ANA_0,
			FIVR_PROBE_ANA_1,
			VIDALERTB,
			DLVRMON
		}
		Group all_shops_wo_dlvrmon
		{
			AUDCLK,
			AUDIN,
			AUDOUT,
			BCLK_N,
			BCLK_P,
			CATERRB,
			CLKXTALP,
			CLKXTALN,
			CPUPWRGD,
			DDIA_AUXN,
			DDIA_AUXP,
			DDIA_TXN_0,
			DDIA_TXN_1,
			DDIA_TXN_2,
			DDIA_TXN_3,
			DDIA_TXP_0,
			DDIA_TXP_1,
			DDIA_TXP_2,
			DDIA_TXP_3,
			DDIB_AUXN,
			DDIB_AUXP,
			DDIB_TXN_0,
			DDIB_TXN_1,
			DDIB_TXN_2,
			DDIB_TXN_3,
			DDIB_TXP_0,
			DDIB_TXP_1,
			DDIB_TXP_2,
			DDIB_TXP_3,
			DDIC_AUXN,
			DDIC_AUXP,
			DDIC_TXN_0,
			DDIC_TXN_1,
			DDIC_TXN_2,
			DDIC_TXN_3,
			DDIC_TXP_0,
			DDIC_TXP_1,
			DDIC_TXP_2,
			DDIC_TXP_3,
			DDID_AUXN,
			DDID_AUXP,
			DDID_TXN_0,
			DDID_TXN_1,
			DDID_TXN_2,
			DDID_TXN_3,
			DDID_TXP_0,
			DDID_TXP_1,
			DDID_TXP_2,
			DDID_TXP_3,
			DDIE_AUXN,
			DDIE_AUXP,
			DDIE_TXN_0,
			DDIE_TXN_1,
			DDIE_TXN_2,
			DDIE_TXN_3,
			DDIE_TXP_0,
			DDIE_TXP_1,
			DDIE_TXP_2,
			DDIE_TXP_3,
			DDR_VIEW_0,
			DDR_VIEW_1,
			DDR_VIEWANA,
			DDR_VREF_CA0,
			DDR_VREF_CA1,
			DDR_VREF_CA2,
			DDR_VREF_CA3,
			DDR_VTT_CTL,
			DDR0_ACT_N_0CA0,
			DDR0_ALERT_N,
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR0_CLK_N0_0CLKN0,
			DDR0_CLK_N1_0CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_CLK_N3_1CLKN0,
			DDR0_CLK_P0_0CLKP0,
			DDR0_CLK_P1_0CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_CLK_P3_1CLKP0,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ALERT_N,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC,
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_0CS2,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_1CS2,
			DDR_NC_1CS3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_2CS2,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3,
			DDR_NC_3CS2,
			DDR_NC_3CS3,
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_ILNC_NILNC_D514,
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D534,
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_ILNC_NILNC_D514,
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D534,
			DISP_UTILS,
			DP_A_OBS,
			DP_D_OBS,
			DMI_AMON_2,
			DMI_AMON_1,
			DMI_RXN_0,
			DMI_RXN_1,
			DMI_RXN_2,
			DMI_RXN_3,
			DMI_RXN_4,
			DMI_RXN_5,
			DMI_RXN_6,
			DMI_RXN_7,
			DMI_RXP_0,
			DMI_RXP_1,
			DMI_RXP_2,
			DMI_RXP_3,
			DMI_RXP_4,
			DMI_RXP_5,
			DMI_RXP_6,
			DMI_RXP_7,
			EARB,
			FIVR_VTARGET_SOUTH,
			FIVR_VTARGET_NORTH,
			HVMBCLK_N__DP,
			HVMBCLK_P__DP,
			MBPB_0,
			MBPB_1,
			MBPB_2,
			MBPB_3,
			NOA_AVRB_STB_P_0,
			NOA_AVRB_STB_P_1,
			NOAB_00,
			NOAB_01,
			NOAB_02,
			NOAB_03,
			NOAB_04,
			NOAB_05,
			NOAB_06,
			NOAB_07,
			NOAB_08,
			NOAB_09,
			NOAB_10,
			NOAB_11,
			NOAB_12,
			NOAB_13,
			NOAB_14,
			NOAB_15,
			PCIBCLK_N__DP,
			PCIBCLK_P__DP,
			PECI,
			PCIEX4_A_RXN_00,
			PCIEX4_A_RXN_01,
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			PCIEX4_A_RXP_00,
			PCIEX4_A_RXP_01,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03,
			PCIEX4_A_TXN_00,
			PCIEX4_A_TXN_01,
			PCIEX4_A_TXN_02,
			PCIEX4_A_TXN_03,
			PCIEX4_A_TXP_00,
			PCIEX4_A_TXP_01,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03,
			PCIEX16_AMON1,
			PCIEX16_AMON2,
			PCIEX4_A_AMON_N,
			PCIEX4_A_AMON_P,
			PCIEX16_RXN_07,
			PCIEX16_RXP_07,
			PCIEX16_TXN_07,
			PCIEX16_TXP_07,
			PEG_VIEW2,
			PEG_VIEW3,
			PLTRST_CPUB,
			PM_DOWN,
			PM_SYNC,
			PRDYB,
			PREQB,
			PROCHOTB,
			RTCCLK,
			TCK__DP,
			TDI,
			TDO,
			THERMTRIPB,
			TMS,
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU,
			TRST_B,
			VCCST_PWRGD,
			VCCSTPWRGOOD_SX,
			VIDSCK,
			VIDSOUT,
			DSI_DE_TE_2,
			FIVR_PROBE_ANA_0,
			FIVR_PROBE_ANA_1,
			VIDALERTB
		}

		Group all_shops_sort
		{

			AUDCLK,
			AUDIN,
			AUDOUT,
			BCLK_N,
			BCLK_P,
			CATERRB,
			CLKXTALP,
			CLKXTALN,
			CPUPWRGD,
			DDR_VIEW_0,
			DDR_VIEW_1,
			DDR_VIEWANA,
			DDR_VREF_CA0,
			DDR_VREF_CA1,
			DDR_VREF_CA2,
			DDR_VREF_CA3,
			DDR_VTT_CTL,
			DDR0_ACT_N_0CA0,
			DDR0_ALERT_N,
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR0_CLK_N0_0CLKN0,
			DDR0_CLK_N1_0CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_CLK_N3_1CLKN0,
			DDR0_CLK_P0_0CLKP0,
			DDR0_CLK_P1_0CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_CLK_P3_1CLKP0,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ALERT_N,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC,
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_0CS2,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_1CS2,
			DDR_NC_1CS3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_2CS2,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3,
			DDR_NC_3CS2,
			DDR_NC_3CS3,
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_ILNC_NILNC_D514,
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D534,
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_ILNC_NILNC_D514,
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D534,
			DISP_UTILS,
			DP_A_OBS,
			DP_D_OBS,
			DMI_AMON_2,
			DMI_AMON_1,
			EARB,
			FIVR_VTARGET_SOUTH,
			FIVR_VTARGET_NORTH,
			HVMBCLK_N__DP,
			HVMBCLK_P__DP,
			MBPB_0,
			MBPB_1,
			MBPB_2,
			MBPB_3,
			NOA_AVRB_STB_P_0,
			NOA_AVRB_STB_P_1,
			NOAB_00,
			NOAB_01,
			NOAB_02,
			NOAB_03,
			NOAB_04,
			NOAB_05,
			NOAB_06,
			NOAB_07,
			NOAB_08,
			NOAB_09,
			NOAB_10,
			NOAB_11,
			NOAB_12,
			NOAB_13,
			NOAB_14,
			NOAB_15,
			PCIBCLK_N__DP,
			PCIBCLK_P__DP,
			PECI,
			PCIEX16_AMON1,
			PCIEX16_AMON2,
			PCIEX4_A_AMON_N,
			PCIEX4_A_AMON_P,
			PEG_VIEW2,
			PEG_VIEW3,
			PLTRST_CPUB,
			PM_DOWN,
			PM_SYNC,
			PRDYB,
			PREQB,
			PROCHOTB,
			RTCCLK,
			TCK__DP,
			TDI,
			TDO,
			THERMTRIPB,
			TMS,
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU,
			TRST_B,
			VCCST_PWRGD,
			VCCSTPWRGOOD_SX,
			VIDSCK,
			VIDSOUT,
			DSI_DE_TE_2,
			FIVR_PROBE_ANA_0,
			FIVR_PROBE_ANA_1,
			VIDALERTB,
			DLVRMON

		}

		Group audio_pcat
		{
			AUDOUT,
			DISP_UTILS
		}		
		Group leg_misc_pcat
		{
			CATERRB,
			VIDSOUT,
			THERMTRIPB,
			VIDSCK,
			PRDYB
		}		
		Group prochotb_pcat
		{
			PROCHOTB
		}		
		Group trigger_cpu2pch_pcat
		{
			TRIGGER_CPU2PCH
		}		
		Group pmdwn_pcat
		{
			PM_DOWN
		}		
		Group noa_strb_timl
		{
			NOA_AVRB_STB_P_0,
			NOA_AVRB_STB_P_1
		}		
		Group mbp_timl
		{
			mbp
		}		
		Group vid_timl
		{
			VIDALERTB,
			VIDSCK,
			VIDSOUT
		}		
		Group sb_pwrgd_timl
		{
			pwrgd
		}		
		Group probe_timl
		{
			PRDYB,
			PREQB
		}		
		Group sb_pwrmgnt_timl
		{
			PM_DOWN,
			PM_SYNC
		}		
		Group sb_therm_timl
		{
			CATERRB,
			PROCHOTB,
			THERMTRIPB
		}		
		Group misc_timl
		{
			EARB,
			XDP_HOOK1,
			XDP_HOOK3,
			XDP_HOOK6,
			XDP_HOOK0,
			XDP_ENABLE_TC
		}		
		Group ddr_data_timd
		{
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQ_ILNC_NILNC_D514_LPNC_4,
			DDRDQ_ILNC_NILNC_D514_LPNC_5,
			DDRDQ_ILNC_NILNC_D514_LPNC_6,
			DDRDQ_ILNC_NILNC_D514_LPNC_7,
			DDRDQ_ILNC_NILNC_D534_LPNC_4,
			DDRDQ_ILNC_NILNC_D534_LPNC_5,
			DDRDQ_ILNC_NILNC_D534_LPNC_6,
			DDRDQ_ILNC_NILNC_D534_LPNC_7
		}		
		Group ddr_data_stf_timd
		{
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQ_ILNC_NILNC_D514_LPNC_4,
			DDRDQ_ILNC_NILNC_D514_LPNC_5,
			DDRDQ_ILNC_NILNC_D514_LPNC_6,
			DDRDQ_ILNC_NILNC_D514_LPNC_7,
			DDRDQ_ILNC_NILNC_D534_LPNC_4,
			DDRDQ_ILNC_NILNC_D534_LPNC_5,
			DDRDQ_ILNC_NILNC_D534_LPNC_6,
			DDRDQ_ILNC_NILNC_D534_LPNC_7
		}		
		Group ddr_strb_timd
		{
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_ILNC_NILNC_D514,
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_ILNC_NILNC_D514,
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D534,
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D534
		}		
		Group ddr_clk_timd
		{
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR0_CLK_N0_0CLKN0,
			DDR0_CLK_N1_0CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_CLK_N3_1CLKN0,
			DDR0_CLK_P0_0CLKP0,
			DDR0_CLK_P1_0CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_CLK_P3_1CLKP0,
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3
		}		
		Group ddr_cmd_ma_timd
		{
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8,
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2
		}		
		Group ddr_ctrl_timd
		{
			DDR0_ACT_N_0CA0,
			DDR0_ALERT_N,
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ALERT_N,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC,
			DDR_NC_0CS2,
			DDR_NC_1CS0_1CS0_NC,
			DDR_NC_1CS1_1CS1_NC,
			DDR_NC_1CS2,
			DDR_NC_1CS2_1CS2_NC,
			DDR_NC_1CS3,
			DDR_NC_2CS2,
			DDR_NC_3CS0_3CS0_NC,
			DDR_NC_3CS1_3CS1_NC,
			DDR_NC_3CS2,
			DDR_NC_3CS2_3CS2_NC,
			DDR_NC_3CS3,
			DDR_NC_5CA4_5CA4_NC,
			DDR_NC_5CA5_5CA5_NC,
			DDR_NC_5CS1_5CS1_NC,
			DDR_NC_7CA4_7CA4_NC,
			DDR_NC_7CA5_7CA5_NC,
			DDR_NC_NC_7CA6_NC
		}		
		Group ddr_misc_timd
		{
			DDR_VREF_CA0,
			DDR_VREF_CA1,
			DDR_VREF_CA2,
			DDR_VREF_CA3,
			DDR_VTT_CTL,
			DISP_UTILS,
			DSI_DE_TE_2,
			SCOPE_SYNC,
			CPUWAKE,
			EDM_0,
			EDM_1,
			CPU_ID,
			LVP_CLOCK,
			LVP_TRIG,
			DLVRMON,
			EKEY,
			SKTOCC_N
		}		
		Group ddr_view_timd
		{
			DDR_VIEW_0,
			DDR_VIEW_1,
			DDR_VIEWANA,
			DDR_VTT_VIEW,
			DDR_VCCDD2G_VIEW,
			DDR_VCCIOG_VIEW,
			DDR_VCCSAG_VIEW
		}		
		Group aud_timd
		{
			AUDCLK,
			AUDIN,
			AUDOUT
		}		
		Group ddi_timd
		{
			DDIA_AUXN,
			DDIA_AUXP,
			DDIA_TXN_0,
			DDIA_TXN_1,
			DDIA_TXN_2,
			DDIA_TXN_3,
			DDIA_TXP_0,
			DDIA_TXP_1,
			DDIA_TXP_2,
			DDIA_TXP_3,
			DDIB_AUXN,
			DDIB_AUXP,
			DDIB_TXN_0,
			DDIB_TXN_1,
			DDIB_TXN_2,
			DDIB_TXN_3,
			DDIB_TXP_0,
			DDIB_TXP_1,
			DDIB_TXP_2,
			DDIB_TXP_3,
			DDIC_AUXN,
			DDIC_AUXP,
			DDIC_TXN_0,
			DDIC_TXN_1,
			DDIC_TXN_2,
			DDIC_TXN_3,
			DDIC_TXP_0,
			DDIC_TXP_1,
			DDIC_TXP_2,
			DDIC_TXP_3,
			DDID_AUXN,
			DDID_AUXP,
			DDID_TXN_0,
			DDID_TXN_1,
			DDID_TXN_2,
			DDID_TXN_3,
			DDID_TXP_0,
			DDID_TXP_1,
			DDID_TXP_2,
			DDID_TXP_3,
			DDIE_AUXN,
			DDIE_AUXP,
			DDIE_TXN_0,
			DDIE_TXN_1,
			DDIE_TXN_2,
			DDIE_TXN_3,
			DDIE_TXP_0,
			DDIE_TXP_1,
			DDIE_TXP_2,
			DDIE_TXP_3
		}	
	   Group ddi_timd_aux
		{
			DDIA_AUXN,
			DDIA_AUXP,
			DDIB_AUXN,
			DDIB_AUXP,
			DDIC_AUXN,
			DDIC_AUXP,
			DDIE_AUXN,
			DDIE_AUXP,
			DDIE_AUXN,
			DDIE_AUXP
		}
		Group ddi_timd_BSCAN
		{
			DDIA_TXN_0,
			DDIA_TXN_1,
			DDIA_TXN_2,
			DDIA_TXN_3,
			DDIA_TXP_0,
			DDIA_TXP_1,
			DDIA_TXP_2,
			DDIA_TXP_3,
			DDIB_TXN_0,
			DDIB_TXN_1,
			DDIB_TXN_2,
			DDIB_TXN_3,
			DDIB_TXP_0,
			DDIB_TXP_1,
			DDIB_TXP_2,
			DDIB_TXP_3,
			DDIC_TXN_0,
			DDIC_TXN_1,
			DDIC_TXN_2,
			DDIC_TXN_3,
			DDIC_TXP_0,
			DDIC_TXP_1,
			DDIC_TXP_2,
			DDIC_TXP_3,
			DDID_TXN_0,
			DDID_TXN_1,
			DDID_TXN_2,
			DDID_TXN_3,
			DDID_TXP_0,
			DDID_TXP_1,
			DDID_TXP_2,
			DDID_TXP_3,
			DDIE_TXN_0,
			DDIE_TXN_1,
			DDIE_TXN_2,
			DDIE_TXN_3,
			DDIE_TXP_0,
			DDIE_TXP_1,
			DDIE_TXP_2,
			DDIE_TXP_3
		}	
		Group peg_view_timd
		{
			PEG_VIEW2,
			PEG_VIEW3
		}		
		Group dmi_timd
		{
			DMI_RXN_0,
			DMI_RXN_1,
			DMI_RXN_2,
			DMI_RXN_3,
			DMI_RXN_4,
			DMI_RXN_5,
			DMI_RXN_6,
			DMI_RXN_7,
			DMI_RXP_0,
			DMI_RXP_1,
			DMI_RXP_2,
			DMI_RXP_3,
			DMI_RXP_4,
			DMI_RXP_5,
			DMI_RXP_6,
			DMI_RXP_7,
			DMI_TXN_0,
			DMI_TXN_1,
			DMI_TXN_2,
			DMI_TXN_3,
			DMI_TXN_4,
			DMI_TXN_5,
			DMI_TXN_6,
			DMI_TXN_7,
			DMI_TXP_0,
			DMI_TXP_1,
			DMI_TXP_2,
			DMI_TXP_3,
			DMI_TXP_4,
			DMI_TXP_5,
			DMI_TXP_6,
			DMI_TXP_7,
			DMI_AMON_2,
			DMI_AMON_1
		}		
		Group dp_obs_timd
		{
			DP_A_OBS,
			DP_B_OBS,
			DP_C_OBS,
			DP_D_OBS,
			DP_E_OBS
		}		
		Group cpupch_timd
		{
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU
		}		
		Group pcie_timd
		{
			PCIEX16_AMON1,
			PCIEX16_AMON2,
			PCIEX16_RXN_00,
			PCIEX16_RXN_01,
			PCIEX16_RXN_02,
			PCIEX16_RXN_03,
			PCIEX16_RXN_04,
			PCIEX16_RXN_05,
			PCIEX16_RXN_06,
			PCIEX16_RXN_07,
			PCIEX16_RXN_08,
			PCIEX16_RXN_09,
			PCIEX16_RXN_10,
			PCIEX16_RXN_11,
			PCIEX16_RXN_12,
			PCIEX16_RXN_13,
			PCIEX16_RXN_14,
			PCIEX16_RXN_15,
			PCIEX16_RXP_00,
			PCIEX16_RXP_01,
			PCIEX16_RXP_02,
			PCIEX16_RXP_03,
			PCIEX16_RXP_04,
			PCIEX16_RXP_05,
			PCIEX16_RXP_06,
			PCIEX16_RXP_07,
			PCIEX16_RXP_08,
			PCIEX16_RXP_09,
			PCIEX16_RXP_10,
			PCIEX16_RXP_11,
			PCIEX16_RXP_12,
			PCIEX16_RXP_13,
			PCIEX16_RXP_14,
			PCIEX16_RXP_15,
			PCIEX16_TXN_00,
			PCIEX16_TXN_01,
			PCIEX16_TXN_02,
			PCIEX16_TXN_03,
			PCIEX16_TXN_04,
			PCIEX16_TXN_05,
			PCIEX16_TXN_06,
			PCIEX16_TXN_07,
			PCIEX16_TXN_08,
			PCIEX16_TXN_09,
			PCIEX16_TXN_10,
			PCIEX16_TXN_11,
			PCIEX16_TXN_12,
			PCIEX16_TXN_13,
			PCIEX16_TXN_14,
			PCIEX16_TXN_15,
			PCIEX16_TXP_00,
			PCIEX16_TXP_01,
			PCIEX16_TXP_02,
			PCIEX16_TXP_03,
			PCIEX16_TXP_04,
			PCIEX16_TXP_05,
			PCIEX16_TXP_06,
			PCIEX16_TXP_07,
			PCIEX16_TXP_08,
			PCIEX16_TXP_09,
			PCIEX16_TXP_10,
			PCIEX16_TXP_11,
			PCIEX16_TXP_12,
			PCIEX16_TXP_13,
			PCIEX16_TXP_14,
			PCIEX16_TXP_15,
			PCIEX4_A_AMON_N,
			PCIEX4_A_AMON_P,
			PCIEX4_A_RXN_00,
			PCIEX4_A_RXN_01,
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			PCIEX4_A_RXP_00,
			PCIEX4_A_RXP_01,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03,
			PCIEX4_A_TXN_00,
			PCIEX4_A_TXN_01,
			PCIEX4_A_TXN_02,
			PCIEX4_A_TXN_03,
			PCIEX4_A_TXP_00,
			PCIEX4_A_TXP_01,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03,
			PCIE8_PHY0_APROBE_0,
			PCIE8_PHY0_APROBE_2
		}		
		Group clocks_timd
		{
			DMI_REFCLKPAD_N,
			DMI_REFCLKPAD_P,
			PCIE4_REFCLKPAD_N,
			PCIE4_REFCLKPAD_P,
			PCIE8_PHY0_REFCLKPAD_N,
			PCIE8_PHY0_REFCLKPAD_P,
			PCIE8_PHY1_REFCLKPAD_N,
			PCIE8_PHY1_REFCLKPAD_P,
			PCIBCLK_N,
			PCIBCLK_P
		}		
		Group stf_in_timd
		{
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1
		}		
		Group stf_out_timd
		{
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1
		}		
		Group stf_reset_timd
		{
			DDRDQ_IL07_NIL15_D513_2
		}		
		Group stf_clk_in_timd
		{
			STF_CLK_IN
		}		
		Group all_dpin_pins
		{
			AUDCLK,
			AUDIN,
			AUDOUT,
			BCLK_N,
			BCLK_P,
			CATERRB,
			CLKXTALP,
			CLKXTALN,
			CPU_ID,
			CPUWAKE,
			CPUPWRGD,
			DDIA_AUXN,
			DDIA_AUXP,
			DDIA_TXN_0,
			DDIA_TXN_1,
			DDIA_TXN_2,
			DDIA_TXN_3,
			DDIA_TXP_0,
			DDIA_TXP_1,
			DDIA_TXP_2,
			DDIA_TXP_3,
			DDIB_AUXN,
			DDIB_AUXP,
			DDIB_TXN_0,
			DDIB_TXN_1,
			DDIB_TXN_2,
			DDIB_TXN_3,
			DDIB_TXP_0,
			DDIB_TXP_1,
			DDIB_TXP_2,
			DDIB_TXP_3,
			DDIC_AUXN,
			DDIC_AUXP,
			DDIC_TXN_0,
			DDIC_TXN_1,
			DDIC_TXN_2,
			DDIC_TXN_3,
			DDIC_TXP_0,
			DDIC_TXP_1,
			DDIC_TXP_2,
			DDIC_TXP_3,
			DDID_AUXN,
			DDID_AUXP,
			DDID_TXN_0,
			DDID_TXN_1,
			DDID_TXN_2,
			DDID_TXN_3,
			DDID_TXP_0,
			DDID_TXP_1,
			DDID_TXP_2,
			DDID_TXP_3,
			DDIE_AUXN,
			DDIE_AUXP,
			DDIE_TXN_0,
			DDIE_TXN_1,
			DDIE_TXN_2,
			DDIE_TXN_3,
			DDIE_TXP_0,
			DDIE_TXP_1,
			DDIE_TXP_2,
			DDIE_TXP_3,
			DDR_VIEW_0,
			DDR_VIEW_1,
			DDR_VIEWANA,
			DDR_VREF_CA0,
			DDR_VREF_CA1,
			DDR_VREF_CA2,
			DDR_VREF_CA3,
			DDR_VTT_CTL,
			DDR_VTT_VIEW,
			DDR0_ACT_N_0CA0,
			DDR0_ALERT_N,
			DDR0_BA0_1CA9,
			DDR0_BA1_1CA11,
			DDR0_BG0_0CA1,
			DDR0_BG1_0CA2,
			DDR0_CKE0_0CS0,
			DDR0_CKE1_0CS3,
			DDR0_CKE2_0CS1,
			DDR0_CKE3_NC,
			DDR0_CLK_N0_0CLKN0,
			DDR0_CLK_N1_0CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_CLK_N3_1CLKN0,
			DDR0_CLK_P0_0CLKP0,
			DDR0_CLK_P1_0CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_CLK_P3_1CLKP0,
			DDR0_CS0_1CA6,
			DDR0_CS1_1CA0,
			DDR0_CS2_1CA5,
			DDR0_CS3_1CS0,
			DDR0_MA00_1CA12,
			DDR0_MA01_0CA12,
			DDR0_MA02_NC,
			DDR0_MA03_0CA11,
			DDR0_MA04_0CA10,
			DDR0_MA05_0CA9,
			DDR0_MA06_0CA8,
			DDR0_MA07_0CA6,
			DDR0_MA08_0CA7,
			DDR0_MA09_0CA4,
			DDR0_MA10_1CA10,
			DDR0_MA11_0CA5,
			DDR0_MA12_0CA3,
			DDR0_MA13_1CA2,
			DDR0_MA14_1CA7,
			DDR0_MA15_1CA4,
			DDR0_MA16_1CA8,
			DDR0_ODT0_1CA3,
			DDR0_ODT1_1CS1,
			DDR0_ODT2_1CA1,
			DDR0_ODT3_NC,
			DDR0_PAR_NC,
			DDR1_ACT_N_2CA0,
			DDR1_ALERT_N,
			DDR1_BA0_3CA9,
			DDR1_BA1_3CA11,
			DDR1_BG0_2CA1,
			DDR1_BG1_2CA2,
			DDR1_CKE0_2CS0,
			DDR1_CKE1_2CS3,
			DDR1_CKE2_2CS1,
			DDR1_CKE3_NC,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P1_2CLKP1,
			DDR1_CLK_P2_3CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR1_CS0_3CA6,
			DDR1_CS1_3CA0,
			DDR1_CS2_3CA5,
			DDR1_CS3_3CS0,
			DDR1_MA00_3CA12,
			DDR1_MA01_2CA12,
			DDR1_MA02_NC,
			DDR1_MA03_2CA11,
			DDR1_MA04_2CA10,
			DDR1_MA05_2CA9,
			DDR1_MA06_2CA8,
			DDR1_MA07_2CA6,
			DDR1_MA08_2CA7,
			DDR1_MA09_2CA4,
			DDR1_MA10_3CA10,
			DDR1_MA11_2CA5,
			DDR1_MA12_2CA3,
			DDR1_MA13_3CA2,
			DDR1_MA14_3CA7,
			DDR1_MA15_3CA4,
			DDR1_MA16_3CA8,
			DDR1_ODT0_3CA3,
			DDR1_ODT1_3CS1,
			DDR1_ODT2_3CA1,
			DDR1_ODT3_NC,
			DDR1_PAR_NC,
			DDR_NC_0CLKN2,
			DDR_NC_0CLKN3,
			DDR_NC_0CLKP2,
			DDR_NC_0CLKP3,
			DDR_NC_0CS2,
			DDR_NC_1CLKN2,
			DDR_NC_1CLKN3,
			DDR_NC_1CLKP2,
			DDR_NC_1CLKP3,
			DDR_NC_1CS2,
			DDR_NC_1CS3,
			DDR_NC_2CLKN2,
			DDR_NC_2CLKN3,
			DDR_NC_2CLKP2,
			DDR_NC_2CLKP3,
			DDR_NC_2CS2,
			DDR_NC_3CLKN2,
			DDR_NC_3CLKN3,
			DDR_NC_3CLKP2,
			DDR_NC_3CLKP3,
			DDR_NC_3CS2,
			DDR_NC_3CS3,
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL00_NIL00_D500_7,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL01_NIL01_D501_3,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQ_IL02_NIL04_D502_3,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL02_NIL04_D502_5,
			DDRDQ_IL02_NIL04_D502_6,
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL03_NIL05_D503_2,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL03_NIL05_D503_5,
			DDRDQ_IL03_NIL05_D503_6,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_1,
			DDRDQ_IL04_NIL10_D510_2,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL04_NIL10_D510_5,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL05_NIL11_D511_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL05_NIL11_D511_7,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL06_NIL14_D512_1,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQ_IL06_NIL14_D512_3,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQ_IL06_NIL14_D512_7,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_2,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQ_IL07_NIL15_D513_4,
			DDRDQ_IL07_NIL15_D513_5,
			DDRDQ_IL07_NIL15_D513_6,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL08_NILNC_D504_0,
			DDRDQ_IL08_NILNC_D504_1,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_3,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL08_NILNC_D504_5,
			DDRDQ_IL08_NILNC_D504_6,
			DDRDQ_IL08_NILNC_D504_7,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_ILNC_NILNC_D514_1,
			DDRDQ_ILNC_NILNC_D514_2,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQ_IL10_NIL02_D520_0,
			DDRDQ_IL10_NIL02_D520_1,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQ_IL10_NIL02_D520_6,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL11_NIL03_D521_0,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL11_NIL03_D521_3,
			DDRDQ_IL11_NIL03_D521_4,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_6,
			DDRDQ_IL11_NIL03_D521_7,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQ_IL12_NIL06_D522_2,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_4,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL12_NIL06_D522_6,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_0,
			DDRDQ_IL13_NIL07_D523_1,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_3,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL13_NIL07_D523_7,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_1,
			DDRDQ_IL14_NIL12_D530_2,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL14_NIL12_D530_5,
			DDRDQ_IL14_NIL12_D530_6,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_1,
			DDRDQ_IL15_NIL13_D531_2,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQ_IL15_NIL13_D531_4,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL15_NIL13_D531_7,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL16_NIL16_D532_1,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_3,
			DDRDQ_IL16_NIL16_D532_4,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL17_NIL17_D533_2,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL17_NIL17_D533_4,
			DDRDQ_IL17_NIL17_D533_5,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_4,
			DDRDQ_IL18_NILNC_D524_5,
			DDRDQ_IL18_NILNC_D524_6,
			DDRDQ_IL18_NILNC_D524_7,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQ_ILNC_NILNC_D534_1,
			DDRDQ_ILNC_NILNC_D534_2,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQSN_IL00_NIL00_D500,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQSN_IL03_NIL05_D503,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQSN_IL07_NIL15_D513,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQSN_ILNC_NILNC_D514,
			DDRDQSN_IL10_NIL02_D520,
			DDRDQSN_IL11_NIL03_D521,
			DDRDQSN_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQSN_IL16_NIL16_D532,
			DDRDQSN_IL17_NIL17_D533,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQSN_ILNC_NILNC_D534,
			DDRDQSP_IL00_NIL00_D500,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSP_IL04_NIL10_D510,
			DDRDQSP_IL05_NIL11_D511,
			DDRDQSP_IL06_NIL14_D512,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQSP_IL08_NILNC_D504,
			DDRDQSP_ILNC_NILNC_D514,
			DDRDQSP_IL10_NIL02_D520,
			DDRDQSP_IL11_NIL03_D521,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSP_IL13_NIL07_D523,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQSP_IL18_NILNC_D524,
			DDRDQSP_ILNC_NILNC_D534,
			DISP_UTILS,
			DP_A_OBS,
			DP_D_OBS,
			DP_B_OBS,
			DP_C_OBS,
			DP_E_OBS,
			DMI_AMON_2,
			DMI_AMON_1,
			DDR_NC_1CS0_1CS0_NC,
			DDR_NC_1CS1_1CS1_NC,
			DDR_NC_1CS2_1CS2_NC,
			DDR_NC_3CS0_3CS0_NC,
			DDR_NC_3CS1_3CS1_NC,
			DDR_NC_3CS2_3CS2_NC,
			DDR_NC_5CA4_5CA4_NC,
			DDR_NC_5CA5_5CA5_NC,
			DDR_NC_5CS1_5CS1_NC,
			DDR_NC_7CA4_7CA4_NC,
			DDR_NC_7CA5_7CA5_NC,
			DDR_NC_NC_7CA6_NC,
			DDR_VCCDD2G_VIEW,
			DDR_VCCIOG_VIEW,
			DDR_VCCSAG_VIEW,
			DMI_RXN_0,
			DMI_RXN_1,
			DMI_RXN_2,
			DMI_RXN_3,
			DMI_RXN_4,
			DMI_RXN_5,
			DMI_RXN_6,
			DMI_RXN_7,
			DMI_RXP_0,
			DMI_RXP_1,
			DMI_RXP_2,
			DMI_RXP_3,
			DMI_RXP_4,
			DMI_RXP_5,
			DMI_RXP_6,
			DMI_RXP_7,
			DMI_TXN_0,
			DMI_TXN_1,
			DMI_TXN_2,
			DMI_TXN_3,
			DMI_TXN_4,
			DMI_TXN_5,
			DMI_TXN_6,
			DMI_TXN_7,
			DMI_TXP_0,
			DMI_TXP_1,
			DMI_TXP_2,
			DMI_TXP_3,
			DMI_TXP_4,
			DMI_TXP_5,
			DMI_TXP_6,
			DMI_TXP_7,
			EARB,
			EDM_1,
			EDM_0,
			FIVR_VTARGET_SOUTH,
			FIVR_VTARGET_NORTH,
			FIVR_PROBE_ANA_0,
		    FIVR_PROBE_ANA_1,
			HVMBCLK_N__DP,
			HVMBCLK_P__DP,
			MBPB_0,
			MBPB_1,
			MBPB_2,
			MBPB_3,
			NOA_AVRB_STB_P_0,
			NOA_AVRB_STB_P_1,
			NOAB_00,
			NOAB_01,
			NOAB_02,
			NOAB_03,
			NOAB_04,
			NOAB_05,
			NOAB_06,
			NOAB_07,
			NOAB_08,
			NOAB_09,
			NOAB_10,
			NOAB_11,
			NOAB_12,
			NOAB_13,
			NOAB_14,
			NOAB_15,
			PCIBCLK_N__DP,
			PCIBCLK_P__DP,
			PECI,
			PCIEX4_A_RXN_00,
			PCIEX4_A_RXN_01,
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			PCIEX4_A_RXP_00,
			PCIEX4_A_RXP_01,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03,
			PCIEX4_A_TXN_00,
			PCIEX4_A_TXN_01,
			PCIEX4_A_TXN_02,
			PCIEX4_A_TXN_03,
			PCIEX4_A_TXP_00,
			PCIEX4_A_TXP_01,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03,
			PCIEX16_AMON1,
			PCIEX16_AMON2,
			PCIEX4_A_AMON_N,
			PCIEX4_A_AMON_P,
			PCIEX16_RXN_00,
			PCIEX16_RXN_01,
			PCIEX16_RXN_02,
			PCIEX16_RXN_03,
			PCIEX16_RXN_04,
			PCIEX16_RXN_05,
			PCIEX16_RXN_06,
			PCIEX16_RXN_07,
			PCIEX16_RXN_08,
			PCIEX16_RXN_09,
			PCIEX16_RXN_10,
			PCIEX16_RXN_11,
			PCIEX16_RXN_12,
			PCIEX16_RXN_13,
			PCIEX16_RXN_14,
			PCIEX16_RXN_15,
			PCIEX16_RXP_00,
			PCIEX16_RXP_01,
			PCIEX16_RXP_02,
			PCIEX16_RXP_03,
			PCIEX16_RXP_04,
			PCIEX16_RXP_05,
			PCIEX16_RXP_06,
			PCIEX16_RXP_07,
			PCIEX16_RXP_08,
			PCIEX16_RXP_09,
			PCIEX16_RXP_10,
			PCIEX16_RXP_11,
			PCIEX16_RXP_12,
			PCIEX16_RXP_13,
			PCIEX16_RXP_14,
			PCIEX16_RXP_15,
			PCIEX16_TXN_00,
			PCIEX16_TXN_01,
			PCIEX16_TXN_02,
			PCIEX16_TXN_03,
			PCIEX16_TXN_04,
			PCIEX16_TXN_05,
			PCIEX16_TXN_06,
			PCIEX16_TXN_07,
			PCIEX16_TXN_08,
			PCIEX16_TXN_09,
			PCIEX16_TXN_10,
			PCIEX16_TXN_11,
			PCIEX16_TXN_12,
			PCIEX16_TXN_13,
			PCIEX16_TXN_14,
			PCIEX16_TXN_15,
			PCIEX16_TXP_00,
			PCIEX16_TXP_01,
			PCIEX16_TXP_02,
			PCIEX16_TXP_03,
			PCIEX16_TXP_04,
			PCIEX16_TXP_05,
			PCIEX16_TXP_06,
			PCIEX16_TXP_07,
			PCIEX16_TXP_08,
			PCIEX16_TXP_09,
			PCIEX16_TXP_10,
			PCIEX16_TXP_11,
			PCIEX16_TXP_12,
			PCIEX16_TXP_13,
			PCIEX16_TXP_14,
			PCIEX16_TXP_15,
			PEG_VIEW2,
			PEG_VIEW3,
			PLTRST_CPUB,
			PM_DOWN,
			PM_SYNC,
			PRDYB,
			PREQB,
			PROCHOTB,
			LVP_CLOCK,
			LVP_TRIG,
			RTCCLK,
			SCOPE_SYNC,
			TCK__DP,
			TDI,
			TDO,
			THERMTRIPB,
			TMS,
			TRIGGER_CPU2PCH,
			TRIGGER_PCH2CPU,
			TRST_B,
			VCCST_PWRGD,
			VCCSTPWRGOOD_SX,
			VIDALERTB,
			VIDSCK,
			VIDSOUT,
			DDRDQ_ILNC_NILNC_D514_LPNC_4,
			DDRDQ_ILNC_NILNC_D514_LPNC_5,
			DDRDQ_ILNC_NILNC_D514_LPNC_6,
			DDRDQ_ILNC_NILNC_D514_LPNC_7,
			DDRDQ_ILNC_NILNC_D534_LPNC_4,
			DDRDQ_ILNC_NILNC_D534_LPNC_5,
			DDRDQ_ILNC_NILNC_D534_LPNC_6,
			DDRDQ_ILNC_NILNC_D534_LPNC_7,
			DMI_REFCLKPAD_N__DP,
			DMI_REFCLKPAD_P__DP,
			DSI_DE_TE_2,
			PCIE4_REFCLKPAD_N__DP,
			PCIE4_REFCLKPAD_P__DP,
			PCIE8_PHY0_APROBE_0,
			PCIE8_PHY0_APROBE_2,
			PCIE8_PHY0_REFCLKPAD_N__DP,
			PCIE8_PHY0_REFCLKPAD_P__DP,
			PCIE8_PHY1_REFCLKPAD_N__DP,
			PCIE8_PHY1_REFCLKPAD_P__DP,
			VCCST_PWRGOOD,
			XDP_HOOK6,
			XDP_HOOK0,
			XDP_HOOK1,
			XDP_HOOK3,
			XDP_ENABLE_TC,
			EKEY,
			SKTOCC_N,
			DLVRMON
		}		
		Group audio_lvl
		{
			audio
		}		
		Group pciex4_rx_lvl
		{
			pciex4_rx
		}		
		Group pciex4_tx_lvl
		{
			pciex4_tx
		}		
		Group pciex16_rx_lvl
		{
			pciex16_rx
		}		
		Group pciex16_tx_lvl
		{
			pciex16_tx
		}		
		Group ddi_all_lvl
		{
			ddia_tx,
			ddib_tx,
			ddic_tx,
			ddid_tx,
			ddie_tx
		}		
		Group ddi_aux_lvl
		{
			ddia_aux,
			ddib_aux,
			ddic_aux,
			ddid_aux,
			ddie_aux
		}		
		Group ddr_clk_lvl
		{
			ddr_clk,
			ddr_aux,
			ddr_clk_aux
		}		
		Group ddr_cmd_lvl
		{
			ddr_cmd
		}		
		Group ddr_data_lvl
		{
			ddr0_all_ddq,
			ddr1_all_ddq
		}		
		Group ddr_misc_lvl
		{
			ddr_misc_dc
		}		
		Group ddr_strb_lvl
		{
			ddr0_dqs_n,
			ddr0_dqs_p,
			ddr1_dqs_n,
			ddr1_dqs_p
		}		
		Group mbp_lvl
		{
			mbp
		}		
		Group noa_lvl
		{
			noa
		}		
		Group noa_stb_lvl
		{
			noa_stb
		}		
		Group view_pins_lvl
		{
			DDR_VIEW_0,
			DDR_VIEW_1,
			DDR_VIEWANA
		}		
		Group ddr_vref_lvl
		{
			DDR_VREF_CA0,
			DDR_VREF_CA1,
			DDR_VREF_CA2,
			DDR_VREF_CA3
		}		
		Group dmi_lvl
		{
			dmi_rx
		}		
		Group ddi_tx_lvl
		{
			ddi_all_lvl
		}		
		Group ddr_ctrl_lvl
		{
			ddr_ctrl_timd
		}		
		Group peg_view_lvl
		{
			peg_view_timd
		}		
		Group xdp_lvl
		{
			XDP_HOOK1,
			XDP_HOOK3,
			XDP_HOOK6,
			XDP_HOOK0
		}		
		Group vtarget_pins
		{
			FIVR_VTARGET_NORTH,
			FIVR_VTARGET_SOUTH
		}		
		Group fivr_digital_pins_lvl
		{
			FIVR_VLOAD_GRTL2_0,
			FIVR_VLOAD_GRTL2_1,
			FIVR_VLOAD_SA,
			FIVR_VLOAD_VCCDIG,
			FIVR_VLOAD_VCCDDQ,
			FIVR_VLOAD_ANA,
			FIVR_PROBE_ANA_0,
			FIVR_PROBE_ANA_1,
			FIVR_VLOAD_GRTL2_2,
			FIVR_VLOAD_GRTL2_3
		}	
		Group shops_chekmate_1
		{
			DDRDQ_IL02_NIL04_D502_6,
			DDR0_CKE3_NC,
			DDR0_BG0_0CA1,
			DDR0_MA07_0CA6,
			DDR0_MA03_0CA11,
			DDR0_CLK_P0_0CLKP0,
			DDR1_CLK_P0_2CLKP0,
			DDR1_CLK_P3_3CLKP1,
			DDR0_CLK_P2_1CLKP1,
			DDR0_PAR_NC,
			DDR0_MA16_1CA8,
			DDR0_ODT0_1CA3,
			DDR0_CS3_1CS0,
			DDRDQSN_ILNC_NILNC_D514,
			DDRDQ_IL02_NIL04_D502_4,
			DDRDQ_IL03_NIL05_D503_1,
			DDRDQ_IL08_NILNC_D504_4,
			DDRDQ_IL04_NIL10_D510_4,
			DDRDQ_IL05_NIL11_D511_2,
			DDRDQ_IL02_NIL04_D502_1,
			DDRDQSN_IL02_NIL04_D502,
			DDRDQ_IL01_NIL01_D501_4,
			DDRDQ_IL01_NIL01_D501_6,
			DDRDQ_IL12_NIL06_D522_0,
			DDRDQ_IL13_NIL07_D523_4,
			DDRDQ_IL18_NILNC_D524_3,
			DDRDQ_IL18_NILNC_D524_6,
			DDR1_CKE3_NC,
			DDRDQ_IL01_NIL01_D501_0,
			DDRDQSN_IL01_NIL01_D501,
			DDRDQ_IL18_NILNC_D524_0,
			DDRDQSP_IL18_NILNC_D524,
			DDR_NC_2CLKN2,
			DDR_NC_0CLKN2,
			DDR1_CKE2_2CS1,
			DDR1_MA02_NC,
			DDR1_MA14_3CA7,
			DDR_NC_1CLKN2,
			DDR_NC_3CLKN2,
			DDRDQSP_IL14_NIL12_D530,
			DDRDQSN_IL15_NIL13_D531,
			DDRDQ_IL16_NIL16_D532_7,
			DDRDQ_IL06_NIL14_D512_4,
			DDRDQ_IL11_NIL03_D521_0,
			DDR_NC_2CLKN3,
			DDR_VIEW_1,
			DDR0_ALERT_N,
			DDR_NC_3CLKN3,
			DDRDQ_IL17_NIL17_D533_1,
			DDRDQ_IL07_NIL15_D513_0,
			DDRDQ_IL00_NIL00_D500_5,
			DDRDQSP_IL00_NIL00_D500,
			DDRDQ_IL00_NIL00_D500_1,
			DDRDQ_IL00_NIL00_D500_2,
			DDRDQ_IL10_NIL02_D520_5,
			DDRDQSP_IL10_NIL02_D520,
			DDRDQ_IL10_NIL02_D520_3,
			DDRDQ_IL10_NIL02_D520_1,
			BCLK_P,
			DISP_UTILS,
			NOAB_15,
			NOAB_08,
			NOA_AVRB_STB_P_0,
			EARB,
			FIVR_PROBE_ANA_1,
			FIVR_VTARGET_NORTH,
			PEG_VIEW3,
			NOA_AVRB_STB_P_1,
			NOAB_10,
			NOAB_05,
			TRST_B,
			VIDSOUT,
			PLTRST_CPUB,
			DDIE_TXN_1,
			DDIE_TXN_2,
			DDIC_TXP_1,
			DDIC_TXP_2,
			DDIA_TXP_1,
			DDIA_TXP_3,
			DDID_TXP_1,
			DDID_TXP_3,
			DDIB_TXP_0,
			DDIB_TXP_2,
			DDID_AUXP,
			DP_D_OBS,
			DDIA_AUXP,
			PCIEX4_A_AMON_P,
			PCIEX16_TXP_07,
			PCIEX4_A_TXN_00,
			PCIEX4_A_TXN_01,
			PCIEX4_A_TXN_02,
			PCIEX4_A_TXN_03,
			DMI_RXP_1,
			DMI_RXP_3,
			DMI_RXP_5,
			DMI_RXP_7
		}
		Group shops_chekmate_2
		{
			DDRDQ_IL02_NIL04_D502_7,
			DDRDQ_IL03_NIL05_D503_3,
			DDRDQ_IL03_NIL05_D503_7,
			DDRDQ_IL08_NILNC_D504_2,
			DDRDQ_IL08_NILNC_D504_6,
			DDR_NC_0CS2,
			DDR0_BG1_0CA2,
			DDR0_MA08_0CA7,
			DDR0_MA01_0CA12,
			DDR0_CLK_N0_0CLKN0,
			DDR1_CLK_N0_2CLKN0,
			DDR1_CLK_N3_3CLKN1,
			DDR0_CLK_N2_1CLKN1,
			DDR0_MA00_1CA12,
			DDR0_MA14_1CA7,
			DDR0_MA13_1CA2,
			DDR_NC_1CS2,
			DDRDQSP_ILNC_NILNC_D514,
			DDRDQ_IL04_NIL10_D510_0,
			DDRDQ_IL04_NIL10_D510_6,
			DDRDQ_IL05_NIL11_D511_0,
			DDRDQ_IL02_NIL04_D502_2,
			DDRDQSP_IL02_NIL04_D502,
			DDRDQ_IL03_NIL05_D503_0,
			DDRDQSP_IL03_NIL05_D503,
			DDRDQSN_IL08_NILNC_D504,
			DDRDQ_IL08_NILNC_D504_5,
			DDR0_CKE1_0CS3,
			DDR0_ACT_N_0CA0,
			DDR0_MA11_0CA5,
			DDR0_MA04_0CA10,
			DDR_NC_1CS3,
			DDRDQ_ILNC_NILNC_D514_3,
			DDRDQSN_IL04_NIL10_D510,
			DDRDQ_IL04_NIL10_D510_7,
			DDRDQSN_IL05_NIL11_D511,
			DDRDQ_IL05_NIL11_D511_5,
			DDRDQ_IL05_NIL11_D511_6,
			DDRDQ_IL12_NIL06_D522_3,
			DDRDQ_IL12_NIL06_D522_7,
			DDRDQ_IL13_NIL07_D523_2,
			DDRDQ_IL13_NIL07_D523_6,
			DDRDQ_IL18_NILNC_D524_2,
			DDRDQ_IL18_NILNC_D524_4,
			DDR_NC_2CS2,
			DDR1_BG1_2CA2,
			DDR1_MA08_2CA7,
			DDR1_MA01_2CA12,
			DDR1_BA0_3CA9,
			DDR1_MA15_3CA4,
			DDR1_ODT1_3CS1,
			DDRDQ_IL14_NIL12_D530_3,
			DDRDQ_IL15_NIL13_D531_5,
			DDRDQ_IL16_NIL16_D532_0,
			DDRDQ_IL06_NIL14_D512_0,
			DDRDQ_IL01_NIL01_D501_5,
			DDRDQSP_IL01_NIL01_D501,
			DDRDQ_IL12_NIL06_D522_1,
			DDRDQSP_IL12_NIL06_D522,
			DDRDQSN_IL13_NIL07_D523,
			DDRDQ_IL13_NIL07_D523_5,
			DDRDQ_IL18_NILNC_D524_1,
			DDRDQ_IL18_NILNC_D524_7,
			DDR1_ACT_N_2CA0,
			DDR1_MA11_2CA5,
			DDR1_MA04_2CA10,
			DDR1_MA10_3CA10,
			DDR1_MA13_3CA2,
			DDRDQ_IL01_NIL01_D501_1,
			DDRDQ_IL01_NIL01_D501_2,
			DDRDQ_IL11_NIL03_D521_5,
			DDRDQ_IL11_NIL03_D521_7,
			DDR_NC_2CLKP2,
			DDR_NC_0CLKP2,
			DDR1_PAR_NC,
			DDR_NC_1CLKP2,
			DDR_NC_3CLKP2,
			DDRDQSN_ILNC_NILNC_D534,
			DDRDQ_IL00_NIL00_D500_4,
			DDRDQ_IL00_NIL00_D500_6,
			DDRDQ_IL11_NIL03_D521_1,
			DDRDQ_IL11_NIL03_D521_2,
			DDRDQ_IL00_NIL00_D500_0,
			DDRDQSN_IL00_NIL00_D500,
			DDRDQ_IL10_NIL02_D520_4,
			DDRDQ_IL10_NIL02_D520_7,
			DDRDQ_IL17_NIL17_D533_7,
			DDRDQ_IL10_NIL02_D520_2,
			DDRDQSN_IL10_NIL02_D520,
			AUDOUT,
			RTCCLK,
			HVMBCLK_P__DP,
			NOAB_14,
			NOAB_07,
			MBPB_3,
			PEG_VIEW2,
			NOAB_13,
			NOAB_06,
			NOAB_02,
			TDO,
			VCCSTPWRGOOD_SX,
			PECI,
			TRIGGER_CPU2PCH,
			 DDIE_TXP_1,
			DDIE_TXP_2,
			DDIC_TXN_1,
			DDIC_TXN_2,
			DDIA_TXN_1,
			DDIA_TXN_3,
			DDID_TXN_1,
			DDID_TXN_3,
			DDIB_TXN_0,
			DDIB_TXN_2,
			DDID_AUXN,
					PCIEX16_RXN_07,
			DDRDQ_IL07_NIL15_D513_5,
			DMI_RXN_0,
			DMI_RXN_2,
			DMI_RXN_4,
			DMI_RXN_6,
			DDIA_AUXN,
			PCIEX4_A_AMON_N,
			DMI_AMON_2,
			PCIEX4_A_TXP_00,
			PCIEX4_A_TXP_01,
			PCIEX4_A_TXP_02,
			PCIEX4_A_TXP_03
		}
		Group shops_chekmate_3
		{
		   DDRDQ_IL02_NIL04_D502_5,
		   DDRDQ_IL03_NIL05_D503_2,
		   DDRDQ_IL03_NIL05_D503_6,
		   DDRDQ_IL08_NILNC_D504_3,
		   DDRDQ_IL08_NILNC_D504_7,
		   DDR0_CKE0_0CS0,
		   DDR0_MA12_0CA3,
		   DDR0_MA06_0CA8,
		   DDR0_MA02_NC,
		   DDR0_CLK_P1_0CLKP1,
		   DDR1_CLK_P1_2CLKP1,
		   DDR1_CLK_P2_3CLKP0,
		   DDR0_CLK_P3_1CLKP0,
		   DDR0_BA1_1CA11,
		   DDR0_CS0_1CA6,
		   DDR0_ODT2_1CA1,
		   DDRDQ_ILNC_NILNC_D514_1,
		   DDRDQ_IL04_NIL10_D510_1,
		   DDRDQ_IL04_NIL10_D510_5,
		   DDRDQ_IL05_NIL11_D511_3,
		   DDRDQ_IL02_NIL04_D502_3,
		   DDRDQSN_IL03_NIL05_D503,
		   DDRDQ_IL03_NIL05_D503_5,
		   DDRDQ_IL08_NILNC_D504_1,
		   DDRDQSP_IL08_NILNC_D504,
		   DDR0_BA0_1CA9,
		   DDR0_MA15_1CA4,
		   DDR0_ODT1_1CS1,
		   DDRDQ_ILNC_NILNC_D514_2,
		   DDRDQ_IL04_NIL10_D510_2,
		   DDRDQSP_IL04_NIL10_D510,
		   DDRDQSP_IL05_NIL11_D511,
		   DDRDQ_IL05_NIL11_D511_7,
		   DDRDQ_IL12_NIL06_D522_4,
		   DDRDQ_IL12_NIL06_D522_6,
		   DDRDQ_IL13_NIL07_D523_3,
		   DDRDQ_IL13_NIL07_D523_7,
		   DDRDQ_IL18_NILNC_D524_5,
		   DDR1_BG0_2CA1,
		   DDR1_MA07_2CA6,
		   DDR1_MA03_2CA11,
		   DDR1_MA16_3CA8,
		   DDR1_ODT0_3CA3,
		   DDR1_CS3_3CS0,
		   DDR1_ODT3_NC,
		   DDRDQ_ILNC_NILNC_D534_1,
		   DDRDQ_IL14_NIL12_D530_1,
		   DDRDQ_IL14_NIL12_D530_5,
		   DDRDQ_IL15_NIL13_D531_1,
		   DDRDQ_IL15_NIL13_D531_7,
		   DDRDQ_IL16_NIL16_D532_1,
		   DDRDQ_IL16_NIL16_D532_3,
		   DDRDQ_IL06_NIL14_D512_1,
		   DDRDQ_IL06_NIL14_D512_3,
		   DDRDQSN_IL12_NIL06_D522,
		   DDRDQ_IL12_NIL06_D522_2,
		   DDRDQ_IL13_NIL07_D523_0,
		   DDRDQSP_IL13_NIL07_D523,
		   DDR1_CKE1_2CS3,
		   DDR1_MA12_2CA3,
		   DDR1_MA05_2CA9,
		   DDR1_MA00_3CA12,
		   DDR1_CS2_3CA5,
		   DDR1_CS1_3CA0,
		   DDR_NC_3CS3,
		   DDRDQ_ILNC_NILNC_D534_2,
		   DDRDQ_IL14_NIL12_D530_2,
		   DDRDQ_IL14_NIL12_D530_6,
		   DDRDQ_IL15_NIL13_D531_2,
		   DDRDQ_IL15_NIL13_D531_4,
		   DDRDQSN_IL16_NIL16_D532,
		   DDRDQ_IL16_NIL16_D532_4,
		   DDRDQSP_IL06_NIL14_D512,
		   DDRDQ_IL06_NIL14_D512_7,
		   DDRDQ_IL01_NIL01_D501_3,
		   DDRDQ_IL11_NIL03_D521_4,
		   DDRDQ_IL11_NIL03_D521_6,
		   DDR_VIEWANA,
		   DDR_NC_0CLKN3,
		   DDR1_ODT2_3CA1,
		   DDR_NC_1CLKN3,
		   DDRDQSP_ILNC_NILNC_D534,
		   DDRDQ_IL00_NIL00_D500_7,
		   DDRDQ_IL11_NIL03_D521_3,
		   DDRDQSN_IL11_NIL03_D521,
		   DDRDQSN_IL17_NIL17_D533,
		   DDRDQ_IL17_NIL17_D533_2,
		   DDRDQSN_IL07_NIL15_D513,
		   DDRDQ_IL07_NIL15_D513_2,
		   DDRDQ_IL10_NIL02_D520_6,
		   DDRDQ_IL17_NIL17_D533_4,
		   DDRDQ_IL17_NIL17_D533_5,
		   DDRDQ_IL07_NIL15_D513_4,
		   DDRDQ_IL07_NIL15_D513_6,
		   DMI_RXP_0,
		   DDR_VTT_CTL,
		   CLKXTALP,
		   AUDIN,
		   PM_SYNC,
		   HVMBCLK_N__DP,
		   NOAB_12,
		   NOAB_01,
		   TDI,
		   MBPB_0,
		   CATERRB,
		   NOAB_09,
		   NOAB_03,
		   PRDYB,
		   TMS,
		   FIVR_VTARGET_SOUTH,
		   FIVR_PROBE_ANA_0,
		   PROCHOTB,
		   VIDSCK,
		   CPUPWRGD,
		   PCIBCLK_N__DP,
		   DDIE_TXN_0,
		   DDIE_TXN_3,
		   DDIC_TXP_0,
		   DDIC_TXP_3,
		   DDIA_TXP_0,
		   DDIA_TXP_2,
		   DDID_TXP_0,
		   DDID_TXP_2,
		   DDIB_TXP_1,
		   DDIB_TXP_3,
		   DDIB_AUXP,
	   			PCIEX16_RXP_07,
			PCIEX16_AMON2,
			PCIEX16_AMON1,
			PCIEX4_A_RXN_00,
			PCIEX4_A_RXN_01,
			PCIEX4_A_RXN_02,
			PCIEX4_A_RXN_03,
			TRIGGER_PCH2CPU,
		   DMI_RXP_2,
		   DMI_RXP_4,
		   DMI_RXP_6,
			DMI_AMON_1,
			DDIE_AUXN,
			DDIC_AUXP
		}
		Group shops_chekmate_4
		{
			DDRDQ_IL05_NIL11_D511_1,
			DDRDQ_IL03_NIL05_D503_4,
			DDRDQ_IL08_NILNC_D504_0,
			DDR0_CKE2_0CS1,
			DDR0_MA09_0CA4,
			DDR0_MA05_0CA9,
			DDR0_CLK_N1_0CLKN1,
			DDR1_CLK_N1_2CLKN1,
			DDR1_CLK_N2_3CLKN0,
			DDR0_CLK_N3_1CLKN0,
			DDR0_MA10_1CA10,
			DDR0_CS2_1CA5,
			DDR0_CS1_1CA0,
			DDR0_ODT3_NC,
			DDRDQ_ILNC_NILNC_D514_0,
			DDRDQ_IL04_NIL10_D510_3,
			DDRDQ_IL05_NIL11_D511_4,
			DDRDQ_IL02_NIL04_D502_0,
			DDRDQ_IL01_NIL01_D501_7,
			DDRDQ_IL12_NIL06_D522_5,
			DDRDQ_IL13_NIL07_D523_1,
			DDR1_CKE0_2CS0,
			DDR1_MA09_2CA4,
			DDR1_MA06_2CA8,
			DDR1_BA1_3CA11,
			DDR1_CS0_3CA6,
			DDR_NC_3CS2,
			DDRDQ_ILNC_NILNC_D534_3,
			DDRDQ_IL14_NIL12_D530_0,
			DDRDQ_IL14_NIL12_D530_4,
			DDRDQ_IL15_NIL13_D531_0,
			DDRDQ_IL15_NIL13_D531_6,
			DDRDQ_IL16_NIL16_D532_2,
			DDRDQ_IL16_NIL16_D532_5,
			DDRDQSN_IL06_NIL14_D512,
			DDRDQ_IL06_NIL14_D512_2,
			DDRDQSN_IL18_NILNC_D524,
			DDRDQ_ILNC_NILNC_D534_0,
			DDRDQSN_IL14_NIL12_D530,
			DDRDQ_IL14_NIL12_D530_7,
			DDRDQ_IL15_NIL13_D531_3,
			DDRDQSP_IL15_NIL13_D531,
			DDRDQSP_IL16_NIL16_D532,
			DDRDQ_IL16_NIL16_D532_6,
			DDRDQ_IL06_NIL14_D512_5,
			DDRDQ_IL06_NIL14_D512_6,
			DDRDQSP_IL11_NIL03_D521,
			DDR_NC_2CLKP3,
			DDR_NC_0CLKP3,
			DDR_VIEW_0,
			DDR1_ALERT_N,
			DDR_NC_1CLKP3,
			DDR_NC_3CLKP3,
			DDRDQ_IL17_NIL17_D533_0,
			DDRDQ_IL17_NIL17_D533_3,
			DDRDQ_IL07_NIL15_D513_1,
			DDRDQ_IL07_NIL15_D513_3,
			DDRDQSP_IL17_NIL17_D533,
			DDRDQ_IL17_NIL17_D533_6,
			DDRDQSP_IL07_NIL15_D513,
			DDRDQ_IL07_NIL15_D513_7,
			DDRDQ_IL00_NIL00_D500_3,
			DDRDQ_IL10_NIL02_D520_0,
			PCIBCLK_P__DP,
			CLKXTALN,
			BCLK_N,
			PM_DOWN,
			AUDCLK,
			MBPB_2,
			MBPB_1,
			PREQB,
			DDIE_TXP_0,
			DDIE_TXP_3,
			DSI_DE_TE_2,
			NOAB_11,
			NOAB_04,
			NOAB_00,
			TCK__DP,
			VIDALERTB,
			VCCST_PWRGD,
			THERMTRIPB,
			DDIC_TXN_0,
			DDIC_TXN_3,
			DDIA_TXN_0,
			DDIA_TXN_2,
			DDID_TXN_0,
			DDID_TXN_2,
			DDIB_TXN_1,
			DDIB_TXN_3,
			DDIB_AUXN,
			DMI_RXN_1,
			DMI_RXN_3,
			DMI_RXN_5,
			DMI_RXN_7,
			PCIEX16_TXN_07,
			PCIEX4_A_RXP_00,
			PCIEX4_A_RXP_01,
			PCIEX4_A_RXP_02,
			PCIEX4_A_RXP_03,
			DP_A_OBS,
			DDIE_AUXP,
			DDIC_AUXN
		}
		Group shops_chekmate_1b
		{
			DDR_VREF_CA2,
			DDR_VREF_CA3
		}
        Group shops_chekmate_4b
		{
			DDR_VREF_CA0,
			DDR_VREF_CA1
		}
	}	
	
	Resource GPIO
	{
		IO_RLY_00;
		IO_RLY_01;
		IO_RLY_02;
		IO_RLY_03;
		IO_RLY_04;
		IO_RLY_05;
		IO_RLY_06;
		IO_RLY_07;
		IO_RLY_08;
		IO_RLY_09;
		IO_RLY_10;
		IO_RLY_11;
		IO_RLY_12;
		IO_RLY_13;
		IO_RLY_14;
		IO_RLY_15;
		IO_RLY_16;
		IO_RLY_17;
		IO_RLY_18;
		IO_RLY_19;
	}	
	
	Resource HC
	{
		VCCANA_HC;
		VCCDD2_HC;
		VCCDDQ_HC;
		VCCDIG_HC;
		VCCGT_HC;
		VCCIA_HC;
		VCCIN_AUX_HC;
		VCCIN_HC;
		VCCR_HC;
		VCCSA_HC;
		Group hcdps_all
		{
			VCCIN_HC,
			VCCIN_AUX_HC,
			VCCGT_HC,
			VCCANA_HC,
			VCCDD2_HC,
			VCCDDQ_HC,
			VCCDIG_HC,
			VCCIA_HC,
			VCCR_HC,
			VCCSA_HC
		}		
	}	
	
	Resource LC
	{
		EXTBGREF_LC;
		FIVR_VLOAD_LC;
		VCC1P05CPU_LC;
		VCC1P8_LC;
		VCC1P8CPU_LC;
		VCCATOM0L2_LC;
		VCCATOM1L2_LC;
		VCCDD2_LC;
		VCCFPGM0_LC;
		VCCFPGM1_LC;
		VCCFPGM2_LC;
		VCCINAUX_FILTER_LC;
		VCCINAUX_LC;
		VCCST_LC;
		Group lcdps_all
		{
			VCCDD2_LC,
			VCCFPGM0_LC,
			VCCFPGM1_LC,
			VCCFPGM2_LC,
			FIVR_VLOAD_LC,
			VCC1P05CPU_LC,
			VCC1P8CPU_LC,
			VCCATOM0L2_LC,
			VCCATOM1L2_LC,
			VCCST_LC,
			VCC1P8_LC,
			VCCINAUX_LC,
			VCCINAUX_FILTER_LC,
			EXTBGREF_LC
		}		
	}	
	
	Resource PowerSum
	{
		TDYN_9;
	}	
	
	Resource TDAU
	{
		TDAU_CH_00;
		TDAU_CH_02;
		TDAU_CH_03;
		TDAU_CH_04;
		TDAU_CH_06;
		TDAU_CH_07;
		TDAU_CH_CCF;
		TDAU_CH_SA;
		Group TDAU_AllPinGroup
		{
			TDAU_CH_00,
			TDAU_CH_CCF,
			TDAU_CH_02,
			TDAU_CH_03,
			TDAU_CH_04,
			TDAU_CH_SA,
			TDAU_CH_06,
			TDAU_CH_07
		}		
	}	
	
	Resource UeiClientPort0
	{
		UEISLAVE_100;
	}	
	
	Resource VLC
	{
		FIVR_VTARGET_NORTH_VLC;
		FIVR_VTARGET_SOUTH_VLC;
		VCC0_VLC;
		VCC1_VLC;
		VCC2_VLC;
		VCC3_VLC;
		VCC4_VLC;
		VCC5_VLC;
		VCC6_VLC;
		VCC7_VLC;
		VCCATOM0G0_VLC;
		VCCATOM0G1_VLC;
		VCCATOM0G2_VLC;
		VCCATOM0G3_VLC;
		VCCATOM0GBIU_VLC;
		VCCATOM1G0_VLC;
		VCCATOM1G1_VLC;
		VCCATOM1G2_VLC;
		VCCATOM1G3_VLC;
		VCCATOM1GBIU_VLC;
		VCCCOREG0_VLC;
		VCCCOREG1_VLC;
		VCCCOREG6_VLC;
		VCCCOREG7_VLC;
		VCCFUSE_OUT_VLC;
		VCCGRTG0_3_VLC;
		VCCGRTG1_1_VLC;
		VCCSAGASTRO_VLC;
		VCCSAGMEM_VLC;
		VCCSAGMEMMC_VLC;
		VCCSAGMEMTME0_VLC;
		VCCSAGMEMTME1_VLC;
		VCCSAGTRAIN_VLC;
		XDP_VREF_VLC;
		Group vlcdps_all
		{
			XDP_VREF_VLC,
			FIVR_VTARGET_NORTH_VLC,
			FIVR_VTARGET_SOUTH_VLC,
			VCCFUSE_OUT_VLC,
			VCCCOREG0_VLC,
			VCCCOREG1_VLC,
			VCCCOREG6_VLC,
			VCCCOREG7_VLC,
			VCCGRTG0_3_VLC,
			VCCGRTG1_1_VLC,
			VCC0_VLC,
			VCC1_VLC,
			VCC2_VLC,
			VCC3_VLC,
			VCC4_VLC,
			VCC5_VLC,
			VCC6_VLC,
			VCC7_VLC,
			VCCATOM0G0_VLC,
			VCCATOM0G1_VLC,
			VCCATOM0G2_VLC,
			VCCATOM0G3_VLC,
			VCCATOM0GBIU_VLC,
			VCCATOM1G0_VLC,
			VCCATOM1G1_VLC,
			VCCATOM1G2_VLC,
			VCCATOM1G3_VLC,
			VCCATOM1GBIU_VLC,
			VCCSAGASTRO_VLC,
			VCCSAGMEM_VLC,
			VCCSAGMEMMC_VLC,
			VCCSAGMEMTME0_VLC,
			VCCSAGMEMTME1_VLC,
			VCCSAGTRAIN_VLC
		}		
	}	
	
	DomainDefinitions
	{
		Domain ALL
		{
			all_shops
		}		
		
		Domain DDR
		{
			all_ddr
		}		
		
		Domain DDR_STF
		{
			all_ddr_stf
		}		
		
		Domain LEG
		{
			all_leg
		}		
	}	
}
