2026-02-02 03:17:46.512 | DEBUG    | ttnn:<module>:77 - Initial ttnn.CONFIG:
Config{cache_path=/home/rsong/.cache/ttnn,model_cache_path=/home/rsong/.cache/ttnn/models,tmp_dir=/tmp/ttnn,enable_model_cache=false,enable_fast_runtime_mode=true,throw_exception_on_fallback=false,enable_logging=false,enable_graph_report=false,enable_detailed_buffer_report=false,enable_detailed_tensor_report=false,enable_comparison_mode=false,comparison_mode_should_raise_exception=false,comparison_mode_pcc=0.9999,root_report_path=generated/ttnn/reports,report_name=std::nullopt,std::nullopt}
2026-02-02 03:17:48.478 | WARNING  | ttnn.distributed.ttrun:build_mpi_command:178 - [tt-run] SLURM interactive session detected, using mpirun
[1,7]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,7]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,7]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,7]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,7]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,8]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,8]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,8]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,8]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,8]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,10]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,10]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,10]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,10]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,10]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,9]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,9]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,9]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,9]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,9]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,16]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,16]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,16]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,16]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,16]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,19]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,19]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,19]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,19]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,19]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,0]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,0]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,0]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,0]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,0]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,3]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,3]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,3]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,3]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,3]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,24]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,24]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,24]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,24]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,24]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,5]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,5]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,5]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,5]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,5]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,4]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,4]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,4]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,4]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,4]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,37]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,37]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,37]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,37]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,37]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,43]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,43]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,43]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,43]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,43]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,17]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,17]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,17]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,17]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,17]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,33]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,33]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,33]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,33]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,33]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,6]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,6]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,6]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,6]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,6]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,26]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,26]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,26]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,26]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,26]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,20]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,20]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,20]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,20]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,20]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,36]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,36]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,36]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,36]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,36]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,14]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,14]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,14]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,14]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,14]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,1]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,1]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,1]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,1]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,1]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,38]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,38]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,38]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,38]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,38]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,44]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,44]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,44]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,44]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,44]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,22]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,22]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,22]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,22]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,22]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,42]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,42]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,42]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,42]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,42]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,11]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,11]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,11]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,11]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,11]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,27]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,27]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,27]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,27]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,27]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,21]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,21]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,21]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,21]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,21]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,41]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,41]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,41]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,41]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,41]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,25]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,25]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,25]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,25]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,25]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,2]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,2]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,2]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,2]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,2]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,39]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,39]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,39]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,39]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,39]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,45]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,45]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,45]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,45]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,45]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,23]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,23]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,23]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,23]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,23]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,47]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,47]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,47]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,47]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,47]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,12]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,12]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,12]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,12]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,12]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,28]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,28]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,28]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,28]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,28]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,18]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,18]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,18]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,18]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,18]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,34]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,34]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,34]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,34]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,34]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,30]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,30]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,30]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,30]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,30]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,15]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,15]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,15]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,15]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,15]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,40]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,40]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,40]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,40]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,40]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,46]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,46]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,46]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,46]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,46]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,32]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,32]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,32]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,32]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,32]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,13]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,13]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,13]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,13]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,13]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,29]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,29]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,29]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,29]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,29]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,35]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,35]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,35]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,35]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,35]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,31]<stdout>:[0;33mNote: Google Test filter = *SendRecvPipeline*
[1,31]<stdout>:[m[0;32m[==========] [mRunning 1 test from 1 test suite.
[1,31]<stdout>:[0;32m[----------] [mGlobal test environment set-up.
[1,31]<stdout>:[0;32m[----------] [m1 test from MeshDevice4StagePipelineSendRecvFixture
[1,31]<stdout>:[0;32m[ RUN      ] [mMeshDevice4StagePipelineSendRecvFixture.TestSendRecvPipeline
[1,7]<stdout>:[90m2026-02-02 03:17:49.921[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:49.931[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:49.931[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:49.931[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:49.931[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:49.931[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:49.931[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:49.931[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:49.931[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:49.932[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:49.933[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:49.933[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:49.933[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:49.933[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:49.945[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:49.947[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:49.947[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:49.947[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:49.950[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:49.956[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 1 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 7 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 1 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 7 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 4 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 4 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:49.957[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:49.958[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:49.964[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:49.964[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:49.964[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:49.964[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:49.965[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:49.970[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:49.970[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:49.972[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:49.975[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:49.975[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:49.976[0m | [32minfo    [m | [35m         Device[0m | [37mOpening user mode device driver[0m [90m(tt_cluster.cpp:222)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:49.981[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:49.993[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:49.993[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:49.993[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:49.993[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:49.994[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:49.995[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:49.996[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:49.996[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:49.996[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:49.996[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:49.996[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:49.996[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:49.997[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:50.003[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:50.004[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:50.005[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:50.005[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:50.015[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:50.016[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:50.016[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:50.016[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:50.016[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:50.016[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:50.016[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:50.016[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:50.017[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:50.017[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 4 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:50.017[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 4 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:50.017[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:50.017[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:50.017[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:50.017[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:50.017[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:50.017[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:50.017[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:50.017[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 1 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 7 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:50.017[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:50.018[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:50.019[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:50.019[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:50.019[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 1 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:50.019[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 7 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:50.019[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:50.019[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:50.019[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:50.019[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:50.019[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:50.020[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:50.021[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:50.026[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:50.027[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:50.029[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:50.741[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:50.741[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:50.741[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:50.745[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:50.746[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:50.746[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:50.746[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:50.746[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:50.753[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:50.753[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:50.753[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:50.755[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:50.755[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:50.757[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:50.757[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:50.759[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:50.759[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:50.760[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:50.761[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:50.762[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:50.762[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:50.763[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:50.763[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:50.764[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:50.764[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:50.764[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:50.765[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:50.766[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:50.766[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:50.768[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:50.769[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:50.769[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:50.769[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:50.770[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:50.770[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:50.770[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:50.770[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:50.771[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:50.771[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:50.772[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:50.774[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:50.775[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:50.776[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:50.776[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:50.776[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:50.777[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:50.777[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:50.778[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:50.778[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:50.778[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:50.778[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:50.780[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:50.780[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:50.780[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:50.780[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:50.780[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:50.780[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:50.781[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:50.781[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:50.781[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:50.782[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:50.782[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:50.782[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:50.782[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:50.783[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:50.783[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:50.784[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:50.784[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:50.784[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:50.785[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:50.786[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:50.786[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:50.787[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:50.787[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:50.787[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:50.788[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:50.788[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:50.789[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:50.789[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:50.789[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:50.790[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:50.791[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:50.791[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:50.791[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:50.793[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:50.795[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:50.795[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:50.796[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:50.796[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:50.797[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:50.797[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:50.798[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:50.799[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:50.800[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:50.801[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:50.802[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:50.803[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:50.803[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:50.803[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:50.804[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:50.804[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:50.804[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:50.805[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 4 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:50.805[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 4 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:50.805[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 1 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:50.805[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 7 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:50.805[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:50.805[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:50.805[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:50.806[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:50.806[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:50.807[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:50.807[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:50.808[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:50.811[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:50.812[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:50.813[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:50.814[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:50.814[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:50.815[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:50.815[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:50.816[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:50.818[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:50.818[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:50.818[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:50.819[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:50.820[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:50.820[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:50.820[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:50.821[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:50.822[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:50.823[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:50.829[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:50.831[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:50.831[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:50.833[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:50.840[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:50.842[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:50.847[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:50.849[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x200 dram: 0x0 eth: 0x110 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:50.975[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:50.975[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:50.977[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:50.977[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:50.978[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x8 dram: 0x0 eth: 0x140 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:50.978[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:50.981[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:50.982[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:50.986[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:50.986[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:50.986[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:50.988[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:50.994[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:50.994[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:50.994[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:50.994[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:50.996[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:50.997[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.000[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.002[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.001[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.003[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.006[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.006[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.006[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.010[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.011[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.012[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.016[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.016[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.017[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.017[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.017[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.021[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.029[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.029[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.030[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.031[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.034[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.034[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.034[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.038[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.055[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.056[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.056[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.065[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.065[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.065[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.066[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.067[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.068[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.068[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.072[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.072[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.076[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.076[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.077[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.079[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.085[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.085[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.085[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.086[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.088[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.090[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.092[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.093[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.093[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.096[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.098[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.099[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.099[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.103[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.104[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.104[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.110[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.110[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.111[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.111[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.112[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.116[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.124[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.125[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.125[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.126[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.130[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.130[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.130[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.134[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.153[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.154[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.154[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.154[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.155[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.156[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.156[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.158[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.158[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.162[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.162[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.166[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.167[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.167[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.168[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.170[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.176[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.176[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.177[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.178[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.181[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.182[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.183[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.185[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.185[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.189[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.189[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.191[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.192[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.195[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.196[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.196[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.203[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.204[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.205[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.205[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.206[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.210[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.220[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.220[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.220[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.221[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.226[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.226[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.226[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.230[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.243[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.245[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.245[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.245[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.248[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.248[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.250[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.251[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.252[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.252[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.253[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.257[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x1000 dram: 0x0 eth: 0x110 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.258[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.259[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.260[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.267[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.267[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.268[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.268[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.270[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.273[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.274[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.275[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.276[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.276[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.281[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.282[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.284[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.285[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.287[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.288[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.289[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.298[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.298[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.299[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.300[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.300[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.304[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.315[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.315[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.315[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.317[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.322[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.322[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.323[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.326[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.333[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.334[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.334[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.335[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.338[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.338[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.343[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.344[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.348[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.348[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.349[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.349[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x80 dram: 0x0 eth: 0x140 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.350[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.351[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.351[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.358[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.359[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.359[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.362[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.366[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.366[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.367[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.368[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.368[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.368[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.372[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.375[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.377[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.378[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.379[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.381[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.382[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.391[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.392[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.393[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.393[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.394[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.399[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.410[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x80 dram: 0x0 eth: 0xa0 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.410[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.411[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.413[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.418[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.418[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.419[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.422[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.423[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.423[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x20 dram: 0x0 eth: 0xa0 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.423[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.425[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.428[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.428[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.433[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.434[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.439[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.440[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.441[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.442[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.446[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.446[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.449[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.449[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.450[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.450[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.454[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.458[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.458[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.459[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.458[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.460[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.463[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.468[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.468[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.470[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.470[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.471[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.473[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.474[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.485[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.486[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.488[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.488[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.489[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.494[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.505[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.506[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.507[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.508[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.512[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.512[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.512[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.513[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.514[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.514[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.515[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.518[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.518[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.520[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.524[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.524[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.530[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.530[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.532[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.533[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.540[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.540[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.541[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.543[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.543[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.546[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.549[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.550[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.550[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.550[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.551[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.552[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.555[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.561[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.563[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.563[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.563[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x80 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.566[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.567[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x8 dram: 0x0 eth: 0x110 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.569[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.579[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x8 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.580[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.582[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.582[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.582[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x200 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.589[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x10 dram: 0x0 eth: 0x110 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.600[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.601[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.601[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[29, 27, 24, 9, 0, 13, 15, 21] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.601[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.601[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.601[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[17, 6, 31, 10, 8, 14, 3, 4] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.601[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.601[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.602[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[12, 19, 28, 30, 2, 5, 11, 23] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.602[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.602[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.602[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.603[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x40 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.605[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[18, 25, 1, 22, 16, 7, 26, 20] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.605[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.605[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.608[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[25, 17, 23, 28, 30, 7, 31, 2] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.608[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.608[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.608[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[13, 0, 12, 4, 21, 20, 24, 9] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.608[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.608[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.610[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.610[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.611[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.614[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[18, 10, 27, 3, 22, 19, 11, 29] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.614[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.614[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.615[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[16, 26, 5, 15, 14, 1, 6, 8] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.615[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.615[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.616[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.621[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[29, 12, 3, 7, 31, 11, 4, 24] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.621[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.621[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.621[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[8, 17, 26, 20, 5, 1, 15, 22] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.621[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.621[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.623[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[18, 9, 27, 21, 19, 10, 2, 30] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.623[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.623[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.624[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[14, 25, 13, 28, 0, 6, 23, 16] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.624[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.624[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.631[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[26, 29, 4, 10, 2, 14, 7, 9] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.631[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.632[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.632[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[17, 28, 1, 6, 13, 24, 21, 11] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.632[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.632[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.632[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[19, 0, 5, 25, 20, 31, 18, 30] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.632[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.632[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.637[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[26, 22, 25, 0, 8, 17, 12, 28] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.637[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.637[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.640[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[5, 2, 21, 6, 23, 30, 18, 4] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.640[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.640[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.640[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.641[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.642[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[30, 14, 6, 20, 4, 2, 8, 11] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.642[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.642[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.642[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[0, 13, 24, 5, 9, 29, 12, 21] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.642[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.642[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.643[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[29, 15, 10, 14, 7, 24, 16, 3] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.643[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.643[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.644[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[13, 19, 9, 11, 1, 27, 31, 20] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.644[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.644[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.645[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.646[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.646[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.646[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x600000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.646[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x280000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.646[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[22, 18, 27, 15, 17, 26, 1, 16] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.646[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.646[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.646[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x940000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.649[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x1 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.649[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.649[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x380000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.650[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x840000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.650[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x780000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.650[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x480000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.653[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x580000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.653[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x540000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.653[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x6c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.653[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x240000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.654[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[16, 27, 15, 22, 23, 12, 8, 3] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.654[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.654[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.655[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x7c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[28, 12, 15, 2, 23, 18, 26, 24] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x3c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[29, 30, 22, 31, 19, 25, 14, 3] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x440000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x740000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x380000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.656[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x1c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.658[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[23, 10, 31, 25, 3, 7, 28, 19] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.658[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.658[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.658[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x640000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.659[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[0, 20, 7, 11, 10, 4, 5, 13] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.658[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x8c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.659[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.659[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.659[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[8, 21, 27, 6, 9, 17, 1, 16] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.659[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.659[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.660[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x200000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.660[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x300000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.660[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x200000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.660[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x4c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.661[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x680000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.661[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.662[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x340000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.662[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x880000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.662[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x740000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.662[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x940000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.662[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.662[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x500000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.663[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x440000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.663[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x580000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.664[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x5c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.665[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x900000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.665[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x2c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.665[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x400000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.665[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x480000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.665[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.665[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.665[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x8c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.666[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x2c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.666[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x5c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.666[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x240000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.666[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x680000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:51.667[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x500000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.667[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.667[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x980000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.668[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:51.668[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x800000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.668[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x1c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:51.668[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x4c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.668[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x440000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.668[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x1c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.669[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x280000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.669[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x540000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.669[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x180000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.669[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.670[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x700000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.670[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x3c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:51.671[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x700000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.671[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x780000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.672[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x380000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.672[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x600000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.672[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x3c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.672[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x7c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.673[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x6c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.673[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x680000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.673[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x280000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.673[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[9, 5, 24, 28, 11, 17, 0, 25] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.673[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.673[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.674[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x780000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.674[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x540000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.674[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[15, 26, 12, 4, 7, 3, 13, 10] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.674[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.674[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.675[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x2c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.675[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x940000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.675[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x900000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x5c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x900000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x6c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[14, 2, 5, 17, 19, 6, 29, 23] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[11, 27, 25, 10, 9, 13, 18, 0] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[7, 22, 16, 8, 12, 3, 4, 26] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.676[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.677[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.677[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x640000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.677[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x6c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.677[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.677[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x680000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.678[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x280000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.678[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x800000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:51.678[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x340000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.678[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x400000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.678[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x4c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.679[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x800000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:51.679[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x840000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.679[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x880000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.680[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x300000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.681[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x700000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.681[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x840000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.681[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x8c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.681[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x400000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.681[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x2c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.681[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x180000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.682[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x8c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.682[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x480000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.682[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.683[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x500000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.683[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x580000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:51.683[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x400000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.684[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x200000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.684[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x580000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:51.684[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x880000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.684[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x740000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.684[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x840000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.684[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x500000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.684[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[8, 20, 22, 1, 19, 14, 18, 23] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.684[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.684[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.685[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.685[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x240000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.685[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x900000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.686[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x800000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.687[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x440000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.687[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x340000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.687[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x600000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.687[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x340000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.687[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.687[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:51.688[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x300000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.688[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x240000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:51.688[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x7c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.688[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x440000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.688[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x3c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.689[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.689[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x4c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.689[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.689[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x700000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.689[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x180000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.689[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x780000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:51.689[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x640000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.690[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x580000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.690[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x340000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:51.690[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x500000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.691[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x6c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.691[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x580000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.691[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x300000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.691[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.692[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x1c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.692[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x740000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.692[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x300000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.692[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x4c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.693[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x840000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.693[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x1c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.693[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x880000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.693[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x380000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.694[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x2c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.694[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x2c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.695[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x4c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.695[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x480000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.695[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x680000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.695[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x8c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.696[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x200000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.696[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x200000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.696[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[11, 5, 17, 18, 2, 22, 27, 25] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.696[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.696[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.696[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x940000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.696[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x600000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.696[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[30, 12, 0, 10, 9, 7, 23, 31] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.696[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.696[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.697[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x480000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.697[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x300000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.697[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[16, 19, 15, 28, 13, 29, 1, 24] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.697[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.697[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.698[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x640000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.698[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x6c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.698[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x640000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.698[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[20, 30, 1, 28, 31, 21, 24, 15] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.698[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.698[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.699[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x240000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:51.699[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x980000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.699[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x280000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:51.699[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x480000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:51.699[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x540000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.699[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.700[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.700[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.700[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x880000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.700[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x900000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.700[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x7c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.701[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x900000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.701[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x4c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.701[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x900000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.701[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x400000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.702[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x540000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.702[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x3c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.702[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x800000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.702[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.703[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.703[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x400000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.703[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x780000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.703[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x800000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.704[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.704[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x8c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.703[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x1c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.704[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x380000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.704[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x500000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.704[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x740000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.704[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x200000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.704[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x280000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.705[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x780000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:51.705[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x380000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.705[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x5c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.706[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x780000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.706[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[15, 28, 31, 0, 24, 23, 4, 26] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.706[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.706[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.706[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[18, 14, 29, 20, 17, 30, 3, 6] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.706[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.706[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:51.707[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x440000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.707[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x500000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.707[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x680000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.707[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x540000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.707[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x740000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.707[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[16, 5, 9, 19, 25, 1, 13, 10] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.707[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.707[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x6c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.707[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.707[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x640000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.707[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x940000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.708[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x480000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.708[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x380000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.708[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x600000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.709[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x800000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:51.710[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x880000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:51.710[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x180000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.710[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x5c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.710[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x5c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.710[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x440000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.711[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x9c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:51.711[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x7c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.711[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x240000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.711[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x2c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:51.711[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x400000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.712[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x3c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.712[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x580000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.713[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[22, 2, 8, 27, 11, 7, 21, 12] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.713[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.713[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.713[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x200000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:51.713[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x700000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.713[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x700000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.714[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x600000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.714[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x8c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.715[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x680000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.716[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x280000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.716[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x340000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.716[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x7c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.717[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x940000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.717[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x5c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.718[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.718[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x540000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.718[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.718[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x680000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.718[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x940000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.719[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x740000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.719[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x480000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.719[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x3c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.720[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x840000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.720[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.720[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.720[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x700000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.720[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.721[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x400000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.721[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x180000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.721[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x780000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.721[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x880000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.722[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x840000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:51.722[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x240000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.722[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x500000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.722[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x700000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:51.723[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x640000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:51.723[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x300000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.724[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x980000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:51.725[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x7c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:51.725[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x600000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.725[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x580000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.725[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x1c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.725[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x440000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.725[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x200000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.726[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x2c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:51.726[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x1c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.727[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x4c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.728[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x740000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.728[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x840000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.729[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.729[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x580000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.729[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x400000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.729[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x380000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.731[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x240000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.731[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x2c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.731[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x200000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.732[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x780000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.732[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x4c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.732[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x340000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.734[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x3c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.734[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x340000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.735[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x700000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.735[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x6c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.735[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x300000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.735[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x280000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.737[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x480000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.737[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x1c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.737[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x540000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.738[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x600000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.738[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x900000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.738[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[16, 5, 14, 10, 27, 25, 22, 2] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.738[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.738[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.739[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[3, 31, 24, 23, 19, 13, 29, 9] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.739[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.739[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.739[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x880000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.740[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x300000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.740[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x8c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.740[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:51.740[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x3c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.740[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:51.740[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x5c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.741[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x7c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.741[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x880000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.741[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x4c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.741[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x800000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.741[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.742[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x540000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.743[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:51.743[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x280000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:51.743[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x500000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.743[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x5c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:51.744[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x6c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.744[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x740000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.744[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x840000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.745[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x240000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.745[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x7c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.747[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x940000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.747[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x800000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.748[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x200000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.748[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x680000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.748[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[18, 0, 17, 20, 30, 6, 4, 8] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.748[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.748[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.748[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x600000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.750[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x380000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.750[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x480000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:51.750[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x940000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.750[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.751[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.751[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x7c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.751[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x3c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.751[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x780000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.751[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x2c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.752[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.752[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x800000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.752[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x200000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.753[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x900000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.754[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x580000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.754[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x780000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.755[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x740000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.755[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x4c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.755[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x900000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.755[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x800000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.756[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x8c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.756[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x5c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.757[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.758[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x740000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.758[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x1c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.758[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x5c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.758[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x400000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.758[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x680000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.759[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x6c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.760[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x300000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.760[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x400000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.761[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x940000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.761[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x2c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.761[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x300000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.761[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x240000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.761[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x640000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.762[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x3c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:51.763[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x6c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:51.763[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x380000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:51.763[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x700000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.763[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x900000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.763[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x540000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.764[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x580000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:51.765[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x7c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.765[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x940000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.767[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x180000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.767[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x500000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.767[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x440000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.768[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x640000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.770[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x700000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.770[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x480000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.770[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[28, 12, 7, 26, 11, 21, 1, 15] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.770[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.770[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.771[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x340000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.771[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x680000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:51.773[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x880000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.773[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x380000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:51.773[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x280000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:51.774[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x600000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.776[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x840000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:51.779[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x8c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.783[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.783[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.784[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x400000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.784[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x2c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.786[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x180000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.787[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x840000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.789[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x280000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.790[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x300000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.793[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.793[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x980000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.793[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x580000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.793[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x500000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.796[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x480000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.796[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x640000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.797[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x880000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.799[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x900000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.799[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x600000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.800[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x700000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.802[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x740000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.802[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x3c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.803[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x940000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:51.805[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x4c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.805[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x200000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:51.806[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x440000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.809[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x340000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.812[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x780000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.815[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:51.815[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x1c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.815[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x6c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.819[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x5c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.822[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x8c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.825[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x680000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.828[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x240000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.831[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x380000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.834[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x800000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:51.837[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x540000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:52.620[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:52.620[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:52.620[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:52.620[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:52.621[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,29]<stdout>:[90m2026-02-02 03:17:52.621[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:52.621[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,26]<stdout>:[90m2026-02-02 03:17:52.621[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:52.621[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,28]<stdout>:[90m2026-02-02 03:17:52.621[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:52.621[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,27]<stdout>:[90m2026-02-02 03:17:52.621[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:52.631[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:52.632[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:52.632[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,14]<stdout>:[90m2026-02-02 03:17:52.632[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:52.632[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,15]<stdout>:[90m2026-02-02 03:17:52.632[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:52.633[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:52.633[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,5]<stdout>:[90m2026-02-02 03:17:52.633[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:52.637[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:52.637[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,0]<stdout>:[90m2026-02-02 03:17:52.637[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:52.642[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:52.642[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:52.643[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:52.643[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,3]<stdout>:[90m2026-02-02 03:17:52.643[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:52.643[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,4]<stdout>:[90m2026-02-02 03:17:52.643[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:52.643[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,1]<stdout>:[90m2026-02-02 03:17:52.643[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:52.645[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:52.645[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,2]<stdout>:[90m2026-02-02 03:17:52.645[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:52.655[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:52.655[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:52.656[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,43]<stdout>:[90m2026-02-02 03:17:52.656[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:52.656[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,46]<stdout>:[90m2026-02-02 03:17:52.656[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:52.656[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:52.657[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:52.657[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,16]<stdout>:[90m2026-02-02 03:17:52.657[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:52.657[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,17]<stdout>:[90m2026-02-02 03:17:52.657[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:52.661[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:52.661[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,23]<stdout>:[90m2026-02-02 03:17:52.661[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:52.661[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:52.661[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,22]<stdout>:[90m2026-02-02 03:17:52.661[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:52.663[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:52.663[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:52.663[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:52.663[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,24]<stdout>:[90m2026-02-02 03:17:52.663[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:52.663[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,31]<stdout>:[90m2026-02-02 03:17:52.663[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:52.663[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,30]<stdout>:[90m2026-02-02 03:17:52.663[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:52.666[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:52.666[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,45]<stdout>:[90m2026-02-02 03:17:52.666[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:52.672[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:52.672[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,25]<stdout>:[90m2026-02-02 03:17:52.672[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:52.672[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:52.672[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,44]<stdout>:[90m2026-02-02 03:17:52.672[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:52.677[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:52.677[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,10]<stdout>:[90m2026-02-02 03:17:52.677[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:52.678[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:52.678[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,7]<stdout>:[90m2026-02-02 03:17:52.678[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:52.678[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:52.678[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,8]<stdout>:[90m2026-02-02 03:17:52.678[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:52.680[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:52.680[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,9]<stdout>:[90m2026-02-02 03:17:52.680[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:52.695[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:52.695[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:52.695[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:52.696[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,20]<stdout>:[90m2026-02-02 03:17:52.696[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:52.696[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,21]<stdout>:[90m2026-02-02 03:17:52.696[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:52.696[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,18]<stdout>:[90m2026-02-02 03:17:52.696[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:52.698[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:52.699[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,42]<stdout>:[90m2026-02-02 03:17:52.699[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:52.699[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:52.699[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,47]<stdout>:[90m2026-02-02 03:17:52.699[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:52.704[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:52.704[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,33]<stdout>:[90m2026-02-02 03:17:52.704[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:52.715[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:52.715[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,19]<stdout>:[90m2026-02-02 03:17:52.715[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:52.718[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:52.718[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:52.718[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:52.719[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,37]<stdout>:[90m2026-02-02 03:17:52.719[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:52.719[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,38]<stdout>:[90m2026-02-02 03:17:52.719[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:52.719[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,39]<stdout>:[90m2026-02-02 03:17:52.719[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:52.726[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:52.727[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:52.727[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,11]<stdout>:[90m2026-02-02 03:17:52.727[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:52.727[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,12]<stdout>:[90m2026-02-02 03:17:52.727[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:52.731[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:52.731[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,6]<stdout>:[90m2026-02-02 03:17:52.731[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:52.740[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:52.740[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,13]<stdout>:[90m2026-02-02 03:17:52.740[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:52.759[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:52.759[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:52.760[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,34]<stdout>:[90m2026-02-02 03:17:52.760[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:52.760[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,41]<stdout>:[90m2026-02-02 03:17:52.760[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:52.766[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:52.766[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,36]<stdout>:[90m2026-02-02 03:17:52.766[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:52.788[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:52.788[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,35]<stdout>:[90m2026-02-02 03:17:52.788[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.056[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.079[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47100000000 has 1 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.079[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 7 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.081[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x10 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:56.175[0m | [32minfo    [m | [35m            UMD[0m | [37mEstablished firmware bundle version: 19.3.99[0m [90m(topology_discovery.cpp:399)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:56.198[0m | [33m[1mwarning [m | [35m            UMD[0m | [37mBoard 0x47131831011 has 8 chips, but expected 32 chips for board type ubb_blackhole.[0m [90m(cluster_descriptor.cpp:1275)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:56.200[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 4 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.293[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.389[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:56.420[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x4 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.484[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 2 tensix: 0x400 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:56.516[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 3 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.578[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:56.612[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.673[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 5 tensix: 0x800 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:56.708[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 1 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.769[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x1000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:56.803[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 7 tensix: 0x2000 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.864[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x20 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:56.899[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 6 tensix: 0x100 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.959[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[27, 21, 2, 30, 31, 29, 16, 6] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.960[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:56.960[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:56.995[0m | [32minfo    [m | [35m            UMD[0m | [37mHarvesting masks for chip 0 tensix: 0x2 dram: 0x0 eth: 0x120 pcie: 0x1 l2cpu: 0x0[0m [90m(cluster.cpp:337)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:57.004[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:57.005[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x180000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:57.008[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x440000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:57.011[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x240000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:57.013[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x540000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:57.016[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x640000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:57.019[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x840000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:57.022[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x600000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:57.025[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x8c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:57.091[0m | [32minfo    [m | [35m            UMD[0m | [37mOpening local chip ids/PCIe ids: {0, 1, 2, 3, 4, 5, 6, 7}/[21, 26, 6, 20, 3, 8, 4, 14] and remote chip ids {}[0m [90m(cluster.cpp:184)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:57.091[0m | [32minfo    [m | [35m            UMD[0m | [37mIOMMU: disabled[0m [90m(cluster.cpp:159)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:57.091[0m | [32minfo    [m | [35m            UMD[0m | [37mKMD version: 2.5.0[0m [90m(cluster.cpp:162)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:57.135[0m | [32minfo    [m | [35m            UMD[0m | [37mStarting devices in cluster[0m [90m(cluster.cpp:963)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:57.136[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x640000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:57.139[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x280000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:57.142[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x880000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:57.145[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x340000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:57.148[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x440000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:57.150[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x1c0000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:57.153[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x500000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:57.156[0m | [32minfo    [m | [35m            UMD[0m | [37mMapped hugepage 0x980000000 to NOC address 0x1000000000000000[0m [90m(silicon_sysmem_manager.cpp:207)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:57.971[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:57.971[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,32]<stdout>:[90m2026-02-02 03:17:57.971[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:58.107[0m | [32minfo    [m | [35m    Distributed[0m | [37mUsing custom mesh graph descriptor: /data/rsong/tt-metal/tt_metal/fabric/mesh_graph_descriptors/bh_glx_split_4x2.textproto[0m [90m(metal_context.cpp:923)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:58.107[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting init_control_plane[0m [90m(control_plane.cpp:438)[0m
[1,40]<stdout>:[90m2026-02-02 03:17:58.107[0m | [1m[41mcritical[m | [35m         Fabric[0m | [37mStarting to create mesh_graph[0m [90m(control_plane.cpp:445)[0m
