
*** Running vivado
    with args -log design_1_ecen427_PIT_IP_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ecen427_PIT_IP_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_ecen427_PIT_IP_0_1.tcl -notrace
Command: synth_design -top design_1_ecen427_PIT_IP_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31999 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.801 ; gain = 83.000 ; free physical = 2895 ; free virtual = 10834
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ecen427_PIT_IP_0_1' [/home/christopolise/FALL_2020/ECEN_427/labs/427-labs-christopolise/hw/vip_simulation/pit_ip_vip_simulation/pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ip/design_1_ecen427_PIT_IP_0_1/synth/design_1_ecen427_PIT_IP_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'ecen427_PIT_IP_v1_0' [/home/christopolise/FALL_2020/ECEN_427/labs/427-labs-christopolise/hw/vip_simulation/pit_ip_vip_simulation/pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ipshared/206f/hdl/ecen427_PIT_IP_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecen427_PIT_IP_v1_0_S00_AXI' [/home/christopolise/FALL_2020/ECEN_427/labs/427-labs-christopolise/hw/vip_simulation/pit_ip_vip_simulation/pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ipshared/206f/hdl/ecen427_PIT_IP_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/christopolise/FALL_2020/ECEN_427/labs/427-labs-christopolise/hw/vip_simulation/pit_ip_vip_simulation/pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ipshared/206f/hdl/ecen427_PIT_IP_v1_0_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [/home/christopolise/FALL_2020/ECEN_427/labs/427-labs-christopolise/hw/vip_simulation/pit_ip_vip_simulation/pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ipshared/206f/hdl/ecen427_PIT_IP_v1_0_S00_AXI.v:374]
INFO: [Synth 8-256] done synthesizing module 'ecen427_PIT_IP_v1_0_S00_AXI' (1#1) [/home/christopolise/FALL_2020/ECEN_427/labs/427-labs-christopolise/hw/vip_simulation/pit_ip_vip_simulation/pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ipshared/206f/hdl/ecen427_PIT_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'ecen427_PIT_IP_v1_0' (2#1) [/home/christopolise/FALL_2020/ECEN_427/labs/427-labs-christopolise/hw/vip_simulation/pit_ip_vip_simulation/pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ipshared/206f/hdl/ecen427_PIT_IP_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_ecen427_PIT_IP_0_1' (3#1) [/home/christopolise/FALL_2020/ECEN_427/labs/427-labs-christopolise/hw/vip_simulation/pit_ip_vip_simulation/pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ip/design_1_ecen427_PIT_IP_0_1/synth/design_1_ecen427_PIT_IP_0_1.v:56]
WARNING: [Synth 8-3331] design ecen427_PIT_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ecen427_PIT_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ecen427_PIT_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ecen427_PIT_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ecen427_PIT_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ecen427_PIT_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1270.332 ; gain = 125.531 ; free physical = 2846 ; free virtual = 10794
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1270.332 ; gain = 125.531 ; free physical = 2832 ; free virtual = 10781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1639.363 ; gain = 0.000 ; free physical = 2816 ; free virtual = 10731
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2870 ; free virtual = 10797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2870 ; free virtual = 10797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2872 ; free virtual = 10798
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/christopolise/FALL_2020/ECEN_427/labs/427-labs-christopolise/hw/vip_simulation/pit_ip_vip_simulation/pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ipshared/206f/hdl/ecen427_PIT_IP_v1_0_S00_AXI.v:411]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2864 ; free virtual = 10792
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ecen427_PIT_IP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/count_reg was removed.  [/home/christopolise/FALL_2020/ECEN_427/labs/427-labs-christopolise/hw/vip_simulation/pit_ip_vip_simulation/pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ipshared/206f/hdl/ecen427_PIT_IP_v1_0_S00_AXI.v:411]
WARNING: [Synth 8-3331] design design_1_ecen427_PIT_IP_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_ecen427_PIT_IP_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_ecen427_PIT_IP_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_ecen427_PIT_IP_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_ecen427_PIT_IP_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_ecen427_PIT_IP_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_ecen427_PIT_IP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_ecen427_PIT_IP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_ecen427_PIT_IP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_ecen427_PIT_IP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_ecen427_PIT_IP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ecen427_PIT_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_ecen427_PIT_IP_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2838 ; free virtual = 10778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2577 ; free virtual = 10522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2577 ; free virtual = 10522
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2592 ; free virtual = 10537
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2580 ; free virtual = 10527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2580 ; free virtual = 10527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2580 ; free virtual = 10527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2580 ; free virtual = 10526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2579 ; free virtual = 10526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2579 ; free virtual = 10526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |     2|
|5     |LUT4   |    26|
|6     |LUT5   |     5|
|7     |LUT6   |    99|
|8     |FDRE   |   201|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |   344|
|2     |  inst                               |ecen427_PIT_IP_v1_0         |   344|
|3     |    ecen427_PIT_IP_v1_0_S00_AXI_inst |ecen427_PIT_IP_v1_0_S00_AXI |   344|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2579 ; free virtual = 10526
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1639.363 ; gain = 125.531 ; free physical = 2626 ; free virtual = 10572
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1639.363 ; gain = 494.562 ; free physical = 2626 ; free virtual = 10572
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 1642.379 ; gain = 510.949 ; free physical = 3191 ; free virtual = 11145
INFO: [Common 17-1381] The checkpoint '/home/christopolise/FALL_2020/ECEN_427/labs/427-labs-christopolise/hw/vip_simulation/pit_ip_vip_simulation/pit_ip_vip_simulation.runs/design_1_ecen427_PIT_IP_0_1_synth_1/design_1_ecen427_PIT_IP_0_1.dcp' has been generated.
