// Seed: 3875301931
module module_0 (
    output wor  id_0,
    input  wire id_1,
    input  wand id_2
);
  supply0 id_4 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    output logic id_2,
    output wor id_3,
    input tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input wand id_8
);
  initial begin : LABEL_0
    disable id_10;
  end
  logic [7:0] id_11;
  always @(negedge id_11[1]) id_2 <= #id_8 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
