{
  "Top": "syr2k",
  "RtlTop": "syr2k",
  "RtlPrefix": "",
  "RtlSubPrefix": "syr2k_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7v585t",
    "Package": "-ffg1761",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "alpha": {
      "index": "3",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "alpha",
          "name": "alpha",
          "usage": "data",
          "direction": "in"
        }]
    },
    "beta": {
      "index": "4",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "beta",
          "name": "beta",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": [
      "set_directive_top syr2k -name syr2k",
      "set_directive_top syr2k -name syr2k"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "syr2k"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "13530 ~ 99290",
    "Latency": "13529"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "syr2k",
    "Version": "1.0",
    "DisplayName": "Syr2k",
    "Revision": "2113446976",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_syr2k_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/syr2k_no_taffo.c"],
    "Vhdl": [
      "impl\/vhdl\/syr2k_control_s_axi.vhd",
      "impl\/vhdl\/syr2k_fadd_32ns_32ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/syr2k_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/syr2k_gmem_m_axi.vhd",
      "impl\/vhdl\/syr2k_syr2k_Pipeline_VITIS_LOOP_48_2.vhd",
      "impl\/vhdl\/syr2k_syr2k_Pipeline_VITIS_LOOP_48_21.vhd",
      "impl\/vhdl\/syr2k_syr2k_Pipeline_VITIS_LOOP_48_23.vhd",
      "impl\/vhdl\/syr2k_syr2k_Pipeline_VITIS_LOOP_48_25.vhd",
      "impl\/vhdl\/syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.vhd",
      "impl\/vhdl\/syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42.vhd",
      "impl\/vhdl\/syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44.vhd",
      "impl\/vhdl\/syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46.vhd",
      "impl\/vhdl\/syr2k.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/syr2k_control_s_axi.v",
      "impl\/verilog\/syr2k_fadd_32ns_32ns_32_2_no_dsp_1.v",
      "impl\/verilog\/syr2k_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/syr2k_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/syr2k_gmem_m_axi.v",
      "impl\/verilog\/syr2k_syr2k_Pipeline_VITIS_LOOP_48_2.v",
      "impl\/verilog\/syr2k_syr2k_Pipeline_VITIS_LOOP_48_21.v",
      "impl\/verilog\/syr2k_syr2k_Pipeline_VITIS_LOOP_48_23.v",
      "impl\/verilog\/syr2k_syr2k_Pipeline_VITIS_LOOP_48_25.v",
      "impl\/verilog\/syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.v",
      "impl\/verilog\/syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42.v",
      "impl\/verilog\/syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44.v",
      "impl\/verilog\/syr2k_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46.v",
      "impl\/verilog\/syr2k.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/syr2k_v1_0\/data\/syr2k.mdd",
      "impl\/misc\/drivers\/syr2k_v1_0\/data\/syr2k.tcl",
      "impl\/misc\/drivers\/syr2k_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/syr2k_v1_0\/src\/xsyr2k.c",
      "impl\/misc\/drivers\/syr2k_v1_0\/src\/xsyr2k.h",
      "impl\/misc\/drivers\/syr2k_v1_0\/src\/xsyr2k_hw.h",
      "impl\/misc\/drivers\/syr2k_v1_0\/src\/xsyr2k_linux.c",
      "impl\/misc\/drivers\/syr2k_v1_0\/src\/xsyr2k_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/syr2k_fadd_32ns_32ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/syr2k_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/syr2k.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "syr2k_fadd_32ns_32ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name syr2k_fadd_32ns_32ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "syr2k_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name syr2k_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "A_1",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_2",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x1c",
          "name": "B_1",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 31 to 0 of B"
            }]
        },
        {
          "offset": "0x20",
          "name": "B_2",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 63 to 32 of B"
            }]
        },
        {
          "offset": "0x28",
          "name": "C_1",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 31 to 0 of C"
            }]
        },
        {
          "offset": "0x2c",
          "name": "C_2",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 63 to 32 of C"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "B"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "C"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "B"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "B"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "C"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "C"
        }
      ]
    },
    "alpha": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"alpha": "DATA"},
      "ports": ["alpha"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "alpha"
        }]
    },
    "beta": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"beta": "DATA"},
      "ports": ["beta"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "beta"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "alpha": {
      "dir": "in",
      "width": "32"
    },
    "beta": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "syr2k",
      "Instances": [
        {
          "ModuleName": "syr2k_Pipeline_VITIS_LOOP_48_2",
          "InstanceName": "grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160"
        },
        {
          "ModuleName": "syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4",
          "InstanceName": "grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170"
        },
        {
          "ModuleName": "syr2k_Pipeline_VITIS_LOOP_48_21",
          "InstanceName": "grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183"
        },
        {
          "ModuleName": "syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42",
          "InstanceName": "grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193"
        },
        {
          "ModuleName": "syr2k_Pipeline_VITIS_LOOP_48_23",
          "InstanceName": "grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206"
        },
        {
          "ModuleName": "syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44",
          "InstanceName": "grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216"
        },
        {
          "ModuleName": "syr2k_Pipeline_VITIS_LOOP_48_25",
          "InstanceName": "grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229"
        },
        {
          "ModuleName": "syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46",
          "InstanceName": "grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239"
        }
      ]
    },
    "Info": {
      "syr2k_Pipeline_VITIS_LOOP_48_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "syr2k_Pipeline_VITIS_LOOP_48_21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "syr2k_Pipeline_VITIS_LOOP_48_23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "syr2k_Pipeline_VITIS_LOOP_48_25": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "syr2k": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "syr2k_Pipeline_VITIS_LOOP_48_2": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "",
          "LatencyWorst": "257",
          "PipelineIIMin": "17",
          "PipelineIIMax": "257",
          "PipelineII": "17 ~ 257",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "23.065"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_2",
            "TripCount": "",
            "LatencyMin": "15",
            "LatencyMax": "255",
            "Latency": "15 ~ 255",
            "PipelineII": "15",
            "PipelineDepth": "16"
          }],
        "Area": {
          "FF": "119",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "277",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4": {
        "Latency": {
          "LatencyBest": "322",
          "LatencyAvg": "",
          "LatencyWorst": "5442",
          "PipelineIIMin": "322",
          "PipelineIIMax": "5442",
          "PipelineII": "322 ~ 5442",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "27.457"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_3_VITIS_LOOP_54_4",
            "TripCount": "",
            "LatencyMin": "320",
            "LatencyMax": "5440",
            "Latency": "320 ~ 5440",
            "PipelineII": "20",
            "PipelineDepth": "21"
          }],
        "Area": {
          "FF": "490",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "1046",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "syr2k_Pipeline_VITIS_LOOP_48_21": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "",
          "LatencyWorst": "272",
          "PipelineIIMin": "32",
          "PipelineIIMax": "272",
          "PipelineII": "32 ~ 272",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "23.065"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_2",
            "TripCount": "",
            "LatencyMin": "30",
            "LatencyMax": "270",
            "Latency": "30 ~ 270",
            "PipelineII": "15",
            "PipelineDepth": "16"
          }],
        "Area": {
          "FF": "119",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "277",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42": {
        "Latency": {
          "LatencyBest": "642",
          "LatencyAvg": "",
          "LatencyWorst": "5762",
          "PipelineIIMin": "642",
          "PipelineIIMax": "5762",
          "PipelineII": "642 ~ 5762",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "27.457"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_3_VITIS_LOOP_54_4",
            "TripCount": "",
            "LatencyMin": "640",
            "LatencyMax": "5760",
            "Latency": "640 ~ 5760",
            "PipelineII": "20",
            "PipelineDepth": "21"
          }],
        "Area": {
          "FF": "490",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "1046",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "syr2k_Pipeline_VITIS_LOOP_48_23": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "",
          "LatencyWorst": "287",
          "PipelineIIMin": "47",
          "PipelineIIMax": "287",
          "PipelineII": "47 ~ 287",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "23.065"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_2",
            "TripCount": "",
            "LatencyMin": "45",
            "LatencyMax": "285",
            "Latency": "45 ~ 285",
            "PipelineII": "15",
            "PipelineDepth": "16"
          }],
        "Area": {
          "FF": "119",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "277",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44": {
        "Latency": {
          "LatencyBest": "962",
          "LatencyAvg": "",
          "LatencyWorst": "6082",
          "PipelineIIMin": "962",
          "PipelineIIMax": "6082",
          "PipelineII": "962 ~ 6082",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "27.457"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_3_VITIS_LOOP_54_4",
            "TripCount": "",
            "LatencyMin": "960",
            "LatencyMax": "6080",
            "Latency": "960 ~ 6080",
            "PipelineII": "20",
            "PipelineDepth": "21"
          }],
        "Area": {
          "FF": "490",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "1046",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "syr2k_Pipeline_VITIS_LOOP_48_25": {
        "Latency": {
          "LatencyBest": "62",
          "LatencyAvg": "",
          "LatencyWorst": "302",
          "PipelineIIMin": "62",
          "PipelineIIMax": "302",
          "PipelineII": "62 ~ 302",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "23.065"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_2",
            "TripCount": "",
            "LatencyMin": "60",
            "LatencyMax": "300",
            "Latency": "60 ~ 300",
            "PipelineII": "15",
            "PipelineDepth": "16"
          }],
        "Area": {
          "FF": "120",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "277",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46": {
        "Latency": {
          "LatencyBest": "1282",
          "LatencyAvg": "",
          "LatencyWorst": "6402",
          "PipelineIIMin": "1282",
          "PipelineIIMax": "6402",
          "PipelineII": "1282 ~ 6402",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "27.457"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_3_VITIS_LOOP_54_4",
            "TripCount": "",
            "LatencyMin": "1280",
            "LatencyMax": "6400",
            "Latency": "1280 ~ 6400",
            "PipelineII": "20",
            "PipelineDepth": "21"
          }],
        "Area": {
          "FF": "491",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "1047",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "syr2k": {
        "Latency": {
          "LatencyBest": "13529",
          "LatencyAvg": "",
          "LatencyWorst": "99289",
          "PipelineIIMin": "13530",
          "PipelineIIMax": "99290",
          "PipelineII": "13530 ~ 99290",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "27.457"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_46_1",
            "TripCount": "4",
            "LatencyMin": "13528",
            "LatencyMax": "99288",
            "Latency": "13528 ~ 99288",
            "PipelineII": "",
            "PipelineDepthMin": "3382",
            "PipelineDepthMax": "24822",
            "PipelineDepth": "3382 ~ 24822"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "6",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "~0",
          "FF": "4078",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "8502",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-27 22:16:23 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
