<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2AR-18C" package="QFN88" speed="8" partNumber="GW2AR-LV18QN88C8/I7"/>
    <FileList>
        <File path="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/src/cpu.sv" type="verilog"/>
        <File path="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/src/gowin_prom/gowin_prom_font.v" type="verilog"/>
        <File path="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/src/gowin_sdpb/gowin_sdpb.v" type="verilog"/>
        <File path="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/src/gowin_sdpb/gowin_sdpb_vram.v" type="verilog"/>
        <File path="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/src/lcd.sv" type="verilog"/>
        <File path="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/src/ram.sv" type="verilog"/>
        <File path="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/src/tb_cpu.sv" type="verilog"/>
        <File path="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/src/tb_lcd.sv" type="verilog"/>
        <File path="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/src/top.sv" type="verilog"/>
        <File path="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/src/gowin_rpll_20K/gowin_rpll40.v" type="verilog"/>
        <File path="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/src/gowin_rpll_20K/gowin_rpll9.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="include_path" value="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/include"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/Users/scott/repo/sokoide/fpga/lcd_cpu_bsram/impl/gwsynthesis/lcd_cpu_bsram.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="top_module" value="top"/>
        <Option type="vcc" value="1.0"/>
        <Option type="vccx" value="3.3"/>
        <Option type="verilog_language" value="sysv-2017"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
