// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myFuncAccel_HH_
#define _myFuncAccel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.h"
#include "myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "myFuncAccel_fcmp_32ns_32ns_1_1_1.h"

namespace ap_rtl {

struct myFuncAccel : public sc_module {
    // Port declarations 36
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > size;
    sc_in< sc_lv<32> > dim;
    sc_in< sc_lv<32> > threshold;
    sc_out< sc_logic > data0_req_din;
    sc_in< sc_logic > data0_req_full_n;
    sc_out< sc_logic > data0_req_write;
    sc_in< sc_logic > data0_rsp_empty_n;
    sc_out< sc_logic > data0_rsp_read;
    sc_out< sc_lv<32> > data0_address;
    sc_in< sc_lv<32> > data0_datain;
    sc_out< sc_lv<32> > data0_dataout;
    sc_out< sc_lv<32> > data0_size;
    sc_out< sc_logic > data1_req_din;
    sc_in< sc_logic > data1_req_full_n;
    sc_out< sc_logic > data1_req_write;
    sc_in< sc_logic > data1_rsp_empty_n;
    sc_out< sc_logic > data1_rsp_read;
    sc_out< sc_lv<32> > data1_address;
    sc_in< sc_lv<32> > data1_datain;
    sc_out< sc_lv<32> > data1_dataout;
    sc_out< sc_lv<32> > data1_size;
    sc_out< sc_logic > data2_req_din;
    sc_in< sc_logic > data2_req_full_n;
    sc_out< sc_logic > data2_req_write;
    sc_in< sc_logic > data2_rsp_empty_n;
    sc_out< sc_logic > data2_rsp_read;
    sc_out< sc_lv<32> > data2_address;
    sc_in< sc_lv<32> > data2_datain;
    sc_out< sc_lv<32> > data2_dataout;
    sc_out< sc_lv<32> > data2_size;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    myFuncAccel(sc_module_name name);
    SC_HAS_PROCESS(myFuncAccel);

    ~myFuncAccel();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1;
    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U2;
    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U3;
    myFuncAccel_fcmp_32ns_32ns_1_1_1<1,1,32,32,1>* myFuncAccel_fcmp_32ns_32ns_1_1_1_U4;
    sc_signal< sc_lv<34> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > i_reg_212;
    sc_signal< sc_lv<12> > count_reg_223;
    sc_signal< sc_lv<32> > reg_261;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond1_reg_678;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< sc_lv<1> > exitcond1_reg_678_pp0_iter1_reg;
    sc_signal< bool > ap_block_state37_pp0_stage3_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state41_pp0_stage7_iter1;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_state45_pp0_stage11_iter1;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_state17_pp0_stage15_iter0;
    sc_signal< bool > ap_block_state49_pp0_stage15_iter1;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_lv<32> > reg_266;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state38_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state42_pp0_stage8_iter1;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_state46_pp0_stage12_iter1;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage16;
    sc_signal< bool > ap_block_state18_pp0_stage16_iter0;
    sc_signal< bool > ap_block_state50_pp0_stage16_iter1;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< sc_lv<32> > reg_271;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state39_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_state43_pp0_stage9_iter1;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< bool > ap_block_state47_pp0_stage13_iter1;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage17;
    sc_signal< bool > ap_block_state19_pp0_stage17_iter0;
    sc_signal< bool > ap_block_state51_pp0_stage17_iter1;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< sc_lv<32> > reg_276;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state40_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_state44_pp0_stage10_iter1;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_state48_pp0_stage14_iter1;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage18;
    sc_signal< bool > ap_block_state20_pp0_stage18_iter0;
    sc_signal< bool > ap_block_state52_pp0_stage18_iter1;
    sc_signal< bool > ap_block_pp0_stage18_11001;
    sc_signal< sc_lv<32> > grp_fu_240_p2;
    sc_signal< sc_lv<32> > reg_281;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage21;
    sc_signal< bool > ap_block_state23_pp0_stage21_iter0;
    sc_signal< bool > ap_block_state55_pp0_stage21_iter1;
    sc_signal< bool > ap_block_pp0_stage21_11001;
    sc_signal< sc_lv<32> > reg_287;
    sc_signal< sc_lv<32> > reg_292;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage22;
    sc_signal< bool > ap_block_state24_pp0_stage22_iter0;
    sc_signal< bool > ap_block_state56_pp0_stage22_iter1;
    sc_signal< bool > ap_block_pp0_stage22_11001;
    sc_signal< sc_lv<32> > reg_297;
    sc_signal< sc_lv<32> > grp_fu_235_p2;
    sc_signal< sc_lv<32> > reg_303;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage27;
    sc_signal< bool > ap_block_state29_pp0_stage27_iter0;
    sc_signal< bool > ap_block_state61_pp0_stage27_iter1;
    sc_signal< bool > ap_block_pp0_stage27_11001;
    sc_signal< sc_lv<32> > reg_311;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage20;
    sc_signal< bool > ap_block_state22_pp0_stage20_iter0;
    sc_signal< bool > ap_block_state54_pp0_stage20_iter1;
    sc_signal< bool > ap_block_pp0_stage20_11001;
    sc_signal< sc_lv<32> > reg_317;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage26;
    sc_signal< bool > ap_block_state28_pp0_stage26_iter0;
    sc_signal< bool > ap_block_state60_pp0_stage26_iter1;
    sc_signal< bool > ap_block_pp0_stage26_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage31;
    sc_signal< bool > ap_block_state33_pp0_stage31_iter0;
    sc_signal< bool > ap_block_state65_pp0_stage31_iter1;
    sc_signal< bool > ap_block_pp0_stage31_11001;
    sc_signal< sc_lv<32> > reg_324;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage25;
    sc_signal< bool > ap_block_state27_pp0_stage25_iter0;
    sc_signal< bool > ap_block_state59_pp0_stage25_iter1;
    sc_signal< bool > ap_block_pp0_stage25_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage30;
    sc_signal< bool > ap_block_state32_pp0_stage30_iter0;
    sc_signal< bool > ap_block_state64_pp0_stage30_iter1;
    sc_signal< bool > ap_block_pp0_stage30_11001;
    sc_signal< sc_lv<32> > reg_331;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage24;
    sc_signal< bool > ap_block_state26_pp0_stage24_iter0;
    sc_signal< bool > ap_block_state58_pp0_stage24_iter1;
    sc_signal< bool > ap_block_pp0_stage24_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage29;
    sc_signal< bool > ap_block_state31_pp0_stage29_iter0;
    sc_signal< bool > ap_block_state63_pp0_stage29_iter1;
    sc_signal< bool > ap_block_pp0_stage29_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state36_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > exitcond1_fu_336_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state66_pp0_stage0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > i_1_fu_342_p2;
    sc_signal< sc_lv<10> > i_1_reg_682;
    sc_signal< sc_lv<12> > tmp_fu_348_p3;
    sc_signal< sc_lv<12> > tmp_reg_687;
    sc_signal< sc_lv<12> > tmp_reg_687_pp0_iter1_reg;
    sc_signal< sc_lv<32> > data2_addr_reg_695;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > data2_addr_reg_695_pp0_iter1_reg;
    sc_signal< sc_lv<32> > data1_addr_read_reg_707;
    sc_signal< sc_lv<32> > data1_addr_read_1_reg_712;
    sc_signal< sc_lv<32> > data1_addr_read_2_reg_717;
    sc_signal< sc_lv<32> > data1_addr_read_3_reg_722;
    sc_signal< sc_lv<32> > tmp_9_reg_727;
    sc_signal< sc_lv<32> > tmp_19_1_reg_732;
    sc_signal< sc_lv<32> > tmp_22_1_reg_737;
    sc_signal< sc_lv<32> > tmp_22_2_reg_742;
    sc_signal< sc_lv<32> > tmp_13_3_reg_747;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage19;
    sc_signal< bool > ap_block_state21_pp0_stage19_iter0;
    sc_signal< bool > ap_block_state53_pp0_stage19_iter1;
    sc_signal< bool > ap_block_pp0_stage19_11001;
    sc_signal< sc_lv<1> > grp_fu_256_p2;
    sc_signal< sc_lv<1> > tmp_11_reg_752;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage28;
    sc_signal< bool > ap_block_state30_pp0_stage28_iter0;
    sc_signal< bool > ap_block_state62_pp0_stage28_iter1;
    sc_signal< bool > ap_block_pp0_stage28_11001;
    sc_signal< sc_lv<1> > tmp_17_reg_757;
    sc_signal< sc_lv<32> > data2_addr_1_reg_762;
    sc_signal< sc_lv<32> > data2_addr_2_reg_768;
    sc_signal< sc_lv<32> > data2_addr_3_reg_774;
    sc_signal< sc_lv<1> > tmp_22_reg_780;
    sc_signal< sc_lv<1> > tmp_29_fu_513_p2;
    sc_signal< sc_lv<1> > tmp_29_reg_785;
    sc_signal< sc_lv<13> > tmp_25_1_fu_540_p2;
    sc_signal< sc_lv<13> > tmp_25_1_reg_790;
    sc_signal< sc_lv<12> > tmp_25_2_fu_546_p2;
    sc_signal< sc_lv<12> > tmp_25_2_reg_795;
    sc_signal< sc_lv<1> > notlhs8_fu_580_p2;
    sc_signal< sc_lv<1> > notlhs8_reg_800;
    sc_signal< sc_lv<1> > notrhs9_fu_586_p2;
    sc_signal< sc_lv<1> > notrhs9_reg_805;
    sc_signal< sc_lv<1> > tmp_30_fu_653_p2;
    sc_signal< sc_lv<1> > tmp_30_reg_810;
    sc_signal< sc_lv<32> > tmp_s_6_fu_663_p3;
    sc_signal< sc_lv<32> > tmp_s_6_reg_815;
    sc_signal< sc_lv<32> > data2_addr_1_read_read_fu_195_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage23;
    sc_signal< bool > ap_block_state25_pp0_stage23_iter0;
    sc_signal< bool > ap_block_state57_pp0_stage23_iter1;
    sc_signal< bool > ap_block_pp0_stage23_11001;
    sc_signal< sc_lv<32> > data2_addr_3_read_read_fu_207_p2;
    sc_signal< sc_lv<12> > count_1_fu_672_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage31_subdone;
    sc_signal< sc_lv<10> > ap_phi_mux_i_phi_fu_216_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > tmp_2_fu_356_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_2_1_fu_377_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > tmp_2_2_fu_393_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > tmp_2_3_fu_409_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > tmp_3_fu_420_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > tmp_23_1_fu_529_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > tmp_23_2_fu_552_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > tmp_23_3_fu_601_p1;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<32> > grp_fu_244_p2;
    sc_signal< sc_lv<32> > grp_fu_235_p0;
    sc_signal< sc_lv<32> > grp_fu_235_p1;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage16;
    sc_signal< bool > ap_block_pp0_stage17;
    sc_signal< bool > ap_block_pp0_stage18;
    sc_signal< bool > ap_block_pp0_stage20;
    sc_signal< bool > ap_block_pp0_stage21;
    sc_signal< bool > ap_block_pp0_stage22;
    sc_signal< bool > ap_block_pp0_stage23;
    sc_signal< bool > ap_block_pp0_stage25;
    sc_signal< bool > ap_block_pp0_stage26;
    sc_signal< bool > ap_block_pp0_stage27;
    sc_signal< bool > ap_block_pp0_stage30;
    sc_signal< bool > ap_block_pp0_stage31;
    sc_signal< sc_lv<32> > grp_fu_240_p0;
    sc_signal< sc_lv<32> > grp_fu_240_p1;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage19;
    sc_signal< bool > ap_block_pp0_stage29;
    sc_signal< sc_lv<32> > grp_fu_244_p0;
    sc_signal< sc_lv<32> > grp_fu_244_p1;
    sc_signal< sc_lv<32> > grp_fu_256_p0;
    sc_signal< bool > ap_block_pp0_stage28;
    sc_signal< sc_lv<12> > tmp_s_fu_372_p2;
    sc_signal< sc_lv<12> > tmp_1_4_fu_388_p2;
    sc_signal< sc_lv<12> > tmp_2_5_fu_404_p2;
    sc_signal< sc_lv<32> > tempVal_3_to_int_fu_431_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_435_p4;
    sc_signal< sc_lv<23> > tmp_4_fu_445_p1;
    sc_signal< sc_lv<1> > notrhs_fu_455_p2;
    sc_signal< sc_lv<1> > notlhs_fu_449_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_461_p2;
    sc_signal< sc_lv<32> > tempVal_3_1_to_int_fu_472_p1;
    sc_signal< sc_lv<8> > tmp_14_fu_476_p4;
    sc_signal< sc_lv<23> > tmp_15_fu_486_p1;
    sc_signal< sc_lv<1> > notrhs7_fu_496_p2;
    sc_signal< sc_lv<1> > notlhs6_fu_490_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_502_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_508_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_467_p2;
    sc_signal< sc_lv<12> > tmp_25_s_fu_519_p2;
    sc_signal< sc_lv<13> > tmp_25_cast1_fu_525_p1;
    sc_signal< sc_lv<32> > tempVal_3_2_to_int_fu_562_p1;
    sc_signal< sc_lv<8> > tmp_19_fu_566_p4;
    sc_signal< sc_lv<23> > tmp_20_fu_576_p1;
    sc_signal< sc_lv<1> > tmp_21_fu_592_p2;
    sc_signal< sc_lv<32> > tempVal_3_3_to_int_fu_611_p1;
    sc_signal< sc_lv<8> > tmp_24_fu_615_p4;
    sc_signal< sc_lv<23> > tmp_25_fu_625_p1;
    sc_signal< sc_lv<1> > notrhs1_fu_635_p2;
    sc_signal< sc_lv<1> > notlhs1_fu_629_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_641_p2;
    sc_signal< sc_lv<1> > tmp_28_fu_647_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_596_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_659_p2;
    sc_signal< sc_logic > grp_fu_235_ce;
    sc_signal< sc_logic > grp_fu_240_ce;
    sc_signal< sc_logic > grp_fu_244_ce;
    sc_signal< bool > ap_block_pp0_stage28_00001;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage4_00001;
    sc_signal< bool > ap_block_pp0_stage8_00001;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< sc_lv<34> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< bool > ap_block_pp0_stage19_subdone;
    sc_signal< bool > ap_block_pp0_stage20_subdone;
    sc_signal< bool > ap_block_pp0_stage21_subdone;
    sc_signal< bool > ap_block_pp0_stage22_subdone;
    sc_signal< bool > ap_block_pp0_stage23_subdone;
    sc_signal< bool > ap_block_pp0_stage24_subdone;
    sc_signal< bool > ap_block_pp0_stage25_subdone;
    sc_signal< bool > ap_block_pp0_stage26_subdone;
    sc_signal< bool > ap_block_pp0_stage27_subdone;
    sc_signal< bool > ap_block_pp0_stage28_subdone;
    sc_signal< bool > ap_block_pp0_stage29_subdone;
    sc_signal< bool > ap_block_pp0_stage30_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<34> ap_ST_fsm_state1;
    static const sc_lv<34> ap_ST_fsm_pp0_stage0;
    static const sc_lv<34> ap_ST_fsm_pp0_stage1;
    static const sc_lv<34> ap_ST_fsm_pp0_stage2;
    static const sc_lv<34> ap_ST_fsm_pp0_stage3;
    static const sc_lv<34> ap_ST_fsm_pp0_stage4;
    static const sc_lv<34> ap_ST_fsm_pp0_stage5;
    static const sc_lv<34> ap_ST_fsm_pp0_stage6;
    static const sc_lv<34> ap_ST_fsm_pp0_stage7;
    static const sc_lv<34> ap_ST_fsm_pp0_stage8;
    static const sc_lv<34> ap_ST_fsm_pp0_stage9;
    static const sc_lv<34> ap_ST_fsm_pp0_stage10;
    static const sc_lv<34> ap_ST_fsm_pp0_stage11;
    static const sc_lv<34> ap_ST_fsm_pp0_stage12;
    static const sc_lv<34> ap_ST_fsm_pp0_stage13;
    static const sc_lv<34> ap_ST_fsm_pp0_stage14;
    static const sc_lv<34> ap_ST_fsm_pp0_stage15;
    static const sc_lv<34> ap_ST_fsm_pp0_stage16;
    static const sc_lv<34> ap_ST_fsm_pp0_stage17;
    static const sc_lv<34> ap_ST_fsm_pp0_stage18;
    static const sc_lv<34> ap_ST_fsm_pp0_stage19;
    static const sc_lv<34> ap_ST_fsm_pp0_stage20;
    static const sc_lv<34> ap_ST_fsm_pp0_stage21;
    static const sc_lv<34> ap_ST_fsm_pp0_stage22;
    static const sc_lv<34> ap_ST_fsm_pp0_stage23;
    static const sc_lv<34> ap_ST_fsm_pp0_stage24;
    static const sc_lv<34> ap_ST_fsm_pp0_stage25;
    static const sc_lv<34> ap_ST_fsm_pp0_stage26;
    static const sc_lv<34> ap_ST_fsm_pp0_stage27;
    static const sc_lv<34> ap_ST_fsm_pp0_stage28;
    static const sc_lv<34> ap_ST_fsm_pp0_stage29;
    static const sc_lv<34> ap_ST_fsm_pp0_stage30;
    static const sc_lv<34> ap_ST_fsm_pp0_stage31;
    static const sc_lv<34> ap_ST_fsm_state67;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_42C80000;
    static const sc_lv<10> ap_const_lv10_3E8;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<12> ap_const_lv12_2;
    static const sc_lv<12> ap_const_lv12_3;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<12> ap_const_lv12_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<32> ap_const_lv32_21;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage20();
    void thread_ap_CS_fsm_pp0_stage21();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage24();
    void thread_ap_CS_fsm_pp0_stage25();
    void thread_ap_CS_fsm_pp0_stage26();
    void thread_ap_CS_fsm_pp0_stage27();
    void thread_ap_CS_fsm_pp0_stage28();
    void thread_ap_CS_fsm_pp0_stage29();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage30();
    void thread_ap_CS_fsm_pp0_stage31();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state67();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18();
    void thread_ap_block_pp0_stage18_11001();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage19();
    void thread_ap_block_pp0_stage19_11001();
    void thread_ap_block_pp0_stage19_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage20();
    void thread_ap_block_pp0_stage20_11001();
    void thread_ap_block_pp0_stage20_subdone();
    void thread_ap_block_pp0_stage21();
    void thread_ap_block_pp0_stage21_11001();
    void thread_ap_block_pp0_stage21_subdone();
    void thread_ap_block_pp0_stage22();
    void thread_ap_block_pp0_stage22_11001();
    void thread_ap_block_pp0_stage22_subdone();
    void thread_ap_block_pp0_stage23();
    void thread_ap_block_pp0_stage23_11001();
    void thread_ap_block_pp0_stage23_subdone();
    void thread_ap_block_pp0_stage24_11001();
    void thread_ap_block_pp0_stage24_subdone();
    void thread_ap_block_pp0_stage25();
    void thread_ap_block_pp0_stage25_11001();
    void thread_ap_block_pp0_stage25_subdone();
    void thread_ap_block_pp0_stage26();
    void thread_ap_block_pp0_stage26_11001();
    void thread_ap_block_pp0_stage26_subdone();
    void thread_ap_block_pp0_stage27();
    void thread_ap_block_pp0_stage27_11001();
    void thread_ap_block_pp0_stage27_subdone();
    void thread_ap_block_pp0_stage28();
    void thread_ap_block_pp0_stage28_00001();
    void thread_ap_block_pp0_stage28_11001();
    void thread_ap_block_pp0_stage28_subdone();
    void thread_ap_block_pp0_stage29();
    void thread_ap_block_pp0_stage29_11001();
    void thread_ap_block_pp0_stage29_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage30();
    void thread_ap_block_pp0_stage30_11001();
    void thread_ap_block_pp0_stage30_subdone();
    void thread_ap_block_pp0_stage31();
    void thread_ap_block_pp0_stage31_11001();
    void thread_ap_block_pp0_stage31_subdone();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_00001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_00001();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state17_pp0_stage15_iter0();
    void thread_ap_block_state18_pp0_stage16_iter0();
    void thread_ap_block_state19_pp0_stage17_iter0();
    void thread_ap_block_state20_pp0_stage18_iter0();
    void thread_ap_block_state21_pp0_stage19_iter0();
    void thread_ap_block_state22_pp0_stage20_iter0();
    void thread_ap_block_state23_pp0_stage21_iter0();
    void thread_ap_block_state24_pp0_stage22_iter0();
    void thread_ap_block_state25_pp0_stage23_iter0();
    void thread_ap_block_state26_pp0_stage24_iter0();
    void thread_ap_block_state27_pp0_stage25_iter0();
    void thread_ap_block_state28_pp0_stage26_iter0();
    void thread_ap_block_state29_pp0_stage27_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage28_iter0();
    void thread_ap_block_state31_pp0_stage29_iter0();
    void thread_ap_block_state32_pp0_stage30_iter0();
    void thread_ap_block_state33_pp0_stage31_iter0();
    void thread_ap_block_state34_pp0_stage0_iter1();
    void thread_ap_block_state35_pp0_stage1_iter1();
    void thread_ap_block_state36_pp0_stage2_iter1();
    void thread_ap_block_state37_pp0_stage3_iter1();
    void thread_ap_block_state38_pp0_stage4_iter1();
    void thread_ap_block_state39_pp0_stage5_iter1();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage6_iter1();
    void thread_ap_block_state41_pp0_stage7_iter1();
    void thread_ap_block_state42_pp0_stage8_iter1();
    void thread_ap_block_state43_pp0_stage9_iter1();
    void thread_ap_block_state44_pp0_stage10_iter1();
    void thread_ap_block_state45_pp0_stage11_iter1();
    void thread_ap_block_state46_pp0_stage12_iter1();
    void thread_ap_block_state47_pp0_stage13_iter1();
    void thread_ap_block_state48_pp0_stage14_iter1();
    void thread_ap_block_state49_pp0_stage15_iter1();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state50_pp0_stage16_iter1();
    void thread_ap_block_state51_pp0_stage17_iter1();
    void thread_ap_block_state52_pp0_stage18_iter1();
    void thread_ap_block_state53_pp0_stage19_iter1();
    void thread_ap_block_state54_pp0_stage20_iter1();
    void thread_ap_block_state55_pp0_stage21_iter1();
    void thread_ap_block_state56_pp0_stage22_iter1();
    void thread_ap_block_state57_pp0_stage23_iter1();
    void thread_ap_block_state58_pp0_stage24_iter1();
    void thread_ap_block_state59_pp0_stage25_iter1();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state60_pp0_stage26_iter1();
    void thread_ap_block_state61_pp0_stage27_iter1();
    void thread_ap_block_state62_pp0_stage28_iter1();
    void thread_ap_block_state63_pp0_stage29_iter1();
    void thread_ap_block_state64_pp0_stage30_iter1();
    void thread_ap_block_state65_pp0_stage31_iter1();
    void thread_ap_block_state66_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_216_p4();
    void thread_ap_ready();
    void thread_count_1_fu_672_p2();
    void thread_data0_address();
    void thread_data0_dataout();
    void thread_data0_req_din();
    void thread_data0_req_write();
    void thread_data0_rsp_read();
    void thread_data0_size();
    void thread_data1_address();
    void thread_data1_dataout();
    void thread_data1_req_din();
    void thread_data1_req_write();
    void thread_data1_rsp_read();
    void thread_data1_size();
    void thread_data2_addr_1_read_read_fu_195_p2();
    void thread_data2_addr_3_read_read_fu_207_p2();
    void thread_data2_address();
    void thread_data2_dataout();
    void thread_data2_req_din();
    void thread_data2_req_write();
    void thread_data2_rsp_read();
    void thread_data2_size();
    void thread_exitcond1_fu_336_p2();
    void thread_grp_fu_235_ce();
    void thread_grp_fu_235_p0();
    void thread_grp_fu_235_p1();
    void thread_grp_fu_240_ce();
    void thread_grp_fu_240_p0();
    void thread_grp_fu_240_p1();
    void thread_grp_fu_244_ce();
    void thread_grp_fu_244_p0();
    void thread_grp_fu_244_p1();
    void thread_grp_fu_256_p0();
    void thread_i_1_fu_342_p2();
    void thread_notlhs1_fu_629_p2();
    void thread_notlhs6_fu_490_p2();
    void thread_notlhs8_fu_580_p2();
    void thread_notlhs_fu_449_p2();
    void thread_notrhs1_fu_635_p2();
    void thread_notrhs7_fu_496_p2();
    void thread_notrhs9_fu_586_p2();
    void thread_notrhs_fu_455_p2();
    void thread_tempVal_3_1_to_int_fu_472_p1();
    void thread_tempVal_3_2_to_int_fu_562_p1();
    void thread_tempVal_3_3_to_int_fu_611_p1();
    void thread_tempVal_3_to_int_fu_431_p1();
    void thread_tmp_10_fu_461_p2();
    void thread_tmp_13_fu_467_p2();
    void thread_tmp_14_fu_476_p4();
    void thread_tmp_15_fu_486_p1();
    void thread_tmp_16_fu_502_p2();
    void thread_tmp_18_fu_508_p2();
    void thread_tmp_19_fu_566_p4();
    void thread_tmp_1_4_fu_388_p2();
    void thread_tmp_20_fu_576_p1();
    void thread_tmp_21_fu_592_p2();
    void thread_tmp_23_1_fu_529_p1();
    void thread_tmp_23_2_fu_552_p1();
    void thread_tmp_23_3_fu_601_p1();
    void thread_tmp_23_fu_596_p2();
    void thread_tmp_24_fu_615_p4();
    void thread_tmp_25_1_fu_540_p2();
    void thread_tmp_25_2_fu_546_p2();
    void thread_tmp_25_cast1_fu_525_p1();
    void thread_tmp_25_fu_625_p1();
    void thread_tmp_25_s_fu_519_p2();
    void thread_tmp_26_fu_641_p2();
    void thread_tmp_28_fu_647_p2();
    void thread_tmp_29_fu_513_p2();
    void thread_tmp_2_1_fu_377_p1();
    void thread_tmp_2_2_fu_393_p1();
    void thread_tmp_2_3_fu_409_p1();
    void thread_tmp_2_5_fu_404_p2();
    void thread_tmp_2_fu_356_p1();
    void thread_tmp_30_fu_653_p2();
    void thread_tmp_31_fu_659_p2();
    void thread_tmp_3_fu_420_p1();
    void thread_tmp_4_fu_445_p1();
    void thread_tmp_5_fu_435_p4();
    void thread_tmp_fu_348_p3();
    void thread_tmp_s_6_fu_663_p3();
    void thread_tmp_s_fu_372_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
