01874fb2a3e6 ("clk: vc5: Use regmap_{set,clear}_bits() where appropriate")
cc3237827a21 ("clk: vc5: Check IO access results")
d83e561d43bc ("clk: vc5: Add properties for configuring SD/OE behavior")
fc336ae622df ("clk: vc5: fix output disabling when enabling a FOD")
f3d661d6b441 ("clk: vc5: Add support for optional load capacitance")
260249f929e8 ("clk: vc5: Enable addition output configurations of the Versaclock")
f491276a5168 ("clk: vc5: Allow Versaclock driver to support multiple instances")
2bda748e6ad8 ("clk: vc5: Add support for IDT VersaClock 5P49V6965")
