// Seed: 789141565
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output wire id_3,
    output wand id_4,
    input wire id_5,
    output wor id_6,
    input tri id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    output tri1 id_11
);
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output supply1 id_3
);
  always_latch @(posedge -1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0
  );
endmodule
