#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar  7 00:38:00 2025
# Process ID         : 20284
# Current directory  : E:/Learing Doc/github/alu_homework
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent8120 E:\Learing Doc\github\alu_homework\alu.xpr
# Log file           : E:/Learing Doc/github/alu_homework/vivado.log
# Journal file       : E:/Learing Doc/github/alu_homework\vivado.jou
# Running On         : LAPTOP-B446I18T
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16890 MB
# Swap memory        : 10737 MB
# Total Virtual      : 27628 MB
# Available Virtual  : 8296 MB
#-----------------------------------------------------------
start_gui
open_project {E:/Learing Doc/github/alu_homework/alu.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Learing Doc/github/alu_homework/alu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.762 ; gain = 109.578
update_compile_order -fileset sources_1
synth_design -top adder -part xc7a200tfbg676-2 -lint 
Command: synth_design -top adder -part xc7a200tfbg676-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30276
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1713.746 ; gain = 446.711
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/adder.v:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1819.770 ; gain = 552.734
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar  7 00:40:52 2025
| Host         : LAPTOP-B446I18T running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1819.770 ; gain = 552.734
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1819.770 ; gain = 552.734
synth_design -top adder -part xc7a200tfbg676-2 -lint 
Command: synth_design -top adder -part xc7a200tfbg676-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1829.559 ; gain = 9.789
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/adder.v:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.930 ; gain = 12.160
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar  7 00:41:22 2025
| Host         : LAPTOP-B446I18T running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.930 ; gain = 12.160
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.930 ; gain = 12.160
reset_run synth_1
launch_runs synth_1 -jobs 10
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:39]
WARNING: [HDL 9-3756] overwriting previous definition of module 'multiply' [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/2_multiply/multiply.v:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/../32bit_adder/32bit_adder.v:1]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/../32bit_adder/32bit_adder.v:16]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'multiply()' found in library 'xil_defaultlib'
Duplicate found at line 8 of file E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu.v
	(Active) Duplicate found at line 8 of file E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/2_multiply/multiply.v
[Fri Mar  7 00:41:29 2025] Launched synth_1...
Run output will be captured here: E:/Learing Doc/github/alu_homework/alu.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 10
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:39]
WARNING: [HDL 9-3756] overwriting previous definition of module 'multiply' [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/2_multiply/multiply.v:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '1' [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/../32bit_adder/32bit_adder.v:1]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/../32bit_adder/32bit_adder.v:16]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'multiply()' found in library 'xil_defaultlib'
Duplicate found at line 8 of file E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu.v
	(Active) Duplicate found at line 8 of file E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/2_multiply/multiply.v
[Fri Mar  7 00:41:36 2025] Launched synth_1...
Run output will be captured here: E:/Learing Doc/github/alu_homework/alu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Mar  7 00:43:35 2025] Launched impl_1...
Run output will be captured here: E:/Learing Doc/github/alu_homework/alu.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1879.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1936.008 ; gain = 0.129
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2530.805 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2530.805 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2530.805 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.805 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2530.805 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2530.805 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2530.805 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.941 ; gain = 1026.012
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Mar  7 00:46:58 2025] Launched impl_1...
Run output will be captured here: E:/Learing Doc/github/alu_homework/alu.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 00:51:07 2025...
