

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-3860d9b353b66e89e1a9ca14f6569fffcf247a15_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      2 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
47c178a1b471e4826763120c0e577f9d  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_tjxaiM
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_pmSPpf"
Running: cat _ptx_pmSPpf | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_xwTwxI
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_xwTwxI --output-file  /dev/null 2> _ptx_pmSPpfinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_pmSPpf _ptx2_xwTwxI _ptx_pmSPpfinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 517904
gpu_sim_insn = 103760320
gpu_ipc =     200.3466
gpu_tot_sim_cycle = 740054
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     140.2064
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 69893
gpu_stall_icnt2sh    = 401302
partiton_reqs_in_parallel = 11323995
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.8650
partiton_level_parallism_total  =      15.3016
partiton_reqs_in_parallel_util = 11323995
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 517454
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.8841
partiton_level_parallism_util_total  =      21.8841
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      20.7238 GB/Sec
L2_BW_total  =      14.5029 GB/Sec
gpu_total_sim_rate=66342

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8693
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924931
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2181, 2827, 2832, 2824, 2831, 2823, 2830, 2265, 2511, 3135, 3143, 3136, 3142, 3134, 3139, 2511, 2256, 2820, 2823, 2820, 2823, 2819, 2828, 2259, 2507, 3132, 3140, 3135, 3139, 2992, 2998, 2434, 2263, 2829, 2830, 2826, 2834, 2687, 2691, 2189, 2261, 2828, 2833, 2827, 2833, 2827, 2833, 2266, 2265, 2832, 2835, 2830, 2837, 2684, 2689, 2185, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 135298
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 72964
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 57448
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:166567	W0_Idle:4685152	W0_Scoreboard:20938392	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 473 
maxdqlatency = 0 
maxmflatency = 29554 
averagemflatency = 14647 
max_icnt2mem_latency = 29191 
max_icnt2sh_latency = 740053 
mrq_lat_table:10337 	1124 	1145 	2590 	4167 	6178 	6821 	10567 	7012 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16532 	5544 	0 	0 	0 	4719 	19224 	66853 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11808 	627 	17 	0 	9912 	76 	0 	0 	0 	0 	5769 	20755 	64272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12934 	32832 	33263 	5869 	829 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13568 	13568 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	13 	0 	2 	2 	3 	66 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        70        68        70        63        66        67        70        67        70        60        60        68        70        58        62 
dram[1]:        68        70        68        70        64        65        66        69        68        70        60        62        68        68        56        55 
dram[2]:        68        70        68        70        64        66        68        69        68        69        58        62        67        70        56        58 
dram[3]:        68        70        68        70        64        65        67        70        68        70        60        60        67        69        54        57 
dram[4]:        68        70        68        70        64        66        67        69        68        70        60        62        67        68        56        56 
dram[5]:        68        70        68        70        63        66        68        70        67        70        63        66        66        68        55        58 
dram[6]:        68        70        68        70        60        60        67        70        68        69        64        65        68        70        55        56 
dram[7]:        68        70        68        70        60        62        67        69        66        68        64        66        68        70        56        57 
dram[8]:        68        70        68        70        58        62        67        70        66        70        64        65        66        69        54        58 
dram[9]:        68        70        68        70        60        60        66        68        68        69        64        66        68        70        56        55 
dram[10]:        68        70        68        70        60        62        68        69        66        67        63        66        68        70        56        58 
maximum service time to same row:
dram[0]:    105651    105117     99309     99371    105096    105014    104587    104569    115908    115903     94434     94485     96370     96370    126569    126517 
dram[1]:    105129    105067     99373     99436    105106    104984    104578    104593    115918    115910     94542     94540     96368     96362    126519    126636 
dram[2]:    105249    105898     99374     99404    105116    105003    104583    104450    115908    115906     94544     94570     96368     96373    126595    126623 
dram[3]:    105647    105113     99408     99878    105095    105011    104558    104580    115906    115915     94559     94561     96373     96371    126599    126601 
dram[4]:    105107    105063     99424     99437    105107    104996    104590    104593    115915    115910     94618     94613     96364     96365    126654    126636 
dram[5]:    105249    105896     99371     99403    105115    105010    104617    104551    127351    127391     94572     94741    118857    118918    126657    126622 
dram[6]:    105649    105061     99404     99877    105076    105008    104561    104606    127412    127432     94599     94636    118930    118932    126630    126698 
dram[7]:    104042    104960     99316     99405    105109    105000    104605    104606    127437    127423     94616     94619    118920    119037    126648    126571 
dram[8]:    105249    105896     99311     99374    105115    105012    104586    104535    115908    115902     94436     94488     96374     96372    126572    126511 
dram[9]:    105660    105069     99371     99798    105123    105010    104552    104601    115908    115914     94542     94541     96369     96374    126522    126698 
dram[10]:    105244    105886     99315     99405    105115    105001    104583    104599    115916    115908     94540     94570     96370     96371    126601    126569 
average row accesses per activate:
dram[0]: 26.909090 27.090910 24.333334 24.916666 18.000000 18.375000 28.000000 28.400000 20.500000 21.083334 15.705882 15.588235 23.583334 24.250000 22.615385 23.230770 
dram[1]: 26.545454 27.363636 24.583334 24.833334 17.750000 18.312500 28.299999 28.500000 20.750000 21.250000 15.647058 15.823529 23.583334 24.083334 22.692308 23.000000 
dram[2]: 26.636364 27.000000 24.500000 25.000000 17.875000 18.375000 28.400000 28.799999 20.833334 21.250000 15.647058 15.941176 23.333334 24.416666 22.538462 22.923077 
dram[3]: 26.727272 27.272728 24.500000 25.166666 17.937500 18.500000 28.100000 28.500000 20.750000 21.250000 15.823529 15.764706 23.416666 24.083334 22.461538 23.076923 
dram[4]: 26.545454 27.181818 24.583334 24.833334 17.937500 18.312500 28.299999 28.500000 20.916666 21.333334 15.647058 15.705882 23.500000 24.083334 21.071428 21.428572 
dram[5]: 26.727272 26.909090 24.500000 25.000000 18.062500 18.437500 28.200001 28.600000 20.500000 21.416666 15.764706 16.000000 23.250000 24.166666 21.000000 21.500000 
dram[6]: 26.727272 27.272728 24.333334 24.916666 18.000000 18.562500 28.100000 28.400000 20.833334 20.916666 15.882353 15.941176 23.583334 24.250000 21.000000 21.571428 
dram[7]: 26.727272 27.272728 24.583334 24.833334 18.000000 18.437500 28.200001 28.500000 20.500000 21.083334 15.941176 16.000000 23.666666 24.333334 21.071428 21.357143 
dram[8]: 26.818182 27.000000 24.333334 24.916666 18.062500 18.437500 27.900000 28.400000 20.416666 21.250000 15.882353 15.941176 23.583334 24.333334 20.928572 21.500000 
dram[9]: 26.636364 27.363636 24.416666 24.833334 17.812500 18.437500 28.100000 28.400000 20.500000 20.833334 15.882353 15.941176 23.666666 24.416666 21.071428 21.500000 
dram[10]: 26.545454 27.090910 24.583334 25.000000 17.812500 18.250000 28.200001 28.600000 20.166666 20.750000 15.823529 16.058823 23.750000 24.416666 20.928572 22.923077 
average row locality = 49941/2279 = 21.913559
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       139       139       128       128       130       130       144       144       144       144 
dram[1]:       144       144       144       144       144       144       139       139       128       128       131       131       144       144       144       144 
dram[2]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[3]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[4]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[5]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[6]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[7]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[8]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[9]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[10]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2236/2234 = 1.00
number of total write accesses:
dram[0]:       151       154       148       155       144       150       141       145       118       125       137       135       139       147       150       158 
dram[1]:       148       157       151       154       140       149       144       146       121       127       135       138       139       145       151       155 
dram[2]:       149       153       150       156       142       150       146       150       122       127       135       140       136       149       149       154 
dram[3]:       150       156       150       158       143       152       143       147       121       127       138       137       137       145       148       156 
dram[4]:       148       155       151       154       143       149       145       147       123       128       135       136       138       145       150       155 
dram[5]:       150       152       150       156       145       151       144       148       118       129       137       141       135       146       149       156 
dram[6]:       150       156       148       155       144       153       143       146       122       123       139       140       139       147       149       157 
dram[7]:       150       156       151       154       144       151       144       147       118       125       140       141       140       148       150       154 
dram[8]:       151       153       148       155       145       151       141       146       117       127       139       140       139       148       148       156 
dram[9]:       149       157       149       154       141       151       143       146       118       122       139       140       140       149       150       156 
dram[10]:       148       154       151       156       141       148       144       148       114       121       138       142       141       149       148       154 
total reads: 25351
bank skew: 158/114 = 1.39
chip skew: 2313/2297 = 1.01
average mf latency per bank:
dram[0]:      32455     32661     33504     33649     35109     34863     33595     33747     34728     34558     30515     31201     32518     32315     31903     31955
dram[1]:      32643     32446     33395     33770     35283     35057     33461     33594     34702     34136     31424     31667     32362     32347     31866     31945
dram[2]:      32669     32828     33348     33632     35200     34515     33502     34072     34193     34045     31191     31588     32675     32229     31944     32024
dram[3]:      32225     32139     33599     33460     34530     34271     34274     34129     34432     34245     30768     31494     32636     32284     32030     32037
dram[4]:      32115     32023     33460     33721     35079     35136     33725     33881     34044     33700     31202     31493     32170     32172     32533     32587
dram[5]:      32149     32490     33162     33444     34997     34702     33586     33834     34503     33779     31494     31810     32544     32320     32616     32617
dram[6]:      32246     32477     33322     33347     35275     35078     33510     33516     33881     34231     31470     32121     32136     31779     32650     32483
dram[7]:      32833     33068     32996     33314     35445     35116     33327     33512     34577     34081     31140     31481     31820     31702     32434     32391
dram[8]:      33237     33409     33198     33452     34991     34696     33506     33660     34552     33970     31163     31498     32333     32211     32179     32054
dram[9]:      33087     32863     33327     33521     35205     34868     33451     33455     34764     34579     31271     31899     32126     31709     32319     32344
dram[10]:      32873     32911     32774     32976     35935     35545     32721     32979     35311     34783     31077     31384     31888     31911     32416     32225
maximum mf latency per bank:
dram[0]:      29479     29478     21875     21939     29135     29147     29427     29437     29431     29410     29429     29416     29406     29452     29438     29454
dram[1]:      29444     29444     21809     21839     29159     29173     29415     29420     29421     29407     29411     29417     29421     29398     29439     29454
dram[2]:      29428     29467     21773     21850     29143     29146     29417     29404     29419     29428     29420     29413     29426     29554     29426     29447
dram[3]:      29439     29454     21784     21840     29170     29164     29422     29417     29430     29442     29425     29434     29423     29465     29417     29430
dram[4]:      29452     29438     21789     21784     29173     29213     29420     29430     29419     29450     29416     29429     29416     29429     29432     29441
dram[5]:      29426     29458     21817     21776     29182     29216     29418     29417     29415     29433     29430     29418     29427     29422     29410     29438
dram[6]:      29429     29517     21769     21846     29185     29211     29415     29431     29416     29450     29431     29441     29431     29420     29425     29466
dram[7]:      29423     29487     21819     21823     29179     29185     29426     29490     29419     29429     29451     29441     29390     29392     29444     29459
dram[8]:      29427     29502     21791     21889     29160     29207     29416     29426     29399     29405     29446     29434     29395     29377     29418     29438
dram[9]:      29457     29493     21777     21870     29163     29190     29424     29484     29407     29430     29428     29428     29404     29407     29476     29500
dram[10]:      29428     29474     21757     21841     29163     29151     29424     29446     29413     29420     29433     29434     29427     29418     29431     29487
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961670 n_nop=947659 n_act=207 n_pre=191 n_req=4532 n_rd=8940 n_write=4673 bw_util=0.02831
n_activity=38251 dram_eff=0.7118
bk0: 580a 956716i bk1: 576a 955999i bk2: 576a 956724i bk3: 576a 955986i bk4: 576a 956558i bk5: 576a 955845i bk6: 556a 956820i bk7: 556a 956270i bk8: 512a 957168i bk9: 512a 956536i bk10: 520a 957038i bk11: 520a 956677i bk12: 576a 956818i bk13: 576a 956147i bk14: 576a 956811i bk15: 576a 956169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.924177
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961670 n_nop=947668 n_act=206 n_pre=190 n_req=4536 n_rd=8944 n_write=4662 bw_util=0.0283
n_activity=38300 dram_eff=0.7105
bk0: 576a 956600i bk1: 576a 955949i bk2: 576a 956685i bk3: 576a 955925i bk4: 576a 956649i bk5: 576a 955842i bk6: 556a 956834i bk7: 556a 956329i bk8: 512a 957050i bk9: 512a 956668i bk10: 524a 957172i bk11: 524a 956611i bk12: 576a 956880i bk13: 576a 956241i bk14: 576a 956828i bk15: 576a 956103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.924183
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961670 n_nop=947662 n_act=206 n_pre=190 n_req=4542 n_rd=8936 n_write=4676 bw_util=0.02831
n_activity=38178 dram_eff=0.7131
bk0: 576a 956702i bk1: 576a 955995i bk2: 576a 956649i bk3: 576a 955873i bk4: 576a 956596i bk5: 576a 955834i bk6: 552a 956919i bk7: 552a 956186i bk8: 512a 957180i bk9: 512a 956830i bk10: 524a 957066i bk11: 524a 956651i bk12: 576a 956877i bk13: 576a 956162i bk14: 576a 956714i bk15: 576a 956177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.916095
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961670 n_nop=947646 n_act=206 n_pre=190 n_req=4542 n_rd=8936 n_write=4692 bw_util=0.02834
n_activity=38103 dram_eff=0.7153
bk0: 576a 956769i bk1: 576a 956033i bk2: 576a 956709i bk3: 576a 956031i bk4: 576a 956632i bk5: 576a 956083i bk6: 552a 956924i bk7: 552a 956342i bk8: 512a 957151i bk9: 512a 956485i bk10: 524a 957010i bk11: 524a 956796i bk12: 576a 956774i bk13: 576a 956158i bk14: 576a 956812i bk15: 576a 956149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.928819
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961670 n_nop=947664 n_act=208 n_pre=192 n_req=4538 n_rd=8944 n_write=4662 bw_util=0.0283
n_activity=38603 dram_eff=0.7049
bk0: 576a 956656i bk1: 576a 956005i bk2: 576a 956695i bk3: 576a 956064i bk4: 576a 956540i bk5: 576a 955997i bk6: 552a 956940i bk7: 552a 956340i bk8: 512a 957233i bk9: 512a 956637i bk10: 524a 957190i bk11: 524a 956774i bk12: 576a 956903i bk13: 576a 956191i bk14: 580a 956836i bk15: 580a 956127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.925427
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961670 n_nop=947652 n_act=208 n_pre=192 n_req=4543 n_rd=8944 n_write=4674 bw_util=0.02832
n_activity=38420 dram_eff=0.7089
bk0: 576a 956808i bk1: 576a 956053i bk2: 576a 956806i bk3: 576a 955941i bk4: 576a 956582i bk5: 576a 955872i bk6: 552a 957003i bk7: 552a 956300i bk8: 512a 957228i bk9: 512a 956556i bk10: 524a 957230i bk11: 524a 956664i bk12: 576a 956683i bk13: 576a 956203i bk14: 580a 956868i bk15: 580a 956200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.92328
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961670 n_nop=947634 n_act=208 n_pre=192 n_req=4547 n_rd=8944 n_write=4692 bw_util=0.02836
n_activity=38444 dram_eff=0.7094
bk0: 576a 956691i bk1: 576a 956016i bk2: 576a 956786i bk3: 576a 955917i bk4: 576a 956488i bk5: 576a 955933i bk6: 552a 956871i bk7: 552a 956397i bk8: 512a 957032i bk9: 512a 956631i bk10: 524a 957212i bk11: 524a 956748i bk12: 576a 956843i bk13: 576a 956068i bk14: 580a 956842i bk15: 580a 956257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.922354
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961670 n_nop=947641 n_act=208 n_pre=192 n_req=4549 n_rd=8944 n_write=4685 bw_util=0.02834
n_activity=38373 dram_eff=0.7103
bk0: 576a 956597i bk1: 576a 955971i bk2: 576a 956642i bk3: 576a 955921i bk4: 576a 956669i bk5: 576a 955891i bk6: 552a 956845i bk7: 552a 956275i bk8: 512a 957190i bk9: 512a 956591i bk10: 524a 957238i bk11: 524a 956744i bk12: 576a 956761i bk13: 576a 956091i bk14: 580a 956735i bk15: 580a 955958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.92443
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961670 n_nop=947646 n_act=208 n_pre=192 n_req=4540 n_rd=8944 n_write=4680 bw_util=0.02833
n_activity=38273 dram_eff=0.7119
bk0: 576a 956715i bk1: 576a 956002i bk2: 576a 956691i bk3: 576a 955929i bk4: 576a 956420i bk5: 576a 955603i bk6: 552a 956878i bk7: 552a 956228i bk8: 512a 956995i bk9: 512a 956440i bk10: 524a 957267i bk11: 524a 956755i bk12: 576a 956761i bk13: 576a 955965i bk14: 580a 956882i bk15: 580a 956020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.934654
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961670 n_nop=947657 n_act=208 n_pre=192 n_req=4540 n_rd=8944 n_write=4669 bw_util=0.02831
n_activity=38285 dram_eff=0.7111
bk0: 576a 956590i bk1: 576a 955905i bk2: 576a 956550i bk3: 576a 955984i bk4: 576a 956545i bk5: 576a 955749i bk6: 552a 956918i bk7: 552a 956443i bk8: 512a 957116i bk9: 512a 956606i bk10: 524a 957016i bk11: 524a 956744i bk12: 576a 956688i bk13: 576a 956061i bk14: 580a 956593i bk15: 580a 955925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.927029
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961670 n_nop=947682 n_act=207 n_pre=191 n_req=4532 n_rd=8940 n_write=4650 bw_util=0.02826
n_activity=38315 dram_eff=0.7094
bk0: 576a 956501i bk1: 576a 955888i bk2: 576a 956597i bk3: 576a 955807i bk4: 576a 956565i bk5: 576a 955924i bk6: 552a 956884i bk7: 552a 956171i bk8: 512a 957343i bk9: 512a 956687i bk10: 524a 957212i bk11: 524a 956660i bk12: 576a 956868i bk13: 576a 956186i bk14: 580a 956749i bk15: 576a 956143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.922443

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5094, Miss = 1118, Miss_rate = 0.219, Pending_hits = 3069, Reservation_fails = 0
L2_cache_bank[1]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 3324, Reservation_fails = 0
L2_cache_bank[2]: Access = 5049, Miss = 1118, Miss_rate = 0.221, Pending_hits = 3092, Reservation_fails = 0
L2_cache_bank[3]: Access = 5215, Miss = 1118, Miss_rate = 0.214, Pending_hits = 3380, Reservation_fails = 0
L2_cache_bank[4]: Access = 5040, Miss = 1117, Miss_rate = 0.222, Pending_hits = 3050, Reservation_fails = 0
L2_cache_bank[5]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 3350, Reservation_fails = 0
L2_cache_bank[6]: Access = 5043, Miss = 1117, Miss_rate = 0.221, Pending_hits = 3032, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 3354, Reservation_fails = 0
L2_cache_bank[8]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 3120, Reservation_fails = 0
L2_cache_bank[9]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 3409, Reservation_fails = 0
L2_cache_bank[10]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 3070, Reservation_fails = 0
L2_cache_bank[11]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 3401, Reservation_fails = 0
L2_cache_bank[12]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 3094, Reservation_fails = 0
L2_cache_bank[13]: Access = 5245, Miss = 1118, Miss_rate = 0.213, Pending_hits = 3398, Reservation_fails = 0
L2_cache_bank[14]: Access = 5072, Miss = 1118, Miss_rate = 0.220, Pending_hits = 3114, Reservation_fails = 0
L2_cache_bank[15]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 3401, Reservation_fails = 0
L2_cache_bank[16]: Access = 5065, Miss = 1118, Miss_rate = 0.221, Pending_hits = 3077, Reservation_fails = 0
L2_cache_bank[17]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 3388, Reservation_fails = 0
L2_cache_bank[18]: Access = 5075, Miss = 1118, Miss_rate = 0.220, Pending_hits = 3098, Reservation_fails = 0
L2_cache_bank[19]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 3400, Reservation_fails = 0
L2_cache_bank[20]: Access = 5070, Miss = 1118, Miss_rate = 0.221, Pending_hits = 3107, Reservation_fails = 0
L2_cache_bank[21]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 3363, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 71091
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15733
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1785
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.0649
	minimum = 6
	maximum = 295
Network latency average = 18.3062
	minimum = 6
	maximum = 242
Slowest packet = 90951
Flit latency average = 17.041
	minimum = 6
	maximum = 241
Slowest flit = 195070
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00437287
	minimum = 0.00355182 (at node 7)
	maximum = 0.00506369 (at node 41)
Accepted packet rate average = 0.00437287
	minimum = 0.00355182 (at node 7)
	maximum = 0.00506369 (at node 41)
Injected flit rate average = 0.00934739
	minimum = 0.00526643 (at node 7)
	maximum = 0.0141378 (at node 41)
Accepted flit rate average= 0.00934739
	minimum = 0.00729094 (at node 32)
	maximum = 0.0112251 (at node 6)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.0649 (1 samples)
	minimum = 6 (1 samples)
	maximum = 295 (1 samples)
Network latency average = 18.3062 (1 samples)
	minimum = 6 (1 samples)
	maximum = 242 (1 samples)
Flit latency average = 17.041 (1 samples)
	minimum = 6 (1 samples)
	maximum = 241 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00437287 (1 samples)
	minimum = 0.00355182 (1 samples)
	maximum = 0.00506369 (1 samples)
Accepted packet rate average = 0.00437287 (1 samples)
	minimum = 0.00355182 (1 samples)
	maximum = 0.00506369 (1 samples)
Injected flit rate average = 0.00934739 (1 samples)
	minimum = 0.00526643 (1 samples)
	maximum = 0.0141378 (1 samples)
Accepted flit rate average = 0.00934739 (1 samples)
	minimum = 0.00729094 (1 samples)
	maximum = 0.0112251 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 4 sec (1564 sec)
gpgpu_simulation_rate = 66342 (inst/sec)
gpgpu_simulation_rate = 473 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 3920 Tlb_hit: 372 Tlb_miss: 3548 Tlb_hit_rate: 0.094898
Shader1: Tlb_access: 4208 Tlb_hit: 464 Tlb_miss: 3744 Tlb_hit_rate: 0.110266
Shader2: Tlb_access: 4020 Tlb_hit: 290 Tlb_miss: 3730 Tlb_hit_rate: 0.072139
Shader3: Tlb_access: 4352 Tlb_hit: 320 Tlb_miss: 4032 Tlb_hit_rate: 0.073529
Shader4: Tlb_access: 4260 Tlb_hit: 446 Tlb_miss: 3814 Tlb_hit_rate: 0.104695
Shader5: Tlb_access: 3940 Tlb_hit: 438 Tlb_miss: 3502 Tlb_hit_rate: 0.111168
Shader6: Tlb_access: 4096 Tlb_hit: 580 Tlb_miss: 3516 Tlb_hit_rate: 0.141602
Shader7: Tlb_access: 3664 Tlb_hit: 60 Tlb_miss: 3604 Tlb_hit_rate: 0.016376
Shader8: Tlb_access: 3928 Tlb_hit: 560 Tlb_miss: 3368 Tlb_hit_rate: 0.142566
Shader9: Tlb_access: 4176 Tlb_hit: 428 Tlb_miss: 3748 Tlb_hit_rate: 0.102490
Shader10: Tlb_access: 3728 Tlb_hit: 184 Tlb_miss: 3544 Tlb_hit_rate: 0.049356
Shader11: Tlb_access: 4176 Tlb_hit: 550 Tlb_miss: 3626 Tlb_hit_rate: 0.131705
Shader12: Tlb_access: 3968 Tlb_hit: 482 Tlb_miss: 3486 Tlb_hit_rate: 0.121472
Shader13: Tlb_access: 4008 Tlb_hit: 628 Tlb_miss: 3380 Tlb_hit_rate: 0.156687
Shader14: Tlb_access: 4164 Tlb_hit: 364 Tlb_miss: 3800 Tlb_hit_rate: 0.087416
Shader15: Tlb_access: 4036 Tlb_hit: 422 Tlb_miss: 3614 Tlb_hit_rate: 0.104559
Shader16: Tlb_access: 3896 Tlb_hit: 556 Tlb_miss: 3340 Tlb_hit_rate: 0.142710
Shader17: Tlb_access: 3872 Tlb_hit: 224 Tlb_miss: 3648 Tlb_hit_rate: 0.057851
Shader18: Tlb_access: 4200 Tlb_hit: 570 Tlb_miss: 3630 Tlb_hit_rate: 0.135714
Shader19: Tlb_access: 4148 Tlb_hit: 504 Tlb_miss: 3644 Tlb_hit_rate: 0.121504
Shader20: Tlb_access: 4060 Tlb_hit: 306 Tlb_miss: 3754 Tlb_hit_rate: 0.075369
Shader21: Tlb_access: 3864 Tlb_hit: 606 Tlb_miss: 3258 Tlb_hit_rate: 0.156832
Shader22: Tlb_access: 4036 Tlb_hit: 482 Tlb_miss: 3554 Tlb_hit_rate: 0.119425
Shader23: Tlb_access: 3868 Tlb_hit: 582 Tlb_miss: 3286 Tlb_hit_rate: 0.150465
Shader24: Tlb_access: 4008 Tlb_hit: 470 Tlb_miss: 3538 Tlb_hit_rate: 0.117265
Shader25: Tlb_access: 4092 Tlb_hit: 344 Tlb_miss: 3748 Tlb_hit_rate: 0.084066
Shader26: Tlb_access: 4252 Tlb_hit: 526 Tlb_miss: 3726 Tlb_hit_rate: 0.123706
Shader27: Tlb_access: 3876 Tlb_hit: 274 Tlb_miss: 3602 Tlb_hit_rate: 0.070691
Tlb_tot_access: 112816 Tlb_tot_hit: 12032, Tlb_tot_miss: 100784, Tlb_tot_hit_rate: 0.106652
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 588 Tlb_invalidate: 184 Tlb_evict: 0 Tlb_page_evict: 184
Shader1: Tlb_validate: 566 Tlb_invalidate: 178 Tlb_evict: 0 Tlb_page_evict: 178
Shader2: Tlb_validate: 670 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader3: Tlb_validate: 612 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader4: Tlb_validate: 638 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader5: Tlb_validate: 510 Tlb_invalidate: 156 Tlb_evict: 0 Tlb_page_evict: 156
Shader6: Tlb_validate: 648 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader7: Tlb_validate: 524 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader8: Tlb_validate: 666 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader9: Tlb_validate: 652 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader10: Tlb_validate: 674 Tlb_invalidate: 216 Tlb_evict: 0 Tlb_page_evict: 216
Shader11: Tlb_validate: 620 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader12: Tlb_validate: 556 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader13: Tlb_validate: 656 Tlb_invalidate: 210 Tlb_evict: 0 Tlb_page_evict: 210
Shader14: Tlb_validate: 566 Tlb_invalidate: 178 Tlb_evict: 0 Tlb_page_evict: 178
Shader15: Tlb_validate: 556 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader16: Tlb_validate: 610 Tlb_invalidate: 192 Tlb_evict: 0 Tlb_page_evict: 192
Shader17: Tlb_validate: 628 Tlb_invalidate: 198 Tlb_evict: 0 Tlb_page_evict: 198
Shader18: Tlb_validate: 534 Tlb_invalidate: 166 Tlb_evict: 0 Tlb_page_evict: 166
Shader19: Tlb_validate: 624 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader20: Tlb_validate: 520 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader21: Tlb_validate: 470 Tlb_invalidate: 144 Tlb_evict: 0 Tlb_page_evict: 144
Shader22: Tlb_validate: 656 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader23: Tlb_validate: 652 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader24: Tlb_validate: 556 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader25: Tlb_validate: 588 Tlb_invalidate: 184 Tlb_evict: 0 Tlb_page_evict: 184
Shader26: Tlb_validate: 628 Tlb_invalidate: 198 Tlb_evict: 0 Tlb_page_evict: 198
Shader27: Tlb_validate: 588 Tlb_invalidate: 184 Tlb_evict: 0 Tlb_page_evict: 184
Tlb_tot_valiate: 16756 Tlb_invalidate: 5284, Tlb_tot_evict: 0, Tlb_tot_evict page: 5284
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3548 Page_hit: 324 Page_miss: 3224 Page_hit_rate: 0.091319
Shader1: Page_table_access:3744 Page_hit: 492 Page_miss: 3252 Page_hit_rate: 0.131410
Shader2: Page_table_access:3730 Page_hit: 546 Page_miss: 3184 Page_hit_rate: 0.146381
Shader3: Page_table_access:4032 Page_hit: 460 Page_miss: 3572 Page_hit_rate: 0.114087
Shader4: Page_table_access:3814 Page_hit: 386 Page_miss: 3428 Page_hit_rate: 0.101206
Shader5: Page_table_access:3502 Page_hit: 150 Page_miss: 3352 Page_hit_rate: 0.042833
Shader6: Page_table_access:3516 Page_hit: 348 Page_miss: 3168 Page_hit_rate: 0.098976
Shader7: Page_table_access:3604 Page_hit: 268 Page_miss: 3336 Page_hit_rate: 0.074362
Shader8: Page_table_access:3368 Page_hit: 492 Page_miss: 2876 Page_hit_rate: 0.146081
Shader9: Page_table_access:3748 Page_hit: 432 Page_miss: 3316 Page_hit_rate: 0.115261
Shader10: Page_table_access:3544 Page_hit: 508 Page_miss: 3036 Page_hit_rate: 0.143341
Shader11: Page_table_access:3626 Page_hit: 458 Page_miss: 3168 Page_hit_rate: 0.126310
Shader12: Page_table_access:3486 Page_hit: 242 Page_miss: 3244 Page_hit_rate: 0.069421
Shader13: Page_table_access:3380 Page_hit: 356 Page_miss: 3024 Page_hit_rate: 0.105325
Shader14: Page_table_access:3800 Page_hit: 388 Page_miss: 3412 Page_hit_rate: 0.102105
Shader15: Page_table_access:3614 Page_hit: 390 Page_miss: 3224 Page_hit_rate: 0.107914
Shader16: Page_table_access:3340 Page_hit: 400 Page_miss: 2940 Page_hit_rate: 0.119760
Shader17: Page_table_access:3648 Page_hit: 444 Page_miss: 3204 Page_hit_rate: 0.121711
Shader18: Page_table_access:3630 Page_hit: 290 Page_miss: 3340 Page_hit_rate: 0.079890
Shader19: Page_table_access:3644 Page_hit: 408 Page_miss: 3236 Page_hit_rate: 0.111965
Shader20: Page_table_access:3754 Page_hit: 170 Page_miss: 3584 Page_hit_rate: 0.045285
Shader21: Page_table_access:3258 Page_hit: 214 Page_miss: 3044 Page_hit_rate: 0.065684
Shader22: Page_table_access:3554 Page_hit: 414 Page_miss: 3140 Page_hit_rate: 0.116488
Shader23: Page_table_access:3286 Page_hit: 274 Page_miss: 3012 Page_hit_rate: 0.083384
Shader24: Page_table_access:3538 Page_hit: 282 Page_miss: 3256 Page_hit_rate: 0.079706
Shader25: Page_table_access:3748 Page_hit: 256 Page_miss: 3492 Page_hit_rate: 0.068303
Shader26: Page_table_access:3726 Page_hit: 242 Page_miss: 3484 Page_hit_rate: 0.064949
Shader27: Page_table_access:3602 Page_hit: 354 Page_miss: 3248 Page_hit_rate: 0.098279
Page_talbe_tot_access: 100784 Page_tot_hit: 9988, Page_tot_miss 90796, Page_tot_hit_rate: 0.099103 Page_tot_fault: 48 Page_tot_pending: 90748
Total_memory_access_page_fault: 48, Average_latency: 478789.437500
========================================Page threshing statistics==============================
Page_validate: 768 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.526293
[0-25]: 0.161780, [26-50]: 0.083844, [51-75]: 0.754376, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   740054 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(349.698853)
F:   223850----T:   230715 	 St: c0000000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: c000c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: c0010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: c0012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: c0201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: c0101000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   280060 	 St: c0110000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   280060----T:   287840 	 St: c0112000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   287840----T:   290640 	 St: c0020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   290640----T:   298420 	 St: c0022000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   298420----T:   301025 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301025----T:   309265 	 St: c0031000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   309265----T:   311870 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   311870----T:   320110 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   320110----T:   322715 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   322715----T:   330955 	 St: c0231000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   330955----T:   333560 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   333560----T:   341800 	 St: c0121000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   341800----T:   344405 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   344405----T:   352645 	 St: c0131000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   352645----T:   355445 	 St: c0040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   355445----T:   363225 	 St: c0042000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   363225----T:   366025 	 St: c0050000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   366025----T:   373805 	 St: c0052000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   373805----T:   376410 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   376410----T:   384650 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   384650----T:   387255 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   387255----T:   395495 	 St: c0251000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   395495----T:   398295 	 St: c0140000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   398295----T:   406075 	 St: c0142000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   406075----T:   408680 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   408680----T:   416920 	 St: c0151000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   416920----T:   419525 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   419525----T:   427765 	 St: c0061000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   427765----T:   430565 	 St: c0070000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   430565----T:   438345 	 St: c0072000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   438345----T:   440950 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   440950----T:   449190 	 St: c0261000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   449190----T:   451795 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   451795----T:   460035 	 St: c0271000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   460035----T:   462640 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   462640----T:   470880 	 St: c0161000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   470880----T:   473966 	 St: c0170000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   473966----T:   481288 	 St: c0173000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   481288----T:   484088 	 St: c0080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   484088----T:   491868 	 St: c0082000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   491868----T:   494473 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   494473----T:   502713 	 St: c0091000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   502713----T:   505318 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   505318----T:   513558 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   513558----T:   516163 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   516163----T:   524403 	 St: c0291000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   524403----T:   527008 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   527008----T:   535248 	 St: c0181000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   535248----T:   537853 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   537853----T:   546093 	 St: c0191000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   546093----T:   548893 	 St: c00a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   548893----T:   556673 	 St: c00a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   556673----T:   559473 	 St: c00b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   559473----T:   567253 	 St: c00b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   567253----T:   569858 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   569858----T:   578098 	 St: c02a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   578098----T:   580703 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   580703----T:   588943 	 St: c02b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   588943----T:   591548 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   591548----T:   599788 	 St: c01a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   599788----T:   602393 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   602393----T:   610633 	 St: c01b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   610633----T:   613238 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   613238----T:   621478 	 St: c00c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   621478----T:   624278 	 St: c00d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   624278----T:   632058 	 St: c00d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   632058----T:   634663 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   634663----T:   642903 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   642903----T:   645508 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   645508----T:   653748 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   653748----T:   658389 	 St: c01c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   658389----T:   663904 	 St: c01c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   663904----T:   666990 	 St: c01d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   666990----T:   674312 	 St: c01d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   674312----T:   677112 	 St: c00e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   677112----T:   684892 	 St: c00e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   684892----T:   687497 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   687497----T:   695737 	 St: c00f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   695737----T:   698342 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   698342----T:   706582 	 St: c02e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   706582----T:   709187 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   709187----T:   717427 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   717427----T:   720032 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   720032----T:   728272 	 St: c01e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   728272----T:   730877 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   730877----T:   739117 	 St: c01f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   740054----T:   742659 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   740054----T:   748294 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   750899----T:   753504 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   750899----T:   759139 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   761744----T:   764349 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   761744----T:   777439 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   780044----T:   782649 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   780044----T:   810767 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   813372----T:   815977 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   813372----T:   874208 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 517904(cycle), 349.698853(us)
Tot_kernel_exec_time_and_fault_time: 3716864(cycle), 2509.698730(us)
Tot_memcpy_h2d_time: 515267(cycle), 347.918304(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 515267(cycle), 347.918304(us)
Tot_devicesync_time: 136759(cycle), 92.342339(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 136759(cycle), 92.342339(us)
GPGPU-Sim: *** exit detected ***
