===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.1418 seconds

  ----Wall Time----  ----Name----
    4.3547 ( 12.0%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.5816 (  9.9%)    Parse modules
    0.7462 (  2.1%)    Verify circuit
   19.3243 ( 53.5%)  'firrtl.circuit' Pipeline
    1.5779 (  4.4%)    'firrtl.module' Pipeline
    1.4545 (  4.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1234 (  0.3%)      LowerCHIRRTLPass
    0.1127 (  0.3%)    InferWidths
    0.9297 (  2.6%)    InferResets
    0.0522 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0927 (  0.3%)    WireDFT
    0.1027 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8347 (  2.3%)    LowerFIRRTLTypes
    7.8906 ( 21.8%)    'firrtl.module' Pipeline
    0.9220 (  2.6%)      ExpandWhens
    0.0197 (  0.1%)      RemoveInvalid
    6.4887 ( 18.0%)      Canonicalizer
    0.4602 (  1.3%)      InferReadWrite
    0.5909 (  1.6%)    Inliner
    1.2101 (  3.3%)    IMConstProp
    0.0630 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0618 (  0.2%)    BlackBoxReader
    0.0618 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.9410 ( 13.7%)    'firrtl.module' Pipeline
    4.9410 ( 13.7%)      Canonicalizer
    0.4286 (  1.2%)    RemoveUnusedPorts
    0.0595 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4060 (  1.1%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.9681 ( 11.0%)  LowerFIRRTLToHW
    0.0596 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.9801 ( 11.0%)  'hw.module' Pipeline
    0.9097 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4591 (  6.8%)    Canonicalizer
    0.6113 (  1.7%)    HWCleanup
    0.7774 (  2.2%)  'hw.module' Pipeline
    0.0749 (  0.2%)    HWLegalizeModules
    0.7025 (  1.9%)    PrettifyVerilog
    3.5479 (  9.8%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   36.1418 (100.0%)  Total

{
  totalTime: 36.167,
  maxMemory: 697675776
}
