{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1466531440252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466531440261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 13:50:40 2016 " "Processing started: Tue Jun 21 13:50:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466531440261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531440261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531440261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1466531441196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myjtag.v 1 1 " "Found 1 design units, including 1 entities, in source file myjtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 myjtag " "Found entity 1: myjtag" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/myjtag.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancecalc.v 1 1 " "Found 1 design units, including 1 entities, in source file distancecalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcPointsDistance3 " "Found entity 1: dCalcPointsDistance3" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/DistanceCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK dCollideSpheres.v(4) " "Verilog HDL Declaration information at dCollideSpheres.v(4): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1466531449521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK0 clk0 dCollideSpheres.v(47) " "Verilog HDL Declaration information at dCollideSpheres.v(47): object \"CLK0\" differs only in case from object \"clk0\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1466531449521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK1 clk1 dCollideSpheres.v(47) " "Verilog HDL Declaration information at dCollideSpheres.v(47): object \"CLK1\" differs only in case from object \"clk1\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1466531449521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcollidespheres.v 1 1 " "Found 1 design units, including 1 entities, in source file dcollidespheres.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCollideSpheres " "Found entity 1: dCollideSpheres" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcalcvectorlength3.v 1 1 " "Found 1 design units, including 1 entities, in source file dcalcvectorlength3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcVectorLength3 " "Found entity 1: dCalcVectorLength3" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug " "Found entity 1: jtag_debug" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx " "Found entity 1: jtag_rxtx" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_rxtx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx_rdy.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx_rdy.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx_rdy " "Found entity 1: jtag_rxtx_rdy" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_rxtx_rdy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider2 " "Found entity 1: divider2" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_tx " "Found entity 1: jtag_tx" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531449543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_debug.v(20) " "Verilog HDL Implicit Net warning at jtag_debug.v(20): created implicit net for \"e1dr\"" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_debug.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531449543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx.v(22) " "Verilog HDL Implicit Net warning at jtag_rxtx.v(22): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_rxtx.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531449543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx_rdy.v(23) " "Verilog HDL Implicit Net warning at jtag_rxtx_rdy.v(23): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_rxtx_rdy.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531449543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_tx.v(21) " "Verilog HDL Implicit Net warning at jtag_tx.v(21): created implicit net for \"e1dr\"" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_tx.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531449543 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_dcollidespheres.v 1 1 " "Using design file fpga_dcollidespheres.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_dCollideSpheres " "Found entity 1: fpga_dCollideSpheres" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531449659 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1466531449659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_dCollideSpheres " "Elaborating entity \"fpga_dCollideSpheres\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1466531449660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key0 fpga_dcollidespheres.v(56) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(56): object \"key0\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531449661 "|fpga_dCollideSpheres"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset fpga_dcollidespheres.v(62) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(62): object \"reset\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531449661 "|fpga_dCollideSpheres"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag fpga_dcollidespheres.v(63) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(63): object \"flag\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531449661 "|fpga_dCollideSpheres"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_tx jtag_tx:jtag0 " "Elaborating entity \"jtag_tx\" for hierarchy \"jtag_tx:jtag0\"" {  } { { "fpga_dcollidespheres.v" "jtag0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531449690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_tx.v(55) " "Verilog HDL assignment warning at jtag_tx.v(55): truncated value with size 32 to match size of target (9)" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_tx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531449691 "|fpga_dCollideSpheres|jtag_tx:jtag0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_tx.v(65) " "Verilog HDL Case Statement information at jtag_tx.v(65): all case item expressions in this case statement are onehot" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_tx.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1466531449691 "|fpga_dCollideSpheres|jtag_tx:jtag0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myjtag jtag_tx:jtag0\|myjtag:myjtag_inst " "Elaborating entity \"myjtag\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\"" {  } { { "jtag_tx.v" "myjtag_inst" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_tx.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531449707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "sld_virtual_jtag_component" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/myjtag.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531449744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/myjtag.v" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531449754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531449755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531449755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531449755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531449755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531449755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531449755 ""}  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/myjtag.v" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466531449755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531449777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531449790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531449792 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531449804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531450235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531450306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug jtag_debug:jtag9 " "Elaborating entity \"jtag_debug\" for hierarchy \"jtag_debug:jtag9\"" {  } { { "fpga_dcollidespheres.v" "jtag9" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531450414 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_input jtag_debug.v(5) " "Verilog HDL or VHDL warning at jtag_debug.v(5): object \"aux_input\" assigned a value but never read" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_debug.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531450415 "|fpga_dCollideSpheres|jtag_debug:jtag9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_debug.v(54) " "Verilog HDL assignment warning at jtag_debug.v(54): truncated value with size 32 to match size of target (9)" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_debug.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450415 "|fpga_dCollideSpheres|jtag_debug:jtag9"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_debug.v(64) " "Verilog HDL Case Statement information at jtag_debug.v(64): all case item expressions in this case statement are onehot" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_debug.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1466531450416 "|fpga_dCollideSpheres|jtag_debug:jtag9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCollideSpheres dCollideSpheres:test0 " "Elaborating entity \"dCollideSpheres\" for hierarchy \"dCollideSpheres:test0\"" {  } { { "fpga_dcollidespheres.v" "test0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531450545 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pt_distFlag dCollideSpheres.v(45) " "Verilog HDL or VHDL warning at dCollideSpheres.v(45): object \"pt_distFlag\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531450547 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idle_clk dCollideSpheres.v(47) " "Verilog HDL or VHDL warning at dCollideSpheres.v(47): object \"idle_clk\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531450547 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK0_DONE dCollideSpheres.v(49) " "Verilog HDL or VHDL warning at dCollideSpheres.v(49): object \"CLK0_DONE\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531450547 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_FINAL dCollideSpheres.v(53) " "Verilog HDL or VHDL warning at dCollideSpheres.v(53): object \"CLK_FINAL\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531450547 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diff_res_temp dCollideSpheres.v(84) " "Verilog HDL or VHDL warning at dCollideSpheres.v(84): object \"diff_res_temp\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531450547 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dep_temp dCollideSpheres.v(85) " "Verilog HDL or VHDL warning at dCollideSpheres.v(85): object \"dep_temp\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531450547 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posx_temp dCollideSpheres.v(129) " "Verilog HDL or VHDL warning at dCollideSpheres.v(129): object \"posx_temp\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531450548 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posy_temp dCollideSpheres.v(130) " "Verilog HDL or VHDL warning at dCollideSpheres.v(130): object \"posy_temp\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531450548 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posz_temp dCollideSpheres.v(131) " "Verilog HDL or VHDL warning at dCollideSpheres.v(131): object \"posz_temp\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531450548 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_a_dRecip dCollideSpheres.v(278) " "Verilog HDL or VHDL warning at dCollideSpheres.v(278): object \"input_a_dRecip\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531450548 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_a_stb dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"input_a_stb\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450569 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK0 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"CLK0\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450570 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK1 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"CLK1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450570 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK2 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"CLK2\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450570 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK3 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"CLK3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450570 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK4 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"CLK4\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450570 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK1_DONE dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"CLK1_DONE\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450570 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK2_DONE dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"CLK2_DONE\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450570 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK3_DONE dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"CLK3_DONE\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450570 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK4_DONE dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"CLK4_DONE\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450570 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk0 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"clk0\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450570 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk1 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"clk1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450570 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450571 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cx dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"cx\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450571 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cy dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"cy\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450571 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cz dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"cz\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450571 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "normalx dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"normalx\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450571 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "normaly dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"normaly\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450572 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "normalz dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"normalz\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450572 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "depth dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"depth\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450572 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ret dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"ret\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450573 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450573 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x1_reg dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"x1_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450573 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1_reg dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"y1_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450573 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z1_reg dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"z1_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450573 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x2_reg dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"x2_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450573 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y2_reg dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"y2_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450573 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z2_reg dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"z2_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450574 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1_reg dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"r1_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450574 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2_reg dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"r2_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450574 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataFetch dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"dataFetch\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450574 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x1_temp1 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"x1_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450574 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1_temp1 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"y1_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450574 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z1_temp1 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"z1_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450574 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x2_temp1 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"x2_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450575 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y2_temp1 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"y2_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450575 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z2_temp1 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"z2_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450575 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"d_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450575 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "radius_sum_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"radius_sum_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450575 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rsum_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"rsum_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450575 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_done_false_collision dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"flag_done_false_collision\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450576 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"test\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450576 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x1_temp2 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"x1_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450576 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1_temp2 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"y1_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450576 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z1_temp2 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"z1_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450577 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_recip_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"d_recip_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450577 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drsum_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"drsum_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450578 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xsum_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"xsum_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450578 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ysum_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"ysum_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450578 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zsum_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"zsum_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450578 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test2 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"test2\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450579 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x1_temp3 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"x1_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450579 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1_temp3 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"y1_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450579 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z1_temp3 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"z1_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450579 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nx_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"nx_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450579 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ny_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"ny_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450580 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nz_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"nz_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450580 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"k_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450580 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x1_temp4 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"x1_temp4\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450580 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1_temp4 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"y1_temp4\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450580 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z1_temp4 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"z1_temp4\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450581 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test3 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"test3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450581 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test4 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"test4\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450581 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test5 dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"test5\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450581 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nxk_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"nxk_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450581 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nyk_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"nyk_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450582 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nzk_temp dCollideSpheres.v(589) " "Verilog HDL Always Construct warning at dCollideSpheres.v(589): inferring latch(es) for variable \"nzk_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450582 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dRecip_ack 0 dCollideSpheres.v(280) " "Net \"dRecip_ack\" at dCollideSpheres.v(280) has no driver or initial value, using a default initial value '0'" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 280 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466531450600 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450655 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450655 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450655 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450655 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450656 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450656 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450656 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450656 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450656 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450656 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450656 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450656 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450657 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450657 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450657 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450657 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450657 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450657 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450657 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450657 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450657 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450657 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450657 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450657 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450658 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450658 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450658 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450658 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450658 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450658 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450658 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nzk_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"nzk_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450658 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450658 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450658 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450658 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450658 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450659 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450659 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450659 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450659 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450659 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450659 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450659 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450659 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450659 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450659 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450659 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450659 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450660 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450661 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nyk_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"nyk_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450661 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450661 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450661 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450661 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450661 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450661 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450661 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450661 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450661 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450661 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450661 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450662 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450662 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450662 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450662 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450662 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450662 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450662 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450662 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450662 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450662 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450662 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450662 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450663 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450663 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450663 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450663 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450663 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450663 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450663 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450663 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450663 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxk_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"nxk_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450663 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[0\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450663 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[1\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450663 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[2\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[3\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[4\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[5\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[6\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[7\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[8\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[9\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[10\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[11\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[12\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[13\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[14\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450664 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[15\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[16\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[17\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[18\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[19\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[20\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[21\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[22\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[23\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[24\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[25\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[26\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[27\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450665 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[28\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450666 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[29\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450666 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[30\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450666 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test5\[31\] dCollideSpheres.v(589) " "Inferred latch for \"test5\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450666 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[0\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450666 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[1\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450666 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[2\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450666 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[3\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450666 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[4\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450666 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[5\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450666 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[6\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450667 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[7\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450667 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[8\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450667 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[9\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450667 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[10\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450667 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[11\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450667 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[12\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450667 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[13\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450667 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[14\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450667 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[15\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450667 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[16\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450667 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[17\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450667 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[18\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450668 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[19\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450668 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[20\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450668 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[21\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450668 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[22\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450668 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[23\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450668 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[24\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450668 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[25\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450668 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[26\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450668 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[27\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450668 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[28\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450668 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[29\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450668 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[30\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test4\[31\] dCollideSpheres.v(589) " "Inferred latch for \"test4\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[0\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[1\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[2\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[3\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[4\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[5\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[6\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[7\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[8\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[9\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[10\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[11\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[12\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[13\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[14\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[15\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[16\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[17\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[18\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[19\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[20\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[21\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[22\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[23\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450671 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[24\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450671 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[25\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450671 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[26\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450671 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[27\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450671 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[28\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450671 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[29\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450671 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[30\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450671 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test3\[31\] dCollideSpheres.v(589) " "Inferred latch for \"test3\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450671 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[0\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450672 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[1\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450672 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[2\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450672 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[3\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450672 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[4\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450672 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[5\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450672 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[6\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450672 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[7\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450672 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[8\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450673 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[9\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450673 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[10\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450673 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[11\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450673 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[12\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450673 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[13\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450673 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[14\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450673 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[15\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450673 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[16\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450673 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[17\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450673 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[18\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450673 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[19\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450673 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[20\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[21\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[22\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[23\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[24\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[25\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[26\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[27\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[28\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[29\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[30\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp4\[31\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp4\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[0\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450674 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[1\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450675 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[2\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450675 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[3\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450675 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[4\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450675 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[5\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450675 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[6\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450675 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[7\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450675 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[8\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450675 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[9\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450675 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[10\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450675 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[11\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450675 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[12\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450675 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[13\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[14\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[15\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[16\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[17\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[18\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[19\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[20\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[21\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[22\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[23\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[24\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[25\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450676 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[26\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450677 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[27\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450677 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[28\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450677 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[29\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450677 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[30\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450677 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp4\[31\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp4\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450677 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[0\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450677 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[1\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450677 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[2\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450677 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[3\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450677 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[4\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450677 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[5\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450677 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[6\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[7\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[8\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[9\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[10\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[11\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[12\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[13\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[14\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[15\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[16\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[17\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[18\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[19\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[20\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[21\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[22\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[23\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[24\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[25\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[26\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[27\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[28\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[29\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[30\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp4\[31\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp4\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450681 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450681 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450681 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450681 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450681 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450681 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450681 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450681 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450681 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450681 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450681 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450681 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450682 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450682 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450682 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450682 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450682 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450682 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450682 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450682 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"k_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450682 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450682 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450682 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450682 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450683 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450683 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450683 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450683 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450683 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450683 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450683 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450683 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450683 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450683 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450683 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450685 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450685 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450685 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450685 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450685 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450685 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nz_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"nz_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450685 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450685 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450685 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450685 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450685 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450685 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450686 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450686 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450686 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450686 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450686 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450686 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450686 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450686 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450686 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450686 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450686 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450687 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450687 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450687 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450687 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450687 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450687 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450687 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450687 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450687 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450687 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450687 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450687 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450688 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450688 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450688 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ny_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"ny_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450688 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450688 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450688 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450688 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450688 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450688 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450688 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450689 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450689 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450689 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450689 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450689 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450689 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450689 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450689 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450689 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450689 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450690 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450690 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450690 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450690 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450690 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450690 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450690 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450690 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450690 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450690 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450690 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450690 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450691 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450691 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450691 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"nx_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450691 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[0\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450691 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[1\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450691 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[2\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450691 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[3\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450691 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[4\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450691 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[5\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450691 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[6\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450691 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[7\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450692 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[8\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450692 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[9\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450692 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[10\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450692 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[11\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450692 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[12\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450692 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[13\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450692 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[14\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450692 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[15\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450692 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[16\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450692 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[17\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450692 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[18\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450692 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[19\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450693 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[20\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450693 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[21\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450693 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[22\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450693 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[23\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450693 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[24\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450693 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[25\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450693 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[26\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450693 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[27\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450693 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[28\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450693 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[29\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450693 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[30\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp3\[31\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp3\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[0\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[1\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[2\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[3\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[4\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[5\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[6\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[7\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[8\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[9\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[10\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[11\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[12\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[13\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[14\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[15\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[16\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[17\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[18\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[19\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[20\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[21\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[22\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[23\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[24\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[25\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[26\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[27\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[28\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[29\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[30\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp3\[31\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp3\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[0\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[1\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[2\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[3\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[4\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[5\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[6\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[7\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[8\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[9\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[10\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[11\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[12\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[13\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[14\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[15\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[16\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[17\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[18\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[19\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[20\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[21\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[22\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[23\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[24\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[25\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[26\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[27\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[28\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[29\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[30\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp3\[31\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp3\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[0\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[1\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[2\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[3\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[4\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[5\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[6\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[7\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[8\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[9\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[10\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[11\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[12\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[13\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[14\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[15\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[16\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[17\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[18\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[19\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[20\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[21\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[22\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[23\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[24\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[25\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[26\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[27\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[28\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[29\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[30\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test2\[31\] dCollideSpheres.v(589) " "Inferred latch for \"test2\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsum_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"zsum_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysum_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"ysum_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsum_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"xsum_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450717 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450717 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450717 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450717 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450717 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450717 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450717 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450717 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450718 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450718 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450718 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450718 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drsum_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"drsum_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450718 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450718 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450718 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450718 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450719 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450719 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450719 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450719 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450719 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450719 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450719 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450719 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450720 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450720 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450720 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450720 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450720 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450720 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450720 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450720 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450721 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450721 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450721 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450721 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450721 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450721 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450721 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450721 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450722 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450722 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450722 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450722 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_recip_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"d_recip_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450722 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[0\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450722 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[1\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450722 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[2\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450723 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[3\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450723 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[4\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450723 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[5\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450723 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[6\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450723 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[7\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450723 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[8\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450723 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[9\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450723 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[10\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450723 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[11\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450724 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[12\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450724 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[13\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450724 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[14\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450724 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[15\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450724 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[16\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450724 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[17\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450724 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[18\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450724 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[19\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450725 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[20\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450725 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[21\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450725 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[22\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450725 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[23\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450725 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[24\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450725 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[25\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450725 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[26\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450725 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[27\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450726 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[28\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450726 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[29\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450726 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[30\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450726 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp2\[31\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp2\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450726 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[0\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450726 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[1\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450726 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[2\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450726 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[3\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450727 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[4\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450727 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[5\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450727 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[6\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450727 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[7\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450727 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[8\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450727 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[9\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450727 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[10\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450727 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[11\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450728 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[12\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450728 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[13\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450728 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[14\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450728 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[15\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450728 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[16\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450728 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[17\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450728 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[18\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450728 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[19\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450728 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[20\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450729 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[21\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450729 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[22\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450729 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[23\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450729 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[24\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450729 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[25\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450729 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[26\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450729 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[27\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450729 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[28\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450730 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[29\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450730 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[30\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450730 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp2\[31\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp2\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450730 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[0\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450730 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[1\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450730 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[2\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450730 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[3\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450730 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[4\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450731 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[5\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450731 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[6\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450731 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[7\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450731 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[8\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450731 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[9\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450731 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[10\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450731 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[11\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450731 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[12\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450732 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[13\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450732 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[14\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450732 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[15\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450732 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[16\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450732 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[17\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450732 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[18\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450732 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[19\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450732 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[20\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450733 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[21\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450733 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[22\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450733 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[23\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450733 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[24\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450733 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[25\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450733 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[26\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450733 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[27\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450733 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[28\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450733 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[29\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450734 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[30\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450734 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp2\[31\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp2\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450734 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[0\] dCollideSpheres.v(589) " "Inferred latch for \"test\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450734 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[1\] dCollideSpheres.v(589) " "Inferred latch for \"test\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450734 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[2\] dCollideSpheres.v(589) " "Inferred latch for \"test\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450734 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[3\] dCollideSpheres.v(589) " "Inferred latch for \"test\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450734 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[4\] dCollideSpheres.v(589) " "Inferred latch for \"test\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450734 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[5\] dCollideSpheres.v(589) " "Inferred latch for \"test\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450734 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[6\] dCollideSpheres.v(589) " "Inferred latch for \"test\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450735 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[7\] dCollideSpheres.v(589) " "Inferred latch for \"test\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450735 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[8\] dCollideSpheres.v(589) " "Inferred latch for \"test\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450735 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[9\] dCollideSpheres.v(589) " "Inferred latch for \"test\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450735 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[10\] dCollideSpheres.v(589) " "Inferred latch for \"test\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450735 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[11\] dCollideSpheres.v(589) " "Inferred latch for \"test\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450735 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[12\] dCollideSpheres.v(589) " "Inferred latch for \"test\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450735 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[13\] dCollideSpheres.v(589) " "Inferred latch for \"test\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450735 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[14\] dCollideSpheres.v(589) " "Inferred latch for \"test\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450735 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[15\] dCollideSpheres.v(589) " "Inferred latch for \"test\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450735 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[16\] dCollideSpheres.v(589) " "Inferred latch for \"test\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450736 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[17\] dCollideSpheres.v(589) " "Inferred latch for \"test\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450736 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[18\] dCollideSpheres.v(589) " "Inferred latch for \"test\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450736 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[19\] dCollideSpheres.v(589) " "Inferred latch for \"test\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450736 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[20\] dCollideSpheres.v(589) " "Inferred latch for \"test\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450736 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[21\] dCollideSpheres.v(589) " "Inferred latch for \"test\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450736 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[22\] dCollideSpheres.v(589) " "Inferred latch for \"test\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450736 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[23\] dCollideSpheres.v(589) " "Inferred latch for \"test\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450736 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[24\] dCollideSpheres.v(589) " "Inferred latch for \"test\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450736 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[25\] dCollideSpheres.v(589) " "Inferred latch for \"test\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450737 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[26\] dCollideSpheres.v(589) " "Inferred latch for \"test\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450737 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[27\] dCollideSpheres.v(589) " "Inferred latch for \"test\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450737 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[28\] dCollideSpheres.v(589) " "Inferred latch for \"test\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450737 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[29\] dCollideSpheres.v(589) " "Inferred latch for \"test\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450737 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[30\] dCollideSpheres.v(589) " "Inferred latch for \"test\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450737 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[31\] dCollideSpheres.v(589) " "Inferred latch for \"test\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450737 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_done_false_collision dCollideSpheres.v(589) " "Inferred latch for \"flag_done_false_collision\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450737 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450737 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450737 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450737 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450738 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450738 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450738 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450738 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450738 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450738 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450738 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450738 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450738 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450738 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450739 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450739 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450739 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450739 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450739 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450739 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450739 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450739 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450739 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450739 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450739 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450740 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450740 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450740 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450740 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450740 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450740 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450740 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsum_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"rsum_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450740 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450741 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450741 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450741 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450741 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450741 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450741 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450741 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450741 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450741 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450741 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450741 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450742 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450742 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450742 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450742 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450742 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450742 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450742 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450742 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450742 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450742 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450743 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450743 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450743 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450743 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450743 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450743 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450743 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450743 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450743 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450743 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "radius_sum_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"radius_sum_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450744 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[0\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450744 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[1\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450744 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[2\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450744 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[3\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450744 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[4\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450744 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[5\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450744 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[6\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450744 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[7\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450744 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[8\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450744 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[9\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450744 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[10\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450745 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[11\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450745 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[12\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450745 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[13\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450745 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[14\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450745 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[15\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450745 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[16\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450745 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[17\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450745 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[18\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450745 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[19\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450745 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[20\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450745 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[21\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450746 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[22\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450746 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[23\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450746 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[24\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450746 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[25\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450746 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[26\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450746 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[27\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450746 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[28\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450746 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[29\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450746 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[30\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450746 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_temp\[31\] dCollideSpheres.v(589) " "Inferred latch for \"d_temp\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450746 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[0\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450747 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[1\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450747 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[2\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450747 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[3\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450747 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[4\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450747 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[5\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450747 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[6\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450747 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[7\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450747 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[8\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450747 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[9\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450747 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[10\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450748 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[11\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450748 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[12\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450748 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[13\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450748 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[14\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450748 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[15\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450748 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[16\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450748 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[17\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450748 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[18\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450748 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[19\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450748 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[20\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450748 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[21\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450749 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[22\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450749 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[23\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450749 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[24\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450749 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[25\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450749 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[26\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450749 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[27\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450749 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[28\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450749 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[29\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450749 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[30\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450749 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_temp1\[31\] dCollideSpheres.v(589) " "Inferred latch for \"z2_temp1\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450749 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[0\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450750 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[1\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450750 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[2\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450750 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[3\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450750 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[4\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450750 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[5\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450750 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[6\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450750 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[7\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450750 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[8\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450750 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[9\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450750 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[10\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450750 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[11\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450751 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[12\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450751 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[13\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450751 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[14\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450751 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[15\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450751 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[16\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450751 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[17\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450751 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[18\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450751 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[19\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450751 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[20\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450751 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[21\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450751 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[22\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450752 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[23\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450752 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[24\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450752 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[25\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450752 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[26\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450752 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[27\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450752 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[28\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450752 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[29\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450752 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[30\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450752 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_temp1\[31\] dCollideSpheres.v(589) " "Inferred latch for \"y2_temp1\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450752 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[0\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450752 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[1\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450753 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[2\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450753 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[3\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450753 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[4\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450753 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[5\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450753 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[6\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450753 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[7\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450753 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[8\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450753 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[9\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450753 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[10\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450753 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[11\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450753 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[12\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450754 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[13\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450754 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[14\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450754 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[15\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450754 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[16\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450754 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[17\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450754 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[18\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450754 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[19\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450754 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[20\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450754 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[21\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450754 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[22\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450755 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[23\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450755 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[24\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450755 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[25\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450755 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[26\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450755 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[27\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450755 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[28\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450755 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[29\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450755 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[30\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450755 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_temp1\[31\] dCollideSpheres.v(589) " "Inferred latch for \"x2_temp1\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450755 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[0\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450755 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[1\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450756 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[2\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450756 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[3\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450756 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[4\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450756 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[5\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450756 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[6\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450756 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[7\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450756 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[8\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450756 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[9\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450756 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[10\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450756 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[11\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450756 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[12\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450757 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[13\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450757 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[14\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450757 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[15\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450757 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[16\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450757 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[17\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450757 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[18\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450757 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[19\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450757 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[20\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450757 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[21\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450757 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[22\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450758 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[23\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450758 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[24\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450758 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[25\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450758 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[26\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450758 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[27\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450758 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[28\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450758 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[29\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450758 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[30\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450758 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_temp1\[31\] dCollideSpheres.v(589) " "Inferred latch for \"z1_temp1\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450758 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[0\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450758 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[1\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450759 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[2\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450759 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[3\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450759 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[4\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450759 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[5\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450759 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[6\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450759 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[7\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450759 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[8\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450759 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[9\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450759 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[10\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450759 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[11\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450759 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[12\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450760 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[13\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450760 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[14\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450760 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[15\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450760 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[16\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450760 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[17\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450760 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[18\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450760 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[19\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450760 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[20\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450760 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[21\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450761 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[22\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450761 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[23\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450761 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[24\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450761 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[25\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450761 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[26\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450761 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[27\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450761 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[28\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450761 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[29\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450761 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[30\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450761 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_temp1\[31\] dCollideSpheres.v(589) " "Inferred latch for \"y1_temp1\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450762 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[0\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450762 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[1\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450762 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[2\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450762 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[3\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450762 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[4\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450762 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[5\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450762 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[6\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450762 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[7\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450762 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[8\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450762 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[9\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450762 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[10\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450763 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[11\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450763 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[12\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450763 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[13\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450763 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[14\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450763 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[15\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450763 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[16\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450763 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[17\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450763 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[18\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450763 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[19\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450763 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[20\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450763 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[21\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450764 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[22\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450764 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[23\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450764 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[24\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450764 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[25\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450764 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[26\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450764 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[27\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450764 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[28\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450764 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[29\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450764 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[30\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450764 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_temp1\[31\] dCollideSpheres.v(589) " "Inferred latch for \"x1_temp1\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450765 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataFetch dCollideSpheres.v(589) " "Inferred latch for \"dataFetch\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450765 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[0\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450765 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[1\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450765 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[2\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450765 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[3\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450765 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[4\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450765 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[5\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450765 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[6\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450765 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[7\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450765 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[8\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450765 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[9\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[10\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[11\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[12\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[13\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[14\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[15\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[16\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[17\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[18\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[19\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[20\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[21\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450766 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[22\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[23\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[24\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[25\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[26\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[27\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[28\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[29\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[30\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_reg\[31\] dCollideSpheres.v(589) " "Inferred latch for \"r2_reg\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[0\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[1\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[2\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450767 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[3\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[4\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[5\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[6\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[7\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[8\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[9\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[10\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[11\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[12\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[13\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[14\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[15\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450768 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[16\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450769 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[17\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450769 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[18\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450769 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[19\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450769 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[20\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450769 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[21\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450769 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[22\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450769 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[23\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450769 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[24\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450769 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[25\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450769 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[26\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450769 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[27\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450769 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[28\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[29\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[30\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_reg\[31\] dCollideSpheres.v(589) " "Inferred latch for \"r1_reg\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[0\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[1\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[2\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[3\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[4\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[5\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[6\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[7\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[8\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450770 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[9\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450772 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[10\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450772 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[11\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450772 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[12\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450772 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[13\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450772 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[14\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450772 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[15\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450772 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[16\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450772 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[17\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450772 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[18\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450772 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[19\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[20\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[21\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[22\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[23\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[24\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[25\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[26\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[27\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[28\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[29\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[30\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[31\] dCollideSpheres.v(589) " "Inferred latch for \"z2_reg\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450773 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[0\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[1\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[2\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[3\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[4\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[5\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[6\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[7\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[8\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[9\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[10\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[11\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[12\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450774 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[13\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[14\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[15\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[16\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[17\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[18\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[19\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[20\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[21\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[22\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[23\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[24\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[25\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450775 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[26\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450776 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[27\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450776 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[28\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450776 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[29\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450776 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[30\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450776 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_reg\[31\] dCollideSpheres.v(589) " "Inferred latch for \"y2_reg\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450776 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[0\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450776 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[1\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450776 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[2\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450776 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[3\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450776 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[4\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450776 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[5\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450776 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[6\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450777 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[7\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450777 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[8\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450777 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[9\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450777 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[10\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450777 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[11\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450777 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[12\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450777 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[13\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450777 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[14\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450777 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[15\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450777 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[16\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450777 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[17\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450777 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[18\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450778 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[19\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450778 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[20\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450778 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[21\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450778 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[22\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450778 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[23\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450778 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[24\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450778 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[25\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450778 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[26\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450778 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[27\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450778 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[28\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450778 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[29\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450778 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[30\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_reg\[31\] dCollideSpheres.v(589) " "Inferred latch for \"x2_reg\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[0\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[1\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[2\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[3\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[4\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[5\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[6\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[7\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[8\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[9\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[10\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450779 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[11\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450780 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[12\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450780 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[13\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450780 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[14\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450780 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[15\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450780 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[16\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450780 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[17\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450780 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[18\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450780 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[19\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450780 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[20\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450780 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[21\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450780 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[22\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450780 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[23\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[24\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[25\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[26\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[27\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[28\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[29\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[30\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_reg\[31\] dCollideSpheres.v(589) " "Inferred latch for \"z1_reg\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[0\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[1\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[2\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[3\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450781 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[4\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450782 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[5\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450782 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[6\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450782 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[7\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450782 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[8\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450782 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[9\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450782 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[10\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450782 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[11\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450782 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[12\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450782 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[13\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450782 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[14\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450782 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[15\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450782 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[16\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[17\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[18\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[19\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[20\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[21\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[22\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[23\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[24\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[25\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[26\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[27\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[28\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450783 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[29\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450784 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[30\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450784 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_reg\[31\] dCollideSpheres.v(589) " "Inferred latch for \"y1_reg\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450784 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[0\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450784 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[1\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450784 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[2\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450784 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[3\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450784 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[4\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450784 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[5\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450784 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[6\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450784 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[7\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450784 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[8\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450784 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[9\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[10\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[11\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[12\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[13\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[14\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[15\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[16\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[17\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[18\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[19\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[20\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[21\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450785 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[22\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450786 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[23\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450786 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[24\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450786 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[25\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450786 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[26\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450786 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[27\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450786 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[28\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450786 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[29\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450786 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[30\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450786 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_reg\[31\] dCollideSpheres.v(589) " "Inferred latch for \"x1_reg\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450786 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done dCollideSpheres.v(589) " "Inferred latch for \"done\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450786 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret dCollideSpheres.v(589) " "Inferred latch for \"ret\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450787 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[0\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450787 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[1\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450787 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[2\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450787 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[3\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450787 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[4\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450787 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[5\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450787 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[6\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450787 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[7\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450788 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[8\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450788 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[9\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450788 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[10\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450788 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[11\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450788 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[12\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450788 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[13\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450788 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[14\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450789 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[15\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450789 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[16\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450789 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[17\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450789 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[18\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450789 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[19\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450789 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[20\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450789 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[21\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450789 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[22\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450790 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[23\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450790 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[24\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450790 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[25\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450790 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[26\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450790 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[27\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450790 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[28\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450790 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[29\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450790 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[30\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450791 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[31\] dCollideSpheres.v(589) " "Inferred latch for \"depth\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450791 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[0\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450791 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[1\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450791 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[2\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450791 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[3\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450791 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[4\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450791 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[5\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450791 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[6\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450792 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[7\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450792 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[8\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450792 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[9\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450792 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[10\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450792 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[11\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450792 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[12\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450792 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[13\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450793 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[14\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450793 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[15\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450793 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[16\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450793 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[17\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450793 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[18\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450793 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[19\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450793 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[20\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450793 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[21\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450794 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[22\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450794 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[23\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450794 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[24\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450794 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[25\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450794 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[26\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450794 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[27\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450794 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[28\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450794 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[29\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450795 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[30\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450795 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[31\] dCollideSpheres.v(589) " "Inferred latch for \"normalz\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450795 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[0\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450795 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[1\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450795 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[2\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450795 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[3\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450795 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[4\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450796 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[5\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450796 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[6\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450796 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[7\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450796 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[8\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450796 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[9\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450796 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[10\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450797 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[11\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450797 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[12\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450797 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[13\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450797 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[14\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450797 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[15\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450798 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[16\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450798 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[17\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450798 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[18\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450798 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[19\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450798 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[20\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450798 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[21\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450798 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[22\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450799 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[23\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450799 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[24\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450799 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[25\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450799 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[26\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450799 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[27\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450799 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[28\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450799 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[29\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450799 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[30\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450800 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[31\] dCollideSpheres.v(589) " "Inferred latch for \"normaly\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450800 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[0\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450800 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[1\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450800 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[2\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450800 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[3\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450800 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[4\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450800 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[5\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450800 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[6\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450801 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[7\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450801 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[8\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450801 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[9\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450801 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[10\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450801 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[11\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450801 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[12\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450801 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[13\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450801 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[14\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450802 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[15\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450802 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[16\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450802 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[17\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450802 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[18\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450802 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[19\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450802 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[20\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450802 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[21\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450802 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[22\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450803 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[23\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450803 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[24\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450803 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[25\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450803 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[26\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450803 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[27\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450803 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[28\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450803 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[29\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450803 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[30\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450804 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[31\] dCollideSpheres.v(589) " "Inferred latch for \"normalx\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450804 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[0\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450804 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[1\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450804 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[2\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450804 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[3\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450804 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[4\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450804 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[5\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450804 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[6\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450805 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[7\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450805 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[8\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450805 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[9\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450805 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[10\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450805 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[11\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450805 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[12\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450805 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[13\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450805 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[14\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450806 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[15\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450806 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[16\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450806 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[17\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450806 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[18\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450806 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[19\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450806 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[20\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450806 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[21\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450806 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[22\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450807 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[23\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450807 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[24\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450807 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[25\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450807 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[26\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450807 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[27\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450807 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[28\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450807 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[29\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450808 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[30\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450808 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[31\] dCollideSpheres.v(589) " "Inferred latch for \"cz\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450808 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[0\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450808 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[1\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450808 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[2\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450808 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[3\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450808 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[4\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450808 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[5\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450808 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[6\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450809 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[7\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450809 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[8\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450809 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[9\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450809 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[10\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450809 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[11\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450809 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[12\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450809 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[13\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450810 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[14\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450810 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[15\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450810 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[16\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450810 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[17\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450810 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[18\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450810 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[19\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450810 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[20\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450810 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[21\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450811 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[22\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450811 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[23\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450811 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[24\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450811 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[25\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450811 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[26\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450811 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[27\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450811 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[28\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450811 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[29\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450812 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[30\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450812 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[31\] dCollideSpheres.v(589) " "Inferred latch for \"cy\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450812 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[0\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[0\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450812 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[1\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[1\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450812 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[2\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[2\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450812 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[3\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[3\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450812 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[4\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[4\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450813 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[5\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[5\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450813 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[6\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[6\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450813 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[7\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[7\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450813 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[8\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[8\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450813 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[9\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[9\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450813 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[10\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[10\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450813 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[11\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[11\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450813 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[12\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[12\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450814 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[13\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[13\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450814 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[14\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[14\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450814 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[15\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[15\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450814 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[16\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[16\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450814 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[17\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[17\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450814 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[18\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[18\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450814 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[19\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[19\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450814 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[20\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[20\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450815 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[21\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[21\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450815 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[22\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[22\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450815 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[23\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[23\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450815 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[24\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[24\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450815 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[25\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[25\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450815 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[26\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[26\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450815 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[27\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[27\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450815 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[28\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[28\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450816 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[29\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[29\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450816 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[30\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[30\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450816 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[31\] dCollideSpheres.v(589) " "Inferred latch for \"cx\[31\]\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450816 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag dCollideSpheres.v(589) " "Inferred latch for \"flag\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450816 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk1 dCollideSpheres.v(589) " "Inferred latch for \"clk1\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450816 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk0 dCollideSpheres.v(589) " "Inferred latch for \"clk0\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450816 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK4_DONE dCollideSpheres.v(589) " "Inferred latch for \"CLK4_DONE\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450816 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK3_DONE dCollideSpheres.v(589) " "Inferred latch for \"CLK3_DONE\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450817 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK2_DONE dCollideSpheres.v(589) " "Inferred latch for \"CLK2_DONE\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450817 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK1_DONE dCollideSpheres.v(589) " "Inferred latch for \"CLK1_DONE\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450817 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK4 dCollideSpheres.v(589) " "Inferred latch for \"CLK4\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450817 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK3 dCollideSpheres.v(589) " "Inferred latch for \"CLK3\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450817 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK2 dCollideSpheres.v(589) " "Inferred latch for \"CLK2\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450817 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK1 dCollideSpheres.v(589) " "Inferred latch for \"CLK1\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450818 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK0 dCollideSpheres.v(589) " "Inferred latch for \"CLK0\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450818 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_a_stb dCollideSpheres.v(589) " "Inferred latch for \"input_a_stb\" at dCollideSpheres.v(589)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450818 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCalcPointsDistance3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0 " "Elaborating entity \"dCalcPointsDistance3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\"" {  } { { "dCollideSpheres.v" "dCalcPointsDist0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531450957 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest1 DistanceCalc.v(117) " "Verilog HDL or VHDL warning at DistanceCalc.v(117): object \"debugtest1\" assigned a value but never read" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/DistanceCalc.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531450958 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DistanceCalc.v(48) " "Verilog HDL assignment warning at DistanceCalc.v(48): truncated value with size 32 to match size of target (1)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/DistanceCalc.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450958 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetlen DistanceCalc.v(120) " "Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable \"resetlen\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/DistanceCalc.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450959 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy DistanceCalc.v(120) " "Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/DistanceCalc.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531450959 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy DistanceCalc.v(120) " "Inferred latch for \"out_rdy\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450960 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetlen DistanceCalc.v(120) " "Inferred latch for \"resetlen\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531450960 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add1 " "Elaborating entity \"adder\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add1\"" {  } { { "DistanceCalc.v" "add1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/DistanceCalc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531450975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(98) " "Verilog HDL assignment warning at adder.v(98): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450976 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(99) " "Verilog HDL assignment warning at adder.v(99): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450977 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(129) " "Verilog HDL assignment warning at adder.v(129): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450977 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(130) " "Verilog HDL assignment warning at adder.v(130): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450977 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(135) " "Verilog HDL assignment warning at adder.v(135): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450978 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(136) " "Verilog HDL assignment warning at adder.v(136): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450978 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(141) " "Verilog HDL assignment warning at adder.v(141): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450978 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(142) " "Verilog HDL assignment warning at adder.v(142): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450978 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(147) " "Verilog HDL assignment warning at adder.v(147): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450978 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(153) " "Verilog HDL assignment warning at adder.v(153): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450978 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(164) " "Verilog HDL assignment warning at adder.v(164): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450979 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(168) " "Verilog HDL assignment warning at adder.v(168): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450979 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(201) " "Verilog HDL assignment warning at adder.v(201): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450980 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(214) " "Verilog HDL assignment warning at adder.v(214): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450980 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(227) " "Verilog HDL assignment warning at adder.v(227): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450980 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 adder.v(240) " "Verilog HDL assignment warning at adder.v(240): truncated value with size 32 to match size of target (24)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450980 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(242) " "Verilog HDL assignment warning at adder.v(242): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450980 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(251) " "Verilog HDL assignment warning at adder.v(251): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531450981 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCalcVectorLength3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen " "Elaborating entity \"dCalcVectorLength3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\"" {  } { { "DistanceCalc.v" "calcLen" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/DistanceCalc.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531451051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest1 dCalcVectorLength3.v(47) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(47): object \"debugtest1\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531451052 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest2 dCalcVectorLength3.v(48) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(48): object \"debugtest2\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531451052 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest3 dCalcVectorLength3.v(49) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(49): object \"debugtest3\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531451052 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest4 dCalcVectorLength3.v(50) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(50): object \"debugtest4\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531451052 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest5 dCalcVectorLength3.v(51) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(51): object \"debugtest5\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531451052 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dCalcVectorLength3.v(45) " "Verilog HDL assignment warning at dCalcVectorLength3.v(45): truncated value with size 32 to match size of target (1)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451052 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetadd3 dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"resetadd3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531451054 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetsqrt dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"resetsqrt\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531451054 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531451054 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531451054 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[0\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[1\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[2\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[3\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[4\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[5\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[6\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[7\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[8\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[9\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[10\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[11\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[12\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451056 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[13\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[14\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[15\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[16\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[17\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[18\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[19\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[20\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[21\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[22\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[23\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[24\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[25\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[26\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[27\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[28\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[29\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451057 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[30\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451058 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[31\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451058 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy dCalcVectorLength3.v(130) " "Inferred latch for \"out_rdy\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451058 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetsqrt dCalcVectorLength3.v(130) " "Inferred latch for \"resetsqrt\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451058 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetadd3 dCalcVectorLength3.v(130) " "Inferred latch for \"resetadd3\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451058 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1 " "Elaborating entity \"multiplier\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\"" {  } { { "dCalcVectorLength3.v" "mult1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531451073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(95) " "Verilog HDL assignment warning at multiply.v(95): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451076 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(96) " "Verilog HDL assignment warning at multiply.v(96): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451076 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(146) " "Verilog HDL assignment warning at multiply.v(146): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451077 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(152) " "Verilog HDL assignment warning at multiply.v(152): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451077 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(166) " "Verilog HDL assignment warning at multiply.v(166): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451078 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(176) " "Verilog HDL assignment warning at multiply.v(176): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451078 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(183) " "Verilog HDL assignment warning at multiply.v(183): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451079 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(200) " "Verilog HDL assignment warning at multiply.v(200): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451079 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(213) " "Verilog HDL assignment warning at multiply.v(213): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451079 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 multiply.v(226) " "Verilog HDL assignment warning at multiply.v(226): truncated value with size 32 to match size of target (24)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451079 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(228) " "Verilog HDL assignment warning at multiply.v(228): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451080 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiply.v(237) " "Verilog HDL assignment warning at multiply.v(237): truncated value with size 32 to match size of target (8)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451080 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder " "Elaborating entity \"add3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\"" {  } { { "dCalcVectorLength3.v" "adder" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531451147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetadd1 add3.v(13) " "Verilog HDL or VHDL warning at add3.v(13): object \"resetadd1\" assigned a value but never read" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531451147 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetadd2 add3.v(61) " "Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable \"resetadd2\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531451148 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy add3.v(61) " "Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531451148 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result add3.v(61) " "Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466531451148 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire1 0 add3.v(24) " "Net \"output_z_ack_wire1\" at add3.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466531451149 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] add3.v(61) " "Inferred latch for \"result\[0\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451149 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] add3.v(61) " "Inferred latch for \"result\[1\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] add3.v(61) " "Inferred latch for \"result\[2\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] add3.v(61) " "Inferred latch for \"result\[3\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] add3.v(61) " "Inferred latch for \"result\[4\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] add3.v(61) " "Inferred latch for \"result\[5\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] add3.v(61) " "Inferred latch for \"result\[6\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] add3.v(61) " "Inferred latch for \"result\[7\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] add3.v(61) " "Inferred latch for \"result\[8\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] add3.v(61) " "Inferred latch for \"result\[9\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] add3.v(61) " "Inferred latch for \"result\[10\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] add3.v(61) " "Inferred latch for \"result\[11\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] add3.v(61) " "Inferred latch for \"result\[12\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] add3.v(61) " "Inferred latch for \"result\[13\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] add3.v(61) " "Inferred latch for \"result\[14\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451150 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] add3.v(61) " "Inferred latch for \"result\[15\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] add3.v(61) " "Inferred latch for \"result\[16\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] add3.v(61) " "Inferred latch for \"result\[17\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] add3.v(61) " "Inferred latch for \"result\[18\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] add3.v(61) " "Inferred latch for \"result\[19\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] add3.v(61) " "Inferred latch for \"result\[20\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] add3.v(61) " "Inferred latch for \"result\[21\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] add3.v(61) " "Inferred latch for \"result\[22\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] add3.v(61) " "Inferred latch for \"result\[23\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] add3.v(61) " "Inferred latch for \"result\[24\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] add3.v(61) " "Inferred latch for \"result\[25\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] add3.v(61) " "Inferred latch for \"result\[26\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] add3.v(61) " "Inferred latch for \"result\[27\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] add3.v(61) " "Inferred latch for \"result\[28\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] add3.v(61) " "Inferred latch for \"result\[29\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] add3.v(61) " "Inferred latch for \"result\[30\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] add3.v(61) " "Inferred latch for \"result\[31\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451151 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy add3.v(61) " "Inferred latch for \"out_rdy\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451152 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetadd2 add3.v(61) " "Inferred latch for \"resetadd2\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531451152 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1 " "Elaborating entity \"sqrt\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\"" {  } { { "dCalcVectorLength3.v" "square1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531451170 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_flag sqrt.v(23) " "Verilog HDL or VHDL warning at sqrt.v(23): object \"x_flag\" assigned a value but never read" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466531451170 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire 0 sqrt.v(28) " "Net \"output_z_ack_wire\" at sqrt.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466531451179 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire2 0 sqrt.v(46) " "Net \"output_z_ack_wire2\" at sqrt.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466531451179 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire3 0 sqrt.v(54) " "Net \"output_z_ack_wire3\" at sqrt.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466531451179 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire4 0 sqrt.v(62) " "Net \"output_z_ack_wire4\" at sqrt.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466531451180 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire5 0 sqrt.v(70) " "Net \"output_z_ack_wire5\" at sqrt.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466531451180 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire6 0 sqrt.v(81) " "Net \"output_z_ack_wire6\" at sqrt.v(81) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466531451180 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire7 0 sqrt.v(89) " "Net \"output_z_ack_wire7\" at sqrt.v(89) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 89 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466531451180 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire8 0 sqrt.v(97) " "Net \"output_z_ack_wire8\" at sqrt.v(97) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466531451180 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire9 0 sqrt.v(105) " "Net \"output_z_ack_wire9\" at sqrt.v(105) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 105 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466531451180 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire10 0 sqrt.v(113) " "Net \"output_z_ack_wire10\" at sqrt.v(113) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466531451180 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1 " "Elaborating entity \"divider\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\"" {  } { { "sqrt.v" "divide_by_two1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531451222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(99) " "Verilog HDL assignment warning at divider.v(99): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451224 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(100) " "Verilog HDL assignment warning at divider.v(100): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451224 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(165) " "Verilog HDL assignment warning at divider.v(165): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451225 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(171) " "Verilog HDL assignment warning at divider.v(171): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451225 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(185) " "Verilog HDL assignment warning at divider.v(185): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451226 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(195) " "Verilog HDL assignment warning at divider.v(195): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451226 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 divider.v(229) " "Verilog HDL assignment warning at divider.v(229): truncated value with size 32 to match size of target (6)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451227 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(246) " "Verilog HDL assignment warning at divider.v(246): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451227 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(259) " "Verilog HDL assignment warning at divider.v(259): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451227 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 divider.v(272) " "Verilog HDL assignment warning at divider.v(272): truncated value with size 32 to match size of target (24)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451227 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(274) " "Verilog HDL assignment warning at divider.v(274): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451228 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.v(283) " "Verilog HDL assignment warning at divider.v(283): truncated value with size 32 to match size of target (8)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451228 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider2 dCollideSpheres:test0\|divider2:divide_1_d " "Elaborating entity \"divider2\" for hierarchy \"dCollideSpheres:test0\|divider2:divide_1_d\"" {  } { { "dCollideSpheres.v" "divide_1_d" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531451344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(103) " "Verilog HDL assignment warning at Verilog1.v(103): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451346 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(104) " "Verilog HDL assignment warning at Verilog1.v(104): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451346 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(169) " "Verilog HDL assignment warning at Verilog1.v(169): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451347 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(175) " "Verilog HDL assignment warning at Verilog1.v(175): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451347 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(189) " "Verilog HDL assignment warning at Verilog1.v(189): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451348 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(199) " "Verilog HDL assignment warning at Verilog1.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451348 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Verilog1.v(233) " "Verilog HDL assignment warning at Verilog1.v(233): truncated value with size 32 to match size of target (6)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451348 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(250) " "Verilog HDL assignment warning at Verilog1.v(250): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451349 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(263) " "Verilog HDL assignment warning at Verilog1.v(263): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451349 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(276) " "Verilog HDL assignment warning at Verilog1.v(276): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451349 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(278) " "Verilog HDL assignment warning at Verilog1.v(278): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451349 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(287) " "Verilog HDL assignment warning at Verilog1.v(287): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466531451349 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452006 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452006 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452010 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452010 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452016 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452016 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452022 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452022 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452028 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452028 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452033 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452033 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452039 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452039 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452044 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452044 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452049 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452049 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452054 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452054 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452060 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452060 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452065 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452065 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452070 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452070 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452075 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452075 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452081 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452081 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452086 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452086 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452091 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452091 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[31\] " "Net \"outs\[8\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[30\] " "Net \"outs\[8\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[29\] " "Net \"outs\[8\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[28\] " "Net \"outs\[8\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[27\] " "Net \"outs\[8\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[26\] " "Net \"outs\[8\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[25\] " "Net \"outs\[8\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[24\] " "Net \"outs\[8\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[23\] " "Net \"outs\[8\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[22\] " "Net \"outs\[8\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[21\] " "Net \"outs\[8\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[20\] " "Net \"outs\[8\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[19\] " "Net \"outs\[8\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[18\] " "Net \"outs\[8\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[17\] " "Net \"outs\[8\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[16\] " "Net \"outs\[8\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[15\] " "Net \"outs\[8\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[14\] " "Net \"outs\[8\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[13\] " "Net \"outs\[8\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[12\] " "Net \"outs\[8\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[11\] " "Net \"outs\[8\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[10\] " "Net \"outs\[8\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[9\] " "Net \"outs\[8\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[8\] " "Net \"outs\[8\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[7\] " "Net \"outs\[8\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[6\] " "Net \"outs\[8\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[5\] " "Net \"outs\[8\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[4\] " "Net \"outs\[8\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[3\] " "Net \"outs\[8\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[2\] " "Net \"outs\[8\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[8\]\[1\] " "Net \"outs\[8\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[8\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1466531452097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1466531452097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c224 " "Found entity 1: altsyncram_c224" {  } { { "db/altsyncram_c224.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/altsyncram_c224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531456419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531456419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531456941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531456941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531457055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531457055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rji " "Found entity 1: cntr_rji" {  } { { "db/cntr_rji.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/cntr_rji.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531457211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531457211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531457267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531457267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531457350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531457350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531457498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531457498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531457552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531457552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531457626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531457626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531457682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531457682 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531458613 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1466531458856 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.06.21.13:51:02 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl " "2016.06.21.13:51:02 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531462685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531465210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531465692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531468177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531468220 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531468322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531468466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531468472 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531468472 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1466531469202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf5630396/alt_sld_fab.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/ip/sldf5630396/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531469341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531469341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531469643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531469643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531469646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531469645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531469673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531469673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 980 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531469800 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531469800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531469800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531469887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531469887 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531494409 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531494409 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531494409 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_nx_k\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_nx_k\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531494409 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_ny_k\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_ny_k\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531494409 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_nz_k\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_nz_k\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531494409 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531494409 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531494409 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531494409 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1466531494409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|lpm_mult:Mult0\"" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 184 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531494478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|lpm_mult:Mult0 " "Instantiated megafunction \"dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531494478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531494478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531494478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531494478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531494478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531494478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531494478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531494478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531494478 ""}  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 184 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466531494478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466531494527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531494527 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1466531496477 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1152 " "Ignored 1152 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1152 " "Ignored 1152 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1466531496837 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1466531496837 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|x1_temp4\[0\] dCollideSpheres:test0\|test3\[0\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[0\]\" merged with LATCH primitive \"dCollideSpheres:test0\|test3\[0\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|y1_temp4\[0\] dCollideSpheres:test0\|test4\[0\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[0\]\" merged with LATCH primitive \"dCollideSpheres:test0\|test4\[0\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|z1_temp4\[0\] dCollideSpheres:test0\|test5\[0\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[0\]\" merged with LATCH primitive \"dCollideSpheres:test0\|test5\[0\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|flag dCollideSpheres:test0\|CLK0 " "Duplicate LATCH primitive \"dCollideSpheres:test0\|flag\" merged with LATCH primitive \"dCollideSpheres:test0\|CLK0\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|x1_temp4\[1\] dCollideSpheres:test0\|test3\[1\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[1\]\" merged with LATCH primitive \"dCollideSpheres:test0\|test3\[1\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|y1_temp4\[1\] dCollideSpheres:test0\|test4\[1\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[1\]\" merged with LATCH primitive \"dCollideSpheres:test0\|test4\[1\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|z1_temp4\[1\] dCollideSpheres:test0\|test5\[1\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[1\]\" merged with LATCH primitive \"dCollideSpheres:test0\|test5\[1\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|x1_temp4\[2\] dCollideSpheres:test0\|test3\[2\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[2\]\" merged with LATCH primitive \"dCollideSpheres:test0\|test3\[2\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|y1_temp4\[2\] dCollideSpheres:test0\|test4\[2\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[2\]\" merged with LATCH primitive \"dCollideSpheres:test0\|test4\[2\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|z1_temp4\[2\] dCollideSpheres:test0\|test5\[2\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[2\]\" merged with LATCH primitive \"dCollideSpheres:test0\|test5\[2\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|x1_temp4\[3\] dCollideSpheres:test0\|test3\[3\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[3\]\" merged with LATCH primitive \"dCollideSpheres:test0\|test3\[3\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|y1_temp4\[3\] dCollideSpheres:test0\|test4\[3\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[3\]\" merged with LATCH primitive \"dCollideSpheres:test0\|test4\[3\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|z1_temp4\[3\] dCollideSpheres:test0\|test5\[3\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[3\]\" merged with LATCH primitive \"dCollideSpheres:test0\|test5\[3\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[23\] dCollideSpheres:test0\|z1_temp4\[23\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[23\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[23\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[24\] dCollideSpheres:test0\|z1_temp4\[24\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[24\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[24\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[25\] dCollideSpheres:test0\|z1_temp4\[25\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[25\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[25\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[26\] dCollideSpheres:test0\|z1_temp4\[26\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[26\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[26\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[27\] dCollideSpheres:test0\|z1_temp4\[27\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[27\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[27\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[28\] dCollideSpheres:test0\|z1_temp4\[28\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[28\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[28\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[29\] dCollideSpheres:test0\|z1_temp4\[29\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[29\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[29\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[30\] dCollideSpheres:test0\|z1_temp4\[30\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[30\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[30\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[22\] dCollideSpheres:test0\|z1_temp4\[22\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[22\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[22\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[21\] dCollideSpheres:test0\|z1_temp4\[21\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[21\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[21\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[20\] dCollideSpheres:test0\|z1_temp4\[20\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[20\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[20\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[19\] dCollideSpheres:test0\|z1_temp4\[19\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[19\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[19\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[18\] dCollideSpheres:test0\|z1_temp4\[18\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[18\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[18\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[17\] dCollideSpheres:test0\|z1_temp4\[17\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[17\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[17\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[16\] dCollideSpheres:test0\|z1_temp4\[16\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[16\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[16\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[15\] dCollideSpheres:test0\|z1_temp4\[15\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[15\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[15\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[14\] dCollideSpheres:test0\|z1_temp4\[14\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[14\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[14\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[13\] dCollideSpheres:test0\|z1_temp4\[13\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[13\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[13\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[12\] dCollideSpheres:test0\|z1_temp4\[12\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[12\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[12\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[11\] dCollideSpheres:test0\|z1_temp4\[11\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[11\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[11\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[10\] dCollideSpheres:test0\|z1_temp4\[10\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[10\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[10\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[9\] dCollideSpheres:test0\|z1_temp4\[9\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[9\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[9\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[8\] dCollideSpheres:test0\|z1_temp4\[8\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[8\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[8\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[7\] dCollideSpheres:test0\|z1_temp4\[7\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[7\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[7\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[6\] dCollideSpheres:test0\|z1_temp4\[6\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[6\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[6\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[5\] dCollideSpheres:test0\|z1_temp4\[5\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[5\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[5\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[4\] dCollideSpheres:test0\|z1_temp4\[4\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[4\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[4\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[23\] dCollideSpheres:test0\|x1_temp4\[23\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[23\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[23\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[24\] dCollideSpheres:test0\|x1_temp4\[24\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[24\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[24\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[25\] dCollideSpheres:test0\|x1_temp4\[25\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[25\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[25\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[26\] dCollideSpheres:test0\|x1_temp4\[26\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[26\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[26\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[27\] dCollideSpheres:test0\|x1_temp4\[27\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[27\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[27\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[28\] dCollideSpheres:test0\|x1_temp4\[28\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[28\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[28\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[29\] dCollideSpheres:test0\|x1_temp4\[29\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[29\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[29\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[30\] dCollideSpheres:test0\|x1_temp4\[30\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[30\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[30\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[22\] dCollideSpheres:test0\|x1_temp4\[22\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[22\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[22\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[21\] dCollideSpheres:test0\|x1_temp4\[21\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[21\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[21\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[20\] dCollideSpheres:test0\|x1_temp4\[20\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[20\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[20\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[19\] dCollideSpheres:test0\|x1_temp4\[19\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[19\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[19\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[18\] dCollideSpheres:test0\|x1_temp4\[18\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[18\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[18\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[17\] dCollideSpheres:test0\|x1_temp4\[17\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[17\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[17\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[16\] dCollideSpheres:test0\|x1_temp4\[16\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[16\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[16\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[15\] dCollideSpheres:test0\|x1_temp4\[15\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[15\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[15\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[14\] dCollideSpheres:test0\|x1_temp4\[14\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[14\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[14\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[13\] dCollideSpheres:test0\|x1_temp4\[13\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[13\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[13\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[12\] dCollideSpheres:test0\|x1_temp4\[12\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[12\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[12\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[11\] dCollideSpheres:test0\|x1_temp4\[11\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[11\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[11\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[10\] dCollideSpheres:test0\|x1_temp4\[10\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[10\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[10\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[9\] dCollideSpheres:test0\|x1_temp4\[9\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[9\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[9\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[8\] dCollideSpheres:test0\|x1_temp4\[8\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[8\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[8\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[7\] dCollideSpheres:test0\|x1_temp4\[7\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[7\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[7\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[6\] dCollideSpheres:test0\|x1_temp4\[6\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[6\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[6\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[5\] dCollideSpheres:test0\|x1_temp4\[5\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[5\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[5\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[4\] dCollideSpheres:test0\|x1_temp4\[4\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[4\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[4\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[23\] dCollideSpheres:test0\|y1_temp4\[23\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[23\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[23\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[24\] dCollideSpheres:test0\|y1_temp4\[24\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[24\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[24\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[25\] dCollideSpheres:test0\|y1_temp4\[25\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[25\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[25\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[26\] dCollideSpheres:test0\|y1_temp4\[26\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[26\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[26\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[27\] dCollideSpheres:test0\|y1_temp4\[27\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[27\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[27\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[28\] dCollideSpheres:test0\|y1_temp4\[28\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[28\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[28\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[29\] dCollideSpheres:test0\|y1_temp4\[29\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[29\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[29\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[30\] dCollideSpheres:test0\|y1_temp4\[30\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[30\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[30\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[22\] dCollideSpheres:test0\|y1_temp4\[22\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[22\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[22\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[21\] dCollideSpheres:test0\|y1_temp4\[21\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[21\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[21\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[20\] dCollideSpheres:test0\|y1_temp4\[20\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[20\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[20\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[19\] dCollideSpheres:test0\|y1_temp4\[19\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[19\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[19\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[18\] dCollideSpheres:test0\|y1_temp4\[18\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[18\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[18\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[17\] dCollideSpheres:test0\|y1_temp4\[17\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[17\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[17\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[16\] dCollideSpheres:test0\|y1_temp4\[16\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[16\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[16\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[15\] dCollideSpheres:test0\|y1_temp4\[15\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[15\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[15\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[14\] dCollideSpheres:test0\|y1_temp4\[14\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[14\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[14\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[13\] dCollideSpheres:test0\|y1_temp4\[13\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[13\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[13\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[12\] dCollideSpheres:test0\|y1_temp4\[12\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[12\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[12\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[11\] dCollideSpheres:test0\|y1_temp4\[11\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[11\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[11\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[10\] dCollideSpheres:test0\|y1_temp4\[10\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[10\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[10\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[9\] dCollideSpheres:test0\|y1_temp4\[9\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[9\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[9\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[8\] dCollideSpheres:test0\|y1_temp4\[8\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[8\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[8\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[7\] dCollideSpheres:test0\|y1_temp4\[7\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[7\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[7\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[6\] dCollideSpheres:test0\|y1_temp4\[6\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[6\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[6\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[5\] dCollideSpheres:test0\|y1_temp4\[5\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[5\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[5\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[4\] dCollideSpheres:test0\|y1_temp4\[4\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[4\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[4\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test3\[31\] dCollideSpheres:test0\|x1_temp4\[31\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test3\[31\]\" merged with LATCH primitive \"dCollideSpheres:test0\|x1_temp4\[31\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test4\[31\] dCollideSpheres:test0\|y1_temp4\[31\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test4\[31\]\" merged with LATCH primitive \"dCollideSpheres:test0\|y1_temp4\[31\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCollideSpheres:test0\|test5\[31\] dCollideSpheres:test0\|z1_temp4\[31\] " "Duplicate LATCH primitive \"dCollideSpheres:test0\|test5\[31\]\" merged with LATCH primitive \"dCollideSpheres:test0\|z1_temp4\[31\]\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1466531497009 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1466531497009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|CLK2 " "Latch dCollideSpheres:test0\|CLK2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|CLK3_DONE " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|CLK3_DONE" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497120 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|CLK3 " "Latch dCollideSpheres:test0\|CLK3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|CLK4_DONE " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|CLK4_DONE" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497121 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|CLK4 " "Latch dCollideSpheres:test0\|CLK4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_z1_nzk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_z1_nzk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497121 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|clk1 " "Latch dCollideSpheres:test0\|clk1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\]" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497121 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[0\] " "Latch dCollideSpheres:test0\|cx\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497121 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[10\] " "Latch dCollideSpheres:test0\|cx\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497121 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[11\] " "Latch dCollideSpheres:test0\|cx\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497121 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[12\] " "Latch dCollideSpheres:test0\|cx\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497121 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[13\] " "Latch dCollideSpheres:test0\|cx\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497121 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[14\] " "Latch dCollideSpheres:test0\|cx\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497121 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[15\] " "Latch dCollideSpheres:test0\|cx\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497121 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[16\] " "Latch dCollideSpheres:test0\|cx\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497121 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[17\] " "Latch dCollideSpheres:test0\|cx\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[18\] " "Latch dCollideSpheres:test0\|cx\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[19\] " "Latch dCollideSpheres:test0\|cx\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[1\] " "Latch dCollideSpheres:test0\|cx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[20\] " "Latch dCollideSpheres:test0\|cx\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[21\] " "Latch dCollideSpheres:test0\|cx\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[22\] " "Latch dCollideSpheres:test0\|cx\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[23\] " "Latch dCollideSpheres:test0\|cx\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[24\] " "Latch dCollideSpheres:test0\|cx\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[25\] " "Latch dCollideSpheres:test0\|cx\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[26\] " "Latch dCollideSpheres:test0\|cx\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[27\] " "Latch dCollideSpheres:test0\|cx\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[28\] " "Latch dCollideSpheres:test0\|cx\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[29\] " "Latch dCollideSpheres:test0\|cx\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497122 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[2\] " "Latch dCollideSpheres:test0\|cx\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[30\] " "Latch dCollideSpheres:test0\|cx\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[31\] " "Latch dCollideSpheres:test0\|cx\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[3\] " "Latch dCollideSpheres:test0\|cx\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[4\] " "Latch dCollideSpheres:test0\|cx\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[5\] " "Latch dCollideSpheres:test0\|cx\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[6\] " "Latch dCollideSpheres:test0\|cx\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[7\] " "Latch dCollideSpheres:test0\|cx\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[8\] " "Latch dCollideSpheres:test0\|cx\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[9\] " "Latch dCollideSpheres:test0\|cx\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[0\] " "Latch dCollideSpheres:test0\|cy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[10\] " "Latch dCollideSpheres:test0\|cy\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[11\] " "Latch dCollideSpheres:test0\|cy\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[12\] " "Latch dCollideSpheres:test0\|cy\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497123 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[13\] " "Latch dCollideSpheres:test0\|cy\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[14\] " "Latch dCollideSpheres:test0\|cy\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[15\] " "Latch dCollideSpheres:test0\|cy\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[16\] " "Latch dCollideSpheres:test0\|cy\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[17\] " "Latch dCollideSpheres:test0\|cy\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[18\] " "Latch dCollideSpheres:test0\|cy\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[19\] " "Latch dCollideSpheres:test0\|cy\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[1\] " "Latch dCollideSpheres:test0\|cy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[20\] " "Latch dCollideSpheres:test0\|cy\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[21\] " "Latch dCollideSpheres:test0\|cy\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[22\] " "Latch dCollideSpheres:test0\|cy\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[23\] " "Latch dCollideSpheres:test0\|cy\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[24\] " "Latch dCollideSpheres:test0\|cy\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[25\] " "Latch dCollideSpheres:test0\|cy\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497124 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[26\] " "Latch dCollideSpheres:test0\|cy\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[27\] " "Latch dCollideSpheres:test0\|cy\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[28\] " "Latch dCollideSpheres:test0\|cy\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[29\] " "Latch dCollideSpheres:test0\|cy\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[2\] " "Latch dCollideSpheres:test0\|cy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[30\] " "Latch dCollideSpheres:test0\|cy\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[31\] " "Latch dCollideSpheres:test0\|cy\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[3\] " "Latch dCollideSpheres:test0\|cy\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[4\] " "Latch dCollideSpheres:test0\|cy\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[5\] " "Latch dCollideSpheres:test0\|cy\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[6\] " "Latch dCollideSpheres:test0\|cy\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[7\] " "Latch dCollideSpheres:test0\|cy\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[8\] " "Latch dCollideSpheres:test0\|cy\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[9\] " "Latch dCollideSpheres:test0\|cy\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497125 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[0\] " "Latch dCollideSpheres:test0\|cz\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[10\] " "Latch dCollideSpheres:test0\|cz\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[11\] " "Latch dCollideSpheres:test0\|cz\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[12\] " "Latch dCollideSpheres:test0\|cz\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[13\] " "Latch dCollideSpheres:test0\|cz\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[14\] " "Latch dCollideSpheres:test0\|cz\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[15\] " "Latch dCollideSpheres:test0\|cz\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[16\] " "Latch dCollideSpheres:test0\|cz\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[17\] " "Latch dCollideSpheres:test0\|cz\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[18\] " "Latch dCollideSpheres:test0\|cz\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[19\] " "Latch dCollideSpheres:test0\|cz\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[1\] " "Latch dCollideSpheres:test0\|cz\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[20\] " "Latch dCollideSpheres:test0\|cz\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497126 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[21\] " "Latch dCollideSpheres:test0\|cz\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[22\] " "Latch dCollideSpheres:test0\|cz\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[23\] " "Latch dCollideSpheres:test0\|cz\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[24\] " "Latch dCollideSpheres:test0\|cz\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[25\] " "Latch dCollideSpheres:test0\|cz\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[26\] " "Latch dCollideSpheres:test0\|cz\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[27\] " "Latch dCollideSpheres:test0\|cz\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[28\] " "Latch dCollideSpheres:test0\|cz\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[29\] " "Latch dCollideSpheres:test0\|cz\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[2\] " "Latch dCollideSpheres:test0\|cz\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[30\] " "Latch dCollideSpheres:test0\|cz\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[31\] " "Latch dCollideSpheres:test0\|cz\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[3\] " "Latch dCollideSpheres:test0\|cz\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[4\] " "Latch dCollideSpheres:test0\|cz\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497127 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[5\] " "Latch dCollideSpheres:test0\|cz\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[6\] " "Latch dCollideSpheres:test0\|cz\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[7\] " "Latch dCollideSpheres:test0\|cz\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[8\] " "Latch dCollideSpheres:test0\|cz\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[9\] " "Latch dCollideSpheres:test0\|cz\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[0\] " "Latch dCollideSpheres:test0\|depth\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[10\] " "Latch dCollideSpheres:test0\|depth\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[11\] " "Latch dCollideSpheres:test0\|depth\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[12\] " "Latch dCollideSpheres:test0\|depth\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[13\] " "Latch dCollideSpheres:test0\|depth\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[14\] " "Latch dCollideSpheres:test0\|depth\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[15\] " "Latch dCollideSpheres:test0\|depth\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[16\] " "Latch dCollideSpheres:test0\|depth\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[17\] " "Latch dCollideSpheres:test0\|depth\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497128 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[18\] " "Latch dCollideSpheres:test0\|depth\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[19\] " "Latch dCollideSpheres:test0\|depth\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[1\] " "Latch dCollideSpheres:test0\|depth\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[20\] " "Latch dCollideSpheres:test0\|depth\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[21\] " "Latch dCollideSpheres:test0\|depth\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[22\] " "Latch dCollideSpheres:test0\|depth\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[23\] " "Latch dCollideSpheres:test0\|depth\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[24\] " "Latch dCollideSpheres:test0\|depth\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[25\] " "Latch dCollideSpheres:test0\|depth\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[26\] " "Latch dCollideSpheres:test0\|depth\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[27\] " "Latch dCollideSpheres:test0\|depth\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[28\] " "Latch dCollideSpheres:test0\|depth\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[29\] " "Latch dCollideSpheres:test0\|depth\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[2\] " "Latch dCollideSpheres:test0\|depth\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497129 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[30\] " "Latch dCollideSpheres:test0\|depth\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[31\] " "Latch dCollideSpheres:test0\|depth\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[3\] " "Latch dCollideSpheres:test0\|depth\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[4\] " "Latch dCollideSpheres:test0\|depth\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[5\] " "Latch dCollideSpheres:test0\|depth\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[6\] " "Latch dCollideSpheres:test0\|depth\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[7\] " "Latch dCollideSpheres:test0\|depth\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[8\] " "Latch dCollideSpheres:test0\|depth\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[9\] " "Latch dCollideSpheres:test0\|depth\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|done " "Latch dCollideSpheres:test0\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_z1_nzk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_z1_nzk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[0\] " "Latch dCollideSpheres:test0\|normalx\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[10\] " "Latch dCollideSpheres:test0\|normalx\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[11\] " "Latch dCollideSpheres:test0\|normalx\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[12\] " "Latch dCollideSpheres:test0\|normalx\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497130 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[13\] " "Latch dCollideSpheres:test0\|normalx\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[14\] " "Latch dCollideSpheres:test0\|normalx\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[15\] " "Latch dCollideSpheres:test0\|normalx\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[16\] " "Latch dCollideSpheres:test0\|normalx\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[17\] " "Latch dCollideSpheres:test0\|normalx\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[18\] " "Latch dCollideSpheres:test0\|normalx\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[19\] " "Latch dCollideSpheres:test0\|normalx\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[1\] " "Latch dCollideSpheres:test0\|normalx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[20\] " "Latch dCollideSpheres:test0\|normalx\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[21\] " "Latch dCollideSpheres:test0\|normalx\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[22\] " "Latch dCollideSpheres:test0\|normalx\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[23\] " "Latch dCollideSpheres:test0\|normalx\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[24\] " "Latch dCollideSpheres:test0\|normalx\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[25\] " "Latch dCollideSpheres:test0\|normalx\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497131 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[26\] " "Latch dCollideSpheres:test0\|normalx\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[27\] " "Latch dCollideSpheres:test0\|normalx\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[28\] " "Latch dCollideSpheres:test0\|normalx\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[29\] " "Latch dCollideSpheres:test0\|normalx\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[2\] " "Latch dCollideSpheres:test0\|normalx\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[30\] " "Latch dCollideSpheres:test0\|normalx\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[31\] " "Latch dCollideSpheres:test0\|normalx\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[3\] " "Latch dCollideSpheres:test0\|normalx\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[4\] " "Latch dCollideSpheres:test0\|normalx\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[5\] " "Latch dCollideSpheres:test0\|normalx\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[6\] " "Latch dCollideSpheres:test0\|normalx\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[7\] " "Latch dCollideSpheres:test0\|normalx\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[8\] " "Latch dCollideSpheres:test0\|normalx\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497132 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[9\] " "Latch dCollideSpheres:test0\|normalx\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[0\] " "Latch dCollideSpheres:test0\|normaly\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[10\] " "Latch dCollideSpheres:test0\|normaly\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[11\] " "Latch dCollideSpheres:test0\|normaly\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[12\] " "Latch dCollideSpheres:test0\|normaly\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[13\] " "Latch dCollideSpheres:test0\|normaly\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[14\] " "Latch dCollideSpheres:test0\|normaly\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[15\] " "Latch dCollideSpheres:test0\|normaly\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[16\] " "Latch dCollideSpheres:test0\|normaly\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[17\] " "Latch dCollideSpheres:test0\|normaly\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[18\] " "Latch dCollideSpheres:test0\|normaly\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[19\] " "Latch dCollideSpheres:test0\|normaly\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[1\] " "Latch dCollideSpheres:test0\|normaly\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[20\] " "Latch dCollideSpheres:test0\|normaly\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497133 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[21\] " "Latch dCollideSpheres:test0\|normaly\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[22\] " "Latch dCollideSpheres:test0\|normaly\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[23\] " "Latch dCollideSpheres:test0\|normaly\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[24\] " "Latch dCollideSpheres:test0\|normaly\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[25\] " "Latch dCollideSpheres:test0\|normaly\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[26\] " "Latch dCollideSpheres:test0\|normaly\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[27\] " "Latch dCollideSpheres:test0\|normaly\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[28\] " "Latch dCollideSpheres:test0\|normaly\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[29\] " "Latch dCollideSpheres:test0\|normaly\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[2\] " "Latch dCollideSpheres:test0\|normaly\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[30\] " "Latch dCollideSpheres:test0\|normaly\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[31\] " "Latch dCollideSpheres:test0\|normaly\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[3\] " "Latch dCollideSpheres:test0\|normaly\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[4\] " "Latch dCollideSpheres:test0\|normaly\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497134 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[5\] " "Latch dCollideSpheres:test0\|normaly\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[6\] " "Latch dCollideSpheres:test0\|normaly\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[7\] " "Latch dCollideSpheres:test0\|normaly\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[8\] " "Latch dCollideSpheres:test0\|normaly\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[9\] " "Latch dCollideSpheres:test0\|normaly\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[0\] " "Latch dCollideSpheres:test0\|normalz\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[10\] " "Latch dCollideSpheres:test0\|normalz\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[11\] " "Latch dCollideSpheres:test0\|normalz\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[12\] " "Latch dCollideSpheres:test0\|normalz\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[13\] " "Latch dCollideSpheres:test0\|normalz\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[14\] " "Latch dCollideSpheres:test0\|normalz\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[15\] " "Latch dCollideSpheres:test0\|normalz\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[16\] " "Latch dCollideSpheres:test0\|normalz\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[17\] " "Latch dCollideSpheres:test0\|normalz\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497135 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[18\] " "Latch dCollideSpheres:test0\|normalz\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[19\] " "Latch dCollideSpheres:test0\|normalz\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[1\] " "Latch dCollideSpheres:test0\|normalz\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[20\] " "Latch dCollideSpheres:test0\|normalz\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[21\] " "Latch dCollideSpheres:test0\|normalz\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[22\] " "Latch dCollideSpheres:test0\|normalz\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[23\] " "Latch dCollideSpheres:test0\|normalz\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[24\] " "Latch dCollideSpheres:test0\|normalz\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[25\] " "Latch dCollideSpheres:test0\|normalz\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[26\] " "Latch dCollideSpheres:test0\|normalz\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[27\] " "Latch dCollideSpheres:test0\|normalz\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[28\] " "Latch dCollideSpheres:test0\|normalz\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[29\] " "Latch dCollideSpheres:test0\|normalz\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[2\] " "Latch dCollideSpheres:test0\|normalz\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497136 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[30\] " "Latch dCollideSpheres:test0\|normalz\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497137 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[31\] " "Latch dCollideSpheres:test0\|normalz\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497137 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[3\] " "Latch dCollideSpheres:test0\|normalz\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497137 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[4\] " "Latch dCollideSpheres:test0\|normalz\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497137 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[5\] " "Latch dCollideSpheres:test0\|normalz\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497137 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[6\] " "Latch dCollideSpheres:test0\|normalz\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497137 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[7\] " "Latch dCollideSpheres:test0\|normalz\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497137 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[8\] " "Latch dCollideSpheres:test0\|normalz\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497137 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[9\] " "Latch dCollideSpheres:test0\|normalz\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497137 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|ret " "Latch dCollideSpheres:test0\|ret has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497137 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|CLK3_DONE " "Latch dCollideSpheres:test0\|CLK3_DONE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|multiplier:multiply_nz_k\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|multiplier:multiply_nz_k\|s_output_z_stb" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497137 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|CLK2_DONE " "Latch dCollideSpheres:test0\|CLK2_DONE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|s_output_z_stb" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497138 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|CLK4_DONE " "Latch dCollideSpheres:test0\|CLK4_DONE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_z1_nzk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_z1_nzk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497138 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|CLK1 " "Latch dCollideSpheres:test0\|CLK1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_x2neg\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_x2neg\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497138 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|CLK0 " "Latch dCollideSpheres:test0\|CLK0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|CLK1_DONE " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|CLK1_DONE" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497138 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|CLK1_DONE " "Latch dCollideSpheres:test0\|CLK1_DONE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_x2neg\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_x2neg\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1466531497138 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1466531497138 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1466531497311 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1466531497312 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~1 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~1\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~5 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~5\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~9 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~9\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~13 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~13\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~17 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~17\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~21 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~21\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~25 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~25\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~29 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~29\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~33 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~33\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~37 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~37\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[20\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[20\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[20\]~41 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[20\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[20\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[20\]~41\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[19\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[19\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[19\]~45 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[19\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[19\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[19\]~45\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[18\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[18\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[18\]~49 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[18\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[18\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[18\]~49\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[17\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[17\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[17\]~53 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[17\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[17\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[17\]~53\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[16\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[16\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[16\]~57 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[16\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[16\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[16\]~57\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[15\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[15\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[15\]~61 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[15\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[15\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[15\]~61\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\]~65 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\]~65\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[13\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[13\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[13\]~69 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[13\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[13\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[13\]~69\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[12\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[12\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[12\]~73 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[12\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[12\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[12\]~73\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[11\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[11\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[11\]~77 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[11\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[11\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[11\]~77\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[10\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[10\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[10\]~81 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[10\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[10\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[10\]~81\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[9\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[9\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[9\]~85 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[9\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[9\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[9\]~85\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[8\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[8\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[8\]~89 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[8\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[8\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[8\]~89\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[7\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[7\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[7\]~93 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[7\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[7\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[7\]~93\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[6\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[6\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[6\]~97 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[6\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[6\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[6\]~97\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[5\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[5\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[5\]~101 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[5\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[5\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[5\]~101\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[4\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[4\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[4\]~105 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[4\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[4\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[4\]~105\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[3\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[3\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[3\]~109 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[3\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[3\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[3\]~109\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[2\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[2\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[2\]~113 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[2\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[2\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[2\]~113\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[1\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[1\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[1\]~117 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[1\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[1\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[1\]~117\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[0\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[0\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[0\]~121 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[0\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[0\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[0\]~121\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[31\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[31\]~_emulated dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[31\]~125 " "Register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[31\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[31\]~_emulated\" and latch \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[31\]~125\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1466531497317 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|x[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1466531497317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531506751 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "149 " "149 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1466531518414 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~40 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~40\"" {  } { { "divider.v" "Add5~40" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 224 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531518554 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~40 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~40\"" {  } { { "divider.v" "Add5~40" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 224 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531518554 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~40 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~40\"" {  } { { "divider.v" "Add5~40" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 224 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531518554 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1466531518554 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dCollideSpheres.map.smsg " "Generated suppressed messages file C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dCollideSpheres.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531519603 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1203 1751 0 0 548 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1203 of its 1751 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 548 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1466531522104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1466531522972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466531522972 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531526245 "|fpga_dCollideSpheres|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531526245 "|fpga_dCollideSpheres|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531526245 "|fpga_dCollideSpheres|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531526245 "|fpga_dCollideSpheres|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531526245 "|fpga_dCollideSpheres|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531526245 "|fpga_dCollideSpheres|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW " "No output dependent on input pin \"SW\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531526245 "|fpga_dCollideSpheres|SW"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1466531526245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41306 " "Implemented 41306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1466531526246 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1466531526246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40371 " "Implemented 40371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1466531526246 ""} { "Info" "ICUT_CUT_TM_RAMS" "859 " "Implemented 859 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1466531526246 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "63 " "Implemented 63 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1466531526246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1466531526246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1791 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1791 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1221 " "Peak virtual memory: 1221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466531526517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 13:52:06 2016 " "Processing ended: Tue Jun 21 13:52:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466531526517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466531526517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466531526517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1466531526517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1466531531378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466531531387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 13:52:10 2016 " "Processing started: Tue Jun 21 13:52:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466531531387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1466531531387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1466531531387 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1466531531556 ""}
{ "Info" "0" "" "Project  = fpga_dCollideSpheres" {  } {  } 0 0 "Project  = fpga_dCollideSpheres" 0 0 "Fitter" 0 0 1466531531556 ""}
{ "Info" "0" "" "Revision = fpga_dCollideSpheres" {  } {  } 0 0 "Revision = fpga_dCollideSpheres" 0 0 "Fitter" 0 0 1466531531556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1466531532080 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_dCollideSpheres EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fpga_dCollideSpheres\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466531532410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466531532470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466531532470 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466531533268 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1466531533279 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466531534012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466531534012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466531534012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466531534012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466531534012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466531534012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466531534012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466531534012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466531534012 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466531534012 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 94294 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466531534113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 94296 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466531534113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 94298 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466531534113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 94300 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466531534113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 94302 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466531534113 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1466531534113 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1466531542997 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1621 " "TimeQuest Timing Analyzer is analyzing 1621 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1466531548355 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1466531548422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1466531548422 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1466531548422 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1466531548422 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_dCollideSpheres.SDC " "Reading SDC File: 'fpga_dCollideSpheres.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1466531548675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1466531548677 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "test0\|flag_done_false_collision~0\|combout " "Node \"test0\|flag_done_false_collision~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531548744 ""} { "Warning" "WSTA_SCC_NODE" "test0\|flag_done_false_collision~0\|datac " "Node \"test0\|flag_done_false_collision~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531548744 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1466531548744 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Node: dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|test\[31\] dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Latch dCollideSpheres:test0\|test\[31\] is being clocked by dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531548813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466531548813 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[0\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[0\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531548813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466531548813 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK0 " "Node: dCollideSpheres:test0\|CLK0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK0 dCollideSpheres:test0\|CLK0 " "Latch dCollideSpheres:test0\|CLK0 is being clocked by dCollideSpheres:test0\|CLK0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531548813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466531548813 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531548813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466531548813 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~1 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~1 is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531548813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466531548813 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|resetsqrt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK1_DONE " "Node: dCollideSpheres:test0\|CLK1_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|d_temp\[23\] dCollideSpheres:test0\|CLK1_DONE " "Latch dCollideSpheres:test0\|d_temp\[23\] is being clocked by dCollideSpheres:test0\|CLK1_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531548813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466531548813 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK1_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK3_DONE " "Node: dCollideSpheres:test0\|CLK3_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK3_DONE dCollideSpheres:test0\|CLK3_DONE " "Latch dCollideSpheres:test0\|CLK3_DONE is being clocked by dCollideSpheres:test0\|CLK3_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531548813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466531548813 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK3_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK4_DONE " "Node: dCollideSpheres:test0\|CLK4_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK4_DONE dCollideSpheres:test0\|CLK4_DONE " "Latch dCollideSpheres:test0\|CLK4_DONE is being clocked by dCollideSpheres:test0\|CLK4_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531548813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466531548813 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK4_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb " "Node: dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|test2\[31\] dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb " "Latch dCollideSpheres:test0\|test2\[31\] is being clocked by dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531548813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466531548813 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|s_output_z_stb"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1466531549187 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1466531549204 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466531549204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466531549204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466531549204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466531549204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466531549204 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466531549204 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1466531549204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|s_output_z_stb " "Destination node dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|s_output_z_stb" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 10607 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|s_output_z_stb " "Destination node dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|s_output_z_stb" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 10175 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|s_output_z_stb " "Destination node dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|s_output_z_stb" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 9742 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb " "Destination node dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 9262 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Destination node dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 12084 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_x1_x2neg\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_x1_x2neg\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 13110 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_y2neg\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_y1_y2neg\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 12680 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_z2neg\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_z1_z2neg\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 12251 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider2:divide_1_d\|s_output_z_stb " "Destination node dCollideSpheres:test0\|divider2:divide_1_d\|s_output_z_stb" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 3217 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 11882 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466531552858 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466531552858 ""}  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 94281 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jtag_tx:jtag8\|out_data\[0\] " "Destination node jtag_tx:jtag8\|out_data\[0\]" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/jtag_tx.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 22026 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552859 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466531552859 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 55195 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|rsum_temp\[0\]~0  " "Automatically promoted node dCollideSpheres:test0\|rsum_temp\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552859 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 27510 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|r2_reg\[0\]~0  " "Automatically promoted node dCollideSpheres:test0\|r2_reg\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552859 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 40352 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|zsum_temp\[0\]~1  " "Automatically promoted node dCollideSpheres:test0\|zsum_temp\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552859 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 28893 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|cx\[31\]~3  " "Automatically promoted node dCollideSpheres:test0\|cx\[31\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|done~1 " "Destination node dCollideSpheres:test0\|done~1" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 27298 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552859 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466531552859 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 27169 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|k_temp\[0\]~0  " "Automatically promoted node dCollideSpheres:test0\|k_temp\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552860 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 28895 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|test3\[31\]~0  " "Automatically promoted node dCollideSpheres:test0\|test3\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552860 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 27525 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[31\]~0  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552860 ""}  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/add3.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 44227 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~2 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~2" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 26926 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~6 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~6" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 26930 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~10 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~10" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 26934 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~14 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~14" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 26938 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~18 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~18" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 26942 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~22 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~22" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 26946 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~26 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~26" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 26950 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~30 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~30" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 26954 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~34 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~34" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 26958 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~38 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~38" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/sqrt.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 26962 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466531552860 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466531552860 ""}  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCalcVectorLength3.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 4427 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|test2\[31\]~1  " "Automatically promoted node dCollideSpheres:test0\|test2\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552860 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 27523 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|test\[31\]~0  " "Automatically promoted node dCollideSpheres:test0\|test\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552860 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 589 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 27399 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 76139 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 58942 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466531552861 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 66921 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 57928 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 75731 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466531552861 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 245 -1 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 55519 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|CLK1  " "Automatically promoted node dCollideSpheres:test0\|CLK1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_x1_x2neg\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_x1_x2neg\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 13319 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_y2neg\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_y1_y2neg\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 12889 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_z2neg\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_z1_z2neg\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 12460 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider2:divide_1_d\|z_m\[23\] " "Destination node dCollideSpheres:test0\|divider2:divide_1_d\|z_m\[23\]" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/Verilog1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 2911 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:addDiff\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:addDiff\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 12060 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_radius_sum_dneg\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_radius_sum_dneg\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 11688 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_rsum_dneg\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_rsum_dneg\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 11259 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_rsum_dneg\|b_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_rsum_dneg\|b_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 11142 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_rsum_dneg\|b_m\[0\] " "Destination node dCollideSpheres:test0\|adder:add_rsum_dneg\|b_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 11168 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_rsum_dneg\|a_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_rsum_dneg\|a_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 11115 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466531552861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466531552861 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 6156 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|CLK0  " "Automatically promoted node dCollideSpheres:test0\|CLK0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add1\|z_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add1\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 4649 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add2\|z_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add2\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 20964 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add3\|z_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add3\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 20535 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add0\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add0\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 14178 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_r2_r1neg\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_r2_r1neg\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 13749 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_r2_r1neg\|b_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_r2_r1neg\|b_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 13632 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_r2_r1neg\|b_m\[0\] " "Destination node dCollideSpheres:test0\|adder:add_r2_r1neg\|b_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 13658 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_r2_r1neg\|a_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_r2_r1neg\|a_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 13605 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_r2_r1neg\|a_m\[0\] " "Destination node dCollideSpheres:test0\|adder:add_r2_r1neg\|a_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 13631 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add0\|b_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add0\|b_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 14061 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466531552862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466531552862 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 6152 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|CLK2  " "Automatically promoted node dCollideSpheres:test0\|CLK2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|z_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 10830 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|z_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 10398 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|z_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 9965 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider:divide_drsum_2\|z_m\[23\] " "Destination node dCollideSpheres:test0\|divider:divide_drsum_2\|z_m\[23\]" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 9531 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider:divide_drsum_2\|a_m\[23\] " "Destination node dCollideSpheres:test0\|divider:divide_drsum_2\|a_m\[23\]" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 9295 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider:divide_drsum_2\|b_m\[23\] " "Destination node dCollideSpheres:test0\|divider:divide_drsum_2\|b_m\[23\]" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 9319 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider:divide_drsum_2\|count\[1\] " "Destination node dCollideSpheres:test0\|divider:divide_drsum_2\|count\[1\]" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 9484 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider:divide_drsum_2\|count\[0\] " "Destination node dCollideSpheres:test0\|divider:divide_drsum_2\|count\[0\]" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/divider.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 9485 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|a_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 9807 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|b_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 9831 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466531552862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466531552862 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 0 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dCollideSpheres:test0\|CLK2" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 814 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|CLK3  " "Automatically promoted node dCollideSpheres:test0\|CLK3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nx_k\|z_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_nx_k\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 8938 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_ny_k\|z_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_ny_k\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 8504 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nz_k\|z_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_nz_k\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 8069 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nz_k\|a_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_nz_k\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 7911 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nz_k\|b_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_nz_k\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 7935 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_ny_k\|a_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_ny_k\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 8346 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_ny_k\|b_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_ny_k\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 8370 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nx_k\|a_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_nx_k\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 8780 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nx_k\|b_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_nx_k\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 8804 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nz_k\|round_bit " "Destination node dCollideSpheres:test0\|multiplier:multiply_nz_k\|round_bit" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 7712 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466531552863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466531552863 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 0 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dCollideSpheres:test0\|CLK3" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 813 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|resetlen  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|resetlen " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|z_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 4192 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|z_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 20105 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|z_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 19671 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|a_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 19513 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|b_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 19537 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|a_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 19947 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|b_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 19971 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|a_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 4034 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|b_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 4058 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|round_bit " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|round_bit" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/multiply.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 19313 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466531552864 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466531552864 ""}  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/DistanceCalc.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 4859 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|CLK4  " "Automatically promoted node dCollideSpheres:test0\|CLK4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_x1_nxk\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_x1_nxk\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 7635 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_nyk\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_y1_nyk\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 7207 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 6778 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|b_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|b_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 6661 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|b_m\[0\] " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|b_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 6687 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|a_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|a_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 6634 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|a_m\[0\] " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|a_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 6660 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_nyk\|b_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_y1_nyk\|b_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 7090 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_nyk\|b_m\[0\] " "Destination node dCollideSpheres:test0\|adder:add_y1_nyk\|b_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 7116 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_nyk\|a_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_y1_nyk\|a_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 7063 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466531552864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466531552864 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466531552864 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 47 0 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dCollideSpheres:test0\|CLK4" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 808 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466531552864 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1466531558538 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466531558615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466531558619 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466531558715 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466531558872 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1466531559019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1466531559084 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1466531559163 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1466531559163 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:36 " "Fitter preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466531569450 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1466531569518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1466531576057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466531589693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1466531590141 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1466531618850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466531618850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1466531624816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1466531649227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1466531649227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1466531654086 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1466531654086 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1466531654086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466531654089 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 25.27 " "Total time spent on timing analysis during the Fitter is 25.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1466531655229 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466531655592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466531658577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466531658652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466531661601 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466531668574 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 823 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466531680715 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 824 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466531680715 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 818 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466531680715 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 819 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466531680715 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 820 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466531680715 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 821 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466531680715 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW 3.3-V LVTTL AB28 " "Pin SW uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 825 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466531680715 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dcollidespheres.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/" { { 0 { 0 ""} 0 822 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466531680715 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1466531680715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dCollideSpheres.fit.smsg " "Generated suppressed messages file C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/fpga_dCollideSpheres.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1466531683702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2228 " "Peak virtual memory: 2228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466531691423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 13:54:51 2016 " "Processing ended: Tue Jun 21 13:54:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466531691423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466531691423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:12 " "Total CPU time (on all processors): 00:04:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466531691423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466531691423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1466531695891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466531695899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 13:54:55 2016 " "Processing started: Tue Jun 21 13:54:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466531695899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1466531695899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1466531695899 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1466531700846 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1466531700977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466531702522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 13:55:02 2016 " "Processing ended: Tue Jun 21 13:55:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466531702522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466531702522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466531702522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1466531702522 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1466531703283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1466531707164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466531707172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 13:55:06 2016 " "Processing started: Tue Jun 21 13:55:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466531707172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531707172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_sta fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531707173 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1466531707354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531708317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531708378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531708379 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1621 " "TimeQuest Timing Analyzer is analyzing 1621 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531709495 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1466531710492 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1466531710492 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1466531710492 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710492 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_dCollideSpheres.SDC " "Reading SDC File: 'fpga_dCollideSpheres.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710811 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "test0\|flag_done_false_collision~0\|combout " "Node \"test0\|flag_done_false_collision~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531710908 ""} { "Warning" "WSTA_SCC_NODE" "test0\|flag_done_false_collision~0\|dataa " "Node \"test0\|flag_done_false_collision~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1466531710908 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_5stage_pipeline/dCollideSpheres.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710908 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK4_DONE " "Node: dCollideSpheres:test0\|CLK4_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|x1_temp4\[23\] dCollideSpheres:test0\|CLK4_DONE " "Latch dCollideSpheres:test0\|x1_temp4\[23\] is being clocked by dCollideSpheres:test0\|CLK4_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531710965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710965 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK4_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK1_DONE " "Node: dCollideSpheres:test0\|CLK1_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK1_DONE dCollideSpheres:test0\|CLK1_DONE " "Latch dCollideSpheres:test0\|CLK1_DONE is being clocked by dCollideSpheres:test0\|CLK1_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531710965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710965 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK1_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531710965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710965 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK0 " "Node: dCollideSpheres:test0\|CLK0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|z1_reg\[24\] dCollideSpheres:test0\|CLK0 " "Latch dCollideSpheres:test0\|z1_reg\[24\] is being clocked by dCollideSpheres:test0\|CLK0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531710965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710965 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\]~65 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\]~65 is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531710965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710965 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|resetsqrt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[14\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[14\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531710965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710965 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK2_DONE " "Node: dCollideSpheres:test0\|CLK2_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK2_DONE dCollideSpheres:test0\|CLK2_DONE " "Latch dCollideSpheres:test0\|CLK2_DONE is being clocked by dCollideSpheres:test0\|CLK2_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531710965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710965 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK2_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK3_DONE " "Node: dCollideSpheres:test0\|CLK3_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK3_DONE dCollideSpheres:test0\|CLK3_DONE " "Latch dCollideSpheres:test0\|CLK3_DONE is being clocked by dCollideSpheres:test0\|CLK3_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531710965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710965 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK3_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Node: dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|test\[12\] dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Latch dCollideSpheres:test0\|test\[12\] is being clocked by dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531710965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710965 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Node: dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|ret dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Latch dCollideSpheres:test0\|ret is being clocked by dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531710965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710965 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|s_output_z[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb " "Node: dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|test2\[1\] dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb " "Latch dCollideSpheres:test0\|test2\[1\] is being clocked by dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531710965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531710965 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|s_output_z_stb"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531711487 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1466531711505 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1466531711539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.471 " "Worst-case setup slack is 7.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.471               0.000 CLOCK_50  " "    7.471               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.023               0.000 altera_reserved_tck  " "   37.023               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531712122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.059 " "Worst-case hold slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 CLOCK_50  " "    0.059               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 altera_reserved_tck  " "    0.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531712246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.484 " "Worst-case recovery slack is 15.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.484               0.000 CLOCK_50  " "   15.484               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.758               0.000 altera_reserved_tck  " "   47.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531712293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.017 " "Worst-case removal slack is 1.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.017               0.000 CLOCK_50  " "    1.017               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060               0.000 altera_reserved_tck  " "    1.060               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531712333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.547 " "Worst-case minimum pulse width slack is 9.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.547               0.000 CLOCK_50  " "    9.547               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.673               0.000 altera_reserved_tck  " "   49.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531712354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531712354 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 886 synchronizer chains. " "Report Metastability: Found 886 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531713046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 886 " "Number of Synchronizer Chains Found: 886" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531713046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531713046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531713046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.442 ns " "Worst Case Available Settling Time: 73.442 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531713046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531713046 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531713046 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1466531713058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531713138 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531716309 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK4_DONE " "Node: dCollideSpheres:test0\|CLK4_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|x1_temp4\[23\] dCollideSpheres:test0\|CLK4_DONE " "Latch dCollideSpheres:test0\|x1_temp4\[23\] is being clocked by dCollideSpheres:test0\|CLK4_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531717569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717569 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK4_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK1_DONE " "Node: dCollideSpheres:test0\|CLK1_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK1_DONE dCollideSpheres:test0\|CLK1_DONE " "Latch dCollideSpheres:test0\|CLK1_DONE is being clocked by dCollideSpheres:test0\|CLK1_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531717569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717569 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK1_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531717569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717569 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK0 " "Node: dCollideSpheres:test0\|CLK0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|z1_reg\[24\] dCollideSpheres:test0\|CLK0 " "Latch dCollideSpheres:test0\|z1_reg\[24\] is being clocked by dCollideSpheres:test0\|CLK0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531717569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717569 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\]~65 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\]~65 is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531717569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717569 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|resetsqrt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[14\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[14\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531717569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717569 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK2_DONE " "Node: dCollideSpheres:test0\|CLK2_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK2_DONE dCollideSpheres:test0\|CLK2_DONE " "Latch dCollideSpheres:test0\|CLK2_DONE is being clocked by dCollideSpheres:test0\|CLK2_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531717569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717569 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK2_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK3_DONE " "Node: dCollideSpheres:test0\|CLK3_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK3_DONE dCollideSpheres:test0\|CLK3_DONE " "Latch dCollideSpheres:test0\|CLK3_DONE is being clocked by dCollideSpheres:test0\|CLK3_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531717569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717569 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK3_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Node: dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|test\[12\] dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Latch dCollideSpheres:test0\|test\[12\] is being clocked by dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531717569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717569 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Node: dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|ret dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Latch dCollideSpheres:test0\|ret is being clocked by dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531717570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717570 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|s_output_z[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb " "Node: dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|test2\[1\] dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb " "Latch dCollideSpheres:test0\|test2\[1\] is being clocked by dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531717570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717570 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|s_output_z_stb"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.122 " "Worst-case setup slack is 8.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531717987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531717987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.122               0.000 CLOCK_50  " "    8.122               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531717987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.106               0.000 altera_reserved_tck  " "   38.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531717987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531717987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.051 " "Worst-case hold slack is 0.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 CLOCK_50  " "    0.051               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531718099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.805 " "Worst-case recovery slack is 15.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.805               0.000 CLOCK_50  " "   15.805               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.110               0.000 altera_reserved_tck  " "   48.110               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531718139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.926 " "Worst-case removal slack is 0.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 CLOCK_50  " "    0.926               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 altera_reserved_tck  " "    0.966               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531718180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.556 " "Worst-case minimum pulse width slack is 9.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.556               0.000 CLOCK_50  " "    9.556               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.542               0.000 altera_reserved_tck  " "   49.542               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531718202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531718202 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 886 synchronizer chains. " "Report Metastability: Found 886 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531718899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 886 " "Number of Synchronizer Chains Found: 886" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531718899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531718899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531718899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 74.069 ns " "Worst Case Available Settling Time: 74.069 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531718899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531718899 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531718899 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1466531718914 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK4_DONE " "Node: dCollideSpheres:test0\|CLK4_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|x1_temp4\[23\] dCollideSpheres:test0\|CLK4_DONE " "Latch dCollideSpheres:test0\|x1_temp4\[23\] is being clocked by dCollideSpheres:test0\|CLK4_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531719732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719732 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK4_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK1_DONE " "Node: dCollideSpheres:test0\|CLK1_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK1_DONE dCollideSpheres:test0\|CLK1_DONE " "Latch dCollideSpheres:test0\|CLK1_DONE is being clocked by dCollideSpheres:test0\|CLK1_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531719732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719732 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK1_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531719732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719732 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK0 " "Node: dCollideSpheres:test0\|CLK0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|z1_reg\[24\] dCollideSpheres:test0\|CLK0 " "Latch dCollideSpheres:test0\|z1_reg\[24\] is being clocked by dCollideSpheres:test0\|CLK0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531719732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719732 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\]~65 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\]~65 is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531719732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719732 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|resetsqrt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[14\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[14\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531719732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719732 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK2_DONE " "Node: dCollideSpheres:test0\|CLK2_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK2_DONE dCollideSpheres:test0\|CLK2_DONE " "Latch dCollideSpheres:test0\|CLK2_DONE is being clocked by dCollideSpheres:test0\|CLK2_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531719732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719732 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK2_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|CLK3_DONE " "Node: dCollideSpheres:test0\|CLK3_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK3_DONE dCollideSpheres:test0\|CLK3_DONE " "Latch dCollideSpheres:test0\|CLK3_DONE is being clocked by dCollideSpheres:test0\|CLK3_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531719732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719732 "|fpga_dCollideSpheres|dCollideSpheres:test0|CLK3_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Node: dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|test\[12\] dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Latch dCollideSpheres:test0\|test\[12\] is being clocked by dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531719732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719732 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Node: dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|ret dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Latch dCollideSpheres:test0\|ret is being clocked by dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531719732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719732 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|s_output_z[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb " "Node: dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|test2\[1\] dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb " "Latch dCollideSpheres:test0\|test2\[1\] is being clocked by dCollideSpheres:test0\|divider:divide_drsum_2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466531719732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719732 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|s_output_z_stb"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.639 " "Worst-case setup slack is 8.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531719938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531719938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.639               0.000 CLOCK_50  " "    8.639               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531719938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.512               0.000 altera_reserved_tck  " "   43.512               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531719938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531719938 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1466531720039 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531720039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.110 " "Worst-case hold slack is -0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -0.110 CLOCK_50  " "   -0.110              -0.110 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531720047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.521 " "Worst-case recovery slack is 17.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.521               0.000 CLOCK_50  " "   17.521               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.126               0.000 altera_reserved_tck  " "   49.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531720090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.483 " "Worst-case removal slack is 0.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 CLOCK_50  " "    0.483               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 altera_reserved_tck  " "    0.504               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531720133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.199 " "Worst-case minimum pulse width slack is 9.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199               0.000 CLOCK_50  " "    9.199               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.420               0.000 altera_reserved_tck  " "   49.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1466531720166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531720166 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 886 synchronizer chains. " "Report Metastability: Found 886 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531720909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 886 " "Number of Synchronizer Chains Found: 886" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531720909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531720909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531720909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.706 ns " "Worst Case Available Settling Time: 76.706 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531720909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1466531720909 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531720909 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531721560 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531721562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1288 " "Peak virtual memory: 1288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466531721897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 13:55:21 2016 " "Processing ended: Tue Jun 21 13:55:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466531721897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466531721897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466531721897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531721897 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1844 s " "Quartus Prime Full Compilation was successful. 0 errors, 1844 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1466531722929 ""}
