# Summary

Of the 3917 functions currently in AVX-512, SIMDe implements 982 (25.07%):

|      Technology     | Implemented | Total | Percent Complete |
| ------------------- | ----------- | ----- | ---------------- |
|            AVX512BW |         310 |   764 |           40.58% |
|            AVX512VL |         416 |  2065 |           20.15% |
|            AVX512CD |           3 |    42 |            7.14% |
|            AVX512DQ |         108 |   399 |           27.07% |
|            AVX512ER |           0 |    60 |            0.00% |
|             AVX512F |         536 |  2324 |           23.06% |
|        AVX512IFMA52 |           0 |    18 |            0.00% |
|            AVX512PF |           0 |    12 |            0.00% |
|     AVX512VPOPCNTDQ |           0 |    18 |            0.00% |
|       AVX512_4FMAPS |           0 |    12 |            0.00% |
|       AVX512_4VNNIW |           0 |     6 |            0.00% |
|         AVX512_BF16 |           0 |    27 |            0.00% |
|       AVX512_BITALG |           0 |    24 |            0.00% |
|         AVX512_VBMI |          21 |    30 |           70.00% |
|        AVX512_VBMI2 |           0 |   150 |            0.00% |
|         AVX512_VNNI |           0 |    36 |            0.00% |
| AVX512_VP2INTERSECT |           6 |     6 |          100.00% |

Note that some functions require multiple AVX-512 extension (*e.g.*, AVX512F and AVX512VL.

# Families

## 2intersect

6 of 6 (100.00%) implmented.

 * [x] [_mm_2intersect_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_2intersect_epi32&techs=AVX_512)
 * [x] [_mm_2intersect_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_2intersect_epi64&techs=AVX_512)
 * [x] [_mm256_2intersect_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_2intersect_epi32&techs=AVX_512)
 * [x] [_mm256_2intersect_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_2intersect_epi64&techs=AVX_512)
 * [x] [_mm512_2intersect_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_2intersect_epi32&techs=AVX_512)
 * [x] [_mm512_2intersect_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_2intersect_epi64&techs=AVX_512)

## 4dpwssd

0 of 3 (0.00%) implmented.

 * [ ] [_mm512_4dpwssd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_4dpwssd_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_4dpwssd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_4dpwssd_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_4dpwssd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_4dpwssd_epi32&techs=AVX_512)

## 4dpwssds

0 of 3 (0.00%) implmented.

 * [ ] [_mm512_4dpwssds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_4dpwssds_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_4dpwssds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_4dpwssds_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_4dpwssds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_4dpwssds_epi32&techs=AVX_512)

## 4fmadd

0 of 6 (0.00%) implmented.

 * [ ] [_mm_4fmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_4fmadd_ss&techs=AVX_512)
 * [ ] [_mm_mask_4fmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_4fmadd_ss&techs=AVX_512)
 * [ ] [_mm_maskz_4fmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_4fmadd_ss&techs=AVX_512)
 * [ ] [_mm512_4fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_4fmadd_ps&techs=AVX_512)
 * [ ] [_mm512_mask_4fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_4fmadd_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_4fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_4fmadd_ps&techs=AVX_512)

## 4fnmadd

0 of 6 (0.00%) implmented.

 * [ ] [_mm_4fnmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_4fnmadd_ss&techs=AVX_512)
 * [ ] [_mm_mask_4fnmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_4fnmadd_ss&techs=AVX_512)
 * [ ] [_mm_maskz_4fnmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_4fnmadd_ss&techs=AVX_512)
 * [ ] [_mm512_4fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_4fnmadd_ps&techs=AVX_512)
 * [ ] [_mm512_mask_4fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_4fnmadd_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_4fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_4fnmadd_ps&techs=AVX_512)

## Unknown

17 of 104 (16.35%) implmented.

 * [ ] [_mm512_kunpackd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kunpackd&techs=AVX_512)
 * [ ] [_mm512_kunpackw](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kunpackw&techs=AVX_512)
 * [ ] [_kadd_mask32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kadd_mask32&techs=AVX_512)
 * [ ] [_kadd_mask64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kadd_mask64&techs=AVX_512)
 * [ ] [_kand_mask32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kand_mask32&techs=AVX_512)
 * [ ] [_kand_mask64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kand_mask64&techs=AVX_512)
 * [ ] [_kandn_mask32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kandn_mask32&techs=AVX_512)
 * [ ] [_kandn_mask64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kandn_mask64&techs=AVX_512)
 * [ ] [_knot_mask32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_knot_mask32&techs=AVX_512)
 * [ ] [_knot_mask64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_knot_mask64&techs=AVX_512)
 * [ ] [_kor_mask32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kor_mask32&techs=AVX_512)
 * [ ] [_kor_mask64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kor_mask64&techs=AVX_512)
 * [ ] [_kxnor_mask32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kxnor_mask32&techs=AVX_512)
 * [ ] [_kxnor_mask64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kxnor_mask64&techs=AVX_512)
 * [ ] [_kxor_mask32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kxor_mask32&techs=AVX_512)
 * [ ] [_kxor_mask64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kxor_mask64&techs=AVX_512)
 * [x] [_kshiftli_mask32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kshiftli_mask32&techs=AVX_512) (in kshift.h)
 * [x] [_kshiftli_mask64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kshiftli_mask64&techs=AVX_512) (in kshift.h)
 * [x] [_kshiftri_mask32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kshiftri_mask32&techs=AVX_512) (in kshift.h)
 * [x] [_kshiftri_mask64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kshiftri_mask64&techs=AVX_512) (in kshift.h)
 * [ ] [_load_mask32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_load_mask32&techs=AVX_512)
 * [ ] [_load_mask64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_load_mask64&techs=AVX_512)
 * [ ] [_store_mask32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_store_mask32&techs=AVX_512)
 * [ ] [_store_mask64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_store_mask64&techs=AVX_512)
 * [ ] [_kortest_mask32_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kortest_mask32_u8&techs=AVX_512)
 * [ ] [_kortestz_mask32_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kortestz_mask32_u8&techs=AVX_512)
 * [ ] [_kortestc_mask32_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kortestc_mask32_u8&techs=AVX_512)
 * [ ] [_kortest_mask64_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kortest_mask64_u8&techs=AVX_512)
 * [ ] [_kortestz_mask64_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kortestz_mask64_u8&techs=AVX_512)
 * [ ] [_kortestc_mask64_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kortestc_mask64_u8&techs=AVX_512)
 * [ ] [_ktest_mask32_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_ktest_mask32_u8&techs=AVX_512)
 * [ ] [_ktestz_mask32_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_ktestz_mask32_u8&techs=AVX_512)
 * [ ] [_ktestc_mask32_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_ktestc_mask32_u8&techs=AVX_512)
 * [ ] [_ktest_mask64_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_ktest_mask64_u8&techs=AVX_512)
 * [ ] [_ktestz_mask64_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_ktestz_mask64_u8&techs=AVX_512)
 * [ ] [_ktestc_mask64_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_ktestc_mask64_u8&techs=AVX_512)
 * [ ] [_cvtmask32_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_cvtmask32_u32&techs=AVX_512)
 * [ ] [_cvtmask64_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_cvtmask64_u64&techs=AVX_512)
 * [ ] [_cvtu32_mask32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_cvtu32_mask32&techs=AVX_512)
 * [ ] [_cvtu64_mask64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_cvtu64_mask64&techs=AVX_512)
 * [x] [_mm512_insertf32x8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_insertf32x8&techs=AVX_512) (in insert.h)
 * [ ] [_mm256_insertf64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_insertf64x2&techs=AVX_512)
 * [x] [_mm512_insertf64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_insertf64x2&techs=AVX_512) (in insert.h)
 * [x] [_mm512_inserti32x8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_inserti32x8&techs=AVX_512) (in insert.h)
 * [ ] [_mm256_inserti64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_inserti64x2&techs=AVX_512)
 * [x] [_mm512_inserti64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_inserti64x2&techs=AVX_512) (in insert.h)
 * [ ] [_kadd_mask8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kadd_mask8&techs=AVX_512)
 * [ ] [_kadd_mask16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kadd_mask16&techs=AVX_512)
 * [ ] [_kand_mask8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kand_mask8&techs=AVX_512)
 * [ ] [_kandn_mask8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kandn_mask8&techs=AVX_512)
 * [ ] [_knot_mask8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_knot_mask8&techs=AVX_512)
 * [ ] [_kor_mask8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kor_mask8&techs=AVX_512)
 * [ ] [_kxnor_mask8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kxnor_mask8&techs=AVX_512)
 * [ ] [_kxor_mask8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kxor_mask8&techs=AVX_512)
 * [x] [_kshiftli_mask8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kshiftli_mask8&techs=AVX_512) (in kshift.h)
 * [x] [_kshiftri_mask8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kshiftri_mask8&techs=AVX_512) (in kshift.h)
 * [ ] [_load_mask8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_load_mask8&techs=AVX_512)
 * [ ] [_store_mask8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_store_mask8&techs=AVX_512)
 * [ ] [_kortest_mask8_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kortest_mask8_u8&techs=AVX_512)
 * [ ] [_kortestz_mask8_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kortestz_mask8_u8&techs=AVX_512)
 * [ ] [_kortestc_mask8_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kortestc_mask8_u8&techs=AVX_512)
 * [ ] [_ktest_mask8_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_ktest_mask8_u8&techs=AVX_512)
 * [ ] [_ktestz_mask8_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_ktestz_mask8_u8&techs=AVX_512)
 * [ ] [_ktestc_mask8_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_ktestc_mask8_u8&techs=AVX_512)
 * [ ] [_ktest_mask16_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_ktest_mask16_u8&techs=AVX_512)
 * [ ] [_ktestz_mask16_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_ktestz_mask16_u8&techs=AVX_512)
 * [ ] [_ktestc_mask16_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_ktestc_mask16_u8&techs=AVX_512)
 * [ ] [_cvtmask8_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_cvtmask8_u32&techs=AVX_512)
 * [ ] [_cvtu32_mask8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_cvtu32_mask8&techs=AVX_512)
 * [ ] [_mm256_insertf32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_insertf32x4&techs=AVX_512)
 * [ ] [_mm256_inserti32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_inserti32x4&techs=AVX_512)
 * [ ] [_kand_mask16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kand_mask16&techs=AVX_512)
 * [ ] [_kandn_mask16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kandn_mask16&techs=AVX_512)
 * [ ] [_knot_mask16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_knot_mask16&techs=AVX_512)
 * [ ] [_kor_mask16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kor_mask16&techs=AVX_512)
 * [ ] [_kxnor_mask16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kxnor_mask16&techs=AVX_512)
 * [ ] [_kxor_mask16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kxor_mask16&techs=AVX_512)
 * [x] [_kshiftli_mask16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kshiftli_mask16&techs=AVX_512) (in kshift.h)
 * [x] [_kshiftri_mask16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kshiftri_mask16&techs=AVX_512) (in kshift.h)
 * [ ] [_load_mask16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_load_mask16&techs=AVX_512)
 * [ ] [_store_mask16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_store_mask16&techs=AVX_512)
 * [ ] [_kortest_mask16_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kortest_mask16_u8&techs=AVX_512)
 * [ ] [_kortestz_mask16_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kortestz_mask16_u8&techs=AVX_512)
 * [ ] [_kortestc_mask16_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_kortestc_mask16_u8&techs=AVX_512)
 * [ ] [_cvtmask16_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_cvtmask16_u32&techs=AVX_512)
 * [ ] [_cvtu32_mask16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_cvtu32_mask16&techs=AVX_512)
 * [ ] [_mm512_kandn](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kandn&techs=AVX_512)
 * [ ] [_mm512_kand](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kand&techs=AVX_512)
 * [ ] [_mm512_kmov](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kmov&techs=AVX_512)
 * [ ] [_mm512_knot](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_knot&techs=AVX_512)
 * [ ] [_mm512_kor](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kor&techs=AVX_512)
 * [ ] [_mm512_kunpackb](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kunpackb&techs=AVX_512)
 * [ ] [_mm512_kxnor](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kxnor&techs=AVX_512)
 * [ ] [_mm512_kxor](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kxor&techs=AVX_512)
 * [x] [_mm512_insertf32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_insertf32x4&techs=AVX_512) (in insert.h)
 * [x] [_mm512_insertf64x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_insertf64x4&techs=AVX_512) (in insert.h)
 * [x] [_mm512_inserti32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_inserti32x4&techs=AVX_512) (in insert.h)
 * [x] [_mm512_inserti64x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_inserti64x4&techs=AVX_512) (in insert.h)
 * [x] [_mm512_setzero](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setzero&techs=AVX_512) (in insert.h)
 * [ ] [_mm512_undefined](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_undefined&techs=AVX_512)
 * [ ] [_mm512_kortestz](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kortestz&techs=AVX_512)
 * [ ] [_mm512_kortestc](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kortestc&techs=AVX_512)
 * [ ] [_mm512_mask2int](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask2int&techs=AVX_512)
 * [ ] [_mm512_int2mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_int2mask&techs=AVX_512)

## abs

24 of 30 (80.00%) implmented.

 * [x] [_mm_mask_abs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_abs_epi8&techs=AVX_512)
 * [x] [_mm_maskz_abs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_abs_epi8&techs=AVX_512)
 * [x] [_mm_mask_abs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_abs_epi16&techs=AVX_512)
 * [x] [_mm_maskz_abs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_abs_epi16&techs=AVX_512)
 * [x] [_mm_mask_abs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_abs_epi32&techs=AVX_512)
 * [x] [_mm_maskz_abs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_abs_epi32&techs=AVX_512)
 * [x] [_mm_abs_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_abs_epi64&techs=AVX_512)
 * [x] [_mm_mask_abs_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_abs_epi64&techs=AVX_512)
 * [x] [_mm_maskz_abs_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_abs_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_abs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_abs_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_abs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_abs_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_abs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_abs_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_abs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_abs_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_abs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_abs_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_abs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_abs_epi32&techs=AVX_512)
 * [x] [_mm256_abs_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_abs_epi64&techs=AVX_512)
 * [x] [_mm256_mask_abs_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_abs_epi64&techs=AVX_512)
 * [x] [_mm256_maskz_abs_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_abs_epi64&techs=AVX_512)
 * [x] [_mm512_abs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_abs_epi8&techs=AVX_512)
 * [x] [_mm512_mask_abs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_abs_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_abs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_abs_epi8&techs=AVX_512)
 * [x] [_mm512_abs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_abs_epi16&techs=AVX_512)
 * [x] [_mm512_mask_abs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_abs_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_abs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_abs_epi16&techs=AVX_512)
 * [x] [_mm512_abs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_abs_epi32&techs=AVX_512)
 * [x] [_mm512_mask_abs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_abs_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_abs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_abs_epi32&techs=AVX_512)
 * [x] [_mm512_abs_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_abs_epi64&techs=AVX_512)
 * [x] [_mm512_mask_abs_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_abs_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_abs_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_abs_epi64&techs=AVX_512)

## add

28 of 40 (70.00%) implmented.

 * [x] [_mm_mask_add_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_add_epi8&techs=AVX_512)
 * [x] [_mm_maskz_add_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_add_epi8&techs=AVX_512)
 * [x] [_mm_mask_add_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_add_epi16&techs=AVX_512)
 * [x] [_mm_maskz_add_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_add_epi16&techs=AVX_512)
 * [ ] [_mm_mask_add_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_add_pd&techs=AVX_512)
 * [ ] [_mm_maskz_add_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_add_pd&techs=AVX_512)
 * [ ] [_mm_mask_add_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_add_ps&techs=AVX_512)
 * [ ] [_mm_maskz_add_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_add_ps&techs=AVX_512)
 * [x] [_mm_mask_add_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_add_epi32&techs=AVX_512)
 * [x] [_mm_maskz_add_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_add_epi32&techs=AVX_512)
 * [x] [_mm_mask_add_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_add_epi64&techs=AVX_512)
 * [x] [_mm_maskz_add_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_add_epi64&techs=AVX_512)
 * [ ] [_mm_mask_add_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_add_sd&techs=AVX_512)
 * [ ] [_mm_maskz_add_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_add_sd&techs=AVX_512)
 * [x] [_mm_mask_add_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_add_ss&techs=AVX_512)
 * [x] [_mm_maskz_add_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_add_ss&techs=AVX_512)
 * [ ] [_mm256_mask_add_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_add_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_add_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_add_epi8&techs=AVX_512)
 * [x] [_mm256_mask_add_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_add_epi16&techs=AVX_512)
 * [x] [_mm256_maskz_add_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_add_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_add_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_add_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_add_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_add_pd&techs=AVX_512)
 * [ ] [_mm256_mask_add_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_add_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_add_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_add_ps&techs=AVX_512)
 * [x] [_mm256_mask_add_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_add_epi32&techs=AVX_512)
 * [x] [_mm256_maskz_add_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_add_epi32&techs=AVX_512)
 * [x] [_mm256_mask_add_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_add_epi64&techs=AVX_512)
 * [x] [_mm256_maskz_add_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_add_epi64&techs=AVX_512)
 * [x] [_mm512_add_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_add_epi8&techs=AVX_512)
 * [x] [_mm512_mask_add_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_add_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_add_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_add_epi8&techs=AVX_512)
 * [x] [_mm512_add_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_add_epi16&techs=AVX_512)
 * [x] [_mm512_mask_add_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_add_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_add_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_add_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_add_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_add_pd&techs=AVX_512)
 * [x] [_mm512_maskz_add_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_add_ps&techs=AVX_512)
 * [x] [_mm512_maskz_add_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_add_epi32&techs=AVX_512)
 * [x] [_mm512_add_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_add_epi64&techs=AVX_512)
 * [x] [_mm512_mask_add_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_add_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_add_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_add_epi64&techs=AVX_512)

## add_round

0 of 8 (0.00%) implmented.

 * [ ] [_mm_add_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_add_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_add_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_add_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_add_round_sd&techs=AVX_512)
 * [ ] [_mm_add_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_add_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_add_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_add_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_add_round_ss&techs=AVX_512)
 * [ ] [_mm512_maskz_add_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_add_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_add_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_add_round_ps&techs=AVX_512)

## adds

20 of 28 (71.43%) implmented.

 * [x] [_mm_mask_adds_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_adds_epi8&techs=AVX_512)
 * [x] [_mm_maskz_adds_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_adds_epi8&techs=AVX_512)
 * [x] [_mm_mask_adds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_adds_epi16&techs=AVX_512)
 * [x] [_mm_maskz_adds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_adds_epi16&techs=AVX_512)
 * [ ] [_mm_mask_adds_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_adds_epu8&techs=AVX_512)
 * [ ] [_mm_maskz_adds_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_adds_epu8&techs=AVX_512)
 * [ ] [_mm_mask_adds_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_adds_epu16&techs=AVX_512)
 * [ ] [_mm_maskz_adds_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_adds_epu16&techs=AVX_512)
 * [x] [_mm256_mask_adds_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_adds_epi8&techs=AVX_512)
 * [x] [_mm256_maskz_adds_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_adds_epi8&techs=AVX_512)
 * [x] [_mm256_mask_adds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_adds_epi16&techs=AVX_512)
 * [x] [_mm256_maskz_adds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_adds_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_adds_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_adds_epu8&techs=AVX_512)
 * [ ] [_mm256_maskz_adds_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_adds_epu8&techs=AVX_512)
 * [ ] [_mm256_mask_adds_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_adds_epu16&techs=AVX_512)
 * [ ] [_mm256_maskz_adds_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_adds_epu16&techs=AVX_512)
 * [x] [_mm512_adds_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_adds_epi8&techs=AVX_512)
 * [x] [_mm512_mask_adds_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_adds_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_adds_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_adds_epi8&techs=AVX_512)
 * [x] [_mm512_adds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_adds_epi16&techs=AVX_512)
 * [x] [_mm512_mask_adds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_adds_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_adds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_adds_epi16&techs=AVX_512)
 * [x] [_mm512_adds_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_adds_epu8&techs=AVX_512)
 * [x] [_mm512_mask_adds_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_adds_epu8&techs=AVX_512)
 * [x] [_mm512_maskz_adds_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_adds_epu8&techs=AVX_512)
 * [x] [_mm512_adds_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_adds_epu16&techs=AVX_512)
 * [x] [_mm512_mask_adds_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_adds_epu16&techs=AVX_512)
 * [x] [_mm512_maskz_adds_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_adds_epu16&techs=AVX_512)

## alignr

0 of 23 (0.00%) implmented.

 * [ ] [_mm_mask_alignr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_alignr_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_alignr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_alignr_epi8&techs=AVX_512)
 * [ ] [_mm_alignr_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_alignr_epi32&techs=AVX_512)
 * [ ] [_mm_mask_alignr_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_alignr_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_alignr_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_alignr_epi32&techs=AVX_512)
 * [ ] [_mm_alignr_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_alignr_epi64&techs=AVX_512)
 * [ ] [_mm_mask_alignr_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_alignr_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_alignr_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_alignr_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_alignr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_alignr_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_alignr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_alignr_epi8&techs=AVX_512)
 * [ ] [_mm256_alignr_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_alignr_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_alignr_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_alignr_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_alignr_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_alignr_epi32&techs=AVX_512)
 * [ ] [_mm256_alignr_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_alignr_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_alignr_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_alignr_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_alignr_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_alignr_epi64&techs=AVX_512)
 * [ ] [_mm512_alignr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_alignr_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_alignr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_alignr_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_alignr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_alignr_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_alignr_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_alignr_epi32&techs=AVX_512)
 * [ ] [_mm512_alignr_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_alignr_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_alignr_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_alignr_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_alignr_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_alignr_epi64&techs=AVX_512)

## and

8 of 24 (33.33%) implmented.

 * [ ] [_mm_mask_and_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_and_pd&techs=AVX_512)
 * [ ] [_mm_maskz_and_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_and_pd&techs=AVX_512)
 * [ ] [_mm_mask_and_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_and_ps&techs=AVX_512)
 * [ ] [_mm_maskz_and_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_and_ps&techs=AVX_512)
 * [ ] [_mm_mask_and_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_and_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_and_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_and_epi32&techs=AVX_512)
 * [ ] [_mm_mask_and_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_and_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_and_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_and_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_and_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_and_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_and_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_and_pd&techs=AVX_512)
 * [ ] [_mm256_mask_and_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_and_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_and_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_and_ps&techs=AVX_512)
 * [ ] [_mm256_mask_and_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_and_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_and_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_and_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_and_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_and_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_and_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_and_epi64&techs=AVX_512)
 * [x] [_mm512_and_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_and_pd&techs=AVX_512)
 * [x] [_mm512_mask_and_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_and_pd&techs=AVX_512)
 * [x] [_mm512_maskz_and_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_and_pd&techs=AVX_512)
 * [x] [_mm512_and_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_and_ps&techs=AVX_512)
 * [x] [_mm512_mask_and_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_and_ps&techs=AVX_512)
 * [x] [_mm512_maskz_and_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_and_ps&techs=AVX_512)
 * [x] [_mm512_maskz_and_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_and_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_and_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_and_epi64&techs=AVX_512)

## andnot

8 of 24 (33.33%) implmented.

 * [ ] [_mm_mask_andnot_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_andnot_pd&techs=AVX_512)
 * [ ] [_mm_maskz_andnot_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_andnot_pd&techs=AVX_512)
 * [ ] [_mm_mask_andnot_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_andnot_ps&techs=AVX_512)
 * [ ] [_mm_maskz_andnot_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_andnot_ps&techs=AVX_512)
 * [ ] [_mm_mask_andnot_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_andnot_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_andnot_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_andnot_epi32&techs=AVX_512)
 * [ ] [_mm_mask_andnot_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_andnot_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_andnot_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_andnot_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_andnot_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_andnot_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_andnot_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_andnot_pd&techs=AVX_512)
 * [ ] [_mm256_mask_andnot_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_andnot_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_andnot_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_andnot_ps&techs=AVX_512)
 * [ ] [_mm256_mask_andnot_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_andnot_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_andnot_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_andnot_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_andnot_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_andnot_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_andnot_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_andnot_epi64&techs=AVX_512)
 * [x] [_mm512_andnot_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_andnot_pd&techs=AVX_512)
 * [x] [_mm512_mask_andnot_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_andnot_pd&techs=AVX_512)
 * [x] [_mm512_maskz_andnot_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_andnot_pd&techs=AVX_512)
 * [x] [_mm512_andnot_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_andnot_ps&techs=AVX_512)
 * [x] [_mm512_mask_andnot_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_andnot_ps&techs=AVX_512)
 * [x] [_mm512_maskz_andnot_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_andnot_ps&techs=AVX_512)
 * [x] [_mm512_maskz_andnot_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_andnot_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_andnot_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_andnot_epi64&techs=AVX_512)

## avg

14 of 14 (100.00%) implmented.

 * [x] [_mm_mask_avg_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_avg_epu8&techs=AVX_512)
 * [x] [_mm_maskz_avg_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_avg_epu8&techs=AVX_512)
 * [x] [_mm_mask_avg_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_avg_epu16&techs=AVX_512)
 * [x] [_mm_maskz_avg_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_avg_epu16&techs=AVX_512)
 * [x] [_mm256_mask_avg_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_avg_epu8&techs=AVX_512)
 * [x] [_mm256_maskz_avg_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_avg_epu8&techs=AVX_512)
 * [x] [_mm256_mask_avg_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_avg_epu16&techs=AVX_512)
 * [x] [_mm256_maskz_avg_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_avg_epu16&techs=AVX_512)
 * [x] [_mm512_avg_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_avg_epu8&techs=AVX_512)
 * [x] [_mm512_mask_avg_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_avg_epu8&techs=AVX_512)
 * [x] [_mm512_maskz_avg_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_avg_epu8&techs=AVX_512)
 * [x] [_mm512_avg_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_avg_epu16&techs=AVX_512)
 * [x] [_mm512_mask_avg_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_avg_epu16&techs=AVX_512)
 * [x] [_mm512_maskz_avg_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_avg_epu16&techs=AVX_512)

## bitshuffle

0 of 6 (0.00%) implmented.

 * [ ] [_mm_bitshuffle_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_bitshuffle_epi64_mask&techs=AVX_512)
 * [ ] [_mm_mask_bitshuffle_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_bitshuffle_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_bitshuffle_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_bitshuffle_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_mask_bitshuffle_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_bitshuffle_epi64_mask&techs=AVX_512)
 * [ ] [_mm512_bitshuffle_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_bitshuffle_epi64_mask&techs=AVX_512)
 * [ ] [_mm512_mask_bitshuffle_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_bitshuffle_epi64_mask&techs=AVX_512)

## blend

14 of 14 (100.00%) implmented.

 * [x] [_mm_mask_blend_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_blend_epi8&techs=AVX_512)
 * [x] [_mm_mask_blend_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_blend_epi16&techs=AVX_512)
 * [x] [_mm_mask_blend_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_blend_pd&techs=AVX_512)
 * [x] [_mm_mask_blend_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_blend_ps&techs=AVX_512)
 * [x] [_mm_mask_blend_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_blend_epi32&techs=AVX_512)
 * [x] [_mm_mask_blend_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_blend_epi64&techs=AVX_512)
 * [x] [_mm256_mask_blend_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_blend_epi8&techs=AVX_512)
 * [x] [_mm256_mask_blend_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_blend_epi16&techs=AVX_512)
 * [x] [_mm256_mask_blend_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_blend_pd&techs=AVX_512)
 * [x] [_mm256_mask_blend_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_blend_ps&techs=AVX_512)
 * [x] [_mm256_mask_blend_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_blend_epi32&techs=AVX_512)
 * [x] [_mm256_mask_blend_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_blend_epi64&techs=AVX_512)
 * [x] [_mm512_mask_blend_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_blend_epi8&techs=AVX_512)
 * [x] [_mm512_mask_blend_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_blend_epi16&techs=AVX_512)

## broadcast

30 of 51 (58.82%) implmented.

 * [ ] [_mm_broadcast_i32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcast_i32x2&techs=AVX_512)
 * [ ] [_mm_mask_broadcast_i32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_broadcast_i32x2&techs=AVX_512)
 * [ ] [_mm_maskz_broadcast_i32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_broadcast_i32x2&techs=AVX_512)
 * [x] [_mm256_broadcast_f32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_f32x2&techs=AVX_512)
 * [x] [_mm256_mask_broadcast_f32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_broadcast_f32x2&techs=AVX_512)
 * [x] [_mm256_maskz_broadcast_f32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_broadcast_f32x2&techs=AVX_512)
 * [x] [_mm256_broadcast_f64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_f64x2&techs=AVX_512)
 * [x] [_mm256_mask_broadcast_f64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_broadcast_f64x2&techs=AVX_512)
 * [x] [_mm256_maskz_broadcast_f64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_broadcast_f64x2&techs=AVX_512)
 * [ ] [_mm256_broadcast_i32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_i32x2&techs=AVX_512)
 * [ ] [_mm256_mask_broadcast_i32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_broadcast_i32x2&techs=AVX_512)
 * [ ] [_mm256_maskz_broadcast_i32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_broadcast_i32x2&techs=AVX_512)
 * [ ] [_mm256_broadcast_i64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_i64x2&techs=AVX_512)
 * [ ] [_mm256_mask_broadcast_i64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_broadcast_i64x2&techs=AVX_512)
 * [ ] [_mm256_maskz_broadcast_i64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_broadcast_i64x2&techs=AVX_512)
 * [x] [_mm256_broadcast_f32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_f32x4&techs=AVX_512)
 * [x] [_mm256_mask_broadcast_f32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_broadcast_f32x4&techs=AVX_512)
 * [x] [_mm256_maskz_broadcast_f32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_broadcast_f32x4&techs=AVX_512)
 * [ ] [_mm256_broadcast_i32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_i32x4&techs=AVX_512)
 * [ ] [_mm256_mask_broadcast_i32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_broadcast_i32x4&techs=AVX_512)
 * [ ] [_mm256_maskz_broadcast_i32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_broadcast_i32x4&techs=AVX_512)
 * [x] [_mm512_broadcast_f32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcast_f32x2&techs=AVX_512)
 * [x] [_mm512_mask_broadcast_f32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcast_f32x2&techs=AVX_512)
 * [x] [_mm512_maskz_broadcast_f32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcast_f32x2&techs=AVX_512)
 * [x] [_mm512_broadcast_f32x8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcast_f32x8&techs=AVX_512)
 * [x] [_mm512_mask_broadcast_f32x8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcast_f32x8&techs=AVX_512)
 * [x] [_mm512_maskz_broadcast_f32x8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcast_f32x8&techs=AVX_512)
 * [x] [_mm512_broadcast_f64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcast_f64x2&techs=AVX_512)
 * [x] [_mm512_mask_broadcast_f64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcast_f64x2&techs=AVX_512)
 * [x] [_mm512_maskz_broadcast_f64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcast_f64x2&techs=AVX_512)
 * [ ] [_mm512_broadcast_i32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcast_i32x2&techs=AVX_512)
 * [ ] [_mm512_mask_broadcast_i32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcast_i32x2&techs=AVX_512)
 * [ ] [_mm512_maskz_broadcast_i32x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcast_i32x2&techs=AVX_512)
 * [ ] [_mm512_broadcast_i32x8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcast_i32x8&techs=AVX_512)
 * [ ] [_mm512_mask_broadcast_i32x8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcast_i32x8&techs=AVX_512)
 * [ ] [_mm512_maskz_broadcast_i32x8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcast_i32x8&techs=AVX_512)
 * [ ] [_mm512_broadcast_i64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcast_i64x2&techs=AVX_512)
 * [ ] [_mm512_mask_broadcast_i64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcast_i64x2&techs=AVX_512)
 * [ ] [_mm512_maskz_broadcast_i64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcast_i64x2&techs=AVX_512)
 * [x] [_mm512_broadcast_f32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcast_f32x4&techs=AVX_512)
 * [x] [_mm512_mask_broadcast_f32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcast_f32x4&techs=AVX_512)
 * [x] [_mm512_maskz_broadcast_f32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcast_f32x4&techs=AVX_512)
 * [x] [_mm512_broadcast_f64x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcast_f64x4&techs=AVX_512)
 * [x] [_mm512_mask_broadcast_f64x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcast_f64x4&techs=AVX_512)
 * [x] [_mm512_maskz_broadcast_f64x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcast_f64x4&techs=AVX_512)
 * [x] [_mm512_broadcast_i32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcast_i32x4&techs=AVX_512)
 * [x] [_mm512_mask_broadcast_i32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcast_i32x4&techs=AVX_512)
 * [x] [_mm512_maskz_broadcast_i32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcast_i32x4&techs=AVX_512)
 * [x] [_mm512_broadcast_i64x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcast_i64x4&techs=AVX_512)
 * [x] [_mm512_mask_broadcast_i64x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcast_i64x4&techs=AVX_512)
 * [x] [_mm512_maskz_broadcast_i64x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcast_i64x4&techs=AVX_512)

## broadcastb

3 of 7 (42.86%) implmented.

 * [ ] [_mm_mask_broadcastb_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_broadcastb_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_broadcastb_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_broadcastb_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_broadcastb_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_broadcastb_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_broadcastb_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_broadcastb_epi8&techs=AVX_512)
 * [x] [_mm512_broadcastb_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcastb_epi8&techs=AVX_512) (in broadcast.h)
 * [x] [_mm512_mask_broadcastb_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcastb_epi8&techs=AVX_512) (in broadcast.h)
 * [x] [_mm512_maskz_broadcastb_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcastb_epi8&techs=AVX_512) (in broadcast.h)

## broadcastd

3 of 7 (42.86%) implmented.

 * [ ] [_mm_mask_broadcastd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_broadcastd_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_broadcastd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_broadcastd_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_broadcastd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_broadcastd_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_broadcastd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_broadcastd_epi32&techs=AVX_512)
 * [x] [_mm512_broadcastd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcastd_epi32&techs=AVX_512) (in broadcast.h)
 * [x] [_mm512_mask_broadcastd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcastd_epi32&techs=AVX_512) (in broadcast.h)
 * [x] [_mm512_maskz_broadcastd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcastd_epi32&techs=AVX_512) (in broadcast.h)

## broadcastmb

0 of 3 (0.00%) implmented.

 * [ ] [_mm_broadcastmb_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastmb_epi64&techs=AVX_512)
 * [ ] [_mm256_broadcastmb_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastmb_epi64&techs=AVX_512)
 * [ ] [_mm512_broadcastmb_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcastmb_epi64&techs=AVX_512)

## broadcastmw

0 of 3 (0.00%) implmented.

 * [ ] [_mm_broadcastmw_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastmw_epi32&techs=AVX_512)
 * [ ] [_mm256_broadcastmw_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastmw_epi32&techs=AVX_512)
 * [ ] [_mm512_broadcastmw_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcastmw_epi32&techs=AVX_512)

## broadcastq

3 of 7 (42.86%) implmented.

 * [ ] [_mm_mask_broadcastq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_broadcastq_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_broadcastq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_broadcastq_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_broadcastq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_broadcastq_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_broadcastq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_broadcastq_epi64&techs=AVX_512)
 * [x] [_mm512_broadcastq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcastq_epi64&techs=AVX_512) (in broadcast.h)
 * [x] [_mm512_mask_broadcastq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcastq_epi64&techs=AVX_512) (in broadcast.h)
 * [x] [_mm512_maskz_broadcastq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcastq_epi64&techs=AVX_512) (in broadcast.h)

## broadcastsd

3 of 5 (60.00%) implmented.

 * [ ] [_mm256_mask_broadcastsd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_broadcastsd_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_broadcastsd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_broadcastsd_pd&techs=AVX_512)
 * [x] [_mm512_broadcastsd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcastsd_pd&techs=AVX_512) (in broadcast.h)
 * [x] [_mm512_mask_broadcastsd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcastsd_pd&techs=AVX_512) (in broadcast.h)
 * [x] [_mm512_maskz_broadcastsd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcastsd_pd&techs=AVX_512) (in broadcast.h)

## broadcastss

3 of 7 (42.86%) implmented.

 * [ ] [_mm_mask_broadcastss_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_broadcastss_ps&techs=AVX_512)
 * [ ] [_mm_maskz_broadcastss_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_broadcastss_ps&techs=AVX_512)
 * [ ] [_mm256_mask_broadcastss_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_broadcastss_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_broadcastss_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_broadcastss_ps&techs=AVX_512)
 * [x] [_mm512_broadcastss_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcastss_ps&techs=AVX_512) (in broadcast.h)
 * [x] [_mm512_mask_broadcastss_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcastss_ps&techs=AVX_512) (in broadcast.h)
 * [x] [_mm512_maskz_broadcastss_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcastss_ps&techs=AVX_512) (in broadcast.h)

## broadcastw

1 of 7 (14.29%) implmented.

 * [ ] [_mm_mask_broadcastw_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_broadcastw_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_broadcastw_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_broadcastw_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_broadcastw_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_broadcastw_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_broadcastw_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_broadcastw_epi16&techs=AVX_512)
 * [x] [_mm512_broadcastw_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_broadcastw_epi16&techs=AVX_512) (in broadcast.h)
 * [ ] [_mm512_mask_broadcastw_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_broadcastw_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_broadcastw_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_broadcastw_epi16&techs=AVX_512)

## bslli

0 of 1 (0.00%) implmented.

 * [ ] [_mm512_bslli_epi128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_bslli_epi128&techs=AVX_512)

## bsrli

0 of 1 (0.00%) implmented.

 * [ ] [_mm512_bsrli_epi128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_bsrli_epi128&techs=AVX_512)

## cast

12 of 12 (100.00%) implmented.

 * [x] [_mm512_castpd128_pd512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castpd128_pd512&techs=AVX_512)
 * [x] [_mm512_castpd256_pd512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castpd256_pd512&techs=AVX_512)
 * [x] [_mm512_castpd512_pd128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castpd512_pd128&techs=AVX_512)
 * [x] [_mm512_castps512_ps128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castps512_ps128&techs=AVX_512)
 * [x] [_mm512_castpd512_pd256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castpd512_pd256&techs=AVX_512)
 * [x] [_mm512_castps128_ps512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castps128_ps512&techs=AVX_512)
 * [x] [_mm512_castps256_ps512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castps256_ps512&techs=AVX_512)
 * [x] [_mm512_castps512_ps256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castps512_ps256&techs=AVX_512)
 * [x] [_mm512_castsi128_si512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castsi128_si512&techs=AVX_512)
 * [x] [_mm512_castsi256_si512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castsi256_si512&techs=AVX_512)
 * [x] [_mm512_castsi512_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castsi512_si128&techs=AVX_512)
 * [x] [_mm512_castsi512_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castsi512_si256&techs=AVX_512)

## cmp

4 of 56 (7.14%) implmented.

 * [ ] [_mm_cmp_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_epi8_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_epi8_mask&techs=AVX_512)
 * [ ] [_mm_cmp_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_epu8_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_epu8_mask&techs=AVX_512)
 * [ ] [_mm_cmp_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_epu16_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_epu16_mask&techs=AVX_512)
 * [ ] [_mm_cmp_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_epi16_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_epi16_mask&techs=AVX_512)
 * [x] [_mm_cmp_pd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_pd_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_pd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_pd_mask&techs=AVX_512)
 * [x] [_mm_cmp_ps_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_ps_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_ps_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_ps_mask&techs=AVX_512)
 * [ ] [_mm_cmp_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_epi32_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_epi32_mask&techs=AVX_512)
 * [ ] [_mm_cmp_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_epi64_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_epi64_mask&techs=AVX_512)
 * [ ] [_mm_cmp_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_epu32_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_epu32_mask&techs=AVX_512)
 * [ ] [_mm_cmp_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_epu64_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_epu64_mask&techs=AVX_512)
 * [ ] [_mm_cmp_sd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_sd_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_sd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_sd_mask&techs=AVX_512)
 * [ ] [_mm_cmp_ss_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_ss_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_ss_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_ss_mask&techs=AVX_512)
 * [ ] [_mm256_cmp_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_epi8_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmp_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmp_epi8_mask&techs=AVX_512)
 * [ ] [_mm256_cmp_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_epu8_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmp_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmp_epu8_mask&techs=AVX_512)
 * [ ] [_mm256_cmp_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_epu16_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmp_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmp_epu16_mask&techs=AVX_512)
 * [ ] [_mm256_cmp_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_epi16_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmp_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmp_epi16_mask&techs=AVX_512)
 * [x] [_mm256_cmp_pd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_pd_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmp_pd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmp_pd_mask&techs=AVX_512)
 * [x] [_mm256_cmp_ps_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_ps_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmp_ps_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmp_ps_mask&techs=AVX_512)
 * [ ] [_mm256_cmp_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_epi32_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmp_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmp_epi32_mask&techs=AVX_512)
 * [ ] [_mm256_cmp_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmp_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmp_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_cmp_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_epu32_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmp_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmp_epu32_mask&techs=AVX_512)
 * [ ] [_mm256_cmp_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_epu64_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmp_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmp_epu64_mask&techs=AVX_512)
 * [ ] [_mm512_cmp_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmp_epi8_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmp_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmp_epi8_mask&techs=AVX_512)
 * [ ] [_mm512_cmp_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmp_epu8_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmp_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmp_epu8_mask&techs=AVX_512)
 * [ ] [_mm512_cmp_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmp_epu16_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmp_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmp_epu16_mask&techs=AVX_512)
 * [ ] [_mm512_cmp_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmp_epi16_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmp_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmp_epi16_mask&techs=AVX_512)
 * [ ] [_mm512_cmp_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmp_epi64_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmp_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmp_epi64_mask&techs=AVX_512)
 * [ ] [_mm512_cmp_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmp_epu64_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmp_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmp_epu64_mask&techs=AVX_512)

## cmp_round

0 of 4 (0.00%) implmented.

 * [ ] [_mm_cmp_round_sd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_round_sd_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_round_sd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_round_sd_mask&techs=AVX_512)
 * [ ] [_mm_cmp_round_ss_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_round_ss_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmp_round_ss_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_round_ss_mask&techs=AVX_512)

## cmpeq

4 of 44 (9.09%) implmented.

 * [ ] [_mm_cmpeq_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi8_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpeq_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpeq_epi8_mask&techs=AVX_512)
 * [ ] [_mm_cmpeq_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epu8_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpeq_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpeq_epu8_mask&techs=AVX_512)
 * [ ] [_mm_cmpeq_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epu16_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpeq_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpeq_epu16_mask&techs=AVX_512)
 * [ ] [_mm_cmpeq_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi16_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpeq_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpeq_epi16_mask&techs=AVX_512)
 * [ ] [_mm_cmpeq_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi32_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpeq_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpeq_epi32_mask&techs=AVX_512)
 * [ ] [_mm_cmpeq_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi64_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpeq_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpeq_epi64_mask&techs=AVX_512)
 * [ ] [_mm_cmpeq_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epu32_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpeq_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpeq_epu32_mask&techs=AVX_512)
 * [ ] [_mm_cmpeq_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epu64_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpeq_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpeq_epu64_mask&techs=AVX_512)
 * [ ] [_mm256_cmpeq_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epi8_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpeq_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpeq_epi8_mask&techs=AVX_512)
 * [ ] [_mm256_cmpeq_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epu8_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpeq_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpeq_epu8_mask&techs=AVX_512)
 * [ ] [_mm256_cmpeq_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epu16_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpeq_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpeq_epu16_mask&techs=AVX_512)
 * [ ] [_mm256_cmpeq_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epi16_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpeq_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpeq_epi16_mask&techs=AVX_512)
 * [ ] [_mm256_cmpeq_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epi32_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpeq_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpeq_epi32_mask&techs=AVX_512)
 * [ ] [_mm256_cmpeq_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpeq_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpeq_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_cmpeq_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epu32_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpeq_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpeq_epu32_mask&techs=AVX_512)
 * [ ] [_mm256_cmpeq_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epu64_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpeq_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpeq_epu64_mask&techs=AVX_512)
 * [x] [_mm512_cmpeq_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpeq_epi8_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmpeq_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpeq_epi8_mask&techs=AVX_512)
 * [ ] [_mm512_cmpeq_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpeq_epu8_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpeq_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpeq_epu8_mask&techs=AVX_512)
 * [ ] [_mm512_cmpeq_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpeq_epu16_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpeq_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpeq_epu16_mask&techs=AVX_512)
 * [ ] [_mm512_cmpeq_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpeq_epi16_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpeq_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpeq_epi16_mask&techs=AVX_512)
 * [x] [_mm512_cmpeq_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpeq_epi64_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmpeq_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpeq_epi64_mask&techs=AVX_512)
 * [ ] [_mm512_cmpeq_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpeq_epu64_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpeq_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpeq_epu64_mask&techs=AVX_512)

## cmpge

44 of 44 (100.00%) implmented.

 * [x] [_mm_cmpge_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_epi8_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpge_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpge_epi8_mask&techs=AVX_512)
 * [x] [_mm_cmpge_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_epu8_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpge_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpge_epu8_mask&techs=AVX_512)
 * [x] [_mm_cmpge_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_epu16_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpge_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpge_epu16_mask&techs=AVX_512)
 * [x] [_mm_cmpge_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_epi16_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpge_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpge_epi16_mask&techs=AVX_512)
 * [x] [_mm_cmpge_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_epi32_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpge_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpge_epi32_mask&techs=AVX_512)
 * [x] [_mm_cmpge_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_epi64_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpge_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpge_epi64_mask&techs=AVX_512)
 * [x] [_mm_cmpge_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_epu32_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpge_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpge_epu32_mask&techs=AVX_512)
 * [x] [_mm_cmpge_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_epu64_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpge_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpge_epu64_mask&techs=AVX_512)
 * [x] [_mm256_cmpge_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpge_epi8_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpge_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpge_epi8_mask&techs=AVX_512)
 * [x] [_mm256_cmpge_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpge_epu8_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpge_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpge_epu8_mask&techs=AVX_512)
 * [x] [_mm256_cmpge_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpge_epu16_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpge_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpge_epu16_mask&techs=AVX_512)
 * [x] [_mm256_cmpge_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpge_epi16_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpge_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpge_epi16_mask&techs=AVX_512)
 * [x] [_mm256_cmpge_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpge_epi32_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpge_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpge_epi32_mask&techs=AVX_512)
 * [x] [_mm256_cmpge_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpge_epi64_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpge_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpge_epi64_mask&techs=AVX_512)
 * [x] [_mm256_cmpge_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpge_epu32_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpge_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpge_epu32_mask&techs=AVX_512)
 * [x] [_mm256_cmpge_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpge_epu64_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpge_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpge_epu64_mask&techs=AVX_512)
 * [x] [_mm512_cmpge_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpge_epi8_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmpge_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpge_epi8_mask&techs=AVX_512)
 * [x] [_mm512_cmpge_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpge_epu8_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmpge_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpge_epu8_mask&techs=AVX_512)
 * [x] [_mm512_cmpge_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpge_epu16_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmpge_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpge_epu16_mask&techs=AVX_512)
 * [x] [_mm512_cmpge_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpge_epi16_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmpge_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpge_epi16_mask&techs=AVX_512)
 * [x] [_mm512_cmpge_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpge_epi64_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmpge_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpge_epi64_mask&techs=AVX_512)
 * [x] [_mm512_cmpge_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpge_epu64_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmpge_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpge_epu64_mask&techs=AVX_512)

## cmpgt

4 of 44 (9.09%) implmented.

 * [ ] [_mm_cmpgt_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epi8_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpgt_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpgt_epi8_mask&techs=AVX_512)
 * [ ] [_mm_cmpgt_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epu8_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpgt_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpgt_epu8_mask&techs=AVX_512)
 * [ ] [_mm_cmpgt_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epu16_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpgt_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpgt_epu16_mask&techs=AVX_512)
 * [ ] [_mm_cmpgt_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epi16_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpgt_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpgt_epi16_mask&techs=AVX_512)
 * [ ] [_mm_cmpgt_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epi32_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpgt_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpgt_epi32_mask&techs=AVX_512)
 * [ ] [_mm_cmpgt_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epi64_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpgt_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpgt_epi64_mask&techs=AVX_512)
 * [ ] [_mm_cmpgt_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epu32_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpgt_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpgt_epu32_mask&techs=AVX_512)
 * [ ] [_mm_cmpgt_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epu64_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmpgt_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpgt_epu64_mask&techs=AVX_512)
 * [ ] [_mm256_cmpgt_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epi8_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpgt_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpgt_epi8_mask&techs=AVX_512)
 * [ ] [_mm256_cmpgt_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epu8_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpgt_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpgt_epu8_mask&techs=AVX_512)
 * [ ] [_mm256_cmpgt_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epu16_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpgt_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpgt_epu16_mask&techs=AVX_512)
 * [ ] [_mm256_cmpgt_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epi16_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpgt_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpgt_epi16_mask&techs=AVX_512)
 * [ ] [_mm256_cmpgt_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epi32_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpgt_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpgt_epi32_mask&techs=AVX_512)
 * [ ] [_mm256_cmpgt_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpgt_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpgt_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_cmpgt_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epu32_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpgt_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpgt_epu32_mask&techs=AVX_512)
 * [ ] [_mm256_cmpgt_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epu64_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmpgt_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpgt_epu64_mask&techs=AVX_512)
 * [x] [_mm512_cmpgt_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpgt_epi8_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpgt_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpgt_epi8_mask&techs=AVX_512)
 * [x] [_mm512_cmpgt_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpgt_epu8_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpgt_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpgt_epu8_mask&techs=AVX_512)
 * [ ] [_mm512_cmpgt_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpgt_epu16_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpgt_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpgt_epu16_mask&techs=AVX_512)
 * [ ] [_mm512_cmpgt_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpgt_epi16_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpgt_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpgt_epi16_mask&techs=AVX_512)
 * [x] [_mm512_cmpgt_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpgt_epi64_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmpgt_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpgt_epi64_mask&techs=AVX_512)
 * [ ] [_mm512_cmpgt_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpgt_epu64_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpgt_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpgt_epu64_mask&techs=AVX_512)

## cmple

44 of 44 (100.00%) implmented.

 * [x] [_mm_cmple_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_epi8_mask&techs=AVX_512)
 * [x] [_mm_mask_cmple_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmple_epi8_mask&techs=AVX_512)
 * [x] [_mm_cmple_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_epu8_mask&techs=AVX_512)
 * [x] [_mm_mask_cmple_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmple_epu8_mask&techs=AVX_512)
 * [x] [_mm_cmple_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_epu16_mask&techs=AVX_512)
 * [x] [_mm_mask_cmple_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmple_epu16_mask&techs=AVX_512)
 * [x] [_mm_cmple_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_epi16_mask&techs=AVX_512)
 * [x] [_mm_mask_cmple_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmple_epi16_mask&techs=AVX_512)
 * [x] [_mm_cmple_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_epi32_mask&techs=AVX_512)
 * [x] [_mm_mask_cmple_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmple_epi32_mask&techs=AVX_512)
 * [x] [_mm_cmple_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_epi64_mask&techs=AVX_512)
 * [x] [_mm_mask_cmple_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmple_epi64_mask&techs=AVX_512)
 * [x] [_mm_cmple_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_epu32_mask&techs=AVX_512)
 * [x] [_mm_mask_cmple_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmple_epu32_mask&techs=AVX_512)
 * [x] [_mm_cmple_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_epu64_mask&techs=AVX_512)
 * [x] [_mm_mask_cmple_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmple_epu64_mask&techs=AVX_512)
 * [x] [_mm256_cmple_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmple_epi8_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmple_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmple_epi8_mask&techs=AVX_512)
 * [x] [_mm256_cmple_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmple_epu8_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmple_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmple_epu8_mask&techs=AVX_512)
 * [x] [_mm256_cmple_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmple_epu16_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmple_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmple_epu16_mask&techs=AVX_512)
 * [x] [_mm256_cmple_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmple_epi16_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmple_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmple_epi16_mask&techs=AVX_512)
 * [x] [_mm256_cmple_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmple_epi32_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmple_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmple_epi32_mask&techs=AVX_512)
 * [x] [_mm256_cmple_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmple_epi64_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmple_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmple_epi64_mask&techs=AVX_512)
 * [x] [_mm256_cmple_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmple_epu32_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmple_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmple_epu32_mask&techs=AVX_512)
 * [x] [_mm256_cmple_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmple_epu64_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmple_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmple_epu64_mask&techs=AVX_512)
 * [x] [_mm512_cmple_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmple_epi8_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmple_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmple_epi8_mask&techs=AVX_512)
 * [x] [_mm512_cmple_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmple_epu8_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmple_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmple_epu8_mask&techs=AVX_512)
 * [x] [_mm512_cmple_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmple_epu16_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmple_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmple_epu16_mask&techs=AVX_512)
 * [x] [_mm512_cmple_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmple_epi16_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmple_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmple_epi16_mask&techs=AVX_512)
 * [x] [_mm512_cmple_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmple_epi64_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmple_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmple_epi64_mask&techs=AVX_512)
 * [x] [_mm512_cmple_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmple_epu64_mask&techs=AVX_512)
 * [x] [_mm512_mask_cmple_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmple_epu64_mask&techs=AVX_512)

## cmplt

2 of 46 (4.35%) implmented.

 * [ ] [_mm_cmplt_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epi8_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmplt_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmplt_epi8_mask&techs=AVX_512)
 * [ ] [_mm_cmplt_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epu8_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmplt_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmplt_epu8_mask&techs=AVX_512)
 * [ ] [_mm_cmplt_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epu16_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmplt_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmplt_epu16_mask&techs=AVX_512)
 * [ ] [_mm_cmplt_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epi16_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmplt_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmplt_epi16_mask&techs=AVX_512)
 * [ ] [_mm_cmplt_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epi32_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmplt_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmplt_epi32_mask&techs=AVX_512)
 * [ ] [_mm_cmplt_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epi64_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmplt_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmplt_epi64_mask&techs=AVX_512)
 * [ ] [_mm_cmplt_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epu32_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmplt_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmplt_epu32_mask&techs=AVX_512)
 * [ ] [_mm_cmplt_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epu64_mask&techs=AVX_512)
 * [ ] [_mm_mask_cmplt_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmplt_epu64_mask&techs=AVX_512)
 * [ ] [_mm256_cmplt_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmplt_epi8_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmplt_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmplt_epi8_mask&techs=AVX_512)
 * [ ] [_mm256_cmplt_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmplt_epu8_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmplt_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmplt_epu8_mask&techs=AVX_512)
 * [ ] [_mm256_cmplt_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmplt_epu16_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmplt_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmplt_epu16_mask&techs=AVX_512)
 * [ ] [_mm256_cmplt_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmplt_epi16_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmplt_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmplt_epi16_mask&techs=AVX_512)
 * [ ] [_mm256_cmplt_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmplt_epi32_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmplt_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmplt_epi32_mask&techs=AVX_512)
 * [ ] [_mm256_cmplt_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmplt_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmplt_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmplt_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_cmplt_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmplt_epu32_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmplt_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmplt_epu32_mask&techs=AVX_512)
 * [ ] [_mm256_cmplt_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmplt_epu64_mask&techs=AVX_512)
 * [ ] [_mm256_mask_cmplt_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmplt_epu64_mask&techs=AVX_512)
 * [x] [_mm512_cmplt_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmplt_epi8_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmplt_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmplt_epi8_mask&techs=AVX_512)
 * [x] [_mm512_cmplt_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmplt_epu8_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmplt_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmplt_epu8_mask&techs=AVX_512)
 * [ ] [_mm512_cmplt_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmplt_epu16_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmplt_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmplt_epu16_mask&techs=AVX_512)
 * [ ] [_mm512_cmplt_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmplt_epi16_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmplt_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmplt_epi16_mask&techs=AVX_512)
 * [ ] [_mm512_cmplt_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmplt_epi32_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmplt_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmplt_epi32_mask&techs=AVX_512)
 * [ ] [_mm512_cmplt_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmplt_epi64_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmplt_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmplt_epi64_mask&techs=AVX_512)
 * [ ] [_mm512_cmplt_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmplt_epu64_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmplt_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmplt_epu64_mask&techs=AVX_512)

## cmpneq

32 of 44 (72.73%) implmented.

 * [x] [_mm_cmpneq_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_epi8_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpneq_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpneq_epi8_mask&techs=AVX_512)
 * [x] [_mm_cmpneq_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_epu8_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpneq_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpneq_epu8_mask&techs=AVX_512)
 * [x] [_mm_cmpneq_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_epu16_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpneq_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpneq_epu16_mask&techs=AVX_512)
 * [x] [_mm_cmpneq_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_epi16_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpneq_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpneq_epi16_mask&techs=AVX_512)
 * [x] [_mm_cmpneq_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_epi32_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpneq_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpneq_epi32_mask&techs=AVX_512)
 * [x] [_mm_cmpneq_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_epi64_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpneq_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpneq_epi64_mask&techs=AVX_512)
 * [x] [_mm_cmpneq_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_epu32_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpneq_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpneq_epu32_mask&techs=AVX_512)
 * [x] [_mm_cmpneq_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_epu64_mask&techs=AVX_512)
 * [x] [_mm_mask_cmpneq_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmpneq_epu64_mask&techs=AVX_512)
 * [x] [_mm256_cmpneq_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpneq_epi8_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpneq_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpneq_epi8_mask&techs=AVX_512)
 * [x] [_mm256_cmpneq_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpneq_epu8_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpneq_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpneq_epu8_mask&techs=AVX_512)
 * [x] [_mm256_cmpneq_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpneq_epu16_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpneq_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpneq_epu16_mask&techs=AVX_512)
 * [x] [_mm256_cmpneq_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpneq_epi16_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpneq_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpneq_epi16_mask&techs=AVX_512)
 * [x] [_mm256_cmpneq_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpneq_epi32_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpneq_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpneq_epi32_mask&techs=AVX_512)
 * [x] [_mm256_cmpneq_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpneq_epi64_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpneq_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpneq_epi64_mask&techs=AVX_512)
 * [x] [_mm256_cmpneq_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpneq_epu32_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpneq_epu32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpneq_epu32_mask&techs=AVX_512)
 * [x] [_mm256_cmpneq_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpneq_epu64_mask&techs=AVX_512)
 * [x] [_mm256_mask_cmpneq_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cmpneq_epu64_mask&techs=AVX_512)
 * [ ] [_mm512_cmpneq_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpneq_epi8_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpneq_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpneq_epi8_mask&techs=AVX_512)
 * [ ] [_mm512_cmpneq_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpneq_epu8_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpneq_epu8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpneq_epu8_mask&techs=AVX_512)
 * [ ] [_mm512_cmpneq_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpneq_epu16_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpneq_epu16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpneq_epu16_mask&techs=AVX_512)
 * [ ] [_mm512_cmpneq_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpneq_epi16_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpneq_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpneq_epi16_mask&techs=AVX_512)
 * [ ] [_mm512_cmpneq_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpneq_epi64_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpneq_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpneq_epi64_mask&techs=AVX_512)
 * [ ] [_mm512_cmpneq_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cmpneq_epu64_mask&techs=AVX_512)
 * [ ] [_mm512_mask_cmpneq_epu64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cmpneq_epu64_mask&techs=AVX_512)

## comi_round

0 of 2 (0.00%) implmented.

 * [ ] [_mm_comi_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comi_round_sd&techs=AVX_512)
 * [ ] [_mm_comi_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comi_round_ss&techs=AVX_512)

## compress

16 of 36 (44.44%) implmented.

 * [ ] [_mm_mask_compress_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_compress_pd&techs=AVX_512)
 * [ ] [_mm_maskz_compress_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_compress_pd&techs=AVX_512)
 * [ ] [_mm_mask_compress_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_compress_ps&techs=AVX_512)
 * [ ] [_mm_maskz_compress_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_compress_ps&techs=AVX_512)
 * [ ] [_mm_mask_compress_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_compress_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_compress_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_compress_epi32&techs=AVX_512)
 * [ ] [_mm_mask_compress_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_compress_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_compress_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_compress_epi64&techs=AVX_512)
 * [ ] [_mm_mask_compress_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_compress_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_compress_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_compress_epi16&techs=AVX_512)
 * [ ] [_mm_mask_compress_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_compress_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_compress_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_compress_epi8&techs=AVX_512)
 * [x] [_mm256_mask_compress_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_compress_pd&techs=AVX_512)
 * [x] [_mm256_maskz_compress_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_compress_pd&techs=AVX_512)
 * [x] [_mm256_mask_compress_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_compress_ps&techs=AVX_512)
 * [x] [_mm256_maskz_compress_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_compress_ps&techs=AVX_512)
 * [x] [_mm256_mask_compress_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_compress_epi32&techs=AVX_512)
 * [x] [_mm256_maskz_compress_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_compress_epi32&techs=AVX_512)
 * [x] [_mm256_mask_compress_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_compress_epi64&techs=AVX_512)
 * [x] [_mm256_maskz_compress_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_compress_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_compress_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_compress_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_compress_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_compress_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_compress_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_compress_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_compress_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_compress_epi8&techs=AVX_512)
 * [x] [_mm512_mask_compress_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compress_pd&techs=AVX_512)
 * [x] [_mm512_maskz_compress_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_compress_pd&techs=AVX_512)
 * [x] [_mm512_mask_compress_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compress_ps&techs=AVX_512)
 * [x] [_mm512_maskz_compress_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_compress_ps&techs=AVX_512)
 * [x] [_mm512_mask_compress_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compress_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_compress_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_compress_epi32&techs=AVX_512)
 * [x] [_mm512_mask_compress_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compress_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_compress_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_compress_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_compress_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compress_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_compress_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_compress_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_compress_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compress_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_compress_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_compress_epi8&techs=AVX_512)

## compressstoreu

8 of 18 (44.44%) implmented.

 * [ ] [_mm_mask_compressstoreu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_compressstoreu_pd&techs=AVX_512)
 * [ ] [_mm_mask_compressstoreu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_compressstoreu_ps&techs=AVX_512)
 * [ ] [_mm_mask_compressstoreu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_compressstoreu_epi32&techs=AVX_512)
 * [ ] [_mm_mask_compressstoreu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_compressstoreu_epi64&techs=AVX_512)
 * [ ] [_mm_mask_compressstoreu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_compressstoreu_epi16&techs=AVX_512)
 * [ ] [_mm_mask_compressstoreu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_compressstoreu_epi8&techs=AVX_512)
 * [x] [_mm256_mask_compressstoreu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_compressstoreu_pd&techs=AVX_512) (in compress.h)
 * [x] [_mm256_mask_compressstoreu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_compressstoreu_ps&techs=AVX_512) (in compress.h)
 * [x] [_mm256_mask_compressstoreu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_compressstoreu_epi32&techs=AVX_512) (in compress.h)
 * [x] [_mm256_mask_compressstoreu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_compressstoreu_epi64&techs=AVX_512) (in compress.h)
 * [ ] [_mm256_mask_compressstoreu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_compressstoreu_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_compressstoreu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_compressstoreu_epi8&techs=AVX_512)
 * [x] [_mm512_mask_compressstoreu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compressstoreu_pd&techs=AVX_512) (in compress.h)
 * [x] [_mm512_mask_compressstoreu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compressstoreu_ps&techs=AVX_512) (in compress.h)
 * [x] [_mm512_mask_compressstoreu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compressstoreu_epi32&techs=AVX_512) (in compress.h)
 * [x] [_mm512_mask_compressstoreu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compressstoreu_epi64&techs=AVX_512) (in compress.h)
 * [ ] [_mm512_mask_compressstoreu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compressstoreu_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_compressstoreu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compressstoreu_epi8&techs=AVX_512)

## conflict

0 of 18 (0.00%) implmented.

 * [ ] [_mm_conflict_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_conflict_epi32&techs=AVX_512)
 * [ ] [_mm_mask_conflict_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_conflict_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_conflict_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_conflict_epi32&techs=AVX_512)
 * [ ] [_mm_conflict_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_conflict_epi64&techs=AVX_512)
 * [ ] [_mm_mask_conflict_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_conflict_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_conflict_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_conflict_epi64&techs=AVX_512)
 * [ ] [_mm256_conflict_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_conflict_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_conflict_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_conflict_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_conflict_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_conflict_epi32&techs=AVX_512)
 * [ ] [_mm256_conflict_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_conflict_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_conflict_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_conflict_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_conflict_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_conflict_epi64&techs=AVX_512)
 * [ ] [_mm512_conflict_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_conflict_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_conflict_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_conflict_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_conflict_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_conflict_epi32&techs=AVX_512)
 * [ ] [_mm512_conflict_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_conflict_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_conflict_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_conflict_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_conflict_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_conflict_epi64&techs=AVX_512)

## cvt

8 of 285 (2.81%) implmented.

 * [ ] [_mm_cvtepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi32_epi16&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi8_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi8_epi16&techs=AVX_512)
 * [ ] [_mm_cvtepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi16_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi16_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi16_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtepu8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepu8_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepu8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepu8_epi16&techs=AVX_512)
 * [ ] [_mm_cvtpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtpd_epi64&techs=AVX_512)
 * [ ] [_mm_mask_cvtpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtpd_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_cvtpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtpd_epi64&techs=AVX_512)
 * [ ] [_mm_cvtpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtpd_epu64&techs=AVX_512)
 * [ ] [_mm_mask_cvtpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtpd_epu64&techs=AVX_512)
 * [ ] [_mm_maskz_cvtpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtpd_epu64&techs=AVX_512)
 * [ ] [_mm_cvtps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtps_epi64&techs=AVX_512)
 * [ ] [_mm_mask_cvtps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtps_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_cvtps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtps_epi64&techs=AVX_512)
 * [ ] [_mm_cvtps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtps_epu64&techs=AVX_512)
 * [ ] [_mm_mask_cvtps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtps_epu64&techs=AVX_512)
 * [ ] [_mm_maskz_cvtps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtps_epu64&techs=AVX_512)
 * [x] [_mm_cvtepi64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi64_pd&techs=AVX_512)
 * [x] [_mm_mask_cvtepi64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi64_pd&techs=AVX_512)
 * [x] [_mm_maskz_cvtepi64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi64_pd&techs=AVX_512)
 * [ ] [_mm_cvtepi64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi64_ps&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi64_ps&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi64_ps&techs=AVX_512)
 * [ ] [_mm_cvtepu64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu64_pd&techs=AVX_512)
 * [ ] [_mm_mask_cvtepu64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepu64_pd&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepu64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepu64_pd&techs=AVX_512)
 * [ ] [_mm_cvtepu64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu64_ps&techs=AVX_512)
 * [ ] [_mm_mask_cvtepu64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepu64_ps&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepu64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepu64_ps&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi32_pd&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi32_pd&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi32_ps&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi32_ps&techs=AVX_512)
 * [ ] [_mm_mask_cvtpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtpd_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_cvtpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtpd_epi32&techs=AVX_512)
 * [ ] [_mm_mask_cvtpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtpd_ps&techs=AVX_512)
 * [ ] [_mm_maskz_cvtpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtpd_ps&techs=AVX_512)
 * [ ] [_mm_cvtpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtpd_epu32&techs=AVX_512)
 * [ ] [_mm_mask_cvtpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtpd_epu32&techs=AVX_512)
 * [ ] [_mm_maskz_cvtpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtpd_epu32&techs=AVX_512)
 * [ ] [_mm_mask_cvtps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtps_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_cvtps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtps_epi32&techs=AVX_512)
 * [ ] [_mm_mask_cvtps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtps_ph&techs=AVX_512)
 * [ ] [_mm_maskz_cvtps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtps_ph&techs=AVX_512)
 * [ ] [_mm_cvtps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtps_epu32&techs=AVX_512)
 * [ ] [_mm_mask_cvtps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtps_epu32&techs=AVX_512)
 * [ ] [_mm_maskz_cvtps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtps_epu32&techs=AVX_512)
 * [ ] [_mm_cvtepu32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu32_pd&techs=AVX_512)
 * [ ] [_mm_mask_cvtepu32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepu32_pd&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepu32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepu32_pd&techs=AVX_512)
 * [ ] [_mm_cvtepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi32_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi32_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi32_epi16&techs=AVX_512)
 * [ ] [_mm_cvtepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi64_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi32_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi64_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi32_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi64_epi8&techs=AVX_512)
 * [ ] [_mm_cvtepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi64_epi32&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi64_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi64_epi32&techs=AVX_512)
 * [ ] [_mm_cvtepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi64_epi16&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi64_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi64_epi16&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi8_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi8_epi32&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi8_epi64&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi32_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi8_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi32_epi64&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi16_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi16_epi32&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi16_epi64&techs=AVX_512)
 * [ ] [_mm_mask_cvtepu8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepu8_epi64&techs=AVX_512)
 * [ ] [_mm_mask_cvtepu32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepu32_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepi16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepi16_epi64&techs=AVX_512)
 * [ ] [_mm_mask_cvtepu8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepu8_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepu8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepu8_epi32&techs=AVX_512)
 * [ ] [_mm_mask_cvtepu16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepu16_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepu8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepu8_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepu32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepu32_epi64&techs=AVX_512)
 * [ ] [_mm_mask_cvtepu16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepu16_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepu16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepu16_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_cvtepu16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtepu16_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi8_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi8_epi16&techs=AVX_512)
 * [ ] [_mm256_cvtepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi16_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi16_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi16_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepu8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepu8_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepu8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepu8_epi16&techs=AVX_512)
 * [ ] [_mm256_cvtpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtpd_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_cvtpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtpd_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtpd_epi64&techs=AVX_512)
 * [ ] [_mm256_cvtpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtpd_epu64&techs=AVX_512)
 * [ ] [_mm256_cvtps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtps_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_cvtps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtps_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtps_epi64&techs=AVX_512)
 * [ ] [_mm256_cvtps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtps_epu64&techs=AVX_512)
 * [ ] [_mm256_mask_cvtpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtpd_epu64&techs=AVX_512)
 * [ ] [_mm256_mask_cvtps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtps_epu64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtpd_epu64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtps_epu64&techs=AVX_512)
 * [ ] [_mm256_cvtepi64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi64_pd&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi64_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi64_pd&techs=AVX_512)
 * [ ] [_mm256_cvtepi64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi64_ps&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi64_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi64_ps&techs=AVX_512)
 * [ ] [_mm256_cvtepu64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu64_pd&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepu64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepu64_pd&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi32_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepu64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepu64_pd&techs=AVX_512)
 * [ ] [_mm256_cvtepu64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu64_ps&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepu64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepu64_ps&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi32_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepu64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepu64_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi32_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi32_ps&techs=AVX_512)
 * [ ] [_mm256_mask_cvtpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtpd_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtpd_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtpd_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtpd_ps&techs=AVX_512)
 * [ ] [_mm256_cvtpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtpd_epu32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtpd_epu32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtpd_epu32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtps_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtps_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtps_ph&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtps_ph&techs=AVX_512)
 * [ ] [_mm256_cvtps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtps_epu32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtps_epu32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtps_epu32&techs=AVX_512)
 * [ ] [_mm256_cvtepu32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu32_pd&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepu32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepu32_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepu32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepu32_pd&techs=AVX_512)
 * [ ] [_mm256_cvtepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi32_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi32_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi32_epi8&techs=AVX_512)
 * [ ] [_mm256_cvtepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi32_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi32_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi32_epi16&techs=AVX_512)
 * [ ] [_mm256_cvtepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi64_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi64_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi64_epi8&techs=AVX_512)
 * [ ] [_mm256_cvtepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi64_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi64_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi64_epi32&techs=AVX_512)
 * [ ] [_mm256_cvtepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi64_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi64_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi64_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi8_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi8_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi8_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi32_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi8_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi32_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi16_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi16_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi16_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepu8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepu8_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepu32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepu32_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepi16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepi16_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepu8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepu8_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepu8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepu8_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepu16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepu16_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepu8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepu8_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepu32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepu32_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepu16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepu16_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepu16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepu16_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtepu16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtepu16_epi64&techs=AVX_512)
 * [x] [_mm512_cvtepi8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi8_epi16&techs=AVX_512)
 * [ ] [_mm512_cvtepu8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu8_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi8_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi8_epi16&techs=AVX_512)
 * [x] [_mm512_cvtepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi16_epi8&techs=AVX_512)
 * [x] [_mm512_mask_cvtepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi16_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_cvtepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi16_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepu8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu8_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepu8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu8_epi16&techs=AVX_512)
 * [ ] [_mm512_cvtpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtpd_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtpd_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtpd_epi64&techs=AVX_512)
 * [ ] [_mm512_cvtpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtpd_epu64&techs=AVX_512)
 * [ ] [_mm512_cvtps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtps_epu64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtpd_epu64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtps_epu64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtpd_epu64&techs=AVX_512)
 * [ ] [_mm512_cvtps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtps_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtps_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtps_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtps_epu64&techs=AVX_512)
 * [ ] [_mm512_cvtepi64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi64_pd&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi64_pd&techs=AVX_512)
 * [ ] [_mm512_cvtepi64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi64_ps&techs=AVX_512)
 * [ ] [_mm512_cvtepu64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu64_ps&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_ps&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepu64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu64_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi64_ps&techs=AVX_512)
 * [ ] [_mm512_cvtepu64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu64_pd&techs=AVX_512)
 * [ ] [_mm512_cvtepi32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi32_pd&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepu64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu64_pd&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepu64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu64_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi32_pd&techs=AVX_512)
 * [ ] [_mm512_cvtepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi32_ps&techs=AVX_512)
 * [ ] [_mm512_cvtpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtpd_ps&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_ps&techs=AVX_512)
 * [ ] [_mm512_mask_cvtpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtpd_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepu64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu64_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi32_ps&techs=AVX_512)
 * [ ] [_mm512_cvtpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtpd_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtpd_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtpd_ps&techs=AVX_512)
 * [ ] [_mm512_cvtpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtpd_epu32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtpd_epu32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtpd_epu32&techs=AVX_512)
 * [ ] [_mm512_cvtps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtps_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtps_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtps_epi32&techs=AVX_512)
 * [ ] [_mm512_cvtps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtps_pd&techs=AVX_512)
 * [ ] [_mm512_mask_cvtps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtps_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtps_pd&techs=AVX_512)
 * [ ] [_mm512_cvtps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtps_ph&techs=AVX_512)
 * [ ] [_mm512_mask_cvtps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtps_ph&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtps_ph&techs=AVX_512)
 * [ ] [_mm512_cvtps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtps_epu32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtps_epu32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtps_epu32&techs=AVX_512)
 * [ ] [_mm512_cvtepu32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu32_pd&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepu32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu32_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepu32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu32_pd&techs=AVX_512)
 * [ ] [_mm512_cvtepu32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu32_ps&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepu32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu32_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepu32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu32_ps&techs=AVX_512)
 * [ ] [_mm512_cvtepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi32_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi32_epi8&techs=AVX_512)
 * [ ] [_mm512_cvtepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi32_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi32_epi16&techs=AVX_512)
 * [ ] [_mm512_cvtepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi64_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi64_epi8&techs=AVX_512)
 * [x] [_mm512_cvtepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi64_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi64_epi32&techs=AVX_512)
 * [ ] [_mm512_cvtepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi64_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi64_epi16&techs=AVX_512)
 * [ ] [_mm512_cvtepi8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi8_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi8_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi8_epi32&techs=AVX_512)
 * [ ] [_mm512_cvtepi8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi8_epi64&techs=AVX_512)
 * [ ] [_mm512_cvtepi32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi32_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi8_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi32_epi64&techs=AVX_512)
 * [ ] [_mm512_cvtepi16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi16_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi16_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi16_epi32&techs=AVX_512)
 * [ ] [_mm512_cvtepi16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi16_epi64&techs=AVX_512)
 * [ ] [_mm512_cvtepu32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu32_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi16_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi16_epi64&techs=AVX_512)
 * [ ] [_mm512_cvtepu8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu8_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepu8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu8_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepu8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu8_epi32&techs=AVX_512)
 * [ ] [_mm512_cvtepu8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu8_epi64&techs=AVX_512)
 * [ ] [_mm512_cvtepu16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu16_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepu8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu8_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepu32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu32_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepu16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu16_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepi8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi8_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepu8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu8_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepu32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu32_epi64&techs=AVX_512)
 * [ ] [_mm512_cvtepu16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu16_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepu16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu16_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtpd_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepu16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu16_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtepu16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu16_epi64&techs=AVX_512)

## cvt_round

0 of 85 (0.00%) implmented.

 * [ ] [_mm_mask_cvt_roundps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvt_roundps_ph&techs=AVX_512)
 * [ ] [_mm_maskz_cvt_roundps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvt_roundps_ph&techs=AVX_512)
 * [ ] [_mm_cvt_roundsd_i32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundsd_i32&techs=AVX_512)
 * [ ] [_mm_cvt_roundsd_i64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundsd_i64&techs=AVX_512)
 * [ ] [_mm_cvt_roundsd_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundsd_si32&techs=AVX_512)
 * [ ] [_mm_cvt_roundsd_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundsd_si64&techs=AVX_512)
 * [ ] [_mm_cvt_roundsd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundsd_ss&techs=AVX_512)
 * [ ] [_mm_cvt_roundi32_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundi32_ss&techs=AVX_512)
 * [ ] [_mm_cvt_roundi64_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundi64_ss&techs=AVX_512)
 * [ ] [_mm_mask_cvt_roundsd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvt_roundsd_ss&techs=AVX_512)
 * [ ] [_mm_maskz_cvt_roundsd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvt_roundsd_ss&techs=AVX_512)
 * [ ] [_mm_cvt_roundsd_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundsd_u32&techs=AVX_512)
 * [ ] [_mm_cvt_roundsd_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundsd_u64&techs=AVX_512)
 * [ ] [_mm_cvt_roundi64_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundi64_sd&techs=AVX_512)
 * [ ] [_mm_cvt_roundsi64_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundsi64_sd&techs=AVX_512)
 * [ ] [_mm_cvt_roundsi32_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundsi32_ss&techs=AVX_512)
 * [ ] [_mm_cvt_roundsi64_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundsi64_ss&techs=AVX_512)
 * [ ] [_mm_cvt_roundss_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundss_sd&techs=AVX_512)
 * [ ] [_mm_mask_cvt_roundss_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvt_roundss_sd&techs=AVX_512)
 * [ ] [_mm_maskz_cvt_roundss_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvt_roundss_sd&techs=AVX_512)
 * [ ] [_mm_cvt_roundss_i32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundss_i32&techs=AVX_512)
 * [ ] [_mm_cvt_roundss_i64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundss_i64&techs=AVX_512)
 * [ ] [_mm_cvt_roundss_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundss_si32&techs=AVX_512)
 * [ ] [_mm_cvt_roundss_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundss_si64&techs=AVX_512)
 * [ ] [_mm_cvt_roundss_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundss_u32&techs=AVX_512)
 * [ ] [_mm_cvt_roundss_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundss_u64&techs=AVX_512)
 * [ ] [_mm_cvt_roundu64_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundu64_sd&techs=AVX_512)
 * [ ] [_mm_cvt_roundu32_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundu32_ss&techs=AVX_512)
 * [ ] [_mm_cvt_roundu64_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_roundu64_ss&techs=AVX_512)
 * [ ] [_mm256_mask_cvt_roundps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvt_roundps_ph&techs=AVX_512)
 * [ ] [_mm256_maskz_cvt_roundps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvt_roundps_ph&techs=AVX_512)
 * [ ] [_mm512_cvt_roundpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundpd_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundpd_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundpd_epi64&techs=AVX_512)
 * [ ] [_mm512_cvt_roundpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundpd_epu64&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundpd_epu64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundpd_epu64&techs=AVX_512)
 * [ ] [_mm512_cvt_roundps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundps_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundps_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundps_epi64&techs=AVX_512)
 * [ ] [_mm512_cvt_roundps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundps_epu64&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundps_epu64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundps_epu64&techs=AVX_512)
 * [ ] [_mm512_cvt_roundepi64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundepi64_pd&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundepi64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundepi64_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundepi64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundepi64_pd&techs=AVX_512)
 * [ ] [_mm512_cvt_roundepi64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundepi64_ps&techs=AVX_512)
 * [ ] [_mm512_cvt_roundepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundepi32_ps&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundepi64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundepi64_ps&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundepi32_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundepi64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundepi64_ps&techs=AVX_512)
 * [ ] [_mm512_cvt_roundepu64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundepu64_pd&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundepu64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundepu64_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundepu64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundepu64_pd&techs=AVX_512)
 * [ ] [_mm512_cvt_roundepu64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundepu64_ps&techs=AVX_512)
 * [ ] [_mm512_cvt_roundpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundpd_ps&techs=AVX_512)
 * [ ] [_mm512_cvt_roundph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundph_ps&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundepu64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundepu64_ps&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundpd_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundepu64_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundepu64_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundepi32_ps&techs=AVX_512)
 * [ ] [_mm512_cvt_roundpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundpd_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundpd_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundpd_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundpd_ps&techs=AVX_512)
 * [ ] [_mm512_cvt_roundpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundpd_epu32&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundpd_epu32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundpd_epu32&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundph_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundph_ps&techs=AVX_512)
 * [ ] [_mm512_cvt_roundps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundps_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundps_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundps_epi32&techs=AVX_512)
 * [ ] [_mm512_cvt_roundps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundps_pd&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundps_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundps_pd&techs=AVX_512)
 * [ ] [_mm512_cvt_roundps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundps_ph&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundps_ph&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundps_ph&techs=AVX_512)
 * [ ] [_mm512_cvt_roundps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundps_epu32&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundps_epu32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundps_epu32&techs=AVX_512)
 * [ ] [_mm512_cvt_roundepu32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundepu32_ps&techs=AVX_512)
 * [ ] [_mm512_mask_cvt_roundepu32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundepu32_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_cvt_roundepu32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundepu32_ps&techs=AVX_512)

## cvt_storeu

0 of 18 (0.00%) implmented.

 * [ ] [_mm_mask_cvtepi16_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi16_storeu_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi32_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi32_storeu_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi32_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi32_storeu_epi16&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi64_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi64_storeu_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi64_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi64_storeu_epi32&techs=AVX_512)
 * [ ] [_mm_mask_cvtepi64_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtepi64_storeu_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi16_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi16_storeu_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi32_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi32_storeu_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi32_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi32_storeu_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi64_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi64_storeu_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi64_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi64_storeu_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtepi64_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepi64_storeu_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi16_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi16_storeu_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi32_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_storeu_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi32_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_storeu_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi64_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_storeu_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi64_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_storeu_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtepi64_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_storeu_epi16&techs=AVX_512)

## cvti

0 of 4 (0.00%) implmented.

 * [ ] [_mm_cvti32_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvti32_sd&techs=AVX_512)
 * [ ] [_mm_cvti64_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvti64_sd&techs=AVX_512)
 * [ ] [_mm_cvti32_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvti32_ss&techs=AVX_512)
 * [ ] [_mm_cvti64_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvti64_ss&techs=AVX_512)

## cvtne2ps

0 of 9 (0.00%) implmented.

 * [ ] [_mm_cvtne2ps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtne2ps_pbh&techs=AVX_512)
 * [ ] [_mm_mask_cvtne2ps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtne2ps_pbh&techs=AVX_512)
 * [ ] [_mm_maskz_cvtne2ps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtne2ps_pbh&techs=AVX_512)
 * [ ] [_mm256_cvtne2ps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtne2ps_pbh&techs=AVX_512)
 * [ ] [_mm256_mask_cvtne2ps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtne2ps_pbh&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtne2ps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtne2ps_pbh&techs=AVX_512)
 * [ ] [_mm512_cvtne2ps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtne2ps_pbh&techs=AVX_512)
 * [ ] [_mm512_mask_cvtne2ps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtne2ps_pbh&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtne2ps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtne2ps_pbh&techs=AVX_512)

## cvtneps

0 of 9 (0.00%) implmented.

 * [ ] [_mm_cvtneps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtneps_pbh&techs=AVX_512)
 * [ ] [_mm_mask_cvtneps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtneps_pbh&techs=AVX_512)
 * [ ] [_mm_maskz_cvtneps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtneps_pbh&techs=AVX_512)
 * [ ] [_mm256_cvtneps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtneps_pbh&techs=AVX_512)
 * [ ] [_mm256_mask_cvtneps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtneps_pbh&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtneps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtneps_pbh&techs=AVX_512)
 * [ ] [_mm512_cvtneps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtneps_pbh&techs=AVX_512)
 * [ ] [_mm512_mask_cvtneps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtneps_pbh&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtneps_pbh](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtneps_pbh&techs=AVX_512)

## cvtph

0 of 7 (0.00%) implmented.

 * [ ] [_mm_mask_cvtph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtph_ps&techs=AVX_512)
 * [ ] [_mm_maskz_cvtph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtph_ps&techs=AVX_512)
 * [ ] [_mm256_mask_cvtph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtph_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtph_ps&techs=AVX_512)
 * [ ] [_mm512_cvtph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtph_ps&techs=AVX_512)
 * [ ] [_mm512_mask_cvtph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtph_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtph_ps&techs=AVX_512)

## cvts

26 of 72 (36.11%) implmented.

 * [x] [_mm_cvtsepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsepi16_epi8&techs=AVX_512)
 * [x] [_mm_cvtsepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsepi32_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtsepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsepi16_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtsepi16_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsepi16_storeu_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtsepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsepi32_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtsepi32_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsepi32_storeu_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_cvtsepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtsepi16_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_cvtsepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtsepi32_epi8&techs=AVX_512)
 * [x] [_mm_cvtsepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsepi32_epi16&techs=AVX_512)
 * [ ] [_mm_mask_cvtsepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsepi32_epi16&techs=AVX_512)
 * [ ] [_mm_mask_cvtsepi32_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsepi32_storeu_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_cvtsepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtsepi32_epi16&techs=AVX_512)
 * [x] [_mm_cvtsepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsepi64_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtsepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsepi64_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtsepi64_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsepi64_storeu_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_cvtsepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtsepi64_epi8&techs=AVX_512)
 * [ ] [_mm_cvtsepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsepi64_epi32&techs=AVX_512)
 * [ ] [_mm_mask_cvtsepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsepi64_epi32&techs=AVX_512)
 * [ ] [_mm_mask_cvtsepi64_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsepi64_storeu_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_cvtsepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtsepi64_epi32&techs=AVX_512)
 * [ ] [_mm_cvtsepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsepi64_epi16&techs=AVX_512)
 * [ ] [_mm_mask_cvtsepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsepi64_epi16&techs=AVX_512)
 * [ ] [_mm_mask_cvtsepi64_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsepi64_storeu_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_cvtsepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtsepi64_epi16&techs=AVX_512)
 * [x] [_mm256_cvtsepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtsepi16_epi8&techs=AVX_512)
 * [x] [_mm256_cvtsepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtsepi32_epi8&techs=AVX_512)
 * [x] [_mm256_cvtsepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtsepi64_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtsepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtsepi16_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtsepi16_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtsepi16_storeu_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtsepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtsepi32_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtsepi32_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtsepi32_storeu_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtsepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtsepi16_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtsepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtsepi32_epi8&techs=AVX_512)
 * [x] [_mm256_cvtsepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtsepi32_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtsepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtsepi32_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtsepi32_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtsepi32_storeu_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtsepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtsepi32_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtsepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtsepi64_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtsepi64_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtsepi64_storeu_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtsepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtsepi64_epi8&techs=AVX_512)
 * [ ] [_mm256_cvtsepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtsepi64_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtsepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtsepi64_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtsepi64_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtsepi64_storeu_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtsepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtsepi64_epi32&techs=AVX_512)
 * [ ] [_mm256_cvtsepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtsepi64_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtsepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtsepi64_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtsepi64_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtsepi64_storeu_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtsepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtsepi64_epi16&techs=AVX_512)
 * [x] [_mm512_cvtsepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsepi16_epi8&techs=AVX_512)
 * [x] [_mm512_cvtsepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsepi32_epi8&techs=AVX_512)
 * [x] [_mm512_cvtsepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsepi64_epi8&techs=AVX_512)
 * [x] [_mm512_mask_cvtsepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi16_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtsepi16_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi16_storeu_epi8&techs=AVX_512)
 * [x] [_mm512_mask_cvtsepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi32_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtsepi32_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi32_storeu_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtsepi64_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi64_storeu_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_cvtsepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtsepi32_epi8&techs=AVX_512)
 * [x] [_mm512_cvtsepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsepi32_epi16&techs=AVX_512)
 * [x] [_mm512_cvtsepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsepi64_epi16&techs=AVX_512)
 * [x] [_mm512_mask_cvtsepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi32_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_cvtsepi32_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi32_storeu_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_cvtsepi64_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi64_storeu_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_cvtsepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtsepi32_epi16&techs=AVX_512)
 * [x] [_mm512_mask_cvtsepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi64_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_cvtsepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtsepi16_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_cvtsepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtsepi64_epi8&techs=AVX_512)
 * [x] [_mm512_cvtsepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsepi64_epi32&techs=AVX_512)
 * [x] [_mm512_mask_cvtsepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi64_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtsepi64_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi64_storeu_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_cvtsepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtsepi64_epi32&techs=AVX_512)
 * [x] [_mm512_mask_cvtsepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi64_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_cvtsepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtsepi64_epi16&techs=AVX_512)

## cvtsd

0 of 7 (0.00%) implmented.

 * [ ] [_mm_cvtsd_i32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsd_i32&techs=AVX_512)
 * [ ] [_mm_cvtsd_i64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsd_i64&techs=AVX_512)
 * [ ] [_mm_mask_cvtsd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsd_ss&techs=AVX_512)
 * [ ] [_mm_maskz_cvtsd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtsd_ss&techs=AVX_512)
 * [ ] [_mm_cvtsd_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsd_u32&techs=AVX_512)
 * [ ] [_mm_cvtsd_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsd_u64&techs=AVX_512)
 * [ ] [_mm512_cvtsd_f64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsd_f64&techs=AVX_512)

## cvtsi512

0 of 1 (0.00%) implmented.

 * [ ] [_mm512_cvtsi512_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsi512_si32&techs=AVX_512)

## cvtss

0 of 7 (0.00%) implmented.

 * [ ] [_mm_mask_cvtss_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtss_sd&techs=AVX_512)
 * [ ] [_mm_maskz_cvtss_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtss_sd&techs=AVX_512)
 * [ ] [_mm_cvtss_i32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtss_i32&techs=AVX_512)
 * [ ] [_mm_cvtss_i64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtss_i64&techs=AVX_512)
 * [ ] [_mm_cvtss_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtss_u32&techs=AVX_512)
 * [ ] [_mm_cvtss_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtss_u64&techs=AVX_512)
 * [ ] [_mm512_cvtss_f32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtss_f32&techs=AVX_512)

## cvtt

3 of 76 (3.95%) implmented.

 * [x] [_mm_cvttpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttpd_epi64&techs=AVX_512)
 * [x] [_mm_mask_cvttpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvttpd_epi64&techs=AVX_512)
 * [x] [_mm_maskz_cvttpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvttpd_epi64&techs=AVX_512)
 * [ ] [_mm_cvttpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttpd_epu64&techs=AVX_512)
 * [ ] [_mm_mask_cvttpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvttpd_epu64&techs=AVX_512)
 * [ ] [_mm_maskz_cvttpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvttpd_epu64&techs=AVX_512)
 * [ ] [_mm_cvttps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttps_epi64&techs=AVX_512)
 * [ ] [_mm_mask_cvttps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvttps_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_cvttps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvttps_epi64&techs=AVX_512)
 * [ ] [_mm_cvttps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttps_epu64&techs=AVX_512)
 * [ ] [_mm_mask_cvttps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvttps_epu64&techs=AVX_512)
 * [ ] [_mm_maskz_cvttps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvttps_epu64&techs=AVX_512)
 * [ ] [_mm_mask_cvttpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvttpd_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_cvttpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvttpd_epi32&techs=AVX_512)
 * [ ] [_mm_cvttpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttpd_epu32&techs=AVX_512)
 * [ ] [_mm_cvttps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttps_epu32&techs=AVX_512)
 * [ ] [_mm_mask_cvttpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvttpd_epu32&techs=AVX_512)
 * [ ] [_mm_maskz_cvttpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvttpd_epu32&techs=AVX_512)
 * [ ] [_mm_mask_cvttps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvttps_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_cvttps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvttps_epi32&techs=AVX_512)
 * [ ] [_mm_mask_cvttps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvttps_epu32&techs=AVX_512)
 * [ ] [_mm_maskz_cvttps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvttps_epu32&techs=AVX_512)
 * [ ] [_mm_cvttsd_i32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttsd_i32&techs=AVX_512)
 * [ ] [_mm_cvttsd_i64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttsd_i64&techs=AVX_512)
 * [ ] [_mm_cvttsd_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttsd_u32&techs=AVX_512)
 * [ ] [_mm_cvttsd_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttsd_u64&techs=AVX_512)
 * [ ] [_mm_cvttss_i32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttss_i32&techs=AVX_512)
 * [ ] [_mm_cvttss_i64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttss_i64&techs=AVX_512)
 * [ ] [_mm_cvttss_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttss_u32&techs=AVX_512)
 * [ ] [_mm_cvttss_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttss_u64&techs=AVX_512)
 * [ ] [_mm256_cvttpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvttpd_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_cvttpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvttpd_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvttpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvttpd_epi64&techs=AVX_512)
 * [ ] [_mm256_cvttpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvttpd_epu64&techs=AVX_512)
 * [ ] [_mm256_cvttps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvttps_epu64&techs=AVX_512)
 * [ ] [_mm256_mask_cvttpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvttpd_epu64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvttpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvttpd_epu64&techs=AVX_512)
 * [ ] [_mm256_cvttps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvttps_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_cvttps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvttps_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvttps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvttps_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_cvttps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvttps_epu64&techs=AVX_512)
 * [ ] [_mm256_maskz_cvttps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvttps_epu64&techs=AVX_512)
 * [ ] [_mm256_mask_cvttpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvttpd_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvttpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvttpd_epi32&techs=AVX_512)
 * [ ] [_mm256_cvttpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvttpd_epu32&techs=AVX_512)
 * [ ] [_mm256_cvttps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvttps_epu32&techs=AVX_512)
 * [ ] [_mm256_mask_cvttpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvttpd_epu32&techs=AVX_512)
 * [ ] [_mm256_mask_cvttps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvttps_epu32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvttpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvttpd_epu32&techs=AVX_512)
 * [ ] [_mm256_mask_cvttps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvttps_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvttps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvttps_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvttps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvttps_epu32&techs=AVX_512)
 * [ ] [_mm512_cvttpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvttpd_epi64&techs=AVX_512)
 * [ ] [_mm512_cvttps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvttps_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvttpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvttpd_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvttpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvttpd_epi64&techs=AVX_512)
 * [ ] [_mm512_cvttpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvttpd_epu64&techs=AVX_512)
 * [ ] [_mm512_cvttps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvttps_epu64&techs=AVX_512)
 * [ ] [_mm512_mask_cvttpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvttpd_epu64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvttpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvttpd_epu64&techs=AVX_512)
 * [ ] [_mm512_mask_cvttps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvttps_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvttps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvttps_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvttps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvttps_epu64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvttps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvttps_epu64&techs=AVX_512)
 * [ ] [_mm512_cvttpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvttpd_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvttpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvttpd_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvttpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvttpd_epi32&techs=AVX_512)
 * [ ] [_mm512_cvttpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvttpd_epu32&techs=AVX_512)
 * [ ] [_mm512_mask_cvttpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvttpd_epu32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvttpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvttpd_epu32&techs=AVX_512)
 * [ ] [_mm512_cvttps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvttps_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvttps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvttps_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvttps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvttps_epi32&techs=AVX_512)
 * [ ] [_mm512_cvttps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvttps_epu32&techs=AVX_512)
 * [ ] [_mm512_mask_cvttps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvttps_epu32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvttps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvttps_epu32&techs=AVX_512)

## cvtt_round

0 of 36 (0.00%) implmented.

 * [ ] [_mm_cvtt_roundsd_i32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_roundsd_i32&techs=AVX_512)
 * [ ] [_mm_cvtt_roundsd_i64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_roundsd_i64&techs=AVX_512)
 * [ ] [_mm_cvtt_roundsd_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_roundsd_si32&techs=AVX_512)
 * [ ] [_mm_cvtt_roundsd_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_roundsd_si64&techs=AVX_512)
 * [ ] [_mm_cvtt_roundsd_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_roundsd_u32&techs=AVX_512)
 * [ ] [_mm_cvtt_roundsd_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_roundsd_u64&techs=AVX_512)
 * [ ] [_mm_cvtt_roundss_i32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_roundss_i32&techs=AVX_512)
 * [ ] [_mm_cvtt_roundss_i64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_roundss_i64&techs=AVX_512)
 * [ ] [_mm_cvtt_roundss_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_roundss_si32&techs=AVX_512)
 * [ ] [_mm_cvtt_roundss_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_roundss_si64&techs=AVX_512)
 * [ ] [_mm_cvtt_roundss_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_roundss_u32&techs=AVX_512)
 * [ ] [_mm_cvtt_roundss_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_roundss_u64&techs=AVX_512)
 * [ ] [_mm512_cvtt_roundpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtt_roundpd_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtt_roundpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtt_roundpd_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtt_roundpd_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtt_roundpd_epi64&techs=AVX_512)
 * [ ] [_mm512_cvtt_roundpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtt_roundpd_epu64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtt_roundpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtt_roundpd_epu64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtt_roundpd_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtt_roundpd_epu64&techs=AVX_512)
 * [ ] [_mm512_cvtt_roundps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtt_roundps_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtt_roundps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtt_roundps_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtt_roundps_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtt_roundps_epi64&techs=AVX_512)
 * [ ] [_mm512_cvtt_roundps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtt_roundps_epu64&techs=AVX_512)
 * [ ] [_mm512_mask_cvtt_roundps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtt_roundps_epu64&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtt_roundps_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtt_roundps_epu64&techs=AVX_512)
 * [ ] [_mm512_cvtt_roundpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtt_roundpd_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtt_roundpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtt_roundpd_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtt_roundpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtt_roundpd_epi32&techs=AVX_512)
 * [ ] [_mm512_cvtt_roundpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtt_roundpd_epu32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtt_roundpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtt_roundpd_epu32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtt_roundpd_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtt_roundpd_epu32&techs=AVX_512)
 * [ ] [_mm512_cvtt_roundps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtt_roundps_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtt_roundps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtt_roundps_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtt_roundps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtt_roundps_epi32&techs=AVX_512)
 * [ ] [_mm512_cvtt_roundps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtt_roundps_epu32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtt_roundps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtt_roundps_epu32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtt_roundps_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtt_roundps_epu32&techs=AVX_512)

## cvtu32

0 of 2 (0.00%) implmented.

 * [ ] [_mm_cvtu32_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtu32_sd&techs=AVX_512)
 * [ ] [_mm_cvtu32_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtu32_ss&techs=AVX_512)

## cvtu64

0 of 2 (0.00%) implmented.

 * [ ] [_mm_cvtu64_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtu64_sd&techs=AVX_512)
 * [ ] [_mm_cvtu64_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtu64_ss&techs=AVX_512)

## cvtus

0 of 54 (0.00%) implmented.

 * [ ] [_mm_cvtusepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtusepi16_epi8&techs=AVX_512)
 * [ ] [_mm_cvtusepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtusepi32_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtusepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtusepi16_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtusepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtusepi32_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_cvtusepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtusepi16_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_cvtusepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtusepi32_epi8&techs=AVX_512)
 * [ ] [_mm_cvtusepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtusepi32_epi16&techs=AVX_512)
 * [ ] [_mm_mask_cvtusepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtusepi32_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_cvtusepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtusepi32_epi16&techs=AVX_512)
 * [ ] [_mm_cvtusepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtusepi64_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtusepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtusepi64_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_cvtusepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtusepi64_epi8&techs=AVX_512)
 * [ ] [_mm_cvtusepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtusepi64_epi32&techs=AVX_512)
 * [ ] [_mm_mask_cvtusepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtusepi64_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_cvtusepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtusepi64_epi32&techs=AVX_512)
 * [ ] [_mm_cvtusepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtusepi64_epi16&techs=AVX_512)
 * [ ] [_mm_mask_cvtusepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtusepi64_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_cvtusepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtusepi64_epi16&techs=AVX_512)
 * [ ] [_mm256_cvtusepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtusepi16_epi8&techs=AVX_512)
 * [ ] [_mm256_cvtusepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtusepi32_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtusepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtusepi16_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtusepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtusepi32_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtusepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtusepi16_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtusepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtusepi32_epi8&techs=AVX_512)
 * [ ] [_mm256_cvtusepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtusepi32_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtusepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtusepi32_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtusepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtusepi32_epi16&techs=AVX_512)
 * [ ] [_mm256_cvtusepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtusepi64_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtusepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtusepi64_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtusepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtusepi64_epi8&techs=AVX_512)
 * [ ] [_mm256_cvtusepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtusepi64_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtusepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtusepi64_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtusepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtusepi64_epi32&techs=AVX_512)
 * [ ] [_mm256_cvtusepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtusepi64_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtusepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtusepi64_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_cvtusepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvtusepi64_epi16&techs=AVX_512)
 * [ ] [_mm512_cvtusepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtusepi16_epi8&techs=AVX_512)
 * [ ] [_mm512_cvtusepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtusepi32_epi8&techs=AVX_512)
 * [ ] [_mm512_cvtusepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtusepi64_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtusepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi16_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtusepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi32_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtusepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi64_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtusepi16_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtusepi16_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtusepi32_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtusepi32_epi8&techs=AVX_512)
 * [ ] [_mm512_cvtusepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtusepi32_epi16&techs=AVX_512)
 * [ ] [_mm512_cvtusepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtusepi64_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_cvtusepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi32_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtusepi32_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtusepi32_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtusepi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtusepi64_epi8&techs=AVX_512)
 * [ ] [_mm512_cvtusepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtusepi64_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtusepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi64_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtusepi64_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtusepi64_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtusepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi64_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_cvtusepi64_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtusepi64_epi16&techs=AVX_512)

## cvtus_storeu

0 of 18 (0.00%) implmented.

 * [ ] [_mm_mask_cvtusepi16_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtusepi16_storeu_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtusepi32_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtusepi32_storeu_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtusepi32_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtusepi32_storeu_epi16&techs=AVX_512)
 * [ ] [_mm_mask_cvtusepi64_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtusepi64_storeu_epi8&techs=AVX_512)
 * [ ] [_mm_mask_cvtusepi64_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtusepi64_storeu_epi32&techs=AVX_512)
 * [ ] [_mm_mask_cvtusepi64_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtusepi64_storeu_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtusepi16_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtusepi16_storeu_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtusepi32_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtusepi32_storeu_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtusepi32_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtusepi32_storeu_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_cvtusepi64_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtusepi64_storeu_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_cvtusepi64_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtusepi64_storeu_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_cvtusepi64_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtusepi64_storeu_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_cvtusepi16_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi16_storeu_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtusepi32_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi32_storeu_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtusepi32_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi32_storeu_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_cvtusepi64_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi64_storeu_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_cvtusepi64_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi64_storeu_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_cvtusepi64_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi64_storeu_epi16&techs=AVX_512)

## dbsad

0 of 9 (0.00%) implmented.

 * [ ] [_mm_dbsad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_dbsad_epu8&techs=AVX_512)
 * [ ] [_mm_mask_dbsad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_dbsad_epu8&techs=AVX_512)
 * [ ] [_mm_maskz_dbsad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_dbsad_epu8&techs=AVX_512)
 * [ ] [_mm256_dbsad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_dbsad_epu8&techs=AVX_512)
 * [ ] [_mm256_mask_dbsad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_dbsad_epu8&techs=AVX_512)
 * [ ] [_mm256_maskz_dbsad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_dbsad_epu8&techs=AVX_512)
 * [ ] [_mm512_dbsad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_dbsad_epu8&techs=AVX_512)
 * [ ] [_mm512_mask_dbsad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_dbsad_epu8&techs=AVX_512)
 * [ ] [_mm512_maskz_dbsad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_dbsad_epu8&techs=AVX_512)

## div

6 of 18 (33.33%) implmented.

 * [ ] [_mm_mask_div_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_div_pd&techs=AVX_512)
 * [ ] [_mm_maskz_div_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_div_pd&techs=AVX_512)
 * [ ] [_mm_mask_div_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_div_ps&techs=AVX_512)
 * [ ] [_mm_maskz_div_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_div_ps&techs=AVX_512)
 * [ ] [_mm_mask_div_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_div_sd&techs=AVX_512)
 * [ ] [_mm_maskz_div_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_div_sd&techs=AVX_512)
 * [ ] [_mm_mask_div_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_div_ss&techs=AVX_512)
 * [ ] [_mm_maskz_div_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_div_ss&techs=AVX_512)
 * [ ] [_mm256_mask_div_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_div_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_div_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_div_pd&techs=AVX_512)
 * [ ] [_mm256_mask_div_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_div_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_div_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_div_ps&techs=AVX_512)
 * [x] [_mm512_div_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_div_pd&techs=AVX_512)
 * [x] [_mm512_mask_div_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_div_pd&techs=AVX_512)
 * [x] [_mm512_maskz_div_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_div_pd&techs=AVX_512)
 * [x] [_mm512_div_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_div_ps&techs=AVX_512)
 * [x] [_mm512_mask_div_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_div_ps&techs=AVX_512)
 * [x] [_mm512_maskz_div_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_div_ps&techs=AVX_512)

## div_round

0 of 12 (0.00%) implmented.

 * [ ] [_mm_div_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_div_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_div_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_div_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_div_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_div_round_sd&techs=AVX_512)
 * [ ] [_mm_div_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_div_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_div_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_div_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_div_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_div_round_ss&techs=AVX_512)
 * [ ] [_mm512_div_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_div_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_div_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_div_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_div_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_div_round_pd&techs=AVX_512)
 * [ ] [_mm512_div_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_div_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_div_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_div_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_div_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_div_round_ps&techs=AVX_512)

## dpbf16

0 of 9 (0.00%) implmented.

 * [ ] [_mm_dpbf16_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_dpbf16_ps&techs=AVX_512)
 * [ ] [_mm_mask_dpbf16_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_dpbf16_ps&techs=AVX_512)
 * [ ] [_mm_maskz_dpbf16_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_dpbf16_ps&techs=AVX_512)
 * [ ] [_mm256_dpbf16_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_dpbf16_ps&techs=AVX_512)
 * [ ] [_mm256_mask_dpbf16_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_dpbf16_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_dpbf16_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_dpbf16_ps&techs=AVX_512)
 * [ ] [_mm512_dpbf16_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_dpbf16_ps&techs=AVX_512)
 * [ ] [_mm512_mask_dpbf16_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_dpbf16_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_dpbf16_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_dpbf16_ps&techs=AVX_512)

## dpbusd

0 of 9 (0.00%) implmented.

 * [ ] [_mm_dpbusd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_dpbusd_epi32&techs=AVX_512)
 * [ ] [_mm_mask_dpbusd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_dpbusd_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_dpbusd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_dpbusd_epi32&techs=AVX_512)
 * [ ] [_mm256_dpbusd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_dpbusd_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_dpbusd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_dpbusd_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_dpbusd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_dpbusd_epi32&techs=AVX_512)
 * [ ] [_mm512_dpbusd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_dpbusd_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_dpbusd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_dpbusd_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_dpbusd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_dpbusd_epi32&techs=AVX_512)

## dpbusds

0 of 9 (0.00%) implmented.

 * [ ] [_mm_dpbusds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_dpbusds_epi32&techs=AVX_512)
 * [ ] [_mm_mask_dpbusds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_dpbusds_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_dpbusds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_dpbusds_epi32&techs=AVX_512)
 * [ ] [_mm256_dpbusds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_dpbusds_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_dpbusds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_dpbusds_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_dpbusds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_dpbusds_epi32&techs=AVX_512)
 * [ ] [_mm512_dpbusds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_dpbusds_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_dpbusds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_dpbusds_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_dpbusds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_dpbusds_epi32&techs=AVX_512)

## dpwssd

0 of 9 (0.00%) implmented.

 * [ ] [_mm_dpwssd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_dpwssd_epi32&techs=AVX_512)
 * [ ] [_mm_mask_dpwssd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_dpwssd_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_dpwssd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_dpwssd_epi32&techs=AVX_512)
 * [ ] [_mm256_dpwssd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_dpwssd_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_dpwssd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_dpwssd_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_dpwssd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_dpwssd_epi32&techs=AVX_512)
 * [ ] [_mm512_dpwssd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_dpwssd_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_dpwssd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_dpwssd_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_dpwssd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_dpwssd_epi32&techs=AVX_512)

## dpwssds

0 of 9 (0.00%) implmented.

 * [ ] [_mm_dpwssds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_dpwssds_epi32&techs=AVX_512)
 * [ ] [_mm_mask_dpwssds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_dpwssds_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_dpwssds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_dpwssds_epi32&techs=AVX_512)
 * [ ] [_mm256_dpwssds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_dpwssds_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_dpwssds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_dpwssds_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_dpwssds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_dpwssds_epi32&techs=AVX_512)
 * [ ] [_mm512_dpwssds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_dpwssds_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_dpwssds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_dpwssds_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_dpwssds_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_dpwssds_epi32&techs=AVX_512)

## exp2a23

0 of 6 (0.00%) implmented.

 * [ ] [_mm512_exp2a23_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_exp2a23_ps&techs=AVX_512)
 * [ ] [_mm512_mask_exp2a23_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_exp2a23_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_exp2a23_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_exp2a23_ps&techs=AVX_512)
 * [ ] [_mm512_exp2a23_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_exp2a23_pd&techs=AVX_512)
 * [ ] [_mm512_mask_exp2a23_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_exp2a23_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_exp2a23_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_exp2a23_pd&techs=AVX_512)

## exp2a23_round

0 of 6 (0.00%) implmented.

 * [ ] [_mm512_exp2a23_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_exp2a23_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_exp2a23_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_exp2a23_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_exp2a23_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_exp2a23_round_ps&techs=AVX_512)
 * [ ] [_mm512_exp2a23_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_exp2a23_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_exp2a23_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_exp2a23_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_exp2a23_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_exp2a23_round_pd&techs=AVX_512)

## expand

2 of 36 (5.56%) implmented.

 * [ ] [_mm_mask_expand_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_expand_pd&techs=AVX_512)
 * [ ] [_mm_maskz_expand_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_expand_pd&techs=AVX_512)
 * [ ] [_mm_mask_expand_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_expand_ps&techs=AVX_512)
 * [ ] [_mm_maskz_expand_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_expand_ps&techs=AVX_512)
 * [ ] [_mm_mask_expand_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_expand_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_expand_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_expand_epi32&techs=AVX_512)
 * [ ] [_mm_mask_expand_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_expand_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_expand_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_expand_epi64&techs=AVX_512)
 * [ ] [_mm_mask_expand_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_expand_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_expand_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_expand_epi16&techs=AVX_512)
 * [ ] [_mm_mask_expand_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_expand_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_expand_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_expand_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_expand_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_expand_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_expand_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_expand_pd&techs=AVX_512)
 * [ ] [_mm256_mask_expand_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_expand_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_expand_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_expand_ps&techs=AVX_512)
 * [x] [_mm256_mask_expand_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_expand_epi32&techs=AVX_512)
 * [x] [_mm256_maskz_expand_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_expand_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_expand_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_expand_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_expand_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_expand_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_expand_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_expand_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_expand_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_expand_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_expand_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_expand_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_expand_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_expand_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_expand_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expand_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_expand_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expand_pd&techs=AVX_512)
 * [ ] [_mm512_mask_expand_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expand_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_expand_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expand_ps&techs=AVX_512)
 * [ ] [_mm512_mask_expand_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expand_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_expand_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expand_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_expand_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expand_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_expand_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expand_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_expand_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expand_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_expand_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expand_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_expand_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expand_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_expand_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expand_epi8&techs=AVX_512)

## expandloadu

0 of 36 (0.00%) implmented.

 * [ ] [_mm_mask_expandloadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_expandloadu_pd&techs=AVX_512)
 * [ ] [_mm_maskz_expandloadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_expandloadu_pd&techs=AVX_512)
 * [ ] [_mm_mask_expandloadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_expandloadu_ps&techs=AVX_512)
 * [ ] [_mm_maskz_expandloadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_expandloadu_ps&techs=AVX_512)
 * [ ] [_mm_mask_expandloadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_expandloadu_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_expandloadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_expandloadu_epi32&techs=AVX_512)
 * [ ] [_mm_mask_expandloadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_expandloadu_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_expandloadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_expandloadu_epi64&techs=AVX_512)
 * [ ] [_mm_mask_expandloadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_expandloadu_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_expandloadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_expandloadu_epi16&techs=AVX_512)
 * [ ] [_mm_mask_expandloadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_expandloadu_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_expandloadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_expandloadu_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_expandloadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_expandloadu_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_expandloadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_expandloadu_pd&techs=AVX_512)
 * [ ] [_mm256_mask_expandloadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_expandloadu_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_expandloadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_expandloadu_ps&techs=AVX_512)
 * [ ] [_mm256_mask_expandloadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_expandloadu_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_expandloadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_expandloadu_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_expandloadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_expandloadu_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_expandloadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_expandloadu_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_expandloadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_expandloadu_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_expandloadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_expandloadu_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_expandloadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_expandloadu_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_expandloadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_expandloadu_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_expandloadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expandloadu_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_expandloadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expandloadu_pd&techs=AVX_512)
 * [ ] [_mm512_mask_expandloadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expandloadu_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_expandloadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expandloadu_ps&techs=AVX_512)
 * [ ] [_mm512_mask_expandloadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expandloadu_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_expandloadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expandloadu_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_expandloadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expandloadu_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_expandloadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expandloadu_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_expandloadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expandloadu_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_expandloadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expandloadu_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_expandloadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expandloadu_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_expandloadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expandloadu_epi8&techs=AVX_512)

## extract

12 of 36 (33.33%) implmented.

 * [ ] [_mm256_extractf64x2_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_extractf64x2_pd&techs=AVX_512)
 * [ ] [_mm256_mask_extractf64x2_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_extractf64x2_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_extractf64x2_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_extractf64x2_pd&techs=AVX_512)
 * [ ] [_mm256_extracti64x2_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_extracti64x2_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_extracti64x2_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_extracti64x2_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_extracti64x2_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_extracti64x2_epi64&techs=AVX_512)
 * [ ] [_mm256_extractf32x4_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_extractf32x4_ps&techs=AVX_512)
 * [ ] [_mm256_mask_extractf32x4_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_extractf32x4_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_extractf32x4_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_extractf32x4_ps&techs=AVX_512)
 * [ ] [_mm256_extracti32x4_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_extracti32x4_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_extracti32x4_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_extracti32x4_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_extracti32x4_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_extracti32x4_epi32&techs=AVX_512)
 * [ ] [_mm512_extractf32x8_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_extractf32x8_ps&techs=AVX_512)
 * [ ] [_mm512_mask_extractf32x8_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_extractf32x8_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_extractf32x8_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_extractf32x8_ps&techs=AVX_512)
 * [ ] [_mm512_extractf64x2_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_extractf64x2_pd&techs=AVX_512)
 * [ ] [_mm512_mask_extractf64x2_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_extractf64x2_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_extractf64x2_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_extractf64x2_pd&techs=AVX_512)
 * [ ] [_mm512_extracti32x8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_extracti32x8_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_extracti32x8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_extracti32x8_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_extracti32x8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_extracti32x8_epi32&techs=AVX_512)
 * [ ] [_mm512_extracti64x2_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_extracti64x2_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_extracti64x2_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_extracti64x2_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_extracti64x2_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_extracti64x2_epi64&techs=AVX_512)
 * [x] [_mm512_extractf32x4_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_extractf32x4_ps&techs=AVX_512)
 * [x] [_mm512_mask_extractf32x4_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_extractf32x4_ps&techs=AVX_512)
 * [x] [_mm512_maskz_extractf32x4_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_extractf32x4_ps&techs=AVX_512)
 * [x] [_mm512_extractf64x4_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_extractf64x4_pd&techs=AVX_512)
 * [x] [_mm512_mask_extractf64x4_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_extractf64x4_pd&techs=AVX_512)
 * [x] [_mm512_maskz_extractf64x4_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_extractf64x4_pd&techs=AVX_512)
 * [x] [_mm512_extracti32x4_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_extracti32x4_epi32&techs=AVX_512)
 * [x] [_mm512_mask_extracti32x4_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_extracti32x4_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_extracti32x4_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_extracti32x4_epi32&techs=AVX_512)
 * [x] [_mm512_extracti64x4_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_extracti64x4_epi64&techs=AVX_512)
 * [x] [_mm512_mask_extracti64x4_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_extracti64x4_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_extracti64x4_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_extracti64x4_epi64&techs=AVX_512)

## fixupimm

0 of 24 (0.00%) implmented.

 * [ ] [_mm_fixupimm_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fixupimm_pd&techs=AVX_512)
 * [ ] [_mm_mask_fixupimm_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fixupimm_pd&techs=AVX_512)
 * [ ] [_mm_maskz_fixupimm_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fixupimm_pd&techs=AVX_512)
 * [ ] [_mm_fixupimm_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fixupimm_ps&techs=AVX_512)
 * [ ] [_mm_mask_fixupimm_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fixupimm_ps&techs=AVX_512)
 * [ ] [_mm_maskz_fixupimm_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fixupimm_ps&techs=AVX_512)
 * [ ] [_mm_fixupimm_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fixupimm_sd&techs=AVX_512)
 * [ ] [_mm_mask_fixupimm_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fixupimm_sd&techs=AVX_512)
 * [ ] [_mm_maskz_fixupimm_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fixupimm_sd&techs=AVX_512)
 * [ ] [_mm_fixupimm_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fixupimm_ss&techs=AVX_512)
 * [ ] [_mm_mask_fixupimm_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fixupimm_ss&techs=AVX_512)
 * [ ] [_mm_maskz_fixupimm_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fixupimm_ss&techs=AVX_512)
 * [ ] [_mm256_fixupimm_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fixupimm_pd&techs=AVX_512)
 * [ ] [_mm256_mask_fixupimm_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fixupimm_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_fixupimm_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fixupimm_pd&techs=AVX_512)
 * [ ] [_mm256_fixupimm_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fixupimm_ps&techs=AVX_512)
 * [ ] [_mm256_mask_fixupimm_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fixupimm_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_fixupimm_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fixupimm_ps&techs=AVX_512)
 * [ ] [_mm512_fixupimm_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fixupimm_pd&techs=AVX_512)
 * [ ] [_mm512_mask_fixupimm_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fixupimm_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fixupimm_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fixupimm_pd&techs=AVX_512)
 * [ ] [_mm512_fixupimm_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fixupimm_ps&techs=AVX_512)
 * [ ] [_mm512_mask_fixupimm_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fixupimm_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_fixupimm_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fixupimm_ps&techs=AVX_512)

## fixupimm_round

0 of 12 (0.00%) implmented.

 * [ ] [_mm_fixupimm_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fixupimm_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_fixupimm_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fixupimm_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_fixupimm_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fixupimm_round_sd&techs=AVX_512)
 * [ ] [_mm_fixupimm_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fixupimm_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_fixupimm_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fixupimm_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_fixupimm_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fixupimm_round_ss&techs=AVX_512)
 * [ ] [_mm512_fixupimm_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fixupimm_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_fixupimm_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fixupimm_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fixupimm_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fixupimm_round_pd&techs=AVX_512)
 * [ ] [_mm512_fixupimm_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fixupimm_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_fixupimm_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fixupimm_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_fixupimm_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fixupimm_round_ps&techs=AVX_512)

## fmadd

1 of 20 (5.00%) implmented.

 * [ ] [_mm_mask_fmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmadd_pd&techs=AVX_512)
 * [ ] [_mm_mask3_fmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmadd_pd&techs=AVX_512)
 * [ ] [_mm_maskz_fmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmadd_pd&techs=AVX_512)
 * [ ] [_mm_mask_fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmadd_ps&techs=AVX_512)
 * [ ] [_mm_mask3_fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmadd_ps&techs=AVX_512)
 * [ ] [_mm_maskz_fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmadd_ps&techs=AVX_512)
 * [ ] [_mm_mask_fmadd_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmadd_sd&techs=AVX_512)
 * [ ] [_mm_mask3_fmadd_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmadd_sd&techs=AVX_512)
 * [ ] [_mm_maskz_fmadd_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmadd_sd&techs=AVX_512)
 * [ ] [_mm_mask_fmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmadd_ss&techs=AVX_512)
 * [ ] [_mm_mask3_fmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmadd_ss&techs=AVX_512)
 * [ ] [_mm_maskz_fmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmadd_ss&techs=AVX_512)
 * [ ] [_mm256_mask_fmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fmadd_pd&techs=AVX_512)
 * [ ] [_mm256_mask3_fmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask3_fmadd_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_fmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fmadd_pd&techs=AVX_512)
 * [ ] [_mm256_mask_fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fmadd_ps&techs=AVX_512)
 * [ ] [_mm256_mask3_fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask3_fmadd_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fmadd_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_fmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmadd_pd&techs=AVX_512)
 * [x] [_mm512_maskz_fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmadd_ps&techs=AVX_512)

## fmadd_round

0 of 10 (0.00%) implmented.

 * [ ] [_mm_fmadd_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmadd_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_fmadd_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmadd_round_sd&techs=AVX_512)
 * [ ] [_mm_mask3_fmadd_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmadd_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_fmadd_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmadd_round_sd&techs=AVX_512)
 * [ ] [_mm_fmadd_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmadd_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_fmadd_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmadd_round_ss&techs=AVX_512)
 * [ ] [_mm_mask3_fmadd_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmadd_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_fmadd_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmadd_round_ss&techs=AVX_512)
 * [ ] [_mm512_maskz_fmadd_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmadd_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fmadd_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmadd_round_ps&techs=AVX_512)

## fmaddsub

0 of 20 (0.00%) implmented.

 * [ ] [_mm_mask_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmaddsub_pd&techs=AVX_512)
 * [ ] [_mm_mask3_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmaddsub_pd&techs=AVX_512)
 * [ ] [_mm_maskz_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmaddsub_pd&techs=AVX_512)
 * [ ] [_mm_mask_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmaddsub_ps&techs=AVX_512)
 * [ ] [_mm_mask3_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmaddsub_ps&techs=AVX_512)
 * [ ] [_mm_maskz_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmaddsub_ps&techs=AVX_512)
 * [ ] [_mm256_mask_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fmaddsub_pd&techs=AVX_512)
 * [ ] [_mm256_mask3_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask3_fmaddsub_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fmaddsub_pd&techs=AVX_512)
 * [ ] [_mm256_mask_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fmaddsub_ps&techs=AVX_512)
 * [ ] [_mm256_mask3_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask3_fmaddsub_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fmaddsub_ps&techs=AVX_512)
 * [ ] [_mm512_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fmaddsub_pd&techs=AVX_512)
 * [ ] [_mm512_mask_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fmaddsub_pd&techs=AVX_512)
 * [ ] [_mm512_mask3_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask3_fmaddsub_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmaddsub_pd&techs=AVX_512)
 * [ ] [_mm512_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fmaddsub_ps&techs=AVX_512)
 * [ ] [_mm512_mask_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fmaddsub_ps&techs=AVX_512)
 * [ ] [_mm512_mask3_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask3_fmaddsub_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmaddsub_ps&techs=AVX_512)

## fmaddsub_round

0 of 8 (0.00%) implmented.

 * [ ] [_mm512_fmaddsub_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fmaddsub_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_fmaddsub_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fmaddsub_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask3_fmaddsub_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask3_fmaddsub_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fmaddsub_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmaddsub_round_pd&techs=AVX_512)
 * [ ] [_mm512_fmaddsub_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fmaddsub_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_fmaddsub_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fmaddsub_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask3_fmaddsub_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask3_fmaddsub_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_fmaddsub_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmaddsub_round_ps&techs=AVX_512)

## fmsub

12 of 20 (60.00%) implmented.

 * [x] [_mm_mask_fmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmsub_pd&techs=AVX_512)
 * [x] [_mm_mask3_fmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmsub_pd&techs=AVX_512)
 * [x] [_mm_maskz_fmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmsub_pd&techs=AVX_512)
 * [x] [_mm_mask_fmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmsub_ps&techs=AVX_512)
 * [x] [_mm_mask3_fmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmsub_ps&techs=AVX_512)
 * [x] [_mm_maskz_fmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmsub_ps&techs=AVX_512)
 * [ ] [_mm_mask_fmsub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmsub_sd&techs=AVX_512)
 * [ ] [_mm_mask3_fmsub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmsub_sd&techs=AVX_512)
 * [ ] [_mm_maskz_fmsub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmsub_sd&techs=AVX_512)
 * [ ] [_mm_mask_fmsub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmsub_ss&techs=AVX_512)
 * [ ] [_mm_mask3_fmsub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmsub_ss&techs=AVX_512)
 * [ ] [_mm_maskz_fmsub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmsub_ss&techs=AVX_512)
 * [x] [_mm256_mask_fmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fmsub_pd&techs=AVX_512)
 * [x] [_mm256_mask3_fmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask3_fmsub_pd&techs=AVX_512)
 * [x] [_mm256_maskz_fmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fmsub_pd&techs=AVX_512)
 * [x] [_mm256_mask_fmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fmsub_ps&techs=AVX_512)
 * [x] [_mm256_mask3_fmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask3_fmsub_ps&techs=AVX_512)
 * [x] [_mm256_maskz_fmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fmsub_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_fmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmsub_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmsub_ps&techs=AVX_512)

## fmsub_round

0 of 10 (0.00%) implmented.

 * [ ] [_mm_fmsub_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsub_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_fmsub_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmsub_round_sd&techs=AVX_512)
 * [ ] [_mm_mask3_fmsub_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmsub_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_fmsub_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmsub_round_sd&techs=AVX_512)
 * [ ] [_mm_fmsub_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsub_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_fmsub_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmsub_round_ss&techs=AVX_512)
 * [ ] [_mm_mask3_fmsub_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmsub_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_fmsub_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmsub_round_ss&techs=AVX_512)
 * [ ] [_mm512_maskz_fmsub_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmsub_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fmsub_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmsub_round_ps&techs=AVX_512)

## fmsubadd

0 of 20 (0.00%) implmented.

 * [ ] [_mm_mask_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmsubadd_pd&techs=AVX_512)
 * [ ] [_mm_mask3_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmsubadd_pd&techs=AVX_512)
 * [ ] [_mm_maskz_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmsubadd_pd&techs=AVX_512)
 * [ ] [_mm_mask_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fmsubadd_ps&techs=AVX_512)
 * [ ] [_mm_mask3_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fmsubadd_ps&techs=AVX_512)
 * [ ] [_mm_maskz_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fmsubadd_ps&techs=AVX_512)
 * [ ] [_mm256_mask_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fmsubadd_pd&techs=AVX_512)
 * [ ] [_mm256_mask3_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask3_fmsubadd_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fmsubadd_pd&techs=AVX_512)
 * [ ] [_mm256_mask_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fmsubadd_ps&techs=AVX_512)
 * [ ] [_mm256_mask3_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask3_fmsubadd_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fmsubadd_ps&techs=AVX_512)
 * [ ] [_mm512_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fmsubadd_pd&techs=AVX_512)
 * [ ] [_mm512_mask_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fmsubadd_pd&techs=AVX_512)
 * [ ] [_mm512_mask3_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask3_fmsubadd_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmsubadd_pd&techs=AVX_512)
 * [ ] [_mm512_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fmsubadd_ps&techs=AVX_512)
 * [ ] [_mm512_mask_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fmsubadd_ps&techs=AVX_512)
 * [ ] [_mm512_mask3_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask3_fmsubadd_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmsubadd_ps&techs=AVX_512)

## fmsubadd_round

0 of 8 (0.00%) implmented.

 * [ ] [_mm512_fmsubadd_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fmsubadd_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_fmsubadd_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fmsubadd_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask3_fmsubadd_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask3_fmsubadd_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fmsubadd_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmsubadd_round_pd&techs=AVX_512)
 * [ ] [_mm512_fmsubadd_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fmsubadd_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_fmsubadd_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fmsubadd_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask3_fmsubadd_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask3_fmsubadd_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_fmsubadd_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fmsubadd_round_ps&techs=AVX_512)

## fnmadd

0 of 20 (0.00%) implmented.

 * [ ] [_mm_mask_fnmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fnmadd_pd&techs=AVX_512)
 * [ ] [_mm_mask3_fnmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fnmadd_pd&techs=AVX_512)
 * [ ] [_mm_maskz_fnmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fnmadd_pd&techs=AVX_512)
 * [ ] [_mm_mask_fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fnmadd_ps&techs=AVX_512)
 * [ ] [_mm_mask3_fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fnmadd_ps&techs=AVX_512)
 * [ ] [_mm_maskz_fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fnmadd_ps&techs=AVX_512)
 * [ ] [_mm_mask_fnmadd_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fnmadd_sd&techs=AVX_512)
 * [ ] [_mm_mask3_fnmadd_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fnmadd_sd&techs=AVX_512)
 * [ ] [_mm_maskz_fnmadd_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fnmadd_sd&techs=AVX_512)
 * [ ] [_mm_mask_fnmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fnmadd_ss&techs=AVX_512)
 * [ ] [_mm_mask3_fnmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fnmadd_ss&techs=AVX_512)
 * [ ] [_mm_maskz_fnmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fnmadd_ss&techs=AVX_512)
 * [ ] [_mm256_mask_fnmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fnmadd_pd&techs=AVX_512)
 * [ ] [_mm256_mask3_fnmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask3_fnmadd_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_fnmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fnmadd_pd&techs=AVX_512)
 * [ ] [_mm256_mask_fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fnmadd_ps&techs=AVX_512)
 * [ ] [_mm256_mask3_fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask3_fnmadd_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fnmadd_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_fnmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fnmadd_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fnmadd_ps&techs=AVX_512)

## fnmadd_round

0 of 10 (0.00%) implmented.

 * [ ] [_mm_fnmadd_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmadd_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_fnmadd_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fnmadd_round_sd&techs=AVX_512)
 * [ ] [_mm_mask3_fnmadd_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fnmadd_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_fnmadd_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fnmadd_round_sd&techs=AVX_512)
 * [ ] [_mm_fnmadd_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmadd_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_fnmadd_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fnmadd_round_ss&techs=AVX_512)
 * [ ] [_mm_mask3_fnmadd_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fnmadd_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_fnmadd_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fnmadd_round_ss&techs=AVX_512)
 * [ ] [_mm512_maskz_fnmadd_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fnmadd_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fnmadd_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fnmadd_round_ps&techs=AVX_512)

## fnmsub

0 of 20 (0.00%) implmented.

 * [ ] [_mm_mask_fnmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fnmsub_pd&techs=AVX_512)
 * [ ] [_mm_mask3_fnmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fnmsub_pd&techs=AVX_512)
 * [ ] [_mm_maskz_fnmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fnmsub_pd&techs=AVX_512)
 * [ ] [_mm_mask_fnmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fnmsub_ps&techs=AVX_512)
 * [ ] [_mm_mask3_fnmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fnmsub_ps&techs=AVX_512)
 * [ ] [_mm_maskz_fnmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fnmsub_ps&techs=AVX_512)
 * [ ] [_mm_mask_fnmsub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fnmsub_sd&techs=AVX_512)
 * [ ] [_mm_mask3_fnmsub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fnmsub_sd&techs=AVX_512)
 * [ ] [_mm_maskz_fnmsub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fnmsub_sd&techs=AVX_512)
 * [ ] [_mm_mask_fnmsub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fnmsub_ss&techs=AVX_512)
 * [ ] [_mm_mask3_fnmsub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fnmsub_ss&techs=AVX_512)
 * [ ] [_mm_maskz_fnmsub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fnmsub_ss&techs=AVX_512)
 * [ ] [_mm256_mask_fnmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fnmsub_pd&techs=AVX_512)
 * [ ] [_mm256_mask3_fnmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask3_fnmsub_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_fnmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fnmsub_pd&techs=AVX_512)
 * [ ] [_mm256_mask_fnmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fnmsub_ps&techs=AVX_512)
 * [ ] [_mm256_mask3_fnmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask3_fnmsub_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_fnmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_fnmsub_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_fnmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fnmsub_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fnmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fnmsub_ps&techs=AVX_512)

## fnmsub_round

0 of 10 (0.00%) implmented.

 * [ ] [_mm_fnmsub_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmsub_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_fnmsub_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fnmsub_round_sd&techs=AVX_512)
 * [ ] [_mm_mask3_fnmsub_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fnmsub_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_fnmsub_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fnmsub_round_sd&techs=AVX_512)
 * [ ] [_mm_fnmsub_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmsub_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_fnmsub_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fnmsub_round_ss&techs=AVX_512)
 * [ ] [_mm_mask3_fnmsub_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask3_fnmsub_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_fnmsub_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_fnmsub_round_ss&techs=AVX_512)
 * [ ] [_mm512_maskz_fnmsub_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fnmsub_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_fnmsub_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_fnmsub_round_ps&techs=AVX_512)

## fpclass

0 of 16 (0.00%) implmented.

 * [ ] [_mm_fpclass_pd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fpclass_pd_mask&techs=AVX_512)
 * [ ] [_mm_mask_fpclass_pd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fpclass_pd_mask&techs=AVX_512)
 * [ ] [_mm_fpclass_ps_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fpclass_ps_mask&techs=AVX_512)
 * [ ] [_mm_mask_fpclass_ps_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fpclass_ps_mask&techs=AVX_512)
 * [ ] [_mm_fpclass_sd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fpclass_sd_mask&techs=AVX_512)
 * [ ] [_mm_mask_fpclass_sd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fpclass_sd_mask&techs=AVX_512)
 * [ ] [_mm_fpclass_ss_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fpclass_ss_mask&techs=AVX_512)
 * [ ] [_mm_mask_fpclass_ss_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fpclass_ss_mask&techs=AVX_512)
 * [ ] [_mm256_fpclass_pd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fpclass_pd_mask&techs=AVX_512)
 * [ ] [_mm256_mask_fpclass_pd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fpclass_pd_mask&techs=AVX_512)
 * [ ] [_mm256_fpclass_ps_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fpclass_ps_mask&techs=AVX_512)
 * [ ] [_mm256_mask_fpclass_ps_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_fpclass_ps_mask&techs=AVX_512)
 * [ ] [_mm512_fpclass_pd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fpclass_pd_mask&techs=AVX_512)
 * [ ] [_mm512_mask_fpclass_pd_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fpclass_pd_mask&techs=AVX_512)
 * [ ] [_mm512_fpclass_ps_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_fpclass_ps_mask&techs=AVX_512)
 * [ ] [_mm512_mask_fpclass_ps_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fpclass_ps_mask&techs=AVX_512)

## getexp

0 of 20 (0.00%) implmented.

 * [ ] [_mm_getexp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getexp_pd&techs=AVX_512)
 * [ ] [_mm_mask_getexp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_getexp_pd&techs=AVX_512)
 * [ ] [_mm_maskz_getexp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_getexp_pd&techs=AVX_512)
 * [ ] [_mm_getexp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getexp_ps&techs=AVX_512)
 * [ ] [_mm_mask_getexp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_getexp_ps&techs=AVX_512)
 * [ ] [_mm_maskz_getexp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_getexp_ps&techs=AVX_512)
 * [ ] [_mm_getexp_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getexp_sd&techs=AVX_512)
 * [ ] [_mm_mask_getexp_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_getexp_sd&techs=AVX_512)
 * [ ] [_mm_maskz_getexp_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_getexp_sd&techs=AVX_512)
 * [ ] [_mm_getexp_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getexp_ss&techs=AVX_512)
 * [ ] [_mm_mask_getexp_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_getexp_ss&techs=AVX_512)
 * [ ] [_mm_maskz_getexp_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_getexp_ss&techs=AVX_512)
 * [ ] [_mm256_getexp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_getexp_pd&techs=AVX_512)
 * [ ] [_mm256_mask_getexp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_getexp_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_getexp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_getexp_pd&techs=AVX_512)
 * [ ] [_mm256_getexp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_getexp_ps&techs=AVX_512)
 * [ ] [_mm256_mask_getexp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_getexp_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_getexp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_getexp_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_getexp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_getexp_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_getexp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_getexp_ps&techs=AVX_512)

## getexp_round

0 of 8 (0.00%) implmented.

 * [ ] [_mm_getexp_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getexp_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_getexp_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_getexp_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_getexp_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_getexp_round_sd&techs=AVX_512)
 * [ ] [_mm_getexp_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getexp_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_getexp_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_getexp_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_getexp_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_getexp_round_ss&techs=AVX_512)
 * [ ] [_mm512_maskz_getexp_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_getexp_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_getexp_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_getexp_round_ps&techs=AVX_512)

## getmant

0 of 20 (0.00%) implmented.

 * [ ] [_mm_getmant_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getmant_pd&techs=AVX_512)
 * [ ] [_mm_mask_getmant_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_getmant_pd&techs=AVX_512)
 * [ ] [_mm_maskz_getmant_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_getmant_pd&techs=AVX_512)
 * [ ] [_mm_getmant_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getmant_ps&techs=AVX_512)
 * [ ] [_mm_mask_getmant_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_getmant_ps&techs=AVX_512)
 * [ ] [_mm_maskz_getmant_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_getmant_ps&techs=AVX_512)
 * [ ] [_mm_getmant_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getmant_sd&techs=AVX_512)
 * [ ] [_mm_mask_getmant_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_getmant_sd&techs=AVX_512)
 * [ ] [_mm_maskz_getmant_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_getmant_sd&techs=AVX_512)
 * [ ] [_mm_getmant_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getmant_ss&techs=AVX_512)
 * [ ] [_mm_mask_getmant_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_getmant_ss&techs=AVX_512)
 * [ ] [_mm_maskz_getmant_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_getmant_ss&techs=AVX_512)
 * [ ] [_mm256_getmant_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_getmant_pd&techs=AVX_512)
 * [ ] [_mm256_mask_getmant_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_getmant_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_getmant_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_getmant_pd&techs=AVX_512)
 * [ ] [_mm256_getmant_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_getmant_ps&techs=AVX_512)
 * [ ] [_mm256_mask_getmant_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_getmant_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_getmant_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_getmant_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_getmant_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_getmant_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_getmant_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_getmant_ps&techs=AVX_512)

## getmant_round

0 of 8 (0.00%) implmented.

 * [ ] [_mm_getmant_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getmant_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_getmant_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_getmant_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_getmant_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_getmant_round_sd&techs=AVX_512)
 * [ ] [_mm_getmant_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getmant_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_getmant_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_getmant_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_getmant_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_getmant_round_ss&techs=AVX_512)
 * [ ] [_mm512_maskz_getmant_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_getmant_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_getmant_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_getmant_round_ps&techs=AVX_512)

## i32gather

0 of 4 (0.00%) implmented.

 * [ ] [_mm512_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32gather_pd&techs=AVX_512)
 * [ ] [_mm512_mask_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32gather_pd&techs=AVX_512)
 * [ ] [_mm512_i32gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32gather_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_i32gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32gather_epi64&techs=AVX_512)

## i32scatter

0 of 20 (0.00%) implmented.

 * [ ] [_mm_i32scatter_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i32scatter_epi32&techs=AVX_512)
 * [ ] [_mm_mask_i32scatter_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i32scatter_epi32&techs=AVX_512)
 * [ ] [_mm_i32scatter_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i32scatter_epi64&techs=AVX_512)
 * [ ] [_mm_mask_i32scatter_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i32scatter_epi64&techs=AVX_512)
 * [ ] [_mm_i32scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i32scatter_pd&techs=AVX_512)
 * [ ] [_mm_mask_i32scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i32scatter_pd&techs=AVX_512)
 * [ ] [_mm_i32scatter_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i32scatter_ps&techs=AVX_512)
 * [ ] [_mm_mask_i32scatter_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i32scatter_ps&techs=AVX_512)
 * [ ] [_mm256_i32scatter_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i32scatter_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_i32scatter_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i32scatter_epi32&techs=AVX_512)
 * [ ] [_mm256_i32scatter_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i32scatter_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_i32scatter_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i32scatter_epi64&techs=AVX_512)
 * [ ] [_mm256_i32scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i32scatter_pd&techs=AVX_512)
 * [ ] [_mm256_mask_i32scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i32scatter_pd&techs=AVX_512)
 * [ ] [_mm256_i32scatter_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i32scatter_ps&techs=AVX_512)
 * [ ] [_mm256_mask_i32scatter_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i32scatter_ps&techs=AVX_512)
 * [ ] [_mm512_i32scatter_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32scatter_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_i32scatter_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32scatter_epi64&techs=AVX_512)
 * [ ] [_mm512_i32scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32scatter_pd&techs=AVX_512)
 * [ ] [_mm512_mask_i32scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32scatter_pd&techs=AVX_512)

## i64gather

0 of 8 (0.00%) implmented.

 * [ ] [_mm512_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64gather_pd&techs=AVX_512)
 * [ ] [_mm512_mask_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64gather_pd&techs=AVX_512)
 * [ ] [_mm512_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64gather_ps&techs=AVX_512)
 * [ ] [_mm512_mask_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64gather_ps&techs=AVX_512)
 * [ ] [_mm512_i64gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64gather_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_i64gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64gather_epi32&techs=AVX_512)
 * [ ] [_mm512_i64gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64gather_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_i64gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64gather_epi64&techs=AVX_512)

## i64scatter

0 of 24 (0.00%) implmented.

 * [ ] [_mm_i64scatter_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i64scatter_epi32&techs=AVX_512)
 * [ ] [_mm_mask_i64scatter_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i64scatter_epi32&techs=AVX_512)
 * [ ] [_mm_i64scatter_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i64scatter_epi64&techs=AVX_512)
 * [ ] [_mm_mask_i64scatter_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i64scatter_epi64&techs=AVX_512)
 * [ ] [_mm_i64scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i64scatter_pd&techs=AVX_512)
 * [ ] [_mm_mask_i64scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i64scatter_pd&techs=AVX_512)
 * [ ] [_mm_i64scatter_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i64scatter_ps&techs=AVX_512)
 * [ ] [_mm_mask_i64scatter_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i64scatter_ps&techs=AVX_512)
 * [ ] [_mm256_i64scatter_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i64scatter_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_i64scatter_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i64scatter_epi32&techs=AVX_512)
 * [ ] [_mm256_i64scatter_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i64scatter_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_i64scatter_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i64scatter_epi64&techs=AVX_512)
 * [ ] [_mm256_i64scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i64scatter_pd&techs=AVX_512)
 * [ ] [_mm256_mask_i64scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i64scatter_pd&techs=AVX_512)
 * [ ] [_mm256_i64scatter_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i64scatter_ps&techs=AVX_512)
 * [ ] [_mm256_mask_i64scatter_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i64scatter_ps&techs=AVX_512)
 * [ ] [_mm512_i64scatter_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64scatter_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_i64scatter_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64scatter_epi32&techs=AVX_512)
 * [ ] [_mm512_i64scatter_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64scatter_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_i64scatter_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64scatter_epi64&techs=AVX_512)
 * [ ] [_mm512_i64scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64scatter_pd&techs=AVX_512)
 * [ ] [_mm512_mask_i64scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64scatter_pd&techs=AVX_512)
 * [ ] [_mm512_i64scatter_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64scatter_ps&techs=AVX_512)
 * [ ] [_mm512_mask_i64scatter_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64scatter_ps&techs=AVX_512)

## load

0 of 28 (0.00%) implmented.

 * [ ] [_mm_mask_load_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_load_pd&techs=AVX_512)
 * [ ] [_mm_maskz_load_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_load_pd&techs=AVX_512)
 * [ ] [_mm_mask_load_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_load_ps&techs=AVX_512)
 * [ ] [_mm_maskz_load_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_load_ps&techs=AVX_512)
 * [ ] [_mm_load_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_epi32&techs=AVX_512)
 * [ ] [_mm_mask_load_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_load_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_load_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_load_epi32&techs=AVX_512)
 * [ ] [_mm_load_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_epi64&techs=AVX_512)
 * [ ] [_mm_mask_load_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_load_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_load_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_load_epi64&techs=AVX_512)
 * [ ] [_mm_mask_load_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_load_sd&techs=AVX_512)
 * [ ] [_mm_maskz_load_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_load_sd&techs=AVX_512)
 * [ ] [_mm_mask_load_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_load_ss&techs=AVX_512)
 * [ ] [_mm_maskz_load_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_load_ss&techs=AVX_512)
 * [ ] [_mm256_mask_load_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_load_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_load_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_load_pd&techs=AVX_512)
 * [ ] [_mm256_mask_load_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_load_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_load_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_load_ps&techs=AVX_512)
 * [ ] [_mm256_load_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_load_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_load_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_load_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_load_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_load_epi32&techs=AVX_512)
 * [ ] [_mm256_load_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_load_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_load_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_load_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_load_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_load_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_load_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_load_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_load_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_load_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_load_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_load_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_load_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_load_epi64&techs=AVX_512)

## loadu

7 of 51 (13.73%) implmented.

 * [ ] [_mm_mask_loadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_loadu_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_loadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_loadu_epi16&techs=AVX_512)
 * [ ] [_mm_mask_loadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_loadu_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_loadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_loadu_epi8&techs=AVX_512)
 * [ ] [_mm_loadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadu_epi16&techs=AVX_512)
 * [ ] [_mm_loadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadu_epi8&techs=AVX_512)
 * [ ] [_mm_mask_loadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_loadu_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_loadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_loadu_epi32&techs=AVX_512)
 * [ ] [_mm_loadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadu_epi64&techs=AVX_512)
 * [ ] [_mm_mask_loadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_loadu_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_loadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_loadu_epi64&techs=AVX_512)
 * [ ] [_mm_mask_loadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_loadu_pd&techs=AVX_512)
 * [ ] [_mm_maskz_loadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_loadu_pd&techs=AVX_512)
 * [ ] [_mm_mask_loadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_loadu_ps&techs=AVX_512)
 * [ ] [_mm_maskz_loadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_loadu_ps&techs=AVX_512)
 * [ ] [_mm_loadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadu_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_loadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_loadu_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_loadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_loadu_epi16&techs=AVX_512)
 * [ ] [_mm256_loadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_loadu_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_loadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_loadu_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_loadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_loadu_epi8&techs=AVX_512)
 * [ ] [_mm256_loadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_loadu_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_loadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_loadu_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_loadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_loadu_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_loadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_loadu_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_loadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_loadu_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_loadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_loadu_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_loadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_loadu_pd&techs=AVX_512)
 * [ ] [_mm256_mask_loadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_loadu_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_loadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_loadu_ps&techs=AVX_512)
 * [ ] [_mm256_loadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_loadu_epi64&techs=AVX_512)
 * [ ] [_mm256_loadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_loadu_epi32&techs=AVX_512)
 * [x] [_mm512_loadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_loadu_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_loadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_loadu_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_loadu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_loadu_epi16&techs=AVX_512)
 * [x] [_mm512_loadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_loadu_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_loadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_loadu_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_loadu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_loadu_epi8&techs=AVX_512)
 * [x] [_mm512_loadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_loadu_epi64&techs=AVX_512)
 * [x] [_mm512_loadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_loadu_epi32&techs=AVX_512)
 * [x] [_mm512_loadu_si512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_loadu_si512&techs=AVX_512)
 * [ ] [_mm512_mask_loadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_loadu_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_loadu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_loadu_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_loadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_loadu_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_loadu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_loadu_epi64&techs=AVX_512)
 * [x] [_mm512_loadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_loadu_pd&techs=AVX_512)
 * [ ] [_mm512_mask_loadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_loadu_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_loadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_loadu_pd&techs=AVX_512)
 * [x] [_mm512_loadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_loadu_ps&techs=AVX_512)
 * [ ] [_mm512_mask_loadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_loadu_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_loadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_loadu_ps&techs=AVX_512)

## lzcnt

3 of 18 (16.67%) implmented.

 * [x] [_mm_lzcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_lzcnt_epi32&techs=AVX_512)
 * [x] [_mm_mask_lzcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_lzcnt_epi32&techs=AVX_512)
 * [x] [_mm_maskz_lzcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_lzcnt_epi32&techs=AVX_512)
 * [ ] [_mm_lzcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_lzcnt_epi64&techs=AVX_512)
 * [ ] [_mm_mask_lzcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_lzcnt_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_lzcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_lzcnt_epi64&techs=AVX_512)
 * [ ] [_mm256_lzcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_lzcnt_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_lzcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_lzcnt_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_lzcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_lzcnt_epi32&techs=AVX_512)
 * [ ] [_mm256_lzcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_lzcnt_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_lzcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_lzcnt_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_lzcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_lzcnt_epi64&techs=AVX_512)
 * [ ] [_mm512_lzcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_lzcnt_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_lzcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_lzcnt_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_lzcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_lzcnt_epi32&techs=AVX_512)
 * [ ] [_mm512_lzcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_lzcnt_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_lzcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_lzcnt_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_lzcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_lzcnt_epi64&techs=AVX_512)

## madd

7 of 7 (100.00%) implmented.

 * [x] [_mm_mask_madd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_madd_epi16&techs=AVX_512)
 * [x] [_mm_maskz_madd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_madd_epi16&techs=AVX_512)
 * [x] [_mm256_mask_madd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_madd_epi16&techs=AVX_512)
 * [x] [_mm256_maskz_madd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_madd_epi16&techs=AVX_512)
 * [x] [_mm512_madd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_madd_epi16&techs=AVX_512)
 * [x] [_mm512_mask_madd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_madd_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_madd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_madd_epi16&techs=AVX_512)

## madd52hi

0 of 9 (0.00%) implmented.

 * [ ] [_mm_madd52hi_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_madd52hi_epu64&techs=AVX_512)
 * [ ] [_mm_mask_madd52hi_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_madd52hi_epu64&techs=AVX_512)
 * [ ] [_mm_maskz_madd52hi_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_madd52hi_epu64&techs=AVX_512)
 * [ ] [_mm256_madd52hi_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_madd52hi_epu64&techs=AVX_512)
 * [ ] [_mm256_mask_madd52hi_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_madd52hi_epu64&techs=AVX_512)
 * [ ] [_mm256_maskz_madd52hi_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_madd52hi_epu64&techs=AVX_512)
 * [ ] [_mm512_madd52hi_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_madd52hi_epu64&techs=AVX_512)
 * [ ] [_mm512_mask_madd52hi_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_madd52hi_epu64&techs=AVX_512)
 * [ ] [_mm512_maskz_madd52hi_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_madd52hi_epu64&techs=AVX_512)

## madd52lo

0 of 9 (0.00%) implmented.

 * [ ] [_mm_madd52lo_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_madd52lo_epu64&techs=AVX_512)
 * [ ] [_mm_mask_madd52lo_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_madd52lo_epu64&techs=AVX_512)
 * [ ] [_mm_maskz_madd52lo_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_madd52lo_epu64&techs=AVX_512)
 * [ ] [_mm256_madd52lo_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_madd52lo_epu64&techs=AVX_512)
 * [ ] [_mm256_mask_madd52lo_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_madd52lo_epu64&techs=AVX_512)
 * [ ] [_mm256_maskz_madd52lo_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_madd52lo_epu64&techs=AVX_512)
 * [ ] [_mm512_madd52lo_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_madd52lo_epu64&techs=AVX_512)
 * [ ] [_mm512_mask_madd52lo_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_madd52lo_epu64&techs=AVX_512)
 * [ ] [_mm512_maskz_madd52lo_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_madd52lo_epu64&techs=AVX_512)

## maddubs

7 of 7 (100.00%) implmented.

 * [x] [_mm_mask_maddubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_maddubs_epi16&techs=AVX_512)
 * [x] [_mm_maskz_maddubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_maddubs_epi16&techs=AVX_512)
 * [x] [_mm256_mask_maddubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_maddubs_epi16&techs=AVX_512)
 * [x] [_mm256_maskz_maddubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_maddubs_epi16&techs=AVX_512)
 * [x] [_mm512_maddubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maddubs_epi16&techs=AVX_512)
 * [x] [_mm512_mask_maddubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_maddubs_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_maddubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_maddubs_epi16&techs=AVX_512)

## mask

8 of 12 (66.67%) implmented.

 * [ ] [_mm256_mask_insertf64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_insertf64x2&techs=AVX_512)
 * [ ] [_mm256_mask_inserti64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_inserti64x2&techs=AVX_512)
 * [ ] [_mm256_mask_insertf32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_insertf32x4&techs=AVX_512)
 * [ ] [_mm256_mask_inserti32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_inserti32x4&techs=AVX_512)
 * [x] [_mm512_mask_insertf32x8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_insertf32x8&techs=AVX_512) (in insert.h)
 * [x] [_mm512_mask_insertf64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_insertf64x2&techs=AVX_512) (in insert.h)
 * [x] [_mm512_mask_inserti32x8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_inserti32x8&techs=AVX_512) (in insert.h)
 * [x] [_mm512_mask_inserti64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_inserti64x2&techs=AVX_512) (in insert.h)
 * [x] [_mm512_mask_insertf32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_insertf32x4&techs=AVX_512) (in insert.h)
 * [x] [_mm512_mask_insertf64x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_insertf64x4&techs=AVX_512) (in insert.h)
 * [x] [_mm512_mask_inserti32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_inserti32x4&techs=AVX_512) (in insert.h)
 * [x] [_mm512_mask_inserti64x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_inserti64x4&techs=AVX_512) (in insert.h)

## maskz

8 of 12 (66.67%) implmented.

 * [ ] [_mm256_maskz_insertf64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_insertf64x2&techs=AVX_512)
 * [ ] [_mm256_maskz_inserti64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_inserti64x2&techs=AVX_512)
 * [ ] [_mm256_maskz_insertf32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_insertf32x4&techs=AVX_512)
 * [ ] [_mm256_maskz_inserti32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_inserti32x4&techs=AVX_512)
 * [x] [_mm512_maskz_insertf32x8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_insertf32x8&techs=AVX_512) (in insert.h)
 * [x] [_mm512_maskz_insertf64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_insertf64x2&techs=AVX_512) (in insert.h)
 * [x] [_mm512_maskz_inserti32x8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_inserti32x8&techs=AVX_512) (in insert.h)
 * [x] [_mm512_maskz_inserti64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_inserti64x2&techs=AVX_512) (in insert.h)
 * [x] [_mm512_maskz_insertf32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_insertf32x4&techs=AVX_512) (in insert.h)
 * [x] [_mm512_maskz_insertf64x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_insertf64x4&techs=AVX_512) (in insert.h)
 * [x] [_mm512_maskz_inserti32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_inserti32x4&techs=AVX_512) (in insert.h)
 * [x] [_mm512_maskz_inserti64x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_inserti64x4&techs=AVX_512) (in insert.h)

## max

26 of 74 (35.14%) implmented.

 * [ ] [_mm_mask_max_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_max_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_epi8&techs=AVX_512)
 * [ ] [_mm_mask_max_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_max_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_epi16&techs=AVX_512)
 * [ ] [_mm_mask_max_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_epu8&techs=AVX_512)
 * [ ] [_mm_maskz_max_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_epu8&techs=AVX_512)
 * [ ] [_mm_mask_max_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_epu16&techs=AVX_512)
 * [ ] [_mm_maskz_max_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_epu16&techs=AVX_512)
 * [ ] [_mm_mask_max_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_pd&techs=AVX_512)
 * [ ] [_mm_maskz_max_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_pd&techs=AVX_512)
 * [ ] [_mm_mask_max_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_ps&techs=AVX_512)
 * [ ] [_mm_maskz_max_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_ps&techs=AVX_512)
 * [ ] [_mm_mask_max_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_max_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_epi32&techs=AVX_512)
 * [ ] [_mm_max_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epi64&techs=AVX_512)
 * [ ] [_mm_mask_max_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_max_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_epi64&techs=AVX_512)
 * [ ] [_mm_mask_max_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_epu32&techs=AVX_512)
 * [ ] [_mm_maskz_max_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_epu32&techs=AVX_512)
 * [ ] [_mm_max_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epu64&techs=AVX_512)
 * [ ] [_mm_mask_max_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_epu64&techs=AVX_512)
 * [ ] [_mm_maskz_max_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_epu64&techs=AVX_512)
 * [ ] [_mm_mask_max_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_sd&techs=AVX_512)
 * [ ] [_mm_maskz_max_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_sd&techs=AVX_512)
 * [ ] [_mm_mask_max_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_ss&techs=AVX_512)
 * [ ] [_mm_maskz_max_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_ss&techs=AVX_512)
 * [ ] [_mm256_mask_max_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_max_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_max_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_max_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_max_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_max_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_max_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_max_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_max_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_max_epu8&techs=AVX_512)
 * [ ] [_mm256_maskz_max_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_max_epu8&techs=AVX_512)
 * [ ] [_mm256_mask_max_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_max_epu16&techs=AVX_512)
 * [ ] [_mm256_maskz_max_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_max_epu16&techs=AVX_512)
 * [ ] [_mm256_mask_max_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_max_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_max_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_max_pd&techs=AVX_512)
 * [ ] [_mm256_mask_max_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_max_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_max_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_max_ps&techs=AVX_512)
 * [ ] [_mm256_mask_max_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_max_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_max_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_max_epi32&techs=AVX_512)
 * [ ] [_mm256_max_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_max_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_max_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_max_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_max_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_max_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_max_epu32&techs=AVX_512)
 * [ ] [_mm256_maskz_max_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_max_epu32&techs=AVX_512)
 * [ ] [_mm256_max_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epu64&techs=AVX_512)
 * [ ] [_mm256_mask_max_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_max_epu64&techs=AVX_512)
 * [ ] [_mm256_maskz_max_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_max_epu64&techs=AVX_512)
 * [x] [_mm512_max_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_max_epi8&techs=AVX_512)
 * [x] [_mm512_mask_max_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_max_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_max_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_max_epi8&techs=AVX_512)
 * [x] [_mm512_max_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_max_epi16&techs=AVX_512)
 * [x] [_mm512_mask_max_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_max_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_max_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_max_epi16&techs=AVX_512)
 * [x] [_mm512_max_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_max_epu8&techs=AVX_512)
 * [x] [_mm512_mask_max_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_max_epu8&techs=AVX_512)
 * [x] [_mm512_maskz_max_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_max_epu8&techs=AVX_512)
 * [x] [_mm512_max_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_max_epu16&techs=AVX_512)
 * [x] [_mm512_mask_max_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_max_epu16&techs=AVX_512)
 * [x] [_mm512_maskz_max_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_max_epu16&techs=AVX_512)
 * [x] [_mm512_max_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_max_pd&techs=AVX_512)
 * [x] [_mm512_mask_max_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_max_pd&techs=AVX_512)
 * [x] [_mm512_maskz_max_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_max_pd&techs=AVX_512)
 * [x] [_mm512_max_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_max_ps&techs=AVX_512)
 * [x] [_mm512_mask_max_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_max_ps&techs=AVX_512)
 * [x] [_mm512_maskz_max_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_max_ps&techs=AVX_512)
 * [x] [_mm512_maskz_max_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_max_epi32&techs=AVX_512)
 * [x] [_mm512_max_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_max_epi64&techs=AVX_512)
 * [x] [_mm512_mask_max_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_max_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_max_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_max_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_max_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_max_epu32&techs=AVX_512)
 * [x] [_mm512_max_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_max_epu64&techs=AVX_512)
 * [x] [_mm512_mask_max_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_max_epu64&techs=AVX_512)
 * [x] [_mm512_maskz_max_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_max_epu64&techs=AVX_512)

## max_round

0 of 12 (0.00%) implmented.

 * [ ] [_mm_max_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_max_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_max_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_round_sd&techs=AVX_512)
 * [ ] [_mm_max_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_max_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_max_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_max_round_ss&techs=AVX_512)
 * [ ] [_mm512_max_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_max_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_max_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_max_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_max_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_max_round_pd&techs=AVX_512)
 * [ ] [_mm512_max_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_max_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_max_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_max_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_max_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_max_round_ps&techs=AVX_512)

## min

26 of 74 (35.14%) implmented.

 * [ ] [_mm_mask_min_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_min_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_epi8&techs=AVX_512)
 * [ ] [_mm_mask_min_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_min_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_epi16&techs=AVX_512)
 * [ ] [_mm_mask_min_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_epu8&techs=AVX_512)
 * [ ] [_mm_maskz_min_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_epu8&techs=AVX_512)
 * [ ] [_mm_mask_min_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_epu16&techs=AVX_512)
 * [ ] [_mm_maskz_min_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_epu16&techs=AVX_512)
 * [ ] [_mm_mask_min_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_pd&techs=AVX_512)
 * [ ] [_mm_maskz_min_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_pd&techs=AVX_512)
 * [ ] [_mm_mask_min_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_ps&techs=AVX_512)
 * [ ] [_mm_maskz_min_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_ps&techs=AVX_512)
 * [ ] [_mm_mask_min_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_min_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_epi32&techs=AVX_512)
 * [ ] [_mm_min_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epi64&techs=AVX_512)
 * [ ] [_mm_mask_min_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_min_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_epi64&techs=AVX_512)
 * [ ] [_mm_mask_min_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_epu32&techs=AVX_512)
 * [ ] [_mm_maskz_min_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_epu32&techs=AVX_512)
 * [ ] [_mm_min_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epu64&techs=AVX_512)
 * [ ] [_mm_mask_min_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_epu64&techs=AVX_512)
 * [ ] [_mm_maskz_min_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_epu64&techs=AVX_512)
 * [ ] [_mm_mask_min_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_sd&techs=AVX_512)
 * [ ] [_mm_maskz_min_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_sd&techs=AVX_512)
 * [ ] [_mm_mask_min_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_ss&techs=AVX_512)
 * [ ] [_mm_maskz_min_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_ss&techs=AVX_512)
 * [ ] [_mm256_mask_min_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_min_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_min_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_min_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_min_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_min_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_min_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_min_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_min_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_min_epu8&techs=AVX_512)
 * [ ] [_mm256_maskz_min_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_min_epu8&techs=AVX_512)
 * [ ] [_mm256_mask_min_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_min_epu16&techs=AVX_512)
 * [ ] [_mm256_maskz_min_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_min_epu16&techs=AVX_512)
 * [ ] [_mm256_mask_min_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_min_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_min_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_min_pd&techs=AVX_512)
 * [ ] [_mm256_mask_min_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_min_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_min_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_min_ps&techs=AVX_512)
 * [ ] [_mm256_mask_min_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_min_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_min_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_min_epi32&techs=AVX_512)
 * [ ] [_mm256_min_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_min_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_min_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_min_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_min_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_min_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_min_epu32&techs=AVX_512)
 * [ ] [_mm256_maskz_min_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_min_epu32&techs=AVX_512)
 * [ ] [_mm256_min_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epu64&techs=AVX_512)
 * [ ] [_mm256_mask_min_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_min_epu64&techs=AVX_512)
 * [ ] [_mm256_maskz_min_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_min_epu64&techs=AVX_512)
 * [x] [_mm512_min_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_min_epi8&techs=AVX_512)
 * [x] [_mm512_mask_min_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_min_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_min_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_min_epi8&techs=AVX_512)
 * [x] [_mm512_min_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_min_epi16&techs=AVX_512)
 * [x] [_mm512_mask_min_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_min_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_min_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_min_epi16&techs=AVX_512)
 * [x] [_mm512_min_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_min_epu8&techs=AVX_512)
 * [x] [_mm512_mask_min_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_min_epu8&techs=AVX_512)
 * [x] [_mm512_maskz_min_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_min_epu8&techs=AVX_512)
 * [x] [_mm512_min_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_min_epu16&techs=AVX_512)
 * [x] [_mm512_mask_min_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_min_epu16&techs=AVX_512)
 * [x] [_mm512_maskz_min_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_min_epu16&techs=AVX_512)
 * [x] [_mm512_min_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_min_pd&techs=AVX_512)
 * [x] [_mm512_mask_min_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_min_pd&techs=AVX_512)
 * [x] [_mm512_maskz_min_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_min_pd&techs=AVX_512)
 * [x] [_mm512_min_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_min_ps&techs=AVX_512)
 * [x] [_mm512_mask_min_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_min_ps&techs=AVX_512)
 * [x] [_mm512_maskz_min_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_min_ps&techs=AVX_512)
 * [x] [_mm512_maskz_min_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_min_epi32&techs=AVX_512)
 * [x] [_mm512_min_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_min_epi64&techs=AVX_512)
 * [x] [_mm512_mask_min_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_min_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_min_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_min_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_min_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_min_epu32&techs=AVX_512)
 * [x] [_mm512_min_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_min_epu64&techs=AVX_512)
 * [x] [_mm512_mask_min_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_min_epu64&techs=AVX_512)
 * [x] [_mm512_maskz_min_epu64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_min_epu64&techs=AVX_512)

## min_round

0 of 12 (0.00%) implmented.

 * [ ] [_mm_min_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_min_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_min_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_round_sd&techs=AVX_512)
 * [ ] [_mm_min_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_min_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_min_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_min_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_min_round_ss&techs=AVX_512)
 * [ ] [_mm512_min_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_min_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_min_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_min_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_min_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_min_round_pd&techs=AVX_512)
 * [ ] [_mm512_min_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_min_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_min_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_min_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_min_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_min_round_ps&techs=AVX_512)

## mmask_i32gather

0 of 8 (0.00%) implmented.

 * [ ] [_mm_mmask_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mmask_i32gather_pd&techs=AVX_512)
 * [ ] [_mm_mmask_i32gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mmask_i32gather_ps&techs=AVX_512)
 * [ ] [_mm_mmask_i32gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mmask_i32gather_epi32&techs=AVX_512)
 * [ ] [_mm_mmask_i32gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mmask_i32gather_epi64&techs=AVX_512)
 * [ ] [_mm256_mmask_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mmask_i32gather_pd&techs=AVX_512)
 * [ ] [_mm256_mmask_i32gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mmask_i32gather_ps&techs=AVX_512)
 * [ ] [_mm256_mmask_i32gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mmask_i32gather_epi32&techs=AVX_512)
 * [ ] [_mm256_mmask_i32gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mmask_i32gather_epi64&techs=AVX_512)

## mmask_i64gather

0 of 8 (0.00%) implmented.

 * [ ] [_mm_mmask_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mmask_i64gather_pd&techs=AVX_512)
 * [ ] [_mm_mmask_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mmask_i64gather_ps&techs=AVX_512)
 * [ ] [_mm_mmask_i64gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mmask_i64gather_epi32&techs=AVX_512)
 * [ ] [_mm_mmask_i64gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mmask_i64gather_epi64&techs=AVX_512)
 * [ ] [_mm256_mmask_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mmask_i64gather_pd&techs=AVX_512)
 * [ ] [_mm256_mmask_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mmask_i64gather_ps&techs=AVX_512)
 * [ ] [_mm256_mmask_i64gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mmask_i64gather_epi32&techs=AVX_512)
 * [ ] [_mm256_mmask_i64gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mmask_i64gather_epi64&techs=AVX_512)

## mov

32 of 32 (100.00%) implmented.

 * [x] [_mm_mask_mov_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mov_epi16&techs=AVX_512)
 * [x] [_mm_maskz_mov_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mov_epi16&techs=AVX_512)
 * [x] [_mm_mask_mov_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mov_epi8&techs=AVX_512)
 * [x] [_mm_maskz_mov_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mov_epi8&techs=AVX_512)
 * [x] [_mm_mask_mov_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mov_pd&techs=AVX_512)
 * [x] [_mm_maskz_mov_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mov_pd&techs=AVX_512)
 * [x] [_mm_mask_mov_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mov_ps&techs=AVX_512)
 * [x] [_mm_maskz_mov_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mov_ps&techs=AVX_512)
 * [x] [_mm_mask_mov_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mov_epi32&techs=AVX_512)
 * [x] [_mm_maskz_mov_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mov_epi32&techs=AVX_512)
 * [x] [_mm_mask_mov_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mov_epi64&techs=AVX_512)
 * [x] [_mm_maskz_mov_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mov_epi64&techs=AVX_512)
 * [x] [_mm256_mask_mov_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mov_epi16&techs=AVX_512)
 * [x] [_mm256_maskz_mov_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mov_epi16&techs=AVX_512)
 * [x] [_mm256_mask_mov_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mov_epi8&techs=AVX_512)
 * [x] [_mm256_maskz_mov_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mov_epi8&techs=AVX_512)
 * [x] [_mm256_mask_mov_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mov_pd&techs=AVX_512)
 * [x] [_mm256_maskz_mov_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mov_pd&techs=AVX_512)
 * [x] [_mm256_mask_mov_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mov_ps&techs=AVX_512)
 * [x] [_mm256_maskz_mov_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mov_ps&techs=AVX_512)
 * [x] [_mm256_mask_mov_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mov_epi32&techs=AVX_512)
 * [x] [_mm256_maskz_mov_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mov_epi32&techs=AVX_512)
 * [x] [_mm256_mask_mov_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mov_epi64&techs=AVX_512)
 * [x] [_mm256_maskz_mov_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mov_epi64&techs=AVX_512)
 * [x] [_mm512_mask_mov_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_mov_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_mov_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mov_epi16&techs=AVX_512)
 * [x] [_mm512_mask_mov_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_mov_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_mov_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mov_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_mov_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mov_pd&techs=AVX_512)
 * [x] [_mm512_maskz_mov_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mov_ps&techs=AVX_512)
 * [x] [_mm512_maskz_mov_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mov_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_mov_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mov_epi64&techs=AVX_512)

## move

0 of 4 (0.00%) implmented.

 * [ ] [_mm_mask_move_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_move_sd&techs=AVX_512)
 * [ ] [_mm_maskz_move_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_move_sd&techs=AVX_512)
 * [ ] [_mm_mask_move_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_move_ss&techs=AVX_512)
 * [ ] [_mm_maskz_move_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_move_ss&techs=AVX_512)

## movedup

0 of 7 (0.00%) implmented.

 * [ ] [_mm_mask_movedup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_movedup_pd&techs=AVX_512)
 * [ ] [_mm_maskz_movedup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_movedup_pd&techs=AVX_512)
 * [ ] [_mm256_mask_movedup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_movedup_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_movedup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_movedup_pd&techs=AVX_512)
 * [ ] [_mm512_movedup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_movedup_pd&techs=AVX_512)
 * [ ] [_mm512_mask_movedup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_movedup_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_movedup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_movedup_pd&techs=AVX_512)

## movehdup

0 of 7 (0.00%) implmented.

 * [ ] [_mm_mask_movehdup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_movehdup_ps&techs=AVX_512)
 * [ ] [_mm_maskz_movehdup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_movehdup_ps&techs=AVX_512)
 * [ ] [_mm256_mask_movehdup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_movehdup_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_movehdup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_movehdup_ps&techs=AVX_512)
 * [ ] [_mm512_movehdup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_movehdup_ps&techs=AVX_512)
 * [ ] [_mm512_mask_movehdup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_movehdup_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_movehdup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_movehdup_ps&techs=AVX_512)

## moveldup

0 of 7 (0.00%) implmented.

 * [ ] [_mm_mask_moveldup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_moveldup_ps&techs=AVX_512)
 * [ ] [_mm_maskz_moveldup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_moveldup_ps&techs=AVX_512)
 * [ ] [_mm256_mask_moveldup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_moveldup_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_moveldup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_moveldup_ps&techs=AVX_512)
 * [ ] [_mm512_moveldup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_moveldup_ps&techs=AVX_512)
 * [ ] [_mm512_mask_moveldup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_moveldup_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_moveldup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_moveldup_ps&techs=AVX_512)

## movepi16

3 of 3 (100.00%) implmented.

 * [x] [_mm_movepi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movepi16_mask&techs=AVX_512) (in cmpneq.h)
 * [x] [_mm256_movepi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movepi16_mask&techs=AVX_512) (in cmpneq.h)
 * [x] [_mm512_movepi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_movepi16_mask&techs=AVX_512) (in cmple.h)

## movepi32

3 of 3 (100.00%) implmented.

 * [x] [_mm_movepi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movepi32_mask&techs=AVX_512) (in cmpneq.h)
 * [x] [_mm256_movepi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movepi32_mask&techs=AVX_512) (in cmpneq.h)
 * [x] [_mm512_movepi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_movepi32_mask&techs=AVX_512) (in cmple.h)

## movepi64

3 of 3 (100.00%) implmented.

 * [x] [_mm_movepi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movepi64_mask&techs=AVX_512) (in cmpneq.h)
 * [x] [_mm256_movepi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movepi64_mask&techs=AVX_512) (in cmpneq.h)
 * [x] [_mm512_movepi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_movepi64_mask&techs=AVX_512) (in cmple.h)

## movepi8

3 of 3 (100.00%) implmented.

 * [x] [_mm_movepi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movepi8_mask&techs=AVX_512) (in cmpneq.h)
 * [x] [_mm256_movepi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movepi8_mask&techs=AVX_512) (in cmpneq.h)
 * [x] [_mm512_movepi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_movepi8_mask&techs=AVX_512) (in cmplt.h)

## movm

12 of 12 (100.00%) implmented.

 * [x] [_mm_movm_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movm_epi8&techs=AVX_512)
 * [x] [_mm_movm_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movm_epi16&techs=AVX_512)
 * [x] [_mm_movm_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movm_epi32&techs=AVX_512)
 * [x] [_mm_movm_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movm_epi64&techs=AVX_512)
 * [x] [_mm256_movm_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movm_epi8&techs=AVX_512)
 * [x] [_mm256_movm_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movm_epi16&techs=AVX_512)
 * [x] [_mm256_movm_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movm_epi32&techs=AVX_512)
 * [x] [_mm256_movm_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movm_epi64&techs=AVX_512)
 * [x] [_mm512_movm_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_movm_epi8&techs=AVX_512)
 * [x] [_mm512_movm_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_movm_epi16&techs=AVX_512)
 * [x] [_mm512_movm_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_movm_epi32&techs=AVX_512)
 * [x] [_mm512_movm_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_movm_epi64&techs=AVX_512)

## mul

8 of 28 (28.57%) implmented.

 * [ ] [_mm_mask_mul_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mul_pd&techs=AVX_512)
 * [ ] [_mm_maskz_mul_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mul_pd&techs=AVX_512)
 * [ ] [_mm_mask_mul_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mul_ps&techs=AVX_512)
 * [ ] [_mm_maskz_mul_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mul_ps&techs=AVX_512)
 * [ ] [_mm_mask_mul_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mul_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_mul_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mul_epi32&techs=AVX_512)
 * [ ] [_mm_mask_mul_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mul_epu32&techs=AVX_512)
 * [ ] [_mm_maskz_mul_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mul_epu32&techs=AVX_512)
 * [ ] [_mm_mask_mul_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mul_sd&techs=AVX_512)
 * [ ] [_mm_maskz_mul_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mul_sd&techs=AVX_512)
 * [ ] [_mm_mask_mul_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mul_ss&techs=AVX_512)
 * [ ] [_mm_maskz_mul_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mul_ss&techs=AVX_512)
 * [ ] [_mm256_mask_mul_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mul_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_mul_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mul_pd&techs=AVX_512)
 * [ ] [_mm256_mask_mul_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mul_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_mul_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mul_ps&techs=AVX_512)
 * [ ] [_mm256_mask_mul_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mul_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_mul_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mul_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_mul_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mul_epu32&techs=AVX_512)
 * [ ] [_mm256_maskz_mul_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mul_epu32&techs=AVX_512)
 * [x] [_mm512_maskz_mul_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mul_pd&techs=AVX_512)
 * [x] [_mm512_maskz_mul_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mul_ps&techs=AVX_512)
 * [x] [_mm512_mul_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mul_epi32&techs=AVX_512)
 * [x] [_mm512_mask_mul_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_mul_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_mul_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mul_epi32&techs=AVX_512)
 * [x] [_mm512_mul_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mul_epu32&techs=AVX_512)
 * [x] [_mm512_mask_mul_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_mul_epu32&techs=AVX_512)
 * [x] [_mm512_maskz_mul_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mul_epu32&techs=AVX_512)

## mul_round

0 of 8 (0.00%) implmented.

 * [ ] [_mm_mul_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_mul_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mul_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_mul_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mul_round_sd&techs=AVX_512)
 * [ ] [_mm_mul_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_mul_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mul_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_mul_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mul_round_ss&techs=AVX_512)
 * [ ] [_mm512_maskz_mul_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mul_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_mul_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mul_round_ps&techs=AVX_512)

## mulhi

1 of 14 (7.14%) implmented.

 * [ ] [_mm_mask_mulhi_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mulhi_epu16&techs=AVX_512)
 * [ ] [_mm_maskz_mulhi_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mulhi_epu16&techs=AVX_512)
 * [ ] [_mm_mask_mulhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mulhi_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_mulhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mulhi_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_mulhi_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mulhi_epu16&techs=AVX_512)
 * [ ] [_mm256_maskz_mulhi_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mulhi_epu16&techs=AVX_512)
 * [ ] [_mm256_mask_mulhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mulhi_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_mulhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mulhi_epi16&techs=AVX_512)
 * [ ] [_mm512_mulhi_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mulhi_epu16&techs=AVX_512)
 * [ ] [_mm512_mask_mulhi_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_mulhi_epu16&techs=AVX_512)
 * [ ] [_mm512_maskz_mulhi_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mulhi_epu16&techs=AVX_512)
 * [x] [_mm512_mulhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mulhi_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_mulhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_mulhi_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_mulhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mulhi_epi16&techs=AVX_512)

## mulhrs

1 of 7 (14.29%) implmented.

 * [ ] [_mm_mask_mulhrs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mulhrs_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_mulhrs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mulhrs_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_mulhrs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mulhrs_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_mulhrs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mulhrs_epi16&techs=AVX_512)
 * [x] [_mm512_mulhrs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mulhrs_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_mulhrs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_mulhrs_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_mulhrs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mulhrs_epi16&techs=AVX_512)

## mullo

5 of 21 (23.81%) implmented.

 * [ ] [_mm_mask_mullo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mullo_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_mullo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mullo_epi16&techs=AVX_512)
 * [ ] [_mm_mullo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mullo_epi64&techs=AVX_512)
 * [ ] [_mm_mask_mullo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mullo_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_mullo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mullo_epi64&techs=AVX_512)
 * [ ] [_mm_mask_mullo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_mullo_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_mullo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mullo_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_mullo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mullo_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_mullo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mullo_epi16&techs=AVX_512)
 * [ ] [_mm256_mullo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mullo_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_mullo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mullo_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_mullo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mullo_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_mullo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_mullo_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_mullo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_mullo_epi32&techs=AVX_512)
 * [x] [_mm512_mullo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mullo_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_mullo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_mullo_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_mullo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mullo_epi16&techs=AVX_512)
 * [x] [_mm512_mullo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mullo_epi64&techs=AVX_512)
 * [x] [_mm512_mask_mullo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_mullo_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_mullo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mullo_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_mullo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_mullo_epi32&techs=AVX_512)

## mullox

0 of 2 (0.00%) implmented.

 * [ ] [_mm512_mullox_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mullox_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_mullox_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_mullox_epi64&techs=AVX_512)

## multishift_epi64

0 of 9 (0.00%) implmented.

 * [ ] [_mm_multishift_epi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_multishift_epi64_epi8&techs=AVX_512)
 * [ ] [_mm_mask_multishift_epi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_multishift_epi64_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_multishift_epi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_multishift_epi64_epi8&techs=AVX_512)
 * [ ] [_mm256_multishift_epi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_multishift_epi64_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_multishift_epi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_multishift_epi64_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_multishift_epi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_multishift_epi64_epi8&techs=AVX_512)
 * [ ] [_mm512_multishift_epi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_multishift_epi64_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_multishift_epi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_multishift_epi64_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_multishift_epi64_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_multishift_epi64_epi8&techs=AVX_512)

## or

8 of 28 (28.57%) implmented.

 * [ ] [_mm_mask_or_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_or_pd&techs=AVX_512)
 * [ ] [_mm_maskz_or_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_or_pd&techs=AVX_512)
 * [ ] [_mm_mask_or_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_or_ps&techs=AVX_512)
 * [ ] [_mm_maskz_or_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_or_ps&techs=AVX_512)
 * [ ] [_mm_mask_or_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_or_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_or_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_or_epi32&techs=AVX_512)
 * [ ] [_mm_or_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_or_epi64&techs=AVX_512)
 * [ ] [_mm_mask_or_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_or_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_or_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_or_epi64&techs=AVX_512)
 * [ ] [_mm_or_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_or_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_or_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_or_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_or_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_or_pd&techs=AVX_512)
 * [ ] [_mm256_mask_or_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_or_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_or_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_or_ps&techs=AVX_512)
 * [ ] [_mm256_mask_or_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_or_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_or_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_or_epi32&techs=AVX_512)
 * [ ] [_mm256_or_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_or_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_or_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_or_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_or_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_or_epi64&techs=AVX_512)
 * [ ] [_mm256_or_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_or_epi32&techs=AVX_512)
 * [x] [_mm512_or_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_or_pd&techs=AVX_512)
 * [x] [_mm512_mask_or_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_or_pd&techs=AVX_512)
 * [x] [_mm512_maskz_or_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_or_pd&techs=AVX_512)
 * [x] [_mm512_or_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_or_ps&techs=AVX_512)
 * [x] [_mm512_mask_or_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_or_ps&techs=AVX_512)
 * [x] [_mm512_maskz_or_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_or_ps&techs=AVX_512)
 * [x] [_mm512_maskz_or_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_or_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_or_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_or_epi64&techs=AVX_512)

## packs

2 of 14 (14.29%) implmented.

 * [ ] [_mm_mask_packs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_packs_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_packs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_packs_epi32&techs=AVX_512)
 * [ ] [_mm_mask_packs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_packs_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_packs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_packs_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_packs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_packs_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_packs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_packs_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_packs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_packs_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_packs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_packs_epi16&techs=AVX_512)
 * [x] [_mm512_packs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_packs_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_packs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_packs_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_packs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_packs_epi32&techs=AVX_512)
 * [x] [_mm512_packs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_packs_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_packs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_packs_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_packs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_packs_epi16&techs=AVX_512)

## packus

2 of 14 (14.29%) implmented.

 * [ ] [_mm_mask_packus_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_packus_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_packus_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_packus_epi32&techs=AVX_512)
 * [ ] [_mm_mask_packus_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_packus_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_packus_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_packus_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_packus_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_packus_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_packus_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_packus_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_packus_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_packus_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_packus_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_packus_epi16&techs=AVX_512)
 * [x] [_mm512_packus_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_packus_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_packus_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_packus_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_packus_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_packus_epi32&techs=AVX_512)
 * [x] [_mm512_packus_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_packus_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_packus_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_packus_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_packus_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_packus_epi16&techs=AVX_512)

## permute

0 of 14 (0.00%) implmented.

 * [ ] [_mm_mask_permute_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_permute_pd&techs=AVX_512)
 * [ ] [_mm_maskz_permute_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_permute_pd&techs=AVX_512)
 * [ ] [_mm_mask_permute_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_permute_ps&techs=AVX_512)
 * [ ] [_mm_maskz_permute_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_permute_ps&techs=AVX_512)
 * [ ] [_mm256_mask_permute_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permute_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_permute_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permute_pd&techs=AVX_512)
 * [ ] [_mm256_mask_permute_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permute_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_permute_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permute_ps&techs=AVX_512)
 * [ ] [_mm512_permute_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permute_pd&techs=AVX_512)
 * [ ] [_mm512_mask_permute_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permute_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_permute_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permute_pd&techs=AVX_512)
 * [ ] [_mm512_permute_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permute_ps&techs=AVX_512)
 * [ ] [_mm512_mask_permute_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permute_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_permute_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permute_ps&techs=AVX_512)

## permutevar

0 of 14 (0.00%) implmented.

 * [ ] [_mm_mask_permutevar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_permutevar_pd&techs=AVX_512)
 * [ ] [_mm_maskz_permutevar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_permutevar_pd&techs=AVX_512)
 * [ ] [_mm_mask_permutevar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_permutevar_ps&techs=AVX_512)
 * [ ] [_mm_maskz_permutevar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_permutevar_ps&techs=AVX_512)
 * [ ] [_mm256_mask_permutevar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutevar_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_permutevar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutevar_pd&techs=AVX_512)
 * [ ] [_mm256_mask_permutevar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutevar_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_permutevar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutevar_ps&techs=AVX_512)
 * [ ] [_mm512_permutevar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutevar_pd&techs=AVX_512)
 * [ ] [_mm512_mask_permutevar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutevar_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_permutevar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutevar_pd&techs=AVX_512)
 * [ ] [_mm512_permutevar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutevar_ps&techs=AVX_512)
 * [ ] [_mm512_mask_permutevar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutevar_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_permutevar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutevar_ps&techs=AVX_512)

## permutex

0 of 12 (0.00%) implmented.

 * [ ] [_mm256_permutex_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutex_pd&techs=AVX_512)
 * [ ] [_mm256_mask_permutex_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutex_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_permutex_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutex_pd&techs=AVX_512)
 * [ ] [_mm256_permutex_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutex_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_permutex_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutex_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_permutex_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutex_epi64&techs=AVX_512)
 * [ ] [_mm512_permutex_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutex_pd&techs=AVX_512)
 * [ ] [_mm512_mask_permutex_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutex_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_permutex_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutex_pd&techs=AVX_512)
 * [ ] [_mm512_permutex_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutex_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_permutex_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutex_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_permutex_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutex_epi64&techs=AVX_512)

## permutex2var

72 of 72 (100.00%) implmented.

 * [x] [_mm_permutex2var_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permutex2var_epi16&techs=AVX_512)
 * [x] [_mm_mask_permutex2var_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_permutex2var_epi16&techs=AVX_512)
 * [x] [_mm_mask2_permutex2var_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask2_permutex2var_epi16&techs=AVX_512)
 * [x] [_mm_maskz_permutex2var_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_permutex2var_epi16&techs=AVX_512)
 * [x] [_mm_permutex2var_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permutex2var_epi32&techs=AVX_512)
 * [x] [_mm_mask_permutex2var_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_permutex2var_epi32&techs=AVX_512)
 * [x] [_mm_mask2_permutex2var_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask2_permutex2var_epi32&techs=AVX_512)
 * [x] [_mm_maskz_permutex2var_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_permutex2var_epi32&techs=AVX_512)
 * [x] [_mm_permutex2var_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permutex2var_pd&techs=AVX_512)
 * [x] [_mm_mask_permutex2var_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_permutex2var_pd&techs=AVX_512)
 * [x] [_mm_mask2_permutex2var_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask2_permutex2var_pd&techs=AVX_512)
 * [x] [_mm_maskz_permutex2var_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_permutex2var_pd&techs=AVX_512)
 * [x] [_mm_permutex2var_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permutex2var_ps&techs=AVX_512)
 * [x] [_mm_mask_permutex2var_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_permutex2var_ps&techs=AVX_512)
 * [x] [_mm_mask2_permutex2var_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask2_permutex2var_ps&techs=AVX_512)
 * [x] [_mm_maskz_permutex2var_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_permutex2var_ps&techs=AVX_512)
 * [x] [_mm_permutex2var_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permutex2var_epi64&techs=AVX_512)
 * [x] [_mm_mask_permutex2var_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_permutex2var_epi64&techs=AVX_512)
 * [x] [_mm_mask2_permutex2var_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask2_permutex2var_epi64&techs=AVX_512)
 * [x] [_mm_maskz_permutex2var_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_permutex2var_epi64&techs=AVX_512)
 * [x] [_mm_permutex2var_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permutex2var_epi8&techs=AVX_512)
 * [x] [_mm_mask_permutex2var_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_permutex2var_epi8&techs=AVX_512)
 * [x] [_mm_mask2_permutex2var_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask2_permutex2var_epi8&techs=AVX_512)
 * [x] [_mm_maskz_permutex2var_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_permutex2var_epi8&techs=AVX_512)
 * [x] [_mm256_permutex2var_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutex2var_epi16&techs=AVX_512)
 * [x] [_mm256_mask_permutex2var_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutex2var_epi16&techs=AVX_512)
 * [x] [_mm256_mask2_permutex2var_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask2_permutex2var_epi16&techs=AVX_512)
 * [x] [_mm256_maskz_permutex2var_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutex2var_epi16&techs=AVX_512)
 * [x] [_mm256_permutex2var_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutex2var_epi32&techs=AVX_512)
 * [x] [_mm256_mask_permutex2var_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutex2var_epi32&techs=AVX_512)
 * [x] [_mm256_mask2_permutex2var_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask2_permutex2var_epi32&techs=AVX_512)
 * [x] [_mm256_maskz_permutex2var_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutex2var_epi32&techs=AVX_512)
 * [x] [_mm256_permutex2var_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutex2var_pd&techs=AVX_512)
 * [x] [_mm256_mask_permutex2var_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutex2var_pd&techs=AVX_512)
 * [x] [_mm256_mask2_permutex2var_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask2_permutex2var_pd&techs=AVX_512)
 * [x] [_mm256_maskz_permutex2var_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutex2var_pd&techs=AVX_512)
 * [x] [_mm256_permutex2var_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutex2var_ps&techs=AVX_512)
 * [x] [_mm256_mask_permutex2var_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutex2var_ps&techs=AVX_512)
 * [x] [_mm256_mask2_permutex2var_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask2_permutex2var_ps&techs=AVX_512)
 * [x] [_mm256_maskz_permutex2var_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutex2var_ps&techs=AVX_512)
 * [x] [_mm256_permutex2var_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutex2var_epi64&techs=AVX_512)
 * [x] [_mm256_mask_permutex2var_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutex2var_epi64&techs=AVX_512)
 * [x] [_mm256_mask2_permutex2var_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask2_permutex2var_epi64&techs=AVX_512)
 * [x] [_mm256_maskz_permutex2var_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutex2var_epi64&techs=AVX_512)
 * [x] [_mm256_permutex2var_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutex2var_epi8&techs=AVX_512)
 * [x] [_mm256_mask_permutex2var_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutex2var_epi8&techs=AVX_512)
 * [x] [_mm256_mask2_permutex2var_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask2_permutex2var_epi8&techs=AVX_512)
 * [x] [_mm256_maskz_permutex2var_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutex2var_epi8&techs=AVX_512)
 * [x] [_mm512_permutex2var_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutex2var_epi16&techs=AVX_512)
 * [x] [_mm512_mask_permutex2var_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutex2var_epi16&techs=AVX_512)
 * [x] [_mm512_mask2_permutex2var_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask2_permutex2var_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_permutex2var_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutex2var_epi16&techs=AVX_512)
 * [x] [_mm512_permutex2var_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutex2var_epi32&techs=AVX_512)
 * [x] [_mm512_mask_permutex2var_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutex2var_epi32&techs=AVX_512)
 * [x] [_mm512_mask2_permutex2var_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask2_permutex2var_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_permutex2var_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutex2var_epi32&techs=AVX_512)
 * [x] [_mm512_permutex2var_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutex2var_pd&techs=AVX_512)
 * [x] [_mm512_mask_permutex2var_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutex2var_pd&techs=AVX_512)
 * [x] [_mm512_mask2_permutex2var_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask2_permutex2var_pd&techs=AVX_512)
 * [x] [_mm512_maskz_permutex2var_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutex2var_pd&techs=AVX_512)
 * [x] [_mm512_permutex2var_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutex2var_ps&techs=AVX_512)
 * [x] [_mm512_mask_permutex2var_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutex2var_ps&techs=AVX_512)
 * [x] [_mm512_mask2_permutex2var_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask2_permutex2var_ps&techs=AVX_512)
 * [x] [_mm512_maskz_permutex2var_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutex2var_ps&techs=AVX_512)
 * [x] [_mm512_permutex2var_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutex2var_epi64&techs=AVX_512)
 * [x] [_mm512_mask_permutex2var_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutex2var_epi64&techs=AVX_512)
 * [x] [_mm512_mask2_permutex2var_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask2_permutex2var_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_permutex2var_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutex2var_epi64&techs=AVX_512)
 * [x] [_mm512_permutex2var_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutex2var_epi8&techs=AVX_512)
 * [x] [_mm512_mask_permutex2var_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutex2var_epi8&techs=AVX_512)
 * [x] [_mm512_mask2_permutex2var_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask2_permutex2var_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_permutex2var_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutex2var_epi8&techs=AVX_512)

## permutexvar

42 of 42 (100.00%) implmented.

 * [x] [_mm_permutexvar_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permutexvar_epi16&techs=AVX_512)
 * [x] [_mm_mask_permutexvar_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_permutexvar_epi16&techs=AVX_512)
 * [x] [_mm_maskz_permutexvar_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_permutexvar_epi16&techs=AVX_512)
 * [x] [_mm_permutexvar_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permutexvar_epi8&techs=AVX_512)
 * [x] [_mm_mask_permutexvar_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_permutexvar_epi8&techs=AVX_512)
 * [x] [_mm_maskz_permutexvar_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_permutexvar_epi8&techs=AVX_512)
 * [x] [_mm256_permutexvar_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutexvar_epi16&techs=AVX_512)
 * [x] [_mm256_mask_permutexvar_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutexvar_epi16&techs=AVX_512)
 * [x] [_mm256_maskz_permutexvar_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutexvar_epi16&techs=AVX_512)
 * [x] [_mm256_permutexvar_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutexvar_epi32&techs=AVX_512)
 * [x] [_mm256_mask_permutexvar_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutexvar_epi32&techs=AVX_512)
 * [x] [_mm256_maskz_permutexvar_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutexvar_epi32&techs=AVX_512)
 * [x] [_mm256_permutexvar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutexvar_pd&techs=AVX_512)
 * [x] [_mm256_mask_permutexvar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutexvar_pd&techs=AVX_512)
 * [x] [_mm256_maskz_permutexvar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutexvar_pd&techs=AVX_512)
 * [x] [_mm256_permutexvar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutexvar_ps&techs=AVX_512)
 * [x] [_mm256_mask_permutexvar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutexvar_ps&techs=AVX_512)
 * [x] [_mm256_maskz_permutexvar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutexvar_ps&techs=AVX_512)
 * [x] [_mm256_permutexvar_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutexvar_epi64&techs=AVX_512)
 * [x] [_mm256_mask_permutexvar_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutexvar_epi64&techs=AVX_512)
 * [x] [_mm256_maskz_permutexvar_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutexvar_epi64&techs=AVX_512)
 * [x] [_mm256_permutexvar_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutexvar_epi8&techs=AVX_512)
 * [x] [_mm256_mask_permutexvar_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_permutexvar_epi8&techs=AVX_512)
 * [x] [_mm256_maskz_permutexvar_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_permutexvar_epi8&techs=AVX_512)
 * [x] [_mm512_permutexvar_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutexvar_epi16&techs=AVX_512)
 * [x] [_mm512_mask_permutexvar_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutexvar_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_permutexvar_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutexvar_epi16&techs=AVX_512)
 * [x] [_mm512_permutexvar_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutexvar_epi32&techs=AVX_512)
 * [x] [_mm512_mask_permutexvar_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutexvar_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_permutexvar_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutexvar_epi32&techs=AVX_512)
 * [x] [_mm512_permutexvar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutexvar_pd&techs=AVX_512)
 * [x] [_mm512_mask_permutexvar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutexvar_pd&techs=AVX_512)
 * [x] [_mm512_maskz_permutexvar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutexvar_pd&techs=AVX_512)
 * [x] [_mm512_permutexvar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutexvar_ps&techs=AVX_512)
 * [x] [_mm512_mask_permutexvar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutexvar_ps&techs=AVX_512)
 * [x] [_mm512_maskz_permutexvar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutexvar_ps&techs=AVX_512)
 * [x] [_mm512_permutexvar_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutexvar_epi64&techs=AVX_512)
 * [x] [_mm512_mask_permutexvar_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutexvar_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_permutexvar_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutexvar_epi64&techs=AVX_512)
 * [x] [_mm512_permutexvar_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_permutexvar_epi8&techs=AVX_512)
 * [x] [_mm512_mask_permutexvar_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_permutexvar_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_permutexvar_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_permutexvar_epi8&techs=AVX_512)

## popcnt

0 of 36 (0.00%) implmented.

 * [ ] [_mm_popcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_popcnt_epi64&techs=AVX_512)
 * [ ] [_mm_mask_popcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_popcnt_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_popcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_popcnt_epi64&techs=AVX_512)
 * [ ] [_mm_popcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_popcnt_epi32&techs=AVX_512)
 * [ ] [_mm_mask_popcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_popcnt_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_popcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_popcnt_epi32&techs=AVX_512)
 * [ ] [_mm_popcnt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_popcnt_epi16&techs=AVX_512)
 * [ ] [_mm_mask_popcnt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_popcnt_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_popcnt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_popcnt_epi16&techs=AVX_512)
 * [ ] [_mm_popcnt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_popcnt_epi8&techs=AVX_512)
 * [ ] [_mm_mask_popcnt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_popcnt_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_popcnt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_popcnt_epi8&techs=AVX_512)
 * [ ] [_mm256_popcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_popcnt_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_popcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_popcnt_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_popcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_popcnt_epi64&techs=AVX_512)
 * [ ] [_mm256_popcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_popcnt_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_popcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_popcnt_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_popcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_popcnt_epi32&techs=AVX_512)
 * [ ] [_mm256_popcnt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_popcnt_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_popcnt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_popcnt_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_popcnt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_popcnt_epi16&techs=AVX_512)
 * [ ] [_mm256_popcnt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_popcnt_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_popcnt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_popcnt_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_popcnt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_popcnt_epi8&techs=AVX_512)
 * [ ] [_mm512_popcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_popcnt_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_popcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_popcnt_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_popcnt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_popcnt_epi32&techs=AVX_512)
 * [ ] [_mm512_popcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_popcnt_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_popcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_popcnt_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_popcnt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_popcnt_epi64&techs=AVX_512)
 * [ ] [_mm512_popcnt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_popcnt_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_popcnt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_popcnt_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_popcnt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_popcnt_epi16&techs=AVX_512)
 * [ ] [_mm512_popcnt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_popcnt_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_popcnt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_popcnt_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_popcnt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_popcnt_epi8&techs=AVX_512)

## prefetch_i32gather

0 of 2 (0.00%) implmented.

 * [ ] [_mm512_prefetch_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_prefetch_i32gather_pd&techs=AVX_512)
 * [ ] [_mm512_mask_prefetch_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_prefetch_i32gather_pd&techs=AVX_512)

## prefetch_i32scatter

0 of 2 (0.00%) implmented.

 * [ ] [_mm512_prefetch_i32scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_prefetch_i32scatter_pd&techs=AVX_512)
 * [ ] [_mm512_mask_prefetch_i32scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_prefetch_i32scatter_pd&techs=AVX_512)

## prefetch_i64gather

0 of 4 (0.00%) implmented.

 * [ ] [_mm512_prefetch_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_prefetch_i64gather_ps&techs=AVX_512)
 * [ ] [_mm512_mask_prefetch_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_prefetch_i64gather_ps&techs=AVX_512)
 * [ ] [_mm512_prefetch_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_prefetch_i64gather_pd&techs=AVX_512)
 * [ ] [_mm512_mask_prefetch_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_prefetch_i64gather_pd&techs=AVX_512)

## prefetch_i64scatter

0 of 4 (0.00%) implmented.

 * [ ] [_mm512_prefetch_i64scatter_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_prefetch_i64scatter_ps&techs=AVX_512)
 * [ ] [_mm512_mask_prefetch_i64scatter_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_prefetch_i64scatter_ps&techs=AVX_512)
 * [ ] [_mm512_prefetch_i64scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_prefetch_i64scatter_pd&techs=AVX_512)
 * [ ] [_mm512_mask_prefetch_i64scatter_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_prefetch_i64scatter_pd&techs=AVX_512)

## range

22 of 22 (100.00%) implmented.

 * [x] [_mm_range_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_range_pd&techs=AVX_512)
 * [x] [_mm_mask_range_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_range_pd&techs=AVX_512)
 * [x] [_mm_maskz_range_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_range_pd&techs=AVX_512)
 * [x] [_mm_range_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_range_ps&techs=AVX_512)
 * [x] [_mm_mask_range_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_range_ps&techs=AVX_512)
 * [x] [_mm_maskz_range_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_range_ps&techs=AVX_512)
 * [x] [_mm_mask_range_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_range_sd&techs=AVX_512)
 * [x] [_mm_maskz_range_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_range_sd&techs=AVX_512)
 * [x] [_mm_mask_range_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_range_ss&techs=AVX_512)
 * [x] [_mm_maskz_range_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_range_ss&techs=AVX_512)
 * [x] [_mm256_range_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_range_pd&techs=AVX_512)
 * [x] [_mm256_mask_range_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_range_pd&techs=AVX_512)
 * [x] [_mm256_maskz_range_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_range_pd&techs=AVX_512)
 * [x] [_mm256_range_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_range_ps&techs=AVX_512)
 * [x] [_mm256_mask_range_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_range_ps&techs=AVX_512)
 * [x] [_mm256_maskz_range_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_range_ps&techs=AVX_512)
 * [x] [_mm512_range_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_range_pd&techs=AVX_512)
 * [x] [_mm512_mask_range_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_range_pd&techs=AVX_512)
 * [x] [_mm512_maskz_range_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_range_pd&techs=AVX_512)
 * [x] [_mm512_range_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_range_ps&techs=AVX_512)
 * [x] [_mm512_mask_range_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_range_ps&techs=AVX_512)
 * [x] [_mm512_maskz_range_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_range_ps&techs=AVX_512)

## range_round

12 of 12 (100.00%) implmented.

 * [x] [_mm_range_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_range_round_sd&techs=AVX_512) (in range.h)
 * [x] [_mm_mask_range_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_range_round_sd&techs=AVX_512) (in range.h)
 * [x] [_mm_maskz_range_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_range_round_sd&techs=AVX_512) (in range.h)
 * [x] [_mm_range_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_range_round_ss&techs=AVX_512) (in range.h)
 * [x] [_mm_mask_range_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_range_round_ss&techs=AVX_512) (in range.h)
 * [x] [_mm_maskz_range_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_range_round_ss&techs=AVX_512) (in range.h)
 * [x] [_mm512_range_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_range_round_pd&techs=AVX_512) (in range.h)
 * [x] [_mm512_mask_range_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_range_round_pd&techs=AVX_512) (in range.h)
 * [x] [_mm512_maskz_range_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_range_round_pd&techs=AVX_512) (in range.h)
 * [x] [_mm512_range_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_range_round_ps&techs=AVX_512) (in range.h)
 * [x] [_mm512_mask_range_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_range_round_ps&techs=AVX_512) (in range.h)
 * [x] [_mm512_maskz_range_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_range_round_ps&techs=AVX_512) (in range.h)

## rcp14

0 of 24 (0.00%) implmented.

 * [ ] [_mm_rcp14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rcp14_pd&techs=AVX_512)
 * [ ] [_mm_mask_rcp14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rcp14_pd&techs=AVX_512)
 * [ ] [_mm_maskz_rcp14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rcp14_pd&techs=AVX_512)
 * [ ] [_mm_rcp14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rcp14_ps&techs=AVX_512)
 * [ ] [_mm_mask_rcp14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rcp14_ps&techs=AVX_512)
 * [ ] [_mm_maskz_rcp14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rcp14_ps&techs=AVX_512)
 * [ ] [_mm_rcp14_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rcp14_sd&techs=AVX_512)
 * [ ] [_mm_mask_rcp14_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rcp14_sd&techs=AVX_512)
 * [ ] [_mm_maskz_rcp14_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rcp14_sd&techs=AVX_512)
 * [ ] [_mm_rcp14_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rcp14_ss&techs=AVX_512)
 * [ ] [_mm_mask_rcp14_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rcp14_ss&techs=AVX_512)
 * [ ] [_mm_maskz_rcp14_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rcp14_ss&techs=AVX_512)
 * [ ] [_mm256_rcp14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_rcp14_pd&techs=AVX_512)
 * [ ] [_mm256_mask_rcp14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_rcp14_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_rcp14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_rcp14_pd&techs=AVX_512)
 * [ ] [_mm256_rcp14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_rcp14_ps&techs=AVX_512)
 * [ ] [_mm256_mask_rcp14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_rcp14_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_rcp14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_rcp14_ps&techs=AVX_512)
 * [ ] [_mm512_rcp14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rcp14_pd&techs=AVX_512)
 * [ ] [_mm512_mask_rcp14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rcp14_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_rcp14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rcp14_pd&techs=AVX_512)
 * [ ] [_mm512_rcp14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rcp14_ps&techs=AVX_512)
 * [ ] [_mm512_mask_rcp14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rcp14_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_rcp14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rcp14_ps&techs=AVX_512)

## rcp28

0 of 12 (0.00%) implmented.

 * [ ] [_mm_rcp28_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rcp28_sd&techs=AVX_512)
 * [ ] [_mm_mask_rcp28_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rcp28_sd&techs=AVX_512)
 * [ ] [_mm_maskz_rcp28_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rcp28_sd&techs=AVX_512)
 * [ ] [_mm_rcp28_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rcp28_ss&techs=AVX_512)
 * [ ] [_mm_mask_rcp28_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rcp28_ss&techs=AVX_512)
 * [ ] [_mm_maskz_rcp28_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rcp28_ss&techs=AVX_512)
 * [ ] [_mm512_rcp28_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rcp28_ps&techs=AVX_512)
 * [ ] [_mm512_mask_rcp28_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rcp28_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_rcp28_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rcp28_ps&techs=AVX_512)
 * [ ] [_mm512_rcp28_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rcp28_pd&techs=AVX_512)
 * [ ] [_mm512_mask_rcp28_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rcp28_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_rcp28_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rcp28_pd&techs=AVX_512)

## rcp28_round

0 of 12 (0.00%) implmented.

 * [ ] [_mm_rcp28_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rcp28_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_rcp28_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rcp28_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_rcp28_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rcp28_round_sd&techs=AVX_512)
 * [ ] [_mm_rcp28_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rcp28_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_rcp28_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rcp28_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_rcp28_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rcp28_round_ss&techs=AVX_512)
 * [ ] [_mm512_rcp28_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rcp28_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_rcp28_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rcp28_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_rcp28_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rcp28_round_ps&techs=AVX_512)
 * [ ] [_mm512_rcp28_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rcp28_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_rcp28_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rcp28_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_rcp28_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rcp28_round_pd&techs=AVX_512)

## reduce

0 of 24 (0.00%) implmented.

 * [ ] [_mm_reduce_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_reduce_pd&techs=AVX_512)
 * [ ] [_mm_mask_reduce_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_reduce_pd&techs=AVX_512)
 * [ ] [_mm_maskz_reduce_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_reduce_pd&techs=AVX_512)
 * [ ] [_mm_reduce_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_reduce_ps&techs=AVX_512)
 * [ ] [_mm_mask_reduce_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_reduce_ps&techs=AVX_512)
 * [ ] [_mm_maskz_reduce_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_reduce_ps&techs=AVX_512)
 * [ ] [_mm_reduce_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_reduce_sd&techs=AVX_512)
 * [ ] [_mm_mask_reduce_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_reduce_sd&techs=AVX_512)
 * [ ] [_mm_maskz_reduce_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_reduce_sd&techs=AVX_512)
 * [ ] [_mm_reduce_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_reduce_ss&techs=AVX_512)
 * [ ] [_mm_mask_reduce_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_reduce_ss&techs=AVX_512)
 * [ ] [_mm_maskz_reduce_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_reduce_ss&techs=AVX_512)
 * [ ] [_mm256_reduce_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_reduce_pd&techs=AVX_512)
 * [ ] [_mm256_mask_reduce_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_reduce_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_reduce_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_reduce_pd&techs=AVX_512)
 * [ ] [_mm256_reduce_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_reduce_ps&techs=AVX_512)
 * [ ] [_mm256_mask_reduce_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_reduce_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_reduce_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_reduce_ps&techs=AVX_512)
 * [ ] [_mm512_reduce_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_reduce_pd&techs=AVX_512)
 * [ ] [_mm512_mask_reduce_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_reduce_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_reduce_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_reduce_pd&techs=AVX_512)
 * [ ] [_mm512_reduce_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_reduce_ps&techs=AVX_512)
 * [ ] [_mm512_mask_reduce_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_reduce_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_reduce_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_reduce_ps&techs=AVX_512)

## reduce_round

0 of 12 (0.00%) implmented.

 * [ ] [_mm_reduce_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_reduce_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_reduce_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_reduce_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_reduce_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_reduce_round_sd&techs=AVX_512)
 * [ ] [_mm_reduce_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_reduce_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_reduce_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_reduce_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_reduce_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_reduce_round_ss&techs=AVX_512)
 * [ ] [_mm512_reduce_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_reduce_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_reduce_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_reduce_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_reduce_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_reduce_round_pd&techs=AVX_512)
 * [ ] [_mm512_reduce_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_reduce_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_reduce_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_reduce_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_reduce_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_reduce_round_ps&techs=AVX_512)

## rol

0 of 18 (0.00%) implmented.

 * [ ] [_mm_rol_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rol_epi32&techs=AVX_512)
 * [ ] [_mm_mask_rol_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rol_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_rol_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rol_epi32&techs=AVX_512)
 * [ ] [_mm_rol_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rol_epi64&techs=AVX_512)
 * [ ] [_mm_mask_rol_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rol_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_rol_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rol_epi64&techs=AVX_512)
 * [ ] [_mm256_rol_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_rol_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_rol_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_rol_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_rol_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_rol_epi32&techs=AVX_512)
 * [ ] [_mm256_rol_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_rol_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_rol_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_rol_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_rol_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_rol_epi64&techs=AVX_512)
 * [ ] [_mm512_rol_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rol_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_rol_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rol_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_rol_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rol_epi32&techs=AVX_512)
 * [ ] [_mm512_rol_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rol_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_rol_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rol_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_rol_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rol_epi64&techs=AVX_512)

## rolv

0 of 18 (0.00%) implmented.

 * [ ] [_mm_rolv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rolv_epi32&techs=AVX_512)
 * [ ] [_mm_mask_rolv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rolv_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_rolv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rolv_epi32&techs=AVX_512)
 * [ ] [_mm_rolv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rolv_epi64&techs=AVX_512)
 * [ ] [_mm_mask_rolv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rolv_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_rolv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rolv_epi64&techs=AVX_512)
 * [ ] [_mm256_rolv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_rolv_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_rolv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_rolv_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_rolv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_rolv_epi32&techs=AVX_512)
 * [ ] [_mm256_rolv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_rolv_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_rolv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_rolv_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_rolv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_rolv_epi64&techs=AVX_512)
 * [ ] [_mm512_rolv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rolv_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_rolv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rolv_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_rolv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rolv_epi32&techs=AVX_512)
 * [ ] [_mm512_rolv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rolv_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_rolv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rolv_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_rolv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rolv_epi64&techs=AVX_512)

## ror

0 of 18 (0.00%) implmented.

 * [ ] [_mm_ror_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ror_epi32&techs=AVX_512)
 * [ ] [_mm_mask_ror_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_ror_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_ror_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_ror_epi32&techs=AVX_512)
 * [ ] [_mm_ror_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ror_epi64&techs=AVX_512)
 * [ ] [_mm_mask_ror_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_ror_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_ror_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_ror_epi64&techs=AVX_512)
 * [ ] [_mm256_ror_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_ror_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_ror_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_ror_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_ror_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_ror_epi32&techs=AVX_512)
 * [ ] [_mm256_ror_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_ror_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_ror_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_ror_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_ror_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_ror_epi64&techs=AVX_512)
 * [ ] [_mm512_ror_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_ror_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_ror_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_ror_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_ror_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_ror_epi32&techs=AVX_512)
 * [ ] [_mm512_ror_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_ror_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_ror_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_ror_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_ror_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_ror_epi64&techs=AVX_512)

## rorv

0 of 18 (0.00%) implmented.

 * [ ] [_mm_rorv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rorv_epi32&techs=AVX_512)
 * [ ] [_mm_mask_rorv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rorv_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_rorv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rorv_epi32&techs=AVX_512)
 * [ ] [_mm_rorv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rorv_epi64&techs=AVX_512)
 * [ ] [_mm_mask_rorv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rorv_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_rorv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rorv_epi64&techs=AVX_512)
 * [ ] [_mm256_rorv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_rorv_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_rorv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_rorv_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_rorv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_rorv_epi32&techs=AVX_512)
 * [ ] [_mm256_rorv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_rorv_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_rorv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_rorv_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_rorv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_rorv_epi64&techs=AVX_512)
 * [ ] [_mm512_rorv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rorv_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_rorv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rorv_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_rorv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rorv_epi32&techs=AVX_512)
 * [ ] [_mm512_rorv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rorv_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_rorv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rorv_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_rorv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rorv_epi64&techs=AVX_512)

## roundscale

6 of 24 (25.00%) implmented.

 * [x] [_mm_roundscale_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_roundscale_pd&techs=AVX_512)
 * [ ] [_mm_mask_roundscale_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_roundscale_pd&techs=AVX_512)
 * [ ] [_mm_maskz_roundscale_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_roundscale_pd&techs=AVX_512)
 * [x] [_mm_roundscale_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_roundscale_ps&techs=AVX_512)
 * [ ] [_mm_mask_roundscale_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_roundscale_ps&techs=AVX_512)
 * [ ] [_mm_maskz_roundscale_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_roundscale_ps&techs=AVX_512)
 * [ ] [_mm_roundscale_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_roundscale_sd&techs=AVX_512)
 * [ ] [_mm_mask_roundscale_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_roundscale_sd&techs=AVX_512)
 * [ ] [_mm_maskz_roundscale_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_roundscale_sd&techs=AVX_512)
 * [ ] [_mm_roundscale_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_roundscale_ss&techs=AVX_512)
 * [ ] [_mm_mask_roundscale_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_roundscale_ss&techs=AVX_512)
 * [ ] [_mm_maskz_roundscale_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_roundscale_ss&techs=AVX_512)
 * [x] [_mm256_roundscale_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_roundscale_pd&techs=AVX_512)
 * [ ] [_mm256_mask_roundscale_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_roundscale_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_roundscale_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_roundscale_pd&techs=AVX_512)
 * [x] [_mm256_roundscale_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_roundscale_ps&techs=AVX_512)
 * [ ] [_mm256_mask_roundscale_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_roundscale_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_roundscale_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_roundscale_ps&techs=AVX_512)
 * [x] [_mm512_roundscale_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_roundscale_pd&techs=AVX_512)
 * [ ] [_mm512_mask_roundscale_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_roundscale_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_roundscale_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_roundscale_pd&techs=AVX_512)
 * [x] [_mm512_roundscale_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_roundscale_ps&techs=AVX_512)
 * [ ] [_mm512_mask_roundscale_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_roundscale_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_roundscale_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_roundscale_ps&techs=AVX_512)

## roundscale_round

0 of 12 (0.00%) implmented.

 * [ ] [_mm_roundscale_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_roundscale_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_roundscale_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_roundscale_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_roundscale_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_roundscale_round_sd&techs=AVX_512)
 * [ ] [_mm_roundscale_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_roundscale_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_roundscale_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_roundscale_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_roundscale_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_roundscale_round_ss&techs=AVX_512)
 * [ ] [_mm512_roundscale_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_roundscale_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_roundscale_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_roundscale_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_roundscale_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_roundscale_round_pd&techs=AVX_512)
 * [ ] [_mm512_roundscale_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_roundscale_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_roundscale_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_roundscale_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_roundscale_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_roundscale_round_ps&techs=AVX_512)

## rsqrt14

0 of 20 (0.00%) implmented.

 * [ ] [_mm_mask_rsqrt14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rsqrt14_pd&techs=AVX_512)
 * [ ] [_mm_maskz_rsqrt14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rsqrt14_pd&techs=AVX_512)
 * [ ] [_mm_mask_rsqrt14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rsqrt14_ps&techs=AVX_512)
 * [ ] [_mm_maskz_rsqrt14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rsqrt14_ps&techs=AVX_512)
 * [ ] [_mm_rsqrt14_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rsqrt14_sd&techs=AVX_512)
 * [ ] [_mm_mask_rsqrt14_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rsqrt14_sd&techs=AVX_512)
 * [ ] [_mm_maskz_rsqrt14_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rsqrt14_sd&techs=AVX_512)
 * [ ] [_mm_rsqrt14_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rsqrt14_ss&techs=AVX_512)
 * [ ] [_mm_mask_rsqrt14_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rsqrt14_ss&techs=AVX_512)
 * [ ] [_mm_maskz_rsqrt14_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rsqrt14_ss&techs=AVX_512)
 * [ ] [_mm256_mask_rsqrt14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_rsqrt14_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_rsqrt14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_rsqrt14_pd&techs=AVX_512)
 * [ ] [_mm256_mask_rsqrt14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_rsqrt14_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_rsqrt14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_rsqrt14_ps&techs=AVX_512)
 * [ ] [_mm512_rsqrt14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rsqrt14_pd&techs=AVX_512)
 * [ ] [_mm512_mask_rsqrt14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rsqrt14_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_rsqrt14_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rsqrt14_pd&techs=AVX_512)
 * [ ] [_mm512_rsqrt14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rsqrt14_ps&techs=AVX_512)
 * [ ] [_mm512_mask_rsqrt14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rsqrt14_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_rsqrt14_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rsqrt14_ps&techs=AVX_512)

## rsqrt28

0 of 12 (0.00%) implmented.

 * [ ] [_mm_rsqrt28_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rsqrt28_sd&techs=AVX_512)
 * [ ] [_mm_mask_rsqrt28_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rsqrt28_sd&techs=AVX_512)
 * [ ] [_mm_maskz_rsqrt28_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rsqrt28_sd&techs=AVX_512)
 * [ ] [_mm_rsqrt28_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rsqrt28_ss&techs=AVX_512)
 * [ ] [_mm_mask_rsqrt28_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rsqrt28_ss&techs=AVX_512)
 * [ ] [_mm_maskz_rsqrt28_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rsqrt28_ss&techs=AVX_512)
 * [ ] [_mm512_rsqrt28_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rsqrt28_ps&techs=AVX_512)
 * [ ] [_mm512_mask_rsqrt28_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rsqrt28_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_rsqrt28_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rsqrt28_ps&techs=AVX_512)
 * [ ] [_mm512_rsqrt28_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rsqrt28_pd&techs=AVX_512)
 * [ ] [_mm512_mask_rsqrt28_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rsqrt28_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_rsqrt28_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rsqrt28_pd&techs=AVX_512)

## rsqrt28_round

0 of 12 (0.00%) implmented.

 * [ ] [_mm_rsqrt28_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rsqrt28_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_rsqrt28_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rsqrt28_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_rsqrt28_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rsqrt28_round_sd&techs=AVX_512)
 * [ ] [_mm_rsqrt28_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rsqrt28_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_rsqrt28_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_rsqrt28_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_rsqrt28_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_rsqrt28_round_ss&techs=AVX_512)
 * [ ] [_mm512_rsqrt28_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rsqrt28_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_rsqrt28_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rsqrt28_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_rsqrt28_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rsqrt28_round_ps&techs=AVX_512)
 * [ ] [_mm512_rsqrt28_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_rsqrt28_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_rsqrt28_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_rsqrt28_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_rsqrt28_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_rsqrt28_round_pd&techs=AVX_512)

## sad

1 of 1 (100.00%) implmented.

 * [x] [_mm512_sad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sad_epu8&techs=AVX_512)

## scalef

0 of 24 (0.00%) implmented.

 * [ ] [_mm_scalef_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_scalef_pd&techs=AVX_512)
 * [ ] [_mm_mask_scalef_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_scalef_pd&techs=AVX_512)
 * [ ] [_mm_maskz_scalef_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_scalef_pd&techs=AVX_512)
 * [ ] [_mm_scalef_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_scalef_ps&techs=AVX_512)
 * [ ] [_mm_mask_scalef_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_scalef_ps&techs=AVX_512)
 * [ ] [_mm_maskz_scalef_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_scalef_ps&techs=AVX_512)
 * [ ] [_mm_scalef_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_scalef_sd&techs=AVX_512)
 * [ ] [_mm_mask_scalef_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_scalef_sd&techs=AVX_512)
 * [ ] [_mm_maskz_scalef_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_scalef_sd&techs=AVX_512)
 * [ ] [_mm_scalef_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_scalef_ss&techs=AVX_512)
 * [ ] [_mm_mask_scalef_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_scalef_ss&techs=AVX_512)
 * [ ] [_mm_maskz_scalef_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_scalef_ss&techs=AVX_512)
 * [ ] [_mm256_scalef_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_scalef_pd&techs=AVX_512)
 * [ ] [_mm256_mask_scalef_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_scalef_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_scalef_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_scalef_pd&techs=AVX_512)
 * [ ] [_mm256_scalef_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_scalef_ps&techs=AVX_512)
 * [ ] [_mm256_mask_scalef_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_scalef_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_scalef_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_scalef_ps&techs=AVX_512)
 * [ ] [_mm512_scalef_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_scalef_pd&techs=AVX_512)
 * [ ] [_mm512_mask_scalef_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_scalef_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_scalef_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_scalef_pd&techs=AVX_512)
 * [ ] [_mm512_scalef_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_scalef_ps&techs=AVX_512)
 * [ ] [_mm512_mask_scalef_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_scalef_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_scalef_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_scalef_ps&techs=AVX_512)

## scalef_round

0 of 12 (0.00%) implmented.

 * [ ] [_mm_scalef_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_scalef_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_scalef_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_scalef_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_scalef_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_scalef_round_sd&techs=AVX_512)
 * [ ] [_mm_scalef_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_scalef_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_scalef_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_scalef_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_scalef_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_scalef_round_ss&techs=AVX_512)
 * [ ] [_mm512_scalef_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_scalef_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_scalef_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_scalef_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_scalef_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_scalef_round_pd&techs=AVX_512)
 * [ ] [_mm512_scalef_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_scalef_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_scalef_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_scalef_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_scalef_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_scalef_round_ps&techs=AVX_512)

## set

6 of 6 (100.00%) implmented.

 * [x] [_mm512_set_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set_epi8&techs=AVX_512)
 * [x] [_mm512_set_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set_epi16&techs=AVX_512)
 * [x] [_mm512_set_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set_epi32&techs=AVX_512)
 * [x] [_mm512_set_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set_epi64&techs=AVX_512)
 * [x] [_mm512_set_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set_pd&techs=AVX_512)
 * [x] [_mm512_set_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set_ps&techs=AVX_512)

## set1

14 of 30 (46.67%) implmented.

 * [ ] [_mm_mask_set1_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_set1_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_set1_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_set1_epi8&techs=AVX_512)
 * [ ] [_mm_mask_set1_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_set1_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_set1_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_set1_epi16&techs=AVX_512)
 * [ ] [_mm_mask_set1_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_set1_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_set1_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_set1_epi32&techs=AVX_512)
 * [ ] [_mm_mask_set1_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_set1_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_set1_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_set1_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_set1_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_set1_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_set1_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_set1_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_set1_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_set1_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_set1_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_set1_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_set1_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_set1_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_set1_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_set1_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_set1_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_set1_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_set1_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_set1_epi64&techs=AVX_512)
 * [x] [_mm512_mask_set1_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_set1_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_set1_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_set1_epi8&techs=AVX_512)
 * [x] [_mm512_mask_set1_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_set1_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_set1_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_set1_epi16&techs=AVX_512)
 * [x] [_mm512_set1_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set1_epi8&techs=AVX_512)
 * [x] [_mm512_set1_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set1_epi32&techs=AVX_512)
 * [x] [_mm512_mask_set1_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_set1_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_set1_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_set1_epi32&techs=AVX_512)
 * [x] [_mm512_set1_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set1_epi64&techs=AVX_512)
 * [x] [_mm512_mask_set1_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_set1_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_set1_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_set1_epi64&techs=AVX_512)
 * [x] [_mm512_set1_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set1_epi16&techs=AVX_512)
 * [x] [_mm512_set1_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set1_pd&techs=AVX_512)
 * [x] [_mm512_set1_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set1_ps&techs=AVX_512)

## set4

4 of 4 (100.00%) implmented.

 * [x] [_mm512_set4_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set4_epi32&techs=AVX_512)
 * [x] [_mm512_set4_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set4_epi64&techs=AVX_512)
 * [x] [_mm512_set4_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set4_pd&techs=AVX_512)
 * [x] [_mm512_set4_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set4_ps&techs=AVX_512)

## setr

4 of 4 (100.00%) implmented.

 * [x] [_mm512_setr_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setr_epi32&techs=AVX_512)
 * [x] [_mm512_setr_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setr_epi64&techs=AVX_512)
 * [x] [_mm512_setr_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setr_pd&techs=AVX_512)
 * [x] [_mm512_setr_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setr_ps&techs=AVX_512)

## setr4

4 of 4 (100.00%) implmented.

 * [x] [_mm512_setr4_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setr4_epi32&techs=AVX_512)
 * [x] [_mm512_setr4_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setr4_epi64&techs=AVX_512)
 * [x] [_mm512_setr4_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setr4_pd&techs=AVX_512)
 * [x] [_mm512_setr4_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setr4_ps&techs=AVX_512)

## setzero

4 of 4 (100.00%) implmented.

 * [x] [_mm512_setzero_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setzero_epi32&techs=AVX_512)
 * [x] [_mm512_setzero_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setzero_pd&techs=AVX_512)
 * [x] [_mm512_setzero_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setzero_ps&techs=AVX_512)
 * [x] [_mm512_setzero_si512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setzero_si512&techs=AVX_512)

## shldi

0 of 27 (0.00%) implmented.

 * [ ] [_mm_shldi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shldi_epi64&techs=AVX_512)
 * [ ] [_mm_mask_shldi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shldi_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_shldi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shldi_epi64&techs=AVX_512)
 * [ ] [_mm_shldi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shldi_epi32&techs=AVX_512)
 * [ ] [_mm_mask_shldi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shldi_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_shldi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shldi_epi32&techs=AVX_512)
 * [ ] [_mm_shldi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shldi_epi16&techs=AVX_512)
 * [ ] [_mm_mask_shldi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shldi_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_shldi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shldi_epi16&techs=AVX_512)
 * [ ] [_mm256_shldi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shldi_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_shldi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shldi_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_shldi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shldi_epi64&techs=AVX_512)
 * [ ] [_mm256_shldi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shldi_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_shldi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shldi_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_shldi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shldi_epi32&techs=AVX_512)
 * [ ] [_mm256_shldi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shldi_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_shldi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shldi_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_shldi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shldi_epi16&techs=AVX_512)
 * [ ] [_mm512_shldi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shldi_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_shldi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shldi_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_shldi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shldi_epi64&techs=AVX_512)
 * [ ] [_mm512_shldi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shldi_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_shldi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shldi_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_shldi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shldi_epi32&techs=AVX_512)
 * [ ] [_mm512_shldi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shldi_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_shldi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shldi_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_shldi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shldi_epi16&techs=AVX_512)

## shldv

0 of 27 (0.00%) implmented.

 * [ ] [_mm_shldv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shldv_epi64&techs=AVX_512)
 * [ ] [_mm_mask_shldv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shldv_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_shldv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shldv_epi64&techs=AVX_512)
 * [ ] [_mm_shldv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shldv_epi32&techs=AVX_512)
 * [ ] [_mm_mask_shldv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shldv_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_shldv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shldv_epi32&techs=AVX_512)
 * [ ] [_mm_shldv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shldv_epi16&techs=AVX_512)
 * [ ] [_mm_mask_shldv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shldv_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_shldv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shldv_epi16&techs=AVX_512)
 * [ ] [_mm256_shldv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shldv_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_shldv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shldv_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_shldv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shldv_epi64&techs=AVX_512)
 * [ ] [_mm256_shldv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shldv_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_shldv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shldv_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_shldv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shldv_epi32&techs=AVX_512)
 * [ ] [_mm256_shldv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shldv_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_shldv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shldv_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_shldv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shldv_epi16&techs=AVX_512)
 * [ ] [_mm512_shldv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shldv_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_shldv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shldv_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_shldv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shldv_epi64&techs=AVX_512)
 * [ ] [_mm512_shldv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shldv_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_shldv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shldv_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_shldv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shldv_epi32&techs=AVX_512)
 * [ ] [_mm512_shldv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shldv_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_shldv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shldv_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_shldv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shldv_epi16&techs=AVX_512)

## shrdi

0 of 27 (0.00%) implmented.

 * [ ] [_mm_shrdi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shrdi_epi64&techs=AVX_512)
 * [ ] [_mm_mask_shrdi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shrdi_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_shrdi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shrdi_epi64&techs=AVX_512)
 * [ ] [_mm_shrdi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shrdi_epi32&techs=AVX_512)
 * [ ] [_mm_mask_shrdi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shrdi_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_shrdi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shrdi_epi32&techs=AVX_512)
 * [ ] [_mm_shrdi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shrdi_epi16&techs=AVX_512)
 * [ ] [_mm_mask_shrdi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shrdi_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_shrdi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shrdi_epi16&techs=AVX_512)
 * [ ] [_mm256_shrdi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shrdi_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_shrdi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shrdi_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_shrdi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shrdi_epi64&techs=AVX_512)
 * [ ] [_mm256_shrdi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shrdi_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_shrdi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shrdi_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_shrdi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shrdi_epi32&techs=AVX_512)
 * [ ] [_mm256_shrdi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shrdi_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_shrdi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shrdi_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_shrdi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shrdi_epi16&techs=AVX_512)
 * [ ] [_mm512_shrdi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shrdi_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_shrdi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shrdi_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_shrdi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shrdi_epi64&techs=AVX_512)
 * [ ] [_mm512_shrdi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shrdi_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_shrdi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shrdi_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_shrdi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shrdi_epi32&techs=AVX_512)
 * [ ] [_mm512_shrdi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shrdi_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_shrdi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shrdi_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_shrdi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shrdi_epi16&techs=AVX_512)

## shrdv

0 of 27 (0.00%) implmented.

 * [ ] [_mm_shrdv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shrdv_epi64&techs=AVX_512)
 * [ ] [_mm_mask_shrdv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shrdv_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_shrdv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shrdv_epi64&techs=AVX_512)
 * [ ] [_mm_shrdv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shrdv_epi32&techs=AVX_512)
 * [ ] [_mm_mask_shrdv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shrdv_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_shrdv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shrdv_epi32&techs=AVX_512)
 * [ ] [_mm_shrdv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shrdv_epi16&techs=AVX_512)
 * [ ] [_mm_mask_shrdv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shrdv_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_shrdv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shrdv_epi16&techs=AVX_512)
 * [ ] [_mm256_shrdv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shrdv_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_shrdv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shrdv_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_shrdv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shrdv_epi64&techs=AVX_512)
 * [ ] [_mm256_shrdv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shrdv_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_shrdv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shrdv_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_shrdv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shrdv_epi32&techs=AVX_512)
 * [ ] [_mm256_shrdv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shrdv_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_shrdv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shrdv_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_shrdv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shrdv_epi16&techs=AVX_512)
 * [ ] [_mm512_shrdv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shrdv_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_shrdv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shrdv_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_shrdv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shrdv_epi64&techs=AVX_512)
 * [ ] [_mm512_shrdv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shrdv_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_shrdv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shrdv_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_shrdv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shrdv_epi32&techs=AVX_512)
 * [ ] [_mm512_shrdv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shrdv_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_shrdv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shrdv_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_shrdv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shrdv_epi16&techs=AVX_512)

## shuffle

27 of 50 (54.00%) implmented.

 * [ ] [_mm_mask_shuffle_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shuffle_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_shuffle_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shuffle_epi8&techs=AVX_512)
 * [ ] [_mm_mask_shuffle_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shuffle_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_shuffle_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shuffle_epi32&techs=AVX_512)
 * [ ] [_mm_mask_shuffle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shuffle_pd&techs=AVX_512)
 * [ ] [_mm_maskz_shuffle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shuffle_pd&techs=AVX_512)
 * [ ] [_mm_mask_shuffle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shuffle_ps&techs=AVX_512)
 * [ ] [_mm_maskz_shuffle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shuffle_ps&techs=AVX_512)
 * [ ] [_mm256_mask_shuffle_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shuffle_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_shuffle_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shuffle_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_shuffle_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shuffle_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_shuffle_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shuffle_epi32&techs=AVX_512)
 * [x] [_mm256_shuffle_f32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shuffle_f32x4&techs=AVX_512)
 * [x] [_mm256_mask_shuffle_f32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shuffle_f32x4&techs=AVX_512)
 * [x] [_mm256_maskz_shuffle_f32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shuffle_f32x4&techs=AVX_512)
 * [x] [_mm256_shuffle_f64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shuffle_f64x2&techs=AVX_512)
 * [x] [_mm256_mask_shuffle_f64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shuffle_f64x2&techs=AVX_512)
 * [x] [_mm256_maskz_shuffle_f64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shuffle_f64x2&techs=AVX_512)
 * [x] [_mm256_shuffle_i32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shuffle_i32x4&techs=AVX_512)
 * [x] [_mm256_mask_shuffle_i32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shuffle_i32x4&techs=AVX_512)
 * [x] [_mm256_maskz_shuffle_i32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shuffle_i32x4&techs=AVX_512)
 * [x] [_mm256_shuffle_i64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shuffle_i64x2&techs=AVX_512)
 * [x] [_mm256_mask_shuffle_i64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shuffle_i64x2&techs=AVX_512)
 * [x] [_mm256_maskz_shuffle_i64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shuffle_i64x2&techs=AVX_512)
 * [ ] [_mm256_mask_shuffle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shuffle_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_shuffle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shuffle_pd&techs=AVX_512)
 * [ ] [_mm256_mask_shuffle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shuffle_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_shuffle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shuffle_ps&techs=AVX_512)
 * [x] [_mm512_shuffle_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shuffle_epi8&techs=AVX_512)
 * [x] [_mm512_mask_shuffle_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shuffle_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_shuffle_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shuffle_epi8&techs=AVX_512)
 * [ ] [_mm512_maskz_shuffle_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shuffle_epi32&techs=AVX_512)
 * [x] [_mm512_shuffle_f32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shuffle_f32x4&techs=AVX_512)
 * [x] [_mm512_mask_shuffle_f32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shuffle_f32x4&techs=AVX_512)
 * [x] [_mm512_maskz_shuffle_f32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shuffle_f32x4&techs=AVX_512)
 * [x] [_mm512_shuffle_f64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shuffle_f64x2&techs=AVX_512)
 * [x] [_mm512_mask_shuffle_f64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shuffle_f64x2&techs=AVX_512)
 * [x] [_mm512_maskz_shuffle_f64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shuffle_f64x2&techs=AVX_512)
 * [x] [_mm512_shuffle_i32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shuffle_i32x4&techs=AVX_512)
 * [x] [_mm512_mask_shuffle_i32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shuffle_i32x4&techs=AVX_512)
 * [x] [_mm512_maskz_shuffle_i32x4](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shuffle_i32x4&techs=AVX_512)
 * [x] [_mm512_shuffle_i64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shuffle_i64x2&techs=AVX_512)
 * [x] [_mm512_mask_shuffle_i64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shuffle_i64x2&techs=AVX_512)
 * [x] [_mm512_maskz_shuffle_i64x2](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shuffle_i64x2&techs=AVX_512)
 * [ ] [_mm512_shuffle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shuffle_pd&techs=AVX_512)
 * [ ] [_mm512_mask_shuffle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shuffle_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_shuffle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shuffle_pd&techs=AVX_512)
 * [ ] [_mm512_shuffle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shuffle_ps&techs=AVX_512)
 * [ ] [_mm512_mask_shuffle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shuffle_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_shuffle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shuffle_ps&techs=AVX_512)

## shufflehi

0 of 7 (0.00%) implmented.

 * [ ] [_mm_mask_shufflehi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shufflehi_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_shufflehi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shufflehi_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_shufflehi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shufflehi_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_shufflehi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shufflehi_epi16&techs=AVX_512)
 * [ ] [_mm512_shufflehi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shufflehi_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_shufflehi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shufflehi_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_shufflehi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shufflehi_epi16&techs=AVX_512)

## shufflelo

0 of 7 (0.00%) implmented.

 * [ ] [_mm_mask_shufflelo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_shufflelo_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_shufflelo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_shufflelo_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_shufflelo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_shufflelo_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_shufflelo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_shufflelo_epi16&techs=AVX_512)
 * [ ] [_mm512_shufflelo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_shufflelo_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_shufflelo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_shufflelo_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_shufflelo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_shufflelo_epi16&techs=AVX_512)

## sll

9 of 21 (42.86%) implmented.

 * [ ] [_mm_mask_sll_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sll_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_sll_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sll_epi16&techs=AVX_512)
 * [ ] [_mm_mask_sll_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sll_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_sll_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sll_epi32&techs=AVX_512)
 * [ ] [_mm_mask_sll_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sll_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_sll_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sll_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_sll_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sll_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_sll_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sll_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_sll_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sll_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_sll_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sll_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_sll_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sll_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_sll_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sll_epi64&techs=AVX_512)
 * [x] [_mm512_sll_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sll_epi16&techs=AVX_512)
 * [x] [_mm512_mask_sll_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sll_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_sll_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sll_epi16&techs=AVX_512)
 * [x] [_mm512_sll_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sll_epi32&techs=AVX_512)
 * [x] [_mm512_mask_sll_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sll_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_sll_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sll_epi32&techs=AVX_512)
 * [x] [_mm512_sll_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sll_epi64&techs=AVX_512)
 * [x] [_mm512_mask_sll_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sll_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_sll_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sll_epi64&techs=AVX_512)

## slli

2 of 19 (10.53%) implmented.

 * [ ] [_mm_mask_slli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_slli_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_slli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_slli_epi16&techs=AVX_512)
 * [ ] [_mm_mask_slli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_slli_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_slli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_slli_epi32&techs=AVX_512)
 * [ ] [_mm_mask_slli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_slli_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_slli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_slli_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_slli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_slli_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_slli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_slli_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_slli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_slli_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_slli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_slli_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_slli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_slli_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_slli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_slli_epi64&techs=AVX_512)
 * [x] [_mm512_slli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_slli_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_slli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_slli_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_slli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_slli_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_slli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_slli_epi32&techs=AVX_512)
 * [x] [_mm512_slli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_slli_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_slli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_slli_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_slli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_slli_epi64&techs=AVX_512)

## sllv

1 of 21 (4.76%) implmented.

 * [ ] [_mm_sllv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sllv_epi16&techs=AVX_512)
 * [ ] [_mm_mask_sllv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sllv_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_sllv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sllv_epi16&techs=AVX_512)
 * [ ] [_mm_mask_sllv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sllv_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_sllv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sllv_epi32&techs=AVX_512)
 * [ ] [_mm_mask_sllv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sllv_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_sllv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sllv_epi64&techs=AVX_512)
 * [ ] [_mm256_sllv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sllv_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_sllv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sllv_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_sllv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sllv_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_sllv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sllv_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_sllv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sllv_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_sllv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sllv_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_sllv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sllv_epi64&techs=AVX_512)
 * [x] [_mm512_sllv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sllv_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_sllv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sllv_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_sllv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sllv_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_sllv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sllv_epi32&techs=AVX_512)
 * [ ] [_mm512_sllv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sllv_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_sllv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sllv_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_sllv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sllv_epi64&techs=AVX_512)

## sqrt

4 of 18 (22.22%) implmented.

 * [ ] [_mm_mask_sqrt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sqrt_pd&techs=AVX_512)
 * [ ] [_mm_maskz_sqrt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sqrt_pd&techs=AVX_512)
 * [ ] [_mm_mask_sqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sqrt_ps&techs=AVX_512)
 * [ ] [_mm_maskz_sqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sqrt_ps&techs=AVX_512)
 * [ ] [_mm_mask_sqrt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sqrt_sd&techs=AVX_512)
 * [ ] [_mm_maskz_sqrt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sqrt_sd&techs=AVX_512)
 * [ ] [_mm_mask_sqrt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sqrt_ss&techs=AVX_512)
 * [ ] [_mm_maskz_sqrt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sqrt_ss&techs=AVX_512)
 * [ ] [_mm256_mask_sqrt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sqrt_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_sqrt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sqrt_pd&techs=AVX_512)
 * [ ] [_mm256_mask_sqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sqrt_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_sqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sqrt_ps&techs=AVX_512)
 * [x] [_mm512_sqrt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sqrt_pd&techs=AVX_512)
 * [x] [_mm512_mask_sqrt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sqrt_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_sqrt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sqrt_pd&techs=AVX_512)
 * [x] [_mm512_sqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sqrt_ps&techs=AVX_512)
 * [x] [_mm512_mask_sqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sqrt_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_sqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sqrt_ps&techs=AVX_512)

## sqrt_round

0 of 12 (0.00%) implmented.

 * [ ] [_mm_sqrt_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sqrt_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_sqrt_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sqrt_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_sqrt_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sqrt_round_sd&techs=AVX_512)
 * [ ] [_mm_sqrt_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sqrt_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_sqrt_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sqrt_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_sqrt_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sqrt_round_ss&techs=AVX_512)
 * [ ] [_mm512_sqrt_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sqrt_round_pd&techs=AVX_512)
 * [ ] [_mm512_mask_sqrt_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sqrt_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_sqrt_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sqrt_round_pd&techs=AVX_512)
 * [ ] [_mm512_sqrt_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sqrt_round_ps&techs=AVX_512)
 * [ ] [_mm512_mask_sqrt_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sqrt_round_ps&techs=AVX_512)
 * [ ] [_mm512_maskz_sqrt_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sqrt_round_ps&techs=AVX_512)

## sra

1 of 23 (4.35%) implmented.

 * [ ] [_mm_mask_sra_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sra_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_sra_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sra_epi16&techs=AVX_512)
 * [ ] [_mm_mask_sra_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sra_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_sra_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sra_epi32&techs=AVX_512)
 * [ ] [_mm_sra_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sra_epi64&techs=AVX_512)
 * [ ] [_mm_mask_sra_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sra_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_sra_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sra_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_sra_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sra_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_sra_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sra_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_sra_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sra_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_sra_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sra_epi32&techs=AVX_512)
 * [ ] [_mm256_sra_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sra_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_sra_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sra_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_sra_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sra_epi64&techs=AVX_512)
 * [x] [_mm512_sra_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sra_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_sra_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sra_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_sra_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sra_epi16&techs=AVX_512)
 * [ ] [_mm512_sra_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sra_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_sra_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sra_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_sra_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sra_epi32&techs=AVX_512)
 * [ ] [_mm512_sra_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sra_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_sra_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sra_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_sra_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sra_epi64&techs=AVX_512)

## srai

1 of 21 (4.76%) implmented.

 * [ ] [_mm_mask_srai_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srai_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_srai_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srai_epi16&techs=AVX_512)
 * [ ] [_mm_mask_srai_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srai_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_srai_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srai_epi32&techs=AVX_512)
 * [ ] [_mm_srai_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srai_epi64&techs=AVX_512)
 * [ ] [_mm_mask_srai_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srai_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_srai_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srai_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_srai_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srai_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_srai_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srai_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_srai_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srai_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_srai_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srai_epi32&techs=AVX_512)
 * [ ] [_mm256_srai_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srai_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_srai_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srai_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_srai_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srai_epi64&techs=AVX_512)
 * [x] [_mm512_srai_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_srai_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_srai_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_srai_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_srai_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srai_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_srai_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srai_epi32&techs=AVX_512)
 * [ ] [_mm512_srai_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_srai_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_srai_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_srai_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_srai_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srai_epi64&techs=AVX_512)

## srav

1 of 23 (4.35%) implmented.

 * [ ] [_mm_srav_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srav_epi16&techs=AVX_512)
 * [ ] [_mm_mask_srav_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srav_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_srav_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srav_epi16&techs=AVX_512)
 * [ ] [_mm_mask_srav_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srav_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_srav_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srav_epi32&techs=AVX_512)
 * [ ] [_mm_srav_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srav_epi64&techs=AVX_512)
 * [ ] [_mm_mask_srav_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srav_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_srav_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srav_epi64&techs=AVX_512)
 * [ ] [_mm256_srav_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srav_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_srav_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srav_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_srav_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srav_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_srav_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srav_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_srav_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srav_epi32&techs=AVX_512)
 * [ ] [_mm256_srav_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srav_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_srav_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srav_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_srav_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srav_epi64&techs=AVX_512)
 * [x] [_mm512_srav_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_srav_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_srav_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_srav_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_srav_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srav_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_srav_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srav_epi32&techs=AVX_512)
 * [ ] [_mm512_srav_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_srav_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_srav_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_srav_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_srav_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srav_epi64&techs=AVX_512)

## srl

7 of 21 (33.33%) implmented.

 * [ ] [_mm_mask_srl_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srl_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_srl_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srl_epi16&techs=AVX_512)
 * [ ] [_mm_mask_srl_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srl_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_srl_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srl_epi32&techs=AVX_512)
 * [ ] [_mm_mask_srl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srl_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_srl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srl_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_srl_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srl_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_srl_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srl_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_srl_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srl_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_srl_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srl_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_srl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srl_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_srl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srl_epi64&techs=AVX_512)
 * [x] [_mm512_srl_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_srl_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_srl_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_srl_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_srl_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srl_epi16&techs=AVX_512)
 * [x] [_mm512_srl_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_srl_epi32&techs=AVX_512)
 * [x] [_mm512_mask_srl_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_srl_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_srl_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srl_epi32&techs=AVX_512)
 * [x] [_mm512_srl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_srl_epi64&techs=AVX_512)
 * [x] [_mm512_mask_srl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_srl_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_srl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srl_epi64&techs=AVX_512)

## srli

2 of 19 (10.53%) implmented.

 * [ ] [_mm_mask_srli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srli_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_srli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srli_epi16&techs=AVX_512)
 * [ ] [_mm_mask_srli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srli_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_srli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srli_epi32&techs=AVX_512)
 * [ ] [_mm_mask_srli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srli_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_srli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srli_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_srli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srli_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_srli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srli_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_srli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srli_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_srli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srli_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_srli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srli_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_srli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srli_epi64&techs=AVX_512)
 * [x] [_mm512_srli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_srli_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_srli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_srli_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_srli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srli_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_srli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srli_epi32&techs=AVX_512)
 * [x] [_mm512_srli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_srli_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_srli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_srli_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_srli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srli_epi64&techs=AVX_512)

## srlv

10 of 21 (47.62%) implmented.

 * [x] [_mm_srlv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srlv_epi16&techs=AVX_512)
 * [x] [_mm_mask_srlv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srlv_epi16&techs=AVX_512)
 * [x] [_mm_maskz_srlv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srlv_epi16&techs=AVX_512)
 * [x] [_mm_mask_srlv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srlv_epi32&techs=AVX_512)
 * [x] [_mm_maskz_srlv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srlv_epi32&techs=AVX_512)
 * [x] [_mm_mask_srlv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_srlv_epi64&techs=AVX_512)
 * [x] [_mm_maskz_srlv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_srlv_epi64&techs=AVX_512)
 * [x] [_mm256_srlv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srlv_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_srlv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srlv_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_srlv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srlv_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_srlv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srlv_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_srlv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srlv_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_srlv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_srlv_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_srlv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_srlv_epi64&techs=AVX_512)
 * [x] [_mm512_srlv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_srlv_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_srlv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_srlv_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_srlv_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srlv_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_srlv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srlv_epi32&techs=AVX_512)
 * [x] [_mm512_srlv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_srlv_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_srlv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_srlv_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_srlv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_srlv_epi64&techs=AVX_512)

## store

0 of 14 (0.00%) implmented.

 * [ ] [_mm_mask_store_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_store_pd&techs=AVX_512)
 * [ ] [_mm_mask_store_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_store_ps&techs=AVX_512)
 * [ ] [_mm_store_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_epi32&techs=AVX_512)
 * [ ] [_mm_mask_store_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_store_epi32&techs=AVX_512)
 * [ ] [_mm_store_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_epi64&techs=AVX_512)
 * [ ] [_mm_mask_store_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_store_epi64&techs=AVX_512)
 * [ ] [_mm_mask_store_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_store_sd&techs=AVX_512)
 * [ ] [_mm_mask_store_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_store_ss&techs=AVX_512)
 * [ ] [_mm256_mask_store_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_store_pd&techs=AVX_512)
 * [ ] [_mm256_mask_store_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_store_ps&techs=AVX_512)
 * [ ] [_mm256_mask_store_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_store_epi32&techs=AVX_512)
 * [ ] [_mm256_store_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_store_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_store_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_store_epi64&techs=AVX_512)
 * [ ] [_mm256_store_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_store_epi32&techs=AVX_512)

## storeu

7 of 33 (21.21%) implmented.

 * [ ] [_mm_mask_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_storeu_epi16&techs=AVX_512)
 * [ ] [_mm_mask_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_storeu_epi8&techs=AVX_512)
 * [ ] [_mm_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_epi16&techs=AVX_512)
 * [ ] [_mm_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_epi8&techs=AVX_512)
 * [ ] [_mm_mask_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_storeu_epi32&techs=AVX_512)
 * [ ] [_mm_mask_storeu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_storeu_epi64&techs=AVX_512)
 * [ ] [_mm_mask_storeu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_storeu_pd&techs=AVX_512)
 * [ ] [_mm_mask_storeu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_storeu_ps&techs=AVX_512)
 * [ ] [_mm_storeu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_epi64&techs=AVX_512)
 * [ ] [_mm_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_epi32&techs=AVX_512)
 * [ ] [_mm256_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_storeu_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_storeu_epi16&techs=AVX_512)
 * [ ] [_mm256_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_storeu_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_storeu_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_storeu_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_storeu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_storeu_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_storeu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_storeu_pd&techs=AVX_512)
 * [ ] [_mm256_mask_storeu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_storeu_ps&techs=AVX_512)
 * [ ] [_mm256_storeu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_storeu_epi64&techs=AVX_512)
 * [ ] [_mm256_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_storeu_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_storeu_epi16&techs=AVX_512)
 * [x] [_mm512_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_storeu_epi8&techs=AVX_512)
 * [ ] [_mm512_mask_storeu_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_storeu_epi8&techs=AVX_512)
 * [x] [_mm512_storeu_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_storeu_epi16&techs=AVX_512)
 * [x] [_mm512_storeu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_storeu_epi64&techs=AVX_512)
 * [x] [_mm512_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_storeu_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_storeu_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_storeu_epi32&techs=AVX_512)
 * [x] [_mm512_storeu_si512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_storeu_si512&techs=AVX_512)
 * [ ] [_mm512_mask_storeu_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_storeu_epi64&techs=AVX_512)
 * [x] [_mm512_storeu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_storeu_pd&techs=AVX_512)
 * [ ] [_mm512_mask_storeu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_storeu_pd&techs=AVX_512)
 * [x] [_mm512_storeu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_storeu_ps&techs=AVX_512)
 * [ ] [_mm512_mask_storeu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_storeu_ps&techs=AVX_512)

## stream

0 of 3 (0.00%) implmented.

 * [ ] [_mm512_stream_si512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_stream_si512&techs=AVX_512)
 * [ ] [_mm512_stream_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_stream_pd&techs=AVX_512)
 * [ ] [_mm512_stream_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_stream_ps&techs=AVX_512)

## stream_load

0 of 1 (0.00%) implmented.

 * [ ] [_mm512_stream_load_si512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_stream_load_si512&techs=AVX_512)

## sub

10 of 40 (25.00%) implmented.

 * [ ] [_mm_mask_sub_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sub_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_sub_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sub_epi8&techs=AVX_512)
 * [ ] [_mm_mask_sub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sub_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_sub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sub_epi16&techs=AVX_512)
 * [ ] [_mm_mask_sub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sub_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_sub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sub_epi32&techs=AVX_512)
 * [ ] [_mm_mask_sub_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sub_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_sub_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sub_epi64&techs=AVX_512)
 * [ ] [_mm_mask_sub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sub_pd&techs=AVX_512)
 * [ ] [_mm_maskz_sub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sub_pd&techs=AVX_512)
 * [ ] [_mm_mask_sub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sub_ps&techs=AVX_512)
 * [ ] [_mm_maskz_sub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sub_ps&techs=AVX_512)
 * [ ] [_mm_mask_sub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sub_sd&techs=AVX_512)
 * [ ] [_mm_maskz_sub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sub_sd&techs=AVX_512)
 * [ ] [_mm_mask_sub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sub_ss&techs=AVX_512)
 * [ ] [_mm_maskz_sub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sub_ss&techs=AVX_512)
 * [ ] [_mm256_mask_sub_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sub_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_sub_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sub_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_sub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sub_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_sub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sub_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_sub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sub_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_sub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sub_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_sub_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sub_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_sub_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sub_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_sub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sub_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_sub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sub_pd&techs=AVX_512)
 * [ ] [_mm256_mask_sub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_sub_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_sub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_sub_ps&techs=AVX_512)
 * [x] [_mm512_sub_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sub_epi8&techs=AVX_512)
 * [x] [_mm512_mask_sub_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sub_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_sub_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sub_epi8&techs=AVX_512)
 * [x] [_mm512_sub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sub_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_sub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sub_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_sub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sub_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_sub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sub_epi32&techs=AVX_512)
 * [x] [_mm512_sub_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_sub_epi64&techs=AVX_512)
 * [x] [_mm512_mask_sub_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_sub_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_sub_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sub_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_sub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sub_pd&techs=AVX_512)
 * [x] [_mm512_maskz_sub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sub_ps&techs=AVX_512)

## sub_round

0 of 8 (0.00%) implmented.

 * [ ] [_mm_sub_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_round_sd&techs=AVX_512)
 * [ ] [_mm_mask_sub_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sub_round_sd&techs=AVX_512)
 * [ ] [_mm_maskz_sub_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sub_round_sd&techs=AVX_512)
 * [ ] [_mm_sub_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_round_ss&techs=AVX_512)
 * [ ] [_mm_mask_sub_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_sub_round_ss&techs=AVX_512)
 * [ ] [_mm_maskz_sub_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_sub_round_ss&techs=AVX_512)
 * [ ] [_mm512_maskz_sub_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sub_round_pd&techs=AVX_512)
 * [ ] [_mm512_maskz_sub_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_sub_round_ps&techs=AVX_512)

## subs

8 of 28 (28.57%) implmented.

 * [ ] [_mm_mask_subs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_subs_epi8&techs=AVX_512)
 * [ ] [_mm_maskz_subs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_subs_epi8&techs=AVX_512)
 * [ ] [_mm_mask_subs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_subs_epi16&techs=AVX_512)
 * [ ] [_mm_maskz_subs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_subs_epi16&techs=AVX_512)
 * [ ] [_mm_mask_subs_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_subs_epu8&techs=AVX_512)
 * [ ] [_mm_maskz_subs_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_subs_epu8&techs=AVX_512)
 * [ ] [_mm_mask_subs_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_subs_epu16&techs=AVX_512)
 * [ ] [_mm_maskz_subs_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_subs_epu16&techs=AVX_512)
 * [ ] [_mm256_mask_subs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_subs_epi8&techs=AVX_512)
 * [ ] [_mm256_maskz_subs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_subs_epi8&techs=AVX_512)
 * [ ] [_mm256_mask_subs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_subs_epi16&techs=AVX_512)
 * [ ] [_mm256_maskz_subs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_subs_epi16&techs=AVX_512)
 * [ ] [_mm256_mask_subs_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_subs_epu8&techs=AVX_512)
 * [ ] [_mm256_maskz_subs_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_subs_epu8&techs=AVX_512)
 * [ ] [_mm256_mask_subs_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_subs_epu16&techs=AVX_512)
 * [ ] [_mm256_maskz_subs_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_subs_epu16&techs=AVX_512)
 * [x] [_mm512_subs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_subs_epi8&techs=AVX_512)
 * [x] [_mm512_mask_subs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_subs_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_subs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_subs_epi8&techs=AVX_512)
 * [x] [_mm512_subs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_subs_epi16&techs=AVX_512)
 * [ ] [_mm512_mask_subs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_subs_epi16&techs=AVX_512)
 * [ ] [_mm512_maskz_subs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_subs_epi16&techs=AVX_512)
 * [x] [_mm512_subs_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_subs_epu8&techs=AVX_512)
 * [x] [_mm512_mask_subs_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_subs_epu8&techs=AVX_512)
 * [x] [_mm512_maskz_subs_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_subs_epu8&techs=AVX_512)
 * [x] [_mm512_subs_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_subs_epu16&techs=AVX_512)
 * [ ] [_mm512_mask_subs_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_subs_epu16&techs=AVX_512)
 * [ ] [_mm512_maskz_subs_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_subs_epu16&techs=AVX_512)

## ternarylogic

0 of 18 (0.00%) implmented.

 * [ ] [_mm_ternarylogic_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ternarylogic_epi32&techs=AVX_512)
 * [ ] [_mm_mask_ternarylogic_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_ternarylogic_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_ternarylogic_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_ternarylogic_epi32&techs=AVX_512)
 * [ ] [_mm_ternarylogic_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ternarylogic_epi64&techs=AVX_512)
 * [ ] [_mm_mask_ternarylogic_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_ternarylogic_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_ternarylogic_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_ternarylogic_epi64&techs=AVX_512)
 * [ ] [_mm256_ternarylogic_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_ternarylogic_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_ternarylogic_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_ternarylogic_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_ternarylogic_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_ternarylogic_epi32&techs=AVX_512)
 * [ ] [_mm256_ternarylogic_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_ternarylogic_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_ternarylogic_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_ternarylogic_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_ternarylogic_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_ternarylogic_epi64&techs=AVX_512)
 * [ ] [_mm512_ternarylogic_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_ternarylogic_epi32&techs=AVX_512)
 * [ ] [_mm512_mask_ternarylogic_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_ternarylogic_epi32&techs=AVX_512)
 * [ ] [_mm512_maskz_ternarylogic_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_ternarylogic_epi32&techs=AVX_512)
 * [ ] [_mm512_ternarylogic_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_ternarylogic_epi64&techs=AVX_512)
 * [ ] [_mm512_mask_ternarylogic_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_ternarylogic_epi64&techs=AVX_512)
 * [ ] [_mm512_maskz_ternarylogic_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_ternarylogic_epi64&techs=AVX_512)

## test

8 of 22 (36.36%) implmented.

 * [ ] [_mm_test_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_test_epi8_mask&techs=AVX_512)
 * [ ] [_mm_mask_test_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_test_epi8_mask&techs=AVX_512)
 * [ ] [_mm_test_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_test_epi16_mask&techs=AVX_512)
 * [ ] [_mm_mask_test_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_test_epi16_mask&techs=AVX_512)
 * [ ] [_mm_test_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_test_epi32_mask&techs=AVX_512)
 * [ ] [_mm_mask_test_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_test_epi32_mask&techs=AVX_512)
 * [ ] [_mm_test_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_test_epi64_mask&techs=AVX_512)
 * [ ] [_mm_mask_test_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_test_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_test_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_test_epi8_mask&techs=AVX_512)
 * [ ] [_mm256_mask_test_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_test_epi8_mask&techs=AVX_512)
 * [ ] [_mm256_test_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_test_epi16_mask&techs=AVX_512)
 * [ ] [_mm256_mask_test_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_test_epi16_mask&techs=AVX_512)
 * [x] [_mm256_test_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_test_epi32_mask&techs=AVX_512)
 * [x] [_mm256_mask_test_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_test_epi32_mask&techs=AVX_512)
 * [ ] [_mm256_test_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_test_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_mask_test_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_test_epi64_mask&techs=AVX_512)
 * [x] [_mm512_test_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_test_epi8_mask&techs=AVX_512)
 * [x] [_mm512_mask_test_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_test_epi8_mask&techs=AVX_512)
 * [x] [_mm512_test_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_test_epi16_mask&techs=AVX_512)
 * [x] [_mm512_mask_test_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_test_epi16_mask&techs=AVX_512)
 * [x] [_mm512_test_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_test_epi64_mask&techs=AVX_512)
 * [x] [_mm512_mask_test_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_test_epi64_mask&techs=AVX_512)

## testn

1 of 24 (4.17%) implmented.

 * [ ] [_mm_testn_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testn_epi8_mask&techs=AVX_512)
 * [ ] [_mm_mask_testn_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_testn_epi8_mask&techs=AVX_512)
 * [ ] [_mm_testn_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testn_epi16_mask&techs=AVX_512)
 * [ ] [_mm_mask_testn_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_testn_epi16_mask&techs=AVX_512)
 * [ ] [_mm_testn_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testn_epi32_mask&techs=AVX_512)
 * [ ] [_mm_mask_testn_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_testn_epi32_mask&techs=AVX_512)
 * [ ] [_mm_testn_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testn_epi64_mask&techs=AVX_512)
 * [ ] [_mm_mask_testn_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_testn_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_testn_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testn_epi8_mask&techs=AVX_512)
 * [ ] [_mm256_mask_testn_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_testn_epi8_mask&techs=AVX_512)
 * [ ] [_mm256_testn_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testn_epi16_mask&techs=AVX_512)
 * [ ] [_mm256_mask_testn_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_testn_epi16_mask&techs=AVX_512)
 * [ ] [_mm256_testn_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testn_epi32_mask&techs=AVX_512)
 * [ ] [_mm256_mask_testn_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_testn_epi32_mask&techs=AVX_512)
 * [ ] [_mm256_testn_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testn_epi64_mask&techs=AVX_512)
 * [ ] [_mm256_mask_testn_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_testn_epi64_mask&techs=AVX_512)
 * [ ] [_mm512_testn_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_testn_epi8_mask&techs=AVX_512)
 * [ ] [_mm512_mask_testn_epi8_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_testn_epi8_mask&techs=AVX_512)
 * [ ] [_mm512_testn_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_testn_epi16_mask&techs=AVX_512)
 * [ ] [_mm512_mask_testn_epi16_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_testn_epi16_mask&techs=AVX_512)
 * [ ] [_mm512_testn_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_testn_epi32_mask&techs=AVX_512)
 * [ ] [_mm512_mask_testn_epi32_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_testn_epi32_mask&techs=AVX_512)
 * [x] [_mm512_testn_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_testn_epi64_mask&techs=AVX_512)
 * [ ] [_mm512_mask_testn_epi64_mask](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_testn_epi64_mask&techs=AVX_512)

## undefined

0 of 3 (0.00%) implmented.

 * [ ] [_mm512_undefined_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_undefined_epi32&techs=AVX_512)
 * [ ] [_mm512_undefined_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_undefined_pd&techs=AVX_512)
 * [ ] [_mm512_undefined_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_undefined_ps&techs=AVX_512)

## unpackhi

42 of 42 (100.00%) implmented.

 * [x] [_mm_mask_unpackhi_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_unpackhi_epi8&techs=AVX_512)
 * [x] [_mm_maskz_unpackhi_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_unpackhi_epi8&techs=AVX_512)
 * [x] [_mm_mask_unpackhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_unpackhi_epi16&techs=AVX_512)
 * [x] [_mm_maskz_unpackhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_unpackhi_epi16&techs=AVX_512)
 * [x] [_mm_mask_unpackhi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_unpackhi_epi32&techs=AVX_512)
 * [x] [_mm_maskz_unpackhi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_unpackhi_epi32&techs=AVX_512)
 * [x] [_mm_mask_unpackhi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_unpackhi_epi64&techs=AVX_512)
 * [x] [_mm_maskz_unpackhi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_unpackhi_epi64&techs=AVX_512)
 * [x] [_mm_mask_unpackhi_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_unpackhi_pd&techs=AVX_512)
 * [x] [_mm_maskz_unpackhi_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_unpackhi_pd&techs=AVX_512)
 * [x] [_mm_mask_unpackhi_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_unpackhi_ps&techs=AVX_512)
 * [x] [_mm_maskz_unpackhi_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_unpackhi_ps&techs=AVX_512)
 * [x] [_mm256_mask_unpackhi_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_unpackhi_epi8&techs=AVX_512)
 * [x] [_mm256_maskz_unpackhi_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_unpackhi_epi8&techs=AVX_512)
 * [x] [_mm256_mask_unpackhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_unpackhi_epi16&techs=AVX_512)
 * [x] [_mm256_maskz_unpackhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_unpackhi_epi16&techs=AVX_512)
 * [x] [_mm256_mask_unpackhi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_unpackhi_epi32&techs=AVX_512)
 * [x] [_mm256_maskz_unpackhi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_unpackhi_epi32&techs=AVX_512)
 * [x] [_mm256_mask_unpackhi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_unpackhi_epi64&techs=AVX_512)
 * [x] [_mm256_maskz_unpackhi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_unpackhi_epi64&techs=AVX_512)
 * [x] [_mm256_mask_unpackhi_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_unpackhi_pd&techs=AVX_512)
 * [x] [_mm256_maskz_unpackhi_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_unpackhi_pd&techs=AVX_512)
 * [x] [_mm256_mask_unpackhi_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_unpackhi_ps&techs=AVX_512)
 * [x] [_mm256_maskz_unpackhi_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_unpackhi_ps&techs=AVX_512)
 * [x] [_mm512_unpackhi_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_unpackhi_epi8&techs=AVX_512)
 * [x] [_mm512_mask_unpackhi_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_unpackhi_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_unpackhi_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_unpackhi_epi8&techs=AVX_512)
 * [x] [_mm512_unpackhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_unpackhi_epi16&techs=AVX_512)
 * [x] [_mm512_mask_unpackhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_unpackhi_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_unpackhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_unpackhi_epi16&techs=AVX_512)
 * [x] [_mm512_unpackhi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_unpackhi_epi32&techs=AVX_512)
 * [x] [_mm512_mask_unpackhi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_unpackhi_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_unpackhi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_unpackhi_epi32&techs=AVX_512)
 * [x] [_mm512_unpackhi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_unpackhi_epi64&techs=AVX_512)
 * [x] [_mm512_mask_unpackhi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_unpackhi_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_unpackhi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_unpackhi_epi64&techs=AVX_512)
 * [x] [_mm512_unpackhi_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_unpackhi_pd&techs=AVX_512)
 * [x] [_mm512_mask_unpackhi_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_unpackhi_pd&techs=AVX_512)
 * [x] [_mm512_maskz_unpackhi_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_unpackhi_pd&techs=AVX_512)
 * [x] [_mm512_unpackhi_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_unpackhi_ps&techs=AVX_512)
 * [x] [_mm512_mask_unpackhi_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_unpackhi_ps&techs=AVX_512)
 * [x] [_mm512_maskz_unpackhi_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_unpackhi_ps&techs=AVX_512)

## unpacklo

42 of 42 (100.00%) implmented.

 * [x] [_mm_mask_unpacklo_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_unpacklo_epi8&techs=AVX_512)
 * [x] [_mm_maskz_unpacklo_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_unpacklo_epi8&techs=AVX_512)
 * [x] [_mm_mask_unpacklo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_unpacklo_epi16&techs=AVX_512)
 * [x] [_mm_maskz_unpacklo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_unpacklo_epi16&techs=AVX_512)
 * [x] [_mm_mask_unpacklo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_unpacklo_epi32&techs=AVX_512)
 * [x] [_mm_maskz_unpacklo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_unpacklo_epi32&techs=AVX_512)
 * [x] [_mm_mask_unpacklo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_unpacklo_epi64&techs=AVX_512)
 * [x] [_mm_maskz_unpacklo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_unpacklo_epi64&techs=AVX_512)
 * [x] [_mm_mask_unpacklo_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_unpacklo_pd&techs=AVX_512)
 * [x] [_mm_maskz_unpacklo_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_unpacklo_pd&techs=AVX_512)
 * [x] [_mm_mask_unpacklo_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_unpacklo_ps&techs=AVX_512)
 * [x] [_mm_maskz_unpacklo_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_unpacklo_ps&techs=AVX_512)
 * [x] [_mm256_mask_unpacklo_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_unpacklo_epi8&techs=AVX_512)
 * [x] [_mm256_maskz_unpacklo_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_unpacklo_epi8&techs=AVX_512)
 * [x] [_mm256_mask_unpacklo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_unpacklo_epi16&techs=AVX_512)
 * [x] [_mm256_maskz_unpacklo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_unpacklo_epi16&techs=AVX_512)
 * [x] [_mm256_mask_unpacklo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_unpacklo_epi32&techs=AVX_512)
 * [x] [_mm256_maskz_unpacklo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_unpacklo_epi32&techs=AVX_512)
 * [x] [_mm256_mask_unpacklo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_unpacklo_epi64&techs=AVX_512)
 * [x] [_mm256_maskz_unpacklo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_unpacklo_epi64&techs=AVX_512)
 * [x] [_mm256_mask_unpacklo_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_unpacklo_pd&techs=AVX_512)
 * [x] [_mm256_maskz_unpacklo_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_unpacklo_pd&techs=AVX_512)
 * [x] [_mm256_mask_unpacklo_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_unpacklo_ps&techs=AVX_512)
 * [x] [_mm256_maskz_unpacklo_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_unpacklo_ps&techs=AVX_512)
 * [x] [_mm512_unpacklo_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_unpacklo_epi8&techs=AVX_512)
 * [x] [_mm512_mask_unpacklo_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_unpacklo_epi8&techs=AVX_512)
 * [x] [_mm512_maskz_unpacklo_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_unpacklo_epi8&techs=AVX_512)
 * [x] [_mm512_unpacklo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_unpacklo_epi16&techs=AVX_512)
 * [x] [_mm512_mask_unpacklo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_unpacklo_epi16&techs=AVX_512)
 * [x] [_mm512_maskz_unpacklo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_unpacklo_epi16&techs=AVX_512)
 * [x] [_mm512_unpacklo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_unpacklo_epi32&techs=AVX_512)
 * [x] [_mm512_mask_unpacklo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_unpacklo_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_unpacklo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_unpacklo_epi32&techs=AVX_512)
 * [x] [_mm512_unpacklo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_unpacklo_epi64&techs=AVX_512)
 * [x] [_mm512_mask_unpacklo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_unpacklo_epi64&techs=AVX_512)
 * [x] [_mm512_maskz_unpacklo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_unpacklo_epi64&techs=AVX_512)
 * [x] [_mm512_unpacklo_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_unpacklo_pd&techs=AVX_512)
 * [x] [_mm512_mask_unpacklo_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_unpacklo_pd&techs=AVX_512)
 * [x] [_mm512_maskz_unpacklo_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_unpacklo_pd&techs=AVX_512)
 * [x] [_mm512_unpacklo_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_unpacklo_ps&techs=AVX_512)
 * [x] [_mm512_mask_unpacklo_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_unpacklo_ps&techs=AVX_512)
 * [x] [_mm512_maskz_unpacklo_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_unpacklo_ps&techs=AVX_512)

## xor

8 of 28 (28.57%) implmented.

 * [ ] [_mm_mask_xor_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_xor_pd&techs=AVX_512)
 * [ ] [_mm_maskz_xor_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_xor_pd&techs=AVX_512)
 * [ ] [_mm_mask_xor_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_xor_ps&techs=AVX_512)
 * [ ] [_mm_maskz_xor_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_xor_ps&techs=AVX_512)
 * [ ] [_mm_mask_xor_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_xor_epi32&techs=AVX_512)
 * [ ] [_mm_maskz_xor_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_xor_epi32&techs=AVX_512)
 * [ ] [_mm_xor_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_xor_epi64&techs=AVX_512)
 * [ ] [_mm_mask_xor_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_xor_epi64&techs=AVX_512)
 * [ ] [_mm_maskz_xor_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_xor_epi64&techs=AVX_512)
 * [ ] [_mm_xor_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_xor_epi32&techs=AVX_512)
 * [ ] [_mm256_mask_xor_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_xor_pd&techs=AVX_512)
 * [ ] [_mm256_maskz_xor_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_xor_pd&techs=AVX_512)
 * [ ] [_mm256_mask_xor_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_xor_ps&techs=AVX_512)
 * [ ] [_mm256_maskz_xor_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_xor_ps&techs=AVX_512)
 * [ ] [_mm256_mask_xor_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_xor_epi32&techs=AVX_512)
 * [ ] [_mm256_maskz_xor_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_xor_epi32&techs=AVX_512)
 * [ ] [_mm256_xor_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_xor_epi64&techs=AVX_512)
 * [ ] [_mm256_mask_xor_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_xor_epi64&techs=AVX_512)
 * [ ] [_mm256_maskz_xor_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_xor_epi64&techs=AVX_512)
 * [ ] [_mm256_xor_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_xor_epi32&techs=AVX_512)
 * [x] [_mm512_xor_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_xor_pd&techs=AVX_512)
 * [x] [_mm512_mask_xor_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_xor_pd&techs=AVX_512)
 * [x] [_mm512_maskz_xor_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_xor_pd&techs=AVX_512)
 * [x] [_mm512_xor_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_xor_ps&techs=AVX_512)
 * [x] [_mm512_mask_xor_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_xor_ps&techs=AVX_512)
 * [x] [_mm512_maskz_xor_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_xor_ps&techs=AVX_512)
 * [x] [_mm512_maskz_xor_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_xor_epi32&techs=AVX_512)
 * [x] [_mm512_maskz_xor_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_xor_epi64&techs=AVX_512)

## zext

0 of 6 (0.00%) implmented.

 * [ ] [_mm512_zextpd128_pd512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextpd128_pd512&techs=AVX_512)
 * [ ] [_mm512_zextps128_ps512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextps128_ps512&techs=AVX_512)
 * [ ] [_mm512_zextsi128_si512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextsi128_si512&techs=AVX_512)
 * [ ] [_mm512_zextpd256_pd512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextpd256_pd512&techs=AVX_512)
 * [ ] [_mm512_zextps256_ps512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextps256_ps512&techs=AVX_512)
 * [ ] [_mm512_zextsi256_si512](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextsi256_si512&techs=AVX_512)

