
AVRASM ver. 2.1.30  D:\university\7term\micro_graderi\project\complete_oneMaster_oneSlave\codeVision\new\slave\Debug\List\slave.asm Wed Jan 23 11:08:40 2019

D:\university\7term\micro_graderi\project\complete_oneMaster_oneSlave\codeVision\new\slave\Debug\List\slave.asm(1088): warning: Register r5 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\complete_oneMaster_oneSlave\codeVision\new\slave\Debug\List\slave.asm(1089): warning: Register r4 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\complete_oneMaster_oneSlave\codeVision\new\slave\Debug\List\slave.asm(1090): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0047 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0074 	JMP  _timer0_comp_isr
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0075 	JMP  _ana_comp_isr
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x0:
000033 3d72
000034 6425
000035 7320
000036 6e65      	.DB  0x72,0x3D,0x25,0x64,0x20,0x73,0x65,0x6E
000037 3d64
000038 6425
000039 0a20
00003a 0020      	.DB  0x64,0x3D,0x25,0x64,0x20,0xA,0x20,0x0
00003b 3d72
00003c 6425
00003d 7320
00003e 6e65      	.DB  0x72,0x3D,0x25,0x64,0x20,0x73,0x65,0x6E
00003f 3d64
000040 6425
D:\university\7term\micro_graderi\project\complete_oneMaster_oneSlave\codeVision\new\slave\Debug\List\slave.asm(1131): warning: .cseg .db misalignment - padding zero byte
000041 0000      	.DB  0x64,0x3D,0x25,0x64,0x0
                 _0x2020003:
000042 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000043 0002      	.DW  0x02
000044 0260      	.DW  __base_y_G101
000045 0084      	.DW  _0x2020003*2
                 
                 _0xFFFFFFFF:
000046 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000047 94f8      	CLI
000048 27ee      	CLR  R30
000049 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00004a e0f1      	LDI  R31,1
00004b bffb      	OUT  GICR,R31
00004c bfeb      	OUT  GICR,R30
00004d bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00004e e08d      	LDI  R24,(14-2)+1
00004f e0a2      	LDI  R26,2
000050 27bb      	CLR  R27
                 __CLEAR_REG:
000051 93ed      	ST   X+,R30
000052 958a      	DEC  R24
000053 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000054 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000055 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000056 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000057 93ed      	ST   X+,R30
000058 9701      	SBIW R24,1
000059 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00005a e8e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00005b e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00005c 9185      	LPM  R24,Z+
00005d 9195      	LPM  R25,Z+
00005e 9700      	SBIW R24,0
00005f f061      	BREQ __GLOBAL_INI_END
000060 91a5      	LPM  R26,Z+
000061 91b5      	LPM  R27,Z+
000062 9005      	LPM  R0,Z+
000063 9015      	LPM  R1,Z+
000064 01bf      	MOVW R22,R30
000065 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000066 9005      	LPM  R0,Z+
000067 920d      	ST   X+,R0
000068 9701      	SBIW R24,1
000069 f7e1      	BRNE __GLOBAL_INI_LOOP
00006a 01fb      	MOVW R30,R22
00006b cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00006c e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00006d bfed      	OUT  SPL,R30
00006e e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00006f bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000070 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000071 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000072 940c 0085 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 1/23/2019
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;#include <delay.h>
                 ;#include <stdio.h>
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// Timer 0 output compare interrupt service routine
                 ;interrupt [TIM0_COMP] void timer0_comp_isr(void)
                 ; 0000 0024 {
                 
                 	.CSEG
                 _timer0_comp_isr:
                 ; .FSTART _timer0_comp_isr
                 ; 0000 0025 // Place your code here
                 ; 0000 0026 
                 ; 0000 0027 }
000074 9518      	RETI
                 ; .FEND
                 ;
                 ;// Analog Comparator interrupt service routine
                 ;interrupt [ANA_COMP] void ana_comp_isr(void)
                 ; 0000 002B {
                 _ana_comp_isr:
                 ; .FSTART _ana_comp_isr
                 ; 0000 002C // Place your code here
                 ; 0000 002D 
                 ; 0000 002E }
000075 9518      	RETI
                 ; .FEND
                 ;
                 ;// Voltage Reference: AREF pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0035 {
                 ; 0000 0036 ADMUX=adc_input | ADC_VREF_TYPE;
                 ;	adc_input -> Y+0
                 ; 0000 0037 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0038 delay_us(10);
                 ; 0000 0039 // Start the AD conversion
                 ; 0000 003A ADCSRA|=(1<<ADSC);
                 ; 0000 003B // Wait for the AD conversion to complete
                 ; 0000 003C while ((ADCSRA & (1<<ADIF))==0);
                 ; 0000 003D ADCSRA|=(1<<ADIF);
                 ; 0000 003E return ADCW;
                 ; 0000 003F }
                 ; unsigned char spi_tranceiver (unsigned char data)
                 ; 0000 0041 {
                 _spi_tranceiver:
                 ; .FSTART _spi_tranceiver
                 ; 0000 0042     SPDR = data;                                  //Load data into buffer
000076 93aa      	ST   -Y,R26
                 ;	data -> Y+0
000077 81e8      	LD   R30,Y
000078 b9ef      	OUT  0xF,R30
                 ; 0000 0043     while(!(SPSR & (1<<SPIF) )){
                 _0x6:
000079 9977      	SBIC 0xE,7
00007a c007      	RJMP _0x8
                 ; 0000 0044         PORTD.1=1;
00007b 9a91      	SBI  0x12,1
                 ; 0000 0045         delay_ms(100);
00007c e6a4      	LDI  R26,LOW(100)
00007d e0b0      	LDI  R27,0
00007e 940e 0397 	CALL _delay_ms
                 ; 0000 0046         PORTD.1=0;
000080 9891      	CBI  0x12,1
                 ; 0000 0047     }                  //Wait until transmission complete
000081 cff7      	RJMP _0x6
                 _0x8:
                 ; 0000 0048     return(SPDR);                                 //Return received data
000082 b1ef      	IN   R30,0xF
000083 940c 032d 	JMP  _0x20A0001
                 ; 0000 0049 }
                 ; .FEND
                 ;// SPI functions
                 ;#include <spi.h>
                 ;
                 ;void main(void)
                 ; 0000 004E {
                 _main:
                 ; .FSTART _main
                 ; 0000 004F unsigned char data_r,data_t;
                 ; 0000 0050 char lcd_show[32];
                 ; 0000 0051 unsigned char ACKSlave=22;
                 ; 0000 0052 unsigned char ACKMaster=44;
                 ; 0000 0053 // Declare your local variables here
                 ; 0000 0054 
                 ; 0000 0055 // Input/Output Ports initialization
                 ; 0000 0056 // Port A initialization
                 ; 0000 0057 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0058 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000085 97a0      	SBIW R28,32
                 ;	data_r -> R17
                 ;	data_t -> R16
                 ;	lcd_show -> Y+0
                 ;	ACKSlave -> R19
                 ;	ACKMaster -> R18
000086 e136      	LDI  R19,22
000087 e22c      	LDI  R18,44
000088 e0e0      	LDI  R30,LOW(0)
000089 bbea      	OUT  0x1A,R30
                 ; 0000 0059 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 005A PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
00008a bbeb      	OUT  0x1B,R30
                 ; 0000 005B 
                 ; 0000 005C // Port B initialization
                 ; 0000 005D // Function: Bit7=In Bit6=Out Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 005E DDRB=(0<<DDB7) | (1<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
00008b e4e0      	LDI  R30,LOW(64)
00008c bbe7      	OUT  0x17,R30
                 ; 0000 005F // State: Bit7=T Bit6=0 Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0060 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00008d e0e0      	LDI  R30,LOW(0)
00008e bbe8      	OUT  0x18,R30
                 ; 0000 0061 
                 ; 0000 0062 // Port C initialization
                 ; 0000 0063 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0064 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00008f bbe4      	OUT  0x14,R30
                 ; 0000 0065 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0066 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000090 bbe5      	OUT  0x15,R30
                 ; 0000 0067 
                 ; 0000 0068 // Port D initialization
                 ; 0000 0069 // Function: Bit7=Out Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 006A DDRD=(1<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000091 e8e0      	LDI  R30,LOW(128)
000092 bbe1      	OUT  0x11,R30
                 ; 0000 006B // State: Bit7=0 Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 006C PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000093 e0e0      	LDI  R30,LOW(0)
000094 bbe2      	OUT  0x12,R30
                 ; 0000 006D 
                 ; 0000 006E // Timer/Counter 0 initialization
                 ; 0000 006F // Clock source: System Clock
                 ; 0000 0070 // Clock value: 125.000 kHz
                 ; 0000 0071 // Mode: CTC top=OCR0
                 ; 0000 0072 // OC0 output: Disconnected
                 ; 0000 0073 // Timer Period: 1 ms
                 ; 0000 0074 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (1<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
000095 e0e8      	LDI  R30,LOW(8)
000096 bfe3      	OUT  0x33,R30
                 ; 0000 0075 TCNT0=0x00;
000097 e0e0      	LDI  R30,LOW(0)
000098 bfe2      	OUT  0x32,R30
                 ; 0000 0076 OCR0=0x7C;
000099 e7ec      	LDI  R30,LOW(124)
00009a bfec      	OUT  0x3C,R30
                 ; 0000 0077 
                 ; 0000 0078 // Timer/Counter 1 initialization
                 ; 0000 0079 // Clock source: System Clock
                 ; 0000 007A // Clock value: Timer1 Stopped
                 ; 0000 007B // Mode: Normal top=0xFFFF
                 ; 0000 007C // OC1A output: Disconnected
                 ; 0000 007D // OC1B output: Disconnected
                 ; 0000 007E // Noise Canceler: Off
                 ; 0000 007F // Input Capture on Falling Edge
                 ; 0000 0080 // Timer1 Overflow Interrupt: Off
                 ; 0000 0081 // Input Capture Interrupt: Off
                 ; 0000 0082 // Compare A Match Interrupt: Off
                 ; 0000 0083 // Compare B Match Interrupt: Off
                 ; 0000 0084 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
00009b e0e0      	LDI  R30,LOW(0)
00009c bdef      	OUT  0x2F,R30
                 ; 0000 0085 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
00009d bdee      	OUT  0x2E,R30
                 ; 0000 0086 TCNT1H=0x00;
00009e bded      	OUT  0x2D,R30
                 ; 0000 0087 TCNT1L=0x00;
00009f bdec      	OUT  0x2C,R30
                 ; 0000 0088 ICR1H=0x00;
0000a0 bde7      	OUT  0x27,R30
                 ; 0000 0089 ICR1L=0x00;
0000a1 bde6      	OUT  0x26,R30
                 ; 0000 008A OCR1AH=0x00;
0000a2 bdeb      	OUT  0x2B,R30
                 ; 0000 008B OCR1AL=0x00;
0000a3 bdea      	OUT  0x2A,R30
                 ; 0000 008C OCR1BH=0x00;
0000a4 bde9      	OUT  0x29,R30
                 ; 0000 008D OCR1BL=0x00;
0000a5 bde8      	OUT  0x28,R30
                 ; 0000 008E 
                 ; 0000 008F // Timer/Counter 2 initialization
                 ; 0000 0090 // Clock source: System Clock
                 ; 0000 0091 // Clock value: 125.000 kHz
                 ; 0000 0092 // Mode: Fast PWM top=0xFF
                 ; 0000 0093 // OC2 output: Non-Inverted PWM
                 ; 0000 0094 // Timer Period: 2.048 ms
                 ; 0000 0095 // Output Pulse(s):
                 ; 0000 0096 // OC2 Period: 2.048 ms Width: 0 us
                 ; 0000 0097 ASSR=0<<AS2;
0000a6 bde2      	OUT  0x22,R30
                 ; 0000 0098 TCCR2=(1<<PWM2) | (1<<COM21) | (0<<COM20) | (1<<CTC2) | (1<<CS22) | (0<<CS21) | (0<<CS20);
0000a7 e6ec      	LDI  R30,LOW(108)
0000a8 bde5      	OUT  0x25,R30
                 ; 0000 0099 TCNT2=0x00;
0000a9 e0e0      	LDI  R30,LOW(0)
0000aa bde4      	OUT  0x24,R30
                 ; 0000 009A OCR2=0x00;
0000ab bde3      	OUT  0x23,R30
                 ; 0000 009B 
                 ; 0000 009C // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 009D TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (1<<OCIE0) | (0<<TOIE0);
0000ac e0e2      	LDI  R30,LOW(2)
0000ad bfe9      	OUT  0x39,R30
                 ; 0000 009E 
                 ; 0000 009F // External Interrupt(s) initialization
                 ; 0000 00A0 // INT0: Off
                 ; 0000 00A1 // INT1: Off
                 ; 0000 00A2 // INT2: Off
                 ; 0000 00A3 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000ae e0e0      	LDI  R30,LOW(0)
0000af bfe5      	OUT  0x35,R30
                 ; 0000 00A4 MCUCSR=(0<<ISC2);
0000b0 bfe4      	OUT  0x34,R30
                 ; 0000 00A5 
                 ; 0000 00A6 // USART initialization
                 ; 0000 00A7 // USART disabled
                 ; 0000 00A8 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000b1 b9ea      	OUT  0xA,R30
                 ; 0000 00A9 
                 ; 0000 00AA // Analog Comparator initialization
                 ; 0000 00AB // Analog Comparator: On
                 ; 0000 00AC // The Analog Comparator's positive input is
                 ; 0000 00AD // connected to the AIN0 pin
                 ; 0000 00AE // The Analog Comparator's negative input is
                 ; 0000 00AF // connected to the AIN1 pin
                 ; 0000 00B0 // Interrupt on Output Toggle
                 ; 0000 00B1 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00B2 ACSR=(0<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (1<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000b2 e0e8      	LDI  R30,LOW(8)
0000b3 b9e8      	OUT  0x8,R30
                 ; 0000 00B3 
                 ; 0000 00B4 // ADC initialization
                 ; 0000 00B5 // ADC Clock frequency: 500.000 kHz
                 ; 0000 00B6 // ADC Voltage Reference: AREF pin
                 ; 0000 00B7 // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 00B8 ADMUX=ADC_VREF_TYPE;
0000b4 e0e0      	LDI  R30,LOW(0)
0000b5 b9e7      	OUT  0x7,R30
                 ; 0000 00B9 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (1<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000b6 e8e4      	LDI  R30,LOW(132)
0000b7 b9e6      	OUT  0x6,R30
                 ; 0000 00BA SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
0000b8 e0e0      	LDI  R30,LOW(0)
0000b9 bfe0      	OUT  0x30,R30
                 ; 0000 00BB 
                 ; 0000 00BC // SPI initialization
                 ; 0000 00BD // SPI Type: Slave
                 ; 0000 00BE // SPI Clock Rate: 2000.000 kHz
                 ; 0000 00BF // SPI Clock Phase: Cycle Start
                 ; 0000 00C0 // SPI Clock Polarity: Low
                 ; 0000 00C1 // SPI Data Order: MSB First
                 ; 0000 00C2 SPCR=(0<<SPIE) | (1<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000ba e4e0      	LDI  R30,LOW(64)
0000bb b9ed      	OUT  0xD,R30
                 ; 0000 00C3 SPSR=(0<<SPI2X);
0000bc e0e0      	LDI  R30,LOW(0)
0000bd b9ee      	OUT  0xE,R30
                 ; 0000 00C4 
                 ; 0000 00C5 // TWI initialization
                 ; 0000 00C6 // TWI disabled
                 ; 0000 00C7 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000be bfe6      	OUT  0x36,R30
                 ; 0000 00C8 
                 ; 0000 00C9 // Alphanumeric LCD initialization
                 ; 0000 00CA // Connections are specified in the
                 ; 0000 00CB // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00CC // RS - PORTC Bit 0
                 ; 0000 00CD // RD - PORTC Bit 1
                 ; 0000 00CE // EN - PORTC Bit 2
                 ; 0000 00CF // D4 - PORTC Bit 4
                 ; 0000 00D0 // D5 - PORTC Bit 5
                 ; 0000 00D1 // D6 - PORTC Bit 6
                 ; 0000 00D2 // D7 - PORTC Bit 7
                 ; 0000 00D3 // Characters/line: 16
                 ; 0000 00D4 lcd_init(16);
0000bf e1a0      	LDI  R26,LOW(16)
0000c0 940e 0301 	CALL _lcd_init
                 ; 0000 00D5 
                 ; 0000 00D6 // Global enable interrupts
                 ; 0000 00D7 #asm("sei")
0000c2 9478      	sei
                 ; 0000 00D8  DDRD.0=1;
0000c3 9a88      	SBI  0x11,0
                 ; 0000 00D9 DDRD.1=1;
0000c4 9a89      	SBI  0x11,1
                 ; 0000 00DA data_r=0;
0000c5 e010      	LDI  R17,LOW(0)
                 ; 0000 00DB data_t=1;
0000c6 e001      	LDI  R16,LOW(1)
                 ; 0000 00DC while (1)
                 _0x11:
                 ; 0000 00DD       {
                 ; 0000 00DE       // Place your code here
                 ; 0000 00DF            delay_ms(200);
0000c7 eca8      	LDI  R26,LOW(200)
0000c8 e0b0      	LDI  R27,0
0000c9 940e 0397 	CALL _delay_ms
                 ; 0000 00E0       data_r=0;
0000cb e010      	LDI  R17,LOW(0)
                 ; 0000 00E1       data_r = spi_tranceiver(data_t);
0000cc 2fa0      	MOV  R26,R16
0000cd dfa8      	RCALL _spi_tranceiver
0000ce 2f1e      	MOV  R17,R30
                 ; 0000 00E2       lcd_clear();
0000cf 940e 02cf 	CALL _lcd_clear
                 ; 0000 00E3       sprintf(lcd_show,"r=%d send=%d \n ",data_r,data_t);
0000d1 01fe      	MOVW R30,R28
0000d2 93fa      	ST   -Y,R31
0000d3 93ea      	ST   -Y,R30
                +
0000d4 e6e6     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
0000d5 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
0000d6 940e 0348 	CALL SUBOPT_0x0
                 ; 0000 00E4       lcd_puts(lcd_show);
                 ; 0000 00E5       if(data_r==ACKMaster){
0000d8 1721      	CP   R18,R17
0000d9 f4a1      	BRNE _0x14
                 ; 0000 00E6             if(data_t%4==0){
0000da 2fa0      	MOV  R26,R16
0000db 27bb      	CLR  R27
0000dc e0e4      	LDI  R30,LOW(4)
0000dd e0f0      	LDI  R31,HIGH(4)
0000de 940e 03bc 	CALL __MODW21
0000e0 9730      	SBIW R30,0
0000e1 f459      	BRNE _0x15
                 ; 0000 00E7                 data_r=0;
0000e2 e010      	LDI  R17,LOW(0)
                 ; 0000 00E8                 data_r = spi_tranceiver(ACKSlave);
0000e3 2fa3      	MOV  R26,R19
0000e4 df91      	RCALL _spi_tranceiver
0000e5 2f1e      	MOV  R17,R30
                 ; 0000 00E9                 sprintf(lcd_show,"r=%d send=%d",data_r,data_t);
0000e6 01fe      	MOVW R30,R28
0000e7 93fa      	ST   -Y,R31
0000e8 93ea      	ST   -Y,R30
                +
0000e9 e7e6     +LDI R30 , LOW ( 2 * _0x0 + ( 16 ) )
0000ea e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 16 ) )
                 	__POINTW1FN _0x0,16
0000eb 940e 0348 	CALL SUBOPT_0x0
                 ; 0000 00EA                 lcd_puts(lcd_show);
                 ; 0000 00EB             }
                 ; 0000 00EC             data_t++;
                 _0x15:
0000ed 5f0f      	SUBI R16,-1
                 ; 0000 00ED       }
                 ; 0000 00EE 
                 ; 0000 00EF       PORTD.0=1;
                 _0x14:
0000ee 9a90      	SBI  0x12,0
                 ; 0000 00F0 
                 ; 0000 00F1       delay_ms(100);
0000ef e6a4      	LDI  R26,LOW(100)
0000f0 e0b0      	LDI  R27,0
0000f1 940e 0397 	CALL _delay_ms
                 ; 0000 00F2       PORTD.0=0;
0000f3 9890      	CBI  0x12,0
                 ; 0000 00F3       delay_ms(200);
0000f4 eca8      	LDI  R26,LOW(200)
0000f5 e0b0      	LDI  R27,0
0000f6 940e 0397 	CALL _delay_ms
                 ; 0000 00F4       }
0000f8 cfce      	RJMP _0x11
                 ; 0000 00F5 }
                 _0x1A:
0000f9 cfff      	RJMP _0x1A
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G100:
                 ; .FSTART _put_buff_G100
0000fa 93ba      	ST   -Y,R27
0000fb 93aa      	ST   -Y,R26
0000fc 931a      	ST   -Y,R17
0000fd 930a      	ST   -Y,R16
0000fe 81aa      	LDD  R26,Y+2
0000ff 81bb      	LDD  R27,Y+2+1
000100 9612      	ADIW R26,2
000101 940e 03ca 	CALL __GETW1P
000103 9730      	SBIW R30,0
000104 f159      	BREQ _0x2000010
000105 81aa      	LDD  R26,Y+2
000106 81bb      	LDD  R27,Y+2+1
000107 9614      	ADIW R26,4
000108 940e 03ca 	CALL __GETW1P
00010a 018f      	MOVW R16,R30
00010b 9730      	SBIW R30,0
00010c f061      	BREQ _0x2000012
                +
00010d 3002     +CPI R16 , LOW ( 2 )
00010e e0e0     +LDI R30 , HIGH ( 2 )
00010f 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
000110 f098      	BRLO _0x2000013
000111 01f8      	MOVW R30,R16
000112 9731      	SBIW R30,1
000113 018f      	MOVW R16,R30
                +
000114 81aa     +LDD R26 , Y + 2
000115 81bb     +LDD R27 , Y + 2 + 1
000116 9614     +ADIW R26 , 4
000117 93ed     +ST X + , R30
000118 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2000012:
000119 81aa      	LDD  R26,Y+2
00011a 81bb      	LDD  R27,Y+2+1
00011b 9612      	ADIW R26,2
00011c 91ed      	LD   R30,X+
00011d 91fd      	LD   R31,X+
00011e 9631      	ADIW R30,1
00011f 93fe      	ST   -X,R31
000120 93ee      	ST   -X,R30
000121 9731      	SBIW R30,1
000122 81ac      	LDD  R26,Y+4
000123 83a0      	STD  Z+0,R26
                 _0x2000013:
000124 81aa      	LDD  R26,Y+2
000125 81bb      	LDD  R27,Y+2+1
000126 940e 03ca 	CALL __GETW1P
000128 23ff      	TST  R31
000129 f02a      	BRMI _0x2000014
00012a 91ed      	LD   R30,X+
00012b 91fd      	LD   R31,X+
00012c 9631      	ADIW R30,1
00012d 93fe      	ST   -X,R31
00012e 93ee      	ST   -X,R30
                 _0x2000014:
00012f c006      	RJMP _0x2000015
                 _0x2000010:
000130 81aa      	LDD  R26,Y+2
000131 81bb      	LDD  R27,Y+2+1
000132 efef      	LDI  R30,LOW(65535)
000133 efff      	LDI  R31,HIGH(65535)
000134 93ed      	ST   X+,R30
000135 93fc      	ST   X,R31
                 _0x2000015:
000136 8119      	LDD  R17,Y+1
000137 8108      	LDD  R16,Y+0
000138 9625      	ADIW R28,5
000139 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
00013a 93ba      	ST   -Y,R27
00013b 93aa      	ST   -Y,R26
00013c 9726      	SBIW R28,6
00013d 940e 03d7 	CALL __SAVELOCR6
00013f e010      	LDI  R17,0
000140 85ac      	LDD  R26,Y+12
000141 85bd      	LDD  R27,Y+12+1
000142 e0e0      	LDI  R30,LOW(0)
000143 e0f0      	LDI  R31,HIGH(0)
000144 93ed      	ST   X+,R30
000145 93fc      	ST   X,R31
                 _0x2000016:
000146 89ea      	LDD  R30,Y+18
000147 89fb      	LDD  R31,Y+18+1
000148 9631      	ADIW R30,1
000149 8bea      	STD  Y+18,R30
00014a 8bfb      	STD  Y+18+1,R31
00014b 9731      	SBIW R30,1
00014c 91e4      	LPM  R30,Z
00014d 2f2e      	MOV  R18,R30
00014e 30e0      	CPI  R30,0
00014f f409      	BRNE PC+2
000150 c115      	RJMP _0x2000018
000151 2fe1      	MOV  R30,R17
000152 30e0      	CPI  R30,0
000153 f439      	BRNE _0x200001C
000154 3225      	CPI  R18,37
000155 f411      	BRNE _0x200001D
000156 e011      	LDI  R17,LOW(1)
000157 c002      	RJMP _0x200001E
                 _0x200001D:
000158 940e 035d 	CALL SUBOPT_0x1
                 _0x200001E:
00015a c10a      	RJMP _0x200001B
                 _0x200001C:
00015b 30e1      	CPI  R30,LOW(0x1)
00015c f4a9      	BRNE _0x200001F
00015d 3225      	CPI  R18,37
00015e f419      	BRNE _0x2000020
00015f 940e 035d 	CALL SUBOPT_0x1
000161 c102      	RJMP _0x20000CC
                 _0x2000020:
000162 e012      	LDI  R17,LOW(2)
000163 e040      	LDI  R20,LOW(0)
000164 e000      	LDI  R16,LOW(0)
000165 322d      	CPI  R18,45
000166 f411      	BRNE _0x2000021
000167 e001      	LDI  R16,LOW(1)
000168 c0fc      	RJMP _0x200001B
                 _0x2000021:
000169 322b      	CPI  R18,43
00016a f411      	BRNE _0x2000022
00016b e24b      	LDI  R20,LOW(43)
00016c c0f8      	RJMP _0x200001B
                 _0x2000022:
00016d 3220      	CPI  R18,32
00016e f411      	BRNE _0x2000023
00016f e240      	LDI  R20,LOW(32)
000170 c0f4      	RJMP _0x200001B
                 _0x2000023:
000171 c002      	RJMP _0x2000024
                 _0x200001F:
000172 30e2      	CPI  R30,LOW(0x2)
000173 f439      	BRNE _0x2000025
                 _0x2000024:
000174 e050      	LDI  R21,LOW(0)
000175 e013      	LDI  R17,LOW(3)
000176 3320      	CPI  R18,48
000177 f411      	BRNE _0x2000026
000178 6800      	ORI  R16,LOW(128)
000179 c0eb      	RJMP _0x200001B
                 _0x2000026:
00017a c003      	RJMP _0x2000027
                 _0x2000025:
00017b 30e3      	CPI  R30,LOW(0x3)
00017c f009      	BREQ PC+2
00017d c0e7      	RJMP _0x200001B
                 _0x2000027:
00017e 3320      	CPI  R18,48
00017f f010      	BRLO _0x200002A
000180 332a      	CPI  R18,58
000181 f008      	BRLO _0x200002B
                 _0x200002A:
000182 c007      	RJMP _0x2000029
                 _0x200002B:
000183 e0aa      	LDI  R26,LOW(10)
000184 9f5a      	MUL  R21,R26
000185 2d50      	MOV  R21,R0
000186 2fe2      	MOV  R30,R18
000187 53e0      	SUBI R30,LOW(48)
000188 0f5e      	ADD  R21,R30
000189 c0db      	RJMP _0x200001B
                 _0x2000029:
00018a 2fe2      	MOV  R30,R18
00018b 36e3      	CPI  R30,LOW(0x63)
00018c f449      	BRNE _0x200002F
00018d 940e 0364 	CALL SUBOPT_0x2
00018f 89e8      	LDD  R30,Y+16
000190 89f9      	LDD  R31,Y+16+1
000191 81a4      	LDD  R26,Z+4
000192 93aa      	ST   -Y,R26
000193 940e 036a 	CALL SUBOPT_0x3
000195 c0ce      	RJMP _0x2000030
                 _0x200002F:
000196 37e3      	CPI  R30,LOW(0x73)
000197 f441      	BRNE _0x2000032
000198 940e 0364 	CALL SUBOPT_0x2
00019a 940e 0370 	CALL SUBOPT_0x4
00019c 940e 032f 	CALL _strlen
00019e 2f1e      	MOV  R17,R30
00019f c00a      	RJMP _0x2000033
                 _0x2000032:
0001a0 37e0      	CPI  R30,LOW(0x70)
0001a1 f461      	BRNE _0x2000035
0001a2 940e 0364 	CALL SUBOPT_0x2
0001a4 940e 0370 	CALL SUBOPT_0x4
0001a6 940e 033b 	CALL _strlenf
0001a8 2f1e      	MOV  R17,R30
0001a9 6008      	ORI  R16,LOW(8)
                 _0x2000033:
0001aa 6002      	ORI  R16,LOW(2)
0001ab 770f      	ANDI R16,LOW(127)
0001ac e030      	LDI  R19,LOW(0)
0001ad c034      	RJMP _0x2000036
                 _0x2000035:
0001ae 36e4      	CPI  R30,LOW(0x64)
0001af f011      	BREQ _0x2000039
0001b0 36e9      	CPI  R30,LOW(0x69)
0001b1 f411      	BRNE _0x200003A
                 _0x2000039:
0001b2 6004      	ORI  R16,LOW(4)
0001b3 c002      	RJMP _0x200003B
                 _0x200003A:
0001b4 37e5      	CPI  R30,LOW(0x75)
0001b5 f431      	BRNE _0x200003C
                 _0x200003B:
0001b6 e5e4      	LDI  R30,LOW(_tbl10_G100*2)
0001b7 e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
0001b8 83ee      	STD  Y+6,R30
0001b9 83ff      	STD  Y+6+1,R31
0001ba e015      	LDI  R17,LOW(5)
0001bb c00c      	RJMP _0x200003D
                 _0x200003C:
0001bc 35e8      	CPI  R30,LOW(0x58)
0001bd f411      	BRNE _0x200003F
0001be 6008      	ORI  R16,LOW(8)
0001bf c003      	RJMP _0x2000040
                 _0x200003F:
0001c0 37e8      	CPI  R30,LOW(0x78)
0001c1 f009      	BREQ PC+2
0001c2 c0a1      	RJMP _0x2000071
                 _0x2000040:
0001c3 e5ee      	LDI  R30,LOW(_tbl16_G100*2)
0001c4 e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
0001c5 83ee      	STD  Y+6,R30
0001c6 83ff      	STD  Y+6+1,R31
0001c7 e014      	LDI  R17,LOW(4)
                 _0x200003D:
0001c8 ff02      	SBRS R16,2
0001c9 c014      	RJMP _0x2000042
0001ca 940e 0364 	CALL SUBOPT_0x2
0001cc 940e 037a 	CALL SUBOPT_0x5
0001ce 85ab      	LDD  R26,Y+11
0001cf 23aa      	TST  R26
0001d0 f43a      	BRPL _0x2000043
0001d1 85ea      	LDD  R30,Y+10
0001d2 85fb      	LDD  R31,Y+10+1
0001d3 940e 03a5 	CALL __ANEGW1
0001d5 87ea      	STD  Y+10,R30
0001d6 87fb      	STD  Y+10+1,R31
0001d7 e24d      	LDI  R20,LOW(45)
                 _0x2000043:
0001d8 3040      	CPI  R20,0
0001d9 f011      	BREQ _0x2000044
0001da 5f1f      	SUBI R17,-LOW(1)
0001db c001      	RJMP _0x2000045
                 _0x2000044:
0001dc 7f0b      	ANDI R16,LOW(251)
                 _0x2000045:
0001dd c004      	RJMP _0x2000046
                 _0x2000042:
0001de 940e 0364 	CALL SUBOPT_0x2
0001e0 940e 037a 	CALL SUBOPT_0x5
                 _0x2000046:
                 _0x2000036:
0001e2 fd00      	SBRC R16,0
0001e3 c011      	RJMP _0x2000047
                 _0x2000048:
0001e4 1715      	CP   R17,R21
0001e5 f478      	BRSH _0x200004A
0001e6 ff07      	SBRS R16,7
0001e7 c008      	RJMP _0x200004B
0001e8 ff02      	SBRS R16,2
0001e9 c004      	RJMP _0x200004C
0001ea 7f0b      	ANDI R16,LOW(251)
0001eb 2f24      	MOV  R18,R20
0001ec 5011      	SUBI R17,LOW(1)
0001ed c001      	RJMP _0x200004D
                 _0x200004C:
0001ee e320      	LDI  R18,LOW(48)
                 _0x200004D:
0001ef c001      	RJMP _0x200004E
                 _0x200004B:
0001f0 e220      	LDI  R18,LOW(32)
                 _0x200004E:
0001f1 940e 035d 	CALL SUBOPT_0x1
0001f3 5051      	SUBI R21,LOW(1)
0001f4 cfef      	RJMP _0x2000048
                 _0x200004A:
                 _0x2000047:
0001f5 2f31      	MOV  R19,R17
0001f6 ff01      	SBRS R16,1
0001f7 c017      	RJMP _0x200004F
                 _0x2000050:
0001f8 3030      	CPI  R19,0
0001f9 f0a1      	BREQ _0x2000052
0001fa ff03      	SBRS R16,3
0001fb c006      	RJMP _0x2000053
0001fc 81ee      	LDD  R30,Y+6
0001fd 81ff      	LDD  R31,Y+6+1
0001fe 9125      	LPM  R18,Z+
0001ff 83ee      	STD  Y+6,R30
000200 83ff      	STD  Y+6+1,R31
000201 c005      	RJMP _0x2000054
                 _0x2000053:
000202 81ae      	LDD  R26,Y+6
000203 81bf      	LDD  R27,Y+6+1
000204 912d      	LD   R18,X+
000205 83ae      	STD  Y+6,R26
000206 83bf      	STD  Y+6+1,R27
                 _0x2000054:
000207 940e 035d 	CALL SUBOPT_0x1
000209 3050      	CPI  R21,0
00020a f009      	BREQ _0x2000055
00020b 5051      	SUBI R21,LOW(1)
                 _0x2000055:
00020c 5031      	SUBI R19,LOW(1)
00020d cfea      	RJMP _0x2000050
                 _0x2000052:
00020e c04b      	RJMP _0x2000056
                 _0x200004F:
                 _0x2000058:
00020f e320      	LDI  R18,LOW(48)
000210 81ee      	LDD  R30,Y+6
000211 81ff      	LDD  R31,Y+6+1
000212 940e 03ce 	CALL __GETW1PF
000214 87e8      	STD  Y+8,R30
000215 87f9      	STD  Y+8+1,R31
000216 81ee      	LDD  R30,Y+6
000217 81ff      	LDD  R31,Y+6+1
000218 9632      	ADIW R30,2
000219 83ee      	STD  Y+6,R30
00021a 83ff      	STD  Y+6+1,R31
                 _0x200005A:
00021b 85e8      	LDD  R30,Y+8
00021c 85f9      	LDD  R31,Y+8+1
00021d 85aa      	LDD  R26,Y+10
00021e 85bb      	LDD  R27,Y+10+1
00021f 17ae      	CP   R26,R30
000220 07bf      	CPC  R27,R31
000221 f050      	BRLO _0x200005C
000222 5f2f      	SUBI R18,-LOW(1)
000223 85a8      	LDD  R26,Y+8
000224 85b9      	LDD  R27,Y+8+1
000225 85ea      	LDD  R30,Y+10
000226 85fb      	LDD  R31,Y+10+1
000227 1bea      	SUB  R30,R26
000228 0bfb      	SBC  R31,R27
000229 87ea      	STD  Y+10,R30
00022a 87fb      	STD  Y+10+1,R31
00022b cfef      	RJMP _0x200005A
                 _0x200005C:
00022c 332a      	CPI  R18,58
00022d f028      	BRLO _0x200005D
00022e ff03      	SBRS R16,3
00022f c002      	RJMP _0x200005E
000230 5f29      	SUBI R18,-LOW(7)
000231 c001      	RJMP _0x200005F
                 _0x200005E:
000232 5d29      	SUBI R18,-LOW(39)
                 _0x200005F:
                 _0x200005D:
000233 fd04      	SBRC R16,4
000234 c01a      	RJMP _0x2000061
000235 3321      	CPI  R18,49
000236 f420      	BRSH _0x2000063
000237 85a8      	LDD  R26,Y+8
000238 85b9      	LDD  R27,Y+8+1
000239 9711      	SBIW R26,1
00023a f409      	BRNE _0x2000062
                 _0x2000063:
00023b c009      	RJMP _0x20000CD
                 _0x2000062:
00023c 1753      	CP   R21,R19
00023d f010      	BRLO _0x2000067
00023e ff00      	SBRS R16,0
00023f c001      	RJMP _0x2000068
                 _0x2000067:
000240 c013      	RJMP _0x2000066
                 _0x2000068:
000241 e220      	LDI  R18,LOW(32)
000242 ff07      	SBRS R16,7
000243 c00b      	RJMP _0x2000069
000244 e320      	LDI  R18,LOW(48)
                 _0x20000CD:
000245 6100      	ORI  R16,LOW(16)
000246 ff02      	SBRS R16,2
000247 c007      	RJMP _0x200006A
000248 7f0b      	ANDI R16,LOW(251)
000249 934a      	ST   -Y,R20
00024a 940e 036a 	CALL SUBOPT_0x3
00024c 3050      	CPI  R21,0
00024d f009      	BREQ _0x200006B
00024e 5051      	SUBI R21,LOW(1)
                 _0x200006B:
                 _0x200006A:
                 _0x2000069:
                 _0x2000061:
00024f 940e 035d 	CALL SUBOPT_0x1
000251 3050      	CPI  R21,0
000252 f009      	BREQ _0x200006C
000253 5051      	SUBI R21,LOW(1)
                 _0x200006C:
                 _0x2000066:
000254 5031      	SUBI R19,LOW(1)
000255 85a8      	LDD  R26,Y+8
000256 85b9      	LDD  R27,Y+8+1
000257 9712      	SBIW R26,2
000258 f008      	BRLO _0x2000059
000259 cfb5      	RJMP _0x2000058
                 _0x2000059:
                 _0x2000056:
00025a ff00      	SBRS R16,0
00025b c008      	RJMP _0x200006D
                 _0x200006E:
00025c 3050      	CPI  R21,0
00025d f031      	BREQ _0x2000070
00025e 5051      	SUBI R21,LOW(1)
00025f e2e0      	LDI  R30,LOW(32)
000260 93ea      	ST   -Y,R30
000261 940e 036a 	CALL SUBOPT_0x3
000263 cff8      	RJMP _0x200006E
                 _0x2000070:
                 _0x200006D:
                 _0x2000071:
                 _0x2000030:
                 _0x20000CC:
000264 e010      	LDI  R17,LOW(0)
                 _0x200001B:
000265 cee0      	RJMP _0x2000016
                 _0x2000018:
000266 85ac      	LDD  R26,Y+12
000267 85bd      	LDD  R27,Y+12+1
000268 940e 03ca 	CALL __GETW1P
00026a 940e 03de 	CALL __LOADLOCR6
00026c 9664      	ADIW R28,20
00026d 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
00026e 92ff      	PUSH R15
00026f 2ef8      	MOV  R15,R24
000270 9726      	SBIW R28,6
000271 940e 03d9 	CALL __SAVELOCR4
000273 940e 0382 	CALL SUBOPT_0x6
000275 9730      	SBIW R30,0
000276 f419      	BRNE _0x2000072
000277 efef      	LDI  R30,LOW(65535)
000278 efff      	LDI  R31,HIGH(65535)
000279 c023      	RJMP _0x20A0002
                 _0x2000072:
00027a 01de      	MOVW R26,R28
00027b 9616      	ADIW R26,6
00027c 940e 03a1 	CALL __ADDW2R15
00027e 018d      	MOVW R16,R26
00027f 940e 0382 	CALL SUBOPT_0x6
000281 83ee      	STD  Y+6,R30
000282 83ff      	STD  Y+6+1,R31
000283 e0e0      	LDI  R30,LOW(0)
000284 87e8      	STD  Y+8,R30
000285 87e9      	STD  Y+8+1,R30
000286 01de      	MOVW R26,R28
000287 961a      	ADIW R26,10
000288 940e 03a1 	CALL __ADDW2R15
00028a 940e 03ca 	CALL __GETW1P
00028c 93fa      	ST   -Y,R31
00028d 93ea      	ST   -Y,R30
00028e 931a      	ST   -Y,R17
00028f 930a      	ST   -Y,R16
000290 efea      	LDI  R30,LOW(_put_buff_G100)
000291 e0f0      	LDI  R31,HIGH(_put_buff_G100)
000292 93fa      	ST   -Y,R31
000293 93ea      	ST   -Y,R30
000294 01de      	MOVW R26,R28
000295 961a      	ADIW R26,10
000296 dea3      	RCALL __print_G100
000297 019f      	MOVW R18,R30
000298 81ae      	LDD  R26,Y+6
000299 81bf      	LDD  R27,Y+6+1
00029a e0e0      	LDI  R30,LOW(0)
00029b 93ec      	ST   X,R30
00029c 01f9      	MOVW R30,R18
                 _0x20A0002:
00029d 940e 03e0 	CALL __LOADLOCR4
00029f 962a      	ADIW R28,10
0002a0 90ff      	POP  R15
0002a1 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G101:
                 ; .FSTART __lcd_write_nibble_G101
0002a2 93aa      	ST   -Y,R26
0002a3 b3e5      	IN   R30,0x15
0002a4 70ef      	ANDI R30,LOW(0xF)
0002a5 2fae      	MOV  R26,R30
0002a6 81e8      	LD   R30,Y
0002a7 7fe0      	ANDI R30,LOW(0xF0)
0002a8 2bea      	OR   R30,R26
0002a9 bbe5      	OUT  0x15,R30
                +
0002aa e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0002ab 958a     +DEC R24
0002ac f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0002ad 9aaa      	SBI  0x15,2
                +
0002ae e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0002af 958a     +DEC R24
0002b0 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0002b1 98aa      	CBI  0x15,2
                +
0002b2 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0002b3 958a     +DEC R24
0002b4 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0002b5 c077      	RJMP _0x20A0001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0002b6 93aa      	ST   -Y,R26
0002b7 81a8      	LD   R26,Y
0002b8 dfe9      	RCALL __lcd_write_nibble_G101
0002b9 81e8          ld    r30,y
0002ba 95e2          swap  r30
0002bb 83e8          st    y,r30
0002bc 81a8      	LD   R26,Y
0002bd dfe4      	RCALL __lcd_write_nibble_G101
                +
0002be e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0002bf 958a     +DEC R24
0002c0 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0002c1 c06b      	RJMP _0x20A0001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0002c2 93aa      	ST   -Y,R26
0002c3 81e8      	LD   R30,Y
0002c4 e0f0      	LDI  R31,0
0002c5 5ae0      	SUBI R30,LOW(-__base_y_G101)
0002c6 4ffd      	SBCI R31,HIGH(-__base_y_G101)
0002c7 81e0      	LD   R30,Z
0002c8 81a9      	LDD  R26,Y+1
0002c9 0fae      	ADD  R26,R30
0002ca dfeb      	RCALL __lcd_write_data
0002cb 8059      	LDD  R5,Y+1
0002cc 8048      	LDD  R4,Y+0
0002cd 9622      	ADIW R28,2
0002ce 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0002cf e0a2      	LDI  R26,LOW(2)
0002d0 940e 0389 	CALL SUBOPT_0x7
0002d2 e0ac      	LDI  R26,LOW(12)
0002d3 dfe2      	RCALL __lcd_write_data
0002d4 e0a1      	LDI  R26,LOW(1)
0002d5 940e 0389 	CALL SUBOPT_0x7
0002d7 e0e0      	LDI  R30,LOW(0)
0002d8 2e4e      	MOV  R4,R30
0002d9 2e5e      	MOV  R5,R30
0002da 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
0002db 93aa      	ST   -Y,R26
0002dc 81a8      	LD   R26,Y
0002dd 30aa      	CPI  R26,LOW(0xA)
0002de f011      	BREQ _0x2020005
0002df 1457      	CP   R5,R7
0002e0 f048      	BRLO _0x2020004
                 _0x2020005:
0002e1 e0e0      	LDI  R30,LOW(0)
0002e2 93ea      	ST   -Y,R30
0002e3 9443      	INC  R4
0002e4 2da4      	MOV  R26,R4
0002e5 dfdc      	RCALL _lcd_gotoxy
0002e6 81a8      	LD   R26,Y
0002e7 30aa      	CPI  R26,LOW(0xA)
0002e8 f409      	BRNE _0x2020007
0002e9 c043      	RJMP _0x20A0001
                 _0x2020007:
                 _0x2020004:
0002ea 9453      	INC  R5
0002eb 9aa8      	SBI  0x15,0
0002ec 81a8      	LD   R26,Y
0002ed dfc8      	RCALL __lcd_write_data
0002ee 98a8      	CBI  0x15,0
0002ef c03d      	RJMP _0x20A0001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
0002f0 93ba      	ST   -Y,R27
0002f1 93aa      	ST   -Y,R26
0002f2 931a      	ST   -Y,R17
                 _0x2020008:
0002f3 81a9      	LDD  R26,Y+1
0002f4 81ba      	LDD  R27,Y+1+1
0002f5 91ed      	LD   R30,X+
0002f6 83a9      	STD  Y+1,R26
0002f7 83ba      	STD  Y+1+1,R27
0002f8 2f1e      	MOV  R17,R30
0002f9 30e0      	CPI  R30,0
0002fa f019      	BREQ _0x202000A
0002fb 2fa1      	MOV  R26,R17
0002fc dfde      	RCALL _lcd_putchar
0002fd cff5      	RJMP _0x2020008
                 _0x202000A:
0002fe 8118      	LDD  R17,Y+0
0002ff 9623      	ADIW R28,3
000300 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000301 93aa      	ST   -Y,R26
000302 b3e4      	IN   R30,0x14
000303 6fe0      	ORI  R30,LOW(0xF0)
000304 bbe4      	OUT  0x14,R30
000305 9aa2      	SBI  0x14,2
000306 9aa0      	SBI  0x14,0
000307 9aa1      	SBI  0x14,1
000308 98aa      	CBI  0x15,2
000309 98a8      	CBI  0x15,0
00030a 98a9      	CBI  0x15,1
00030b 8078      	LDD  R7,Y+0
00030c 81e8      	LD   R30,Y
00030d 58e0      	SUBI R30,-LOW(128)
                +
00030e 93e0 0262+STS __base_y_G101 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G101,2
000310 81e8      	LD   R30,Y
000311 54e0      	SUBI R30,-LOW(192)
                +
000312 93e0 0263+STS __base_y_G101 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G101,3
000314 e1a4      	LDI  R26,LOW(20)
000315 e0b0      	LDI  R27,0
000316 940e 0397 	CALL _delay_ms
000318 940e 038f 	CALL SUBOPT_0x8
00031a 940e 038f 	CALL SUBOPT_0x8
00031c 940e 038f 	CALL SUBOPT_0x8
00031e e2a0      	LDI  R26,LOW(32)
00031f df82      	RCALL __lcd_write_nibble_G101
                +
000320 ec88     +LDI R24 , LOW ( 200 )
000321 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000322 9701     +SBIW R24 , 1
000323 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000324 e2a8      	LDI  R26,LOW(40)
000325 df90      	RCALL __lcd_write_data
000326 e0a4      	LDI  R26,LOW(4)
000327 df8e      	RCALL __lcd_write_data
000328 e8a5      	LDI  R26,LOW(133)
000329 df8c      	RCALL __lcd_write_data
00032a e0a6      	LDI  R26,LOW(6)
00032b df8a      	RCALL __lcd_write_data
00032c dfa2      	RCALL _lcd_clear
                 _0x20A0001:
00032d 9621      	ADIW R28,1
00032e 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
00032f 93ba      	ST   -Y,R27
000330 93aa      	ST   -Y,R26
000331 91a9          ld   r26,y+
000332 91b9          ld   r27,y+
000333 27ee          clr  r30
000334 27ff          clr  r31
                 strlen0:
000335 916d          ld   r22,x+
000336 2366          tst  r22
000337 f011          breq strlen1
000338 9631          adiw r30,1
000339 cffb          rjmp strlen0
                 strlen1:
00033a 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
00033b 93ba      	ST   -Y,R27
00033c 93aa      	ST   -Y,R26
00033d 27aa          clr  r26
00033e 27bb          clr  r27
00033f 91e9          ld   r30,y+
000340 91f9          ld   r31,y+
                 strlenf0:
000341 9005      	lpm  r0,z+
000342 2000          tst  r0
000343 f011          breq strlenf1
000344 9611          adiw r26,1
000345 cffb          rjmp strlenf0
                 strlenf1:
000346 01fd          movw r30,r26
000347 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 __base_y_G101:
000260           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:17 WORDS
                 SUBOPT_0x0:
000348 93fa      	ST   -Y,R31
000349 93ea      	ST   -Y,R30
00034a 2fe1      	MOV  R30,R17
00034b 27ff      	CLR  R31
00034c 2766      	CLR  R22
00034d 2777      	CLR  R23
00034e 940e 03d2 	CALL __PUTPARD1
000350 2fe0      	MOV  R30,R16
000351 27ff      	CLR  R31
000352 2766      	CLR  R22
000353 2777      	CLR  R23
000354 940e 03d2 	CALL __PUTPARD1
000356 e088      	LDI  R24,8
000357 940e 026e 	CALL _sprintf
000359 962c      	ADIW R28,12
00035a 01de      	MOVW R26,R28
00035b 940c 02f0 	JMP  _lcd_puts
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x1:
00035d 932a      	ST   -Y,R18
00035e 85ad      	LDD  R26,Y+13
00035f 85be      	LDD  R27,Y+13+1
000360 85ef      	LDD  R30,Y+15
000361 89f8      	LDD  R31,Y+15+1
000362 9509      	ICALL
000363 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x2:
000364 89e8      	LDD  R30,Y+16
000365 89f9      	LDD  R31,Y+16+1
000366 9734      	SBIW R30,4
000367 8be8      	STD  Y+16,R30
000368 8bf9      	STD  Y+16+1,R31
000369 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x3:
00036a 85ad      	LDD  R26,Y+13
00036b 85be      	LDD  R27,Y+13+1
00036c 85ef      	LDD  R30,Y+15
00036d 89f8      	LDD  R31,Y+15+1
00036e 9509      	ICALL
00036f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x4:
000370 89a8      	LDD  R26,Y+16
000371 89b9      	LDD  R27,Y+16+1
000372 9614      	ADIW R26,4
000373 940e 03ca 	CALL __GETW1P
000375 83ee      	STD  Y+6,R30
000376 83ff      	STD  Y+6+1,R31
000377 81ae      	LDD  R26,Y+6
000378 81bf      	LDD  R27,Y+6+1
000379 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x5:
00037a 89a8      	LDD  R26,Y+16
00037b 89b9      	LDD  R27,Y+16+1
00037c 9614      	ADIW R26,4
00037d 940e 03ca 	CALL __GETW1P
00037f 87ea      	STD  Y+10,R30
000380 87fb      	STD  Y+10+1,R31
000381 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
000382 01de      	MOVW R26,R28
000383 961c      	ADIW R26,12
000384 940e 03a1 	CALL __ADDW2R15
000386 940e 03ca 	CALL __GETW1P
000388 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x7:
000389 940e 02b6 	CALL __lcd_write_data
00038b e0a3      	LDI  R26,LOW(3)
00038c e0b0      	LDI  R27,0
00038d 940c 0397 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x8:
00038f e3a0      	LDI  R26,LOW(48)
000390 940e 02a2 	CALL __lcd_write_nibble_G101
                +
000392 ec88     +LDI R24 , LOW ( 200 )
000393 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000394 9701     +SBIW R24 , 1
000395 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000396 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000397 9610      	adiw r26,0
000398 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000399 ed80     +LDI R24 , LOW ( 0x7D0 )
00039a e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00039b 9701     +SBIW R24 , 1
00039c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
00039d 95a8      	wdr
00039e 9711      	sbiw r26,1
00039f f7c9      	brne __delay_ms0
                 __delay_ms1:
0003a0 9508      	ret
                 
                 __ADDW2R15:
0003a1 2400      	CLR  R0
0003a2 0daf      	ADD  R26,R15
0003a3 1db0      	ADC  R27,R0
0003a4 9508      	RET
                 
                 __ANEGW1:
0003a5 95f1      	NEG  R31
0003a6 95e1      	NEG  R30
0003a7 40f0      	SBCI R31,0
0003a8 9508      	RET
                 
                 __DIVW21U:
0003a9 2400      	CLR  R0
0003aa 2411      	CLR  R1
0003ab e190      	LDI  R25,16
                 __DIVW21U1:
0003ac 0faa      	LSL  R26
0003ad 1fbb      	ROL  R27
0003ae 1c00      	ROL  R0
0003af 1c11      	ROL  R1
0003b0 1a0e      	SUB  R0,R30
0003b1 0a1f      	SBC  R1,R31
0003b2 f418      	BRCC __DIVW21U2
0003b3 0e0e      	ADD  R0,R30
0003b4 1e1f      	ADC  R1,R31
0003b5 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0003b6 60a1      	SBR  R26,1
                 __DIVW21U3:
0003b7 959a      	DEC  R25
0003b8 f799      	BRNE __DIVW21U1
0003b9 01fd      	MOVW R30,R26
0003ba 01d0      	MOVW R26,R0
0003bb 9508      	RET
                 
                 __MODW21:
0003bc 94e8      	CLT
0003bd ffb7      	SBRS R27,7
0003be c004      	RJMP __MODW211
0003bf 95a0      	COM  R26
0003c0 95b0      	COM  R27
0003c1 9611      	ADIW R26,1
0003c2 9468      	SET
                 __MODW211:
0003c3 fdf7      	SBRC R31,7
0003c4 dfe0      	RCALL __ANEGW1
0003c5 dfe3      	RCALL __DIVW21U
0003c6 01fd      	MOVW R30,R26
0003c7 f40e      	BRTC __MODW212
0003c8 dfdc      	RCALL __ANEGW1
                 __MODW212:
0003c9 9508      	RET
                 
                 __GETW1P:
0003ca 91ed      	LD   R30,X+
0003cb 91fc      	LD   R31,X
0003cc 9711      	SBIW R26,1
0003cd 9508      	RET
                 
                 __GETW1PF:
0003ce 9005      	LPM  R0,Z+
0003cf 91f4      	LPM  R31,Z
0003d0 2de0      	MOV  R30,R0
0003d1 9508      	RET
                 
                 __PUTPARD1:
0003d2 937a      	ST   -Y,R23
0003d3 936a      	ST   -Y,R22
0003d4 93fa      	ST   -Y,R31
0003d5 93ea      	ST   -Y,R30
0003d6 9508      	RET
                 
                 __SAVELOCR6:
0003d7 935a      	ST   -Y,R21
                 __SAVELOCR5:
0003d8 934a      	ST   -Y,R20
                 __SAVELOCR4:
0003d9 933a      	ST   -Y,R19
                 __SAVELOCR3:
0003da 932a      	ST   -Y,R18
                 __SAVELOCR2:
0003db 931a      	ST   -Y,R17
0003dc 930a      	ST   -Y,R16
0003dd 9508      	RET
                 
                 __LOADLOCR6:
0003de 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0003df 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0003e0 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0003e1 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0003e2 8119      	LDD  R17,Y+1
0003e3 8108      	LD   R16,Y
0003e4 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  16 r1 :   5 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  39 r17:  31 r18:  31 r19:  10 r20:   9 r21:  17 r22:   7 r23:   3 
r24:  23 r25:   7 r26: 111 r27:  44 r28:  18 r29:   1 r30: 215 r31:  64 
x  :  23 y  : 169 z  :  15 
Registers used: 25 out of 35 (71.4%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   4 
adiw  :  25 and   :   0 andi  :   6 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  17 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   0 brmi  :   1 brne  :  33 brpl  :   1 brsh  :   2 brtc  :   1 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  58 
cbi   :   7 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  16 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 
cp    :   5 cpc   :   2 cpi   :  33 cpse  :   0 dec   :   6 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :   3 inc   :   2 jmp   :  25 ld    :  26 ldd   :  77 ldi   : 117 
lds   :   0 lpm   :  14 lsl   :   1 lsr   :   0 mov   :  24 movw  :  20 
mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   1 
ori   :   7 out   :  45 pop   :   1 push  :   1 rcall :  19 ret   :  26 
reti  :   2 rjmp  :  63 rol   :   3 ror   :   0 sbc   :   2 sbci  :   2 
sbi   :   9 sbic  :   1 sbis  :   0 sbiw  :  21 sbr   :   1 sbrc  :   3 
sbrs  :  11 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  61 std   :  31 sts   :   2 sub   :   2 subi  :  17 swap  :   1 
tst   :   4 wdr   :   1 
Instructions used: 63 out of 116 (54.3%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0007ca   1936     58   1994   32768   6.1%
[.dseg] 0x000060 0x000264      0      4      4    2048   0.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 4 warnings
