v 20110115 2
C 48400 46300 1 0 0 nmosEnhancementA.sym
{
T 49000 46800 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 49000 47300 1 90 0 resistor-1.sym
{
T 48600 47600 5 10 0 0 90 0 1
device=RESISTOR
}
C 49000 45200 1 90 0 resistor-1.sym
{
T 48600 45500 5 10 0 0 90 0 1
device=RESISTOR
}
C 48700 44300 1 0 0 kvoltageVertical.sym
{
T 48700 45300 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 46900 44400 1 0 0 kvoltageVertical.sym
{
T 46900 45400 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 49100 49100 1 180 0 kvoltageVertical.sym
{
T 49100 48100 5 8 0 0 180 0 1
device=VOLTAGE_SOURCE
}
C 48800 43800 1 0 0 gnd-1.sym
C 48700 49100 1 0 0 voltageSource.sym
N 48900 47100 48900 47300 4
N 48900 46300 48900 46100 4
N 48900 44300 48900 44100 4
N 47100 45300 47100 46700 4
N 47100 46700 48400 46700 4
N 47100 44400 47100 44200 4
N 47100 44200 48900 44200 4
C 45300 46600 1 270 0 resistor-1.sym
{
T 45700 46300 5 10 0 0 270 0 1
device=RESISTOR
}
C 43100 45100 1 90 0 resistor-1.sym
{
T 42700 45400 5 10 0 0 90 0 1
device=RESISTOR
}
C 42800 44200 1 0 0 kvoltageVertical.sym
{
T 42800 45200 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 41000 44400 1 0 0 kvoltageVertical.sym
{
T 41000 45400 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 45200 44200 1 0 0 kvoltageVertical.sym
{
T 45200 45200 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 42900 43800 1 0 0 gnd-1.sym
N 45400 45100 45400 45700 4
N 43000 44200 43000 44100 4
N 41200 45300 41200 47700 4
N 41200 47700 41700 47700 4
N 41200 44400 41200 44200 4
N 41200 44200 45400 44200 4
C 43400 47300 1 180 0 kcontrolledVoltageSource.sym
C 43800 47600 1 0 0 resistor-1.sym
{
T 44100 48000 5 10 0 0 0 0 1
device=RESISTOR
}
N 43800 47700 43000 47700 4
N 43000 47700 43000 47300 4
N 44700 47700 45400 47700 4
N 45400 46600 45400 47700 4
C 48900 47300 1 270 0 vcc-3.sym
C 48900 46300 1 270 0 vcc-3.sym
C 43000 46100 1 270 0 vcc-3.sym
C 41700 47800 1 270 0 vcc-3.sym
N 43000 46000 43000 46100 4
C 45400 47800 1 270 0 vcc-3.sym
B 40500 43300 9400 6800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
