Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 10 10:31:50 2023
| Host         : multipro-r1p2 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file regfile_timing_summary_routed.rpt -pb regfile_timing_summary_routed.pb -rpx regfile_timing_summary_routed.rpx -warn_on_violation
| Design       : regfile
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  992         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (992)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2976)
5. checking no_input_delay (39)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (992)
--------------------------
 There are 992 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2976)
---------------------------------------------------
 There are 2976 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3040          inf        0.000                      0                 3040           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3040 Endpoints
Min Delay          3040 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_reg[5][28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.819ns  (logic 0.124ns (1.406%)  route 8.695ns (98.594%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.973     0.973    reset_n
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  reg[31][31]_i_2/O
                         net (fo=992, routed)         7.722     8.819    reg[31][31]_i_2_n_0
    SLICE_X1Y23          FDCE                                         f  reg_reg[5][28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_reg[31][25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.740ns  (logic 0.124ns (1.419%)  route 8.616ns (98.581%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.973     0.973    reset_n
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  reg[31][31]_i_2/O
                         net (fo=992, routed)         7.643     8.740    reg[31][31]_i_2_n_0
    SLICE_X8Y25          FDCE                                         f  reg_reg[31][25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_reg[3][23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.740ns  (logic 0.124ns (1.419%)  route 8.616ns (98.581%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.973     0.973    reset_n
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  reg[31][31]_i_2/O
                         net (fo=992, routed)         7.643     8.740    reg[31][31]_i_2_n_0
    SLICE_X9Y25          FDCE                                         f  reg_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_reg[18][28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 0.124ns (1.444%)  route 8.465ns (98.556%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.973     0.973    reset_n
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  reg[31][31]_i_2/O
                         net (fo=992, routed)         7.492     8.589    reg[31][31]_i_2_n_0
    SLICE_X2Y21          FDCE                                         f  reg_reg[18][28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_reg[18][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 0.124ns (1.444%)  route 8.465ns (98.556%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.973     0.973    reset_n
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  reg[31][31]_i_2/O
                         net (fo=992, routed)         7.492     8.589    reg[31][31]_i_2_n_0
    SLICE_X2Y21          FDCE                                         f  reg_reg[18][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_reg[19][28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 0.124ns (1.444%)  route 8.465ns (98.556%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.973     0.973    reset_n
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  reg[31][31]_i_2/O
                         net (fo=992, routed)         7.492     8.589    reg[31][31]_i_2_n_0
    SLICE_X3Y21          FDCE                                         f  reg_reg[19][28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_reg[16][25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 0.124ns (1.448%)  route 8.442ns (98.552%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.973     0.973    reset_n
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  reg[31][31]_i_2/O
                         net (fo=992, routed)         7.469     8.566    reg[31][31]_i_2_n_0
    SLICE_X8Y24          FDCE                                         f  reg_reg[16][25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_reg[23][25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 0.124ns (1.448%)  route 8.442ns (98.552%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.973     0.973    reset_n
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  reg[31][31]_i_2/O
                         net (fo=992, routed)         7.469     8.566    reg[31][31]_i_2_n_0
    SLICE_X9Y24          FDCE                                         f  reg_reg[23][25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_reg[21][28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 0.124ns (1.451%)  route 8.424ns (98.549%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.973     0.973    reset_n
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  reg[31][31]_i_2/O
                         net (fo=992, routed)         7.451     8.548    reg[31][31]_i_2_n_0
    SLICE_X2Y22          FDCE                                         f  reg_reg[21][28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_reg[23][28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 0.124ns (1.451%)  route 8.424ns (98.549%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.973     0.973    reset_n
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  reg[31][31]_i_2/O
                         net (fo=992, routed)         7.451     8.548    reg[31][31]_i_2_n_0
    SLICE_X3Y22          FDCE                                         f  reg_reg[23][28]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w_value[0]
                            (input port)
  Destination:            reg_reg[10][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  w_value[0] (IN)
                         net (fo=30, unset)           0.410     0.410    w_value[0]
    SLICE_X14Y10         FDCE                                         r  reg_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_value[10]
                            (input port)
  Destination:            reg_reg[10][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  w_value[10] (IN)
                         net (fo=30, unset)           0.410     0.410    w_value[10]
    SLICE_X14Y10         FDCE                                         r  reg_reg[10][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_value[11]
                            (input port)
  Destination:            reg_reg[10][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  w_value[11] (IN)
                         net (fo=30, unset)           0.410     0.410    w_value[11]
    SLICE_X2Y3           FDCE                                         r  reg_reg[10][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_value[12]
                            (input port)
  Destination:            reg_reg[10][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  w_value[12] (IN)
                         net (fo=30, unset)           0.410     0.410    w_value[12]
    SLICE_X2Y12          FDCE                                         r  reg_reg[10][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_value[13]
                            (input port)
  Destination:            reg_reg[10][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  w_value[13] (IN)
                         net (fo=30, unset)           0.410     0.410    w_value[13]
    SLICE_X6Y12          FDCE                                         r  reg_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_value[14]
                            (input port)
  Destination:            reg_reg[10][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  w_value[14] (IN)
                         net (fo=30, unset)           0.410     0.410    w_value[14]
    SLICE_X16Y3          FDCE                                         r  reg_reg[10][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_value[15]
                            (input port)
  Destination:            reg_reg[10][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  w_value[15] (IN)
                         net (fo=30, unset)           0.410     0.410    w_value[15]
    SLICE_X2Y3           FDCE                                         r  reg_reg[10][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_value[16]
                            (input port)
  Destination:            reg_reg[10][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  w_value[16] (IN)
                         net (fo=30, unset)           0.410     0.410    w_value[16]
    SLICE_X9Y15          FDCE                                         r  reg_reg[10][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_value[17]
                            (input port)
  Destination:            reg_reg[10][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  w_value[17] (IN)
                         net (fo=30, unset)           0.410     0.410    w_value[17]
    SLICE_X1Y17          FDCE                                         r  reg_reg[10][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_value[18]
                            (input port)
  Destination:            reg_reg[10][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  w_value[18] (IN)
                         net (fo=30, unset)           0.410     0.410    w_value[18]
    SLICE_X18Y13         FDCE                                         r  reg_reg[10][18]/D
  -------------------------------------------------------------------    -------------------





