{
  "core_name": "dbg",
  "version": "1.0.0",
  "description": "or1200 Debug Interface",
  "depends": [],
  "verilog_files": {
    "include_files": [
      "rtl/verilog/dbg_cpu_defines.v", "rtl/verilog/dbg_defines.v",
      "rtl/verilog/dbg_wb_defines.v"
    ],
    "src_files": [
      "rtl/verilog/dbg_cpu.v", "rtl/verilog/dbg_cpu_registers.v",
      "rtl/verilog/dbg_crc32_d1.v", "rtl/verilog/dbg_register.v",
      "rtl/verilog/dbg_top.v", "rtl/verilog/dbg_wb.v"
    ]
  },
  "provider": [
    "OPENCORES",
    { "repo_name": "dbg_interface", "repo_root": "trunk", "revision": 158 }
  ]
}
