{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "out":["Array",16,"Bit"],
          "in":["Array",1,["Array",16,"BitIn"]]
        }],
        "instances":{
          "add_305_309_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_311_315_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "const0_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":0}
          },
          "const5_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":5}
          },
          "const5_$1":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":5}
          },
          "io16_out":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"o"}
          },
          "io16in_in_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"i"}
          },
          "lb_p4_clamped_stencil_update_stream$reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "mul_307_308_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_313_314_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          }
        },
        "connections":[
          ["mul_313_314_PE.data.in.1","const5_$1.out"],
          ["mul_313_314_PE.data.in.0","io16in_in_0.out"],
          ["mul_307_308_PE.data.in.1","const5_.out"],
          ["mul_307_308_PE.data.in.0","lb_p4_clamped_stencil_update_stream$reg_0_1.out"],
          ["add_311_315_PE.data.in.1","mul_313_314_PE.data.out"],
          ["add_311_315_PE.data.in.0","add_305_309_PE.data.out"],
          ["add_305_309_PE.data.in.1","mul_307_308_PE.data.out"],
          ["add_305_309_PE.data.in.0","const0_.out"],
          ["add_311_315_PE.data.out","io16_out.in"],
          ["lb_p4_clamped_stencil_update_stream$reg_0_1.in","io16in_in_0.out"]
        ]
      },
      "Linebuffer_U0":{
        "type":["Record",{
          "in":["Array",16,"BitIn"],
          "out":["Array",1,["Array",2,["Array",16,"Bit"]]]
        }],
        "instances":{
          "reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          }
        },
        "connections":[
          ["self.out.0.1","self.in"],
          ["self.out.0.0","reg_0_1.out"],
          ["self.in","reg_0_1.in"]
        ]
      }
    }
  }
}
}