Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 18 16:40:30 2020
| Host         : BenjiaH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mod_cpu_ps_wrapper_timing_summary_routed.rpt -pb mod_cpu_ps_wrapper_timing_summary_routed.pb -rpx mod_cpu_ps_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mod_cpu_ps_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 29 register/latch pins with no clock driven by root clock pin: NCSSK_top_inst/get_phase_difference_inst/din_valid_reg2_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: NCSSK_top_inst/get_phase_inst/m_axis_dout_tvalid_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.041        0.000                      0                19124        0.024        0.000                      0                19124        4.020        0.000                       0                  9003  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
NCSSK_top_inst/clock_dist_inst/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0                         {0.000 10.000}     20.000          50.000          
  sys_clk_clk_wiz_0                          {0.000 10.000}     20.000          50.000          
clk_fpga_0                                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
NCSSK_top_inst/clock_dist_inst/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                                          17.845        0.000                       0                     3  
  sys_clk_clk_wiz_0                                9.597        0.000                      0                16081        0.024        0.000                      0                16081        9.020        0.000                       0                  7616  
clk_fpga_0                                         3.640        0.000                      0                 2648        0.045        0.000                      0                 2648        4.020        0.000                       0                  1383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0         sys_clk_clk_wiz_0        1.041        0.000                      0                  335        0.512        0.000                      0                  335  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         sys_clk_clk_wiz_0        3.479        0.000                      0                   98        1.010        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  NCSSK_top_inst/clock_dist_inst/inst/clk_in1
  To Clock:  NCSSK_top_inst/clock_dist_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         NCSSK_top_inst/clock_dist_inst/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { NCSSK_top_inst/clock_dist_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   NCSSK_top_inst/clock_dist_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_wiz_0
  To Clock:  sys_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.416ns  (logic 4.510ns (43.300%)  route 5.906ns (56.700%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 21.698 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.696     1.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X31Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.456     2.152 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.693     2.845    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X27Y94         LUT1 (Prop_lut1_I0_O)        0.124     2.969 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.833     3.802    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X27Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.458 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.976     5.435    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X26Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.030 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.918     6.948    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X27Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.528 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.953     8.481    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X27Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.061 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.175    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.857    10.146    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X28Y102        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    10.738 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[2]
                         net (fo=1, routed)           0.675    11.413    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_26
    SLICE_X30Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.699    12.112 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    12.112    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[27]
    SLICE_X30Y108        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.698    21.698    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X30Y108        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.004    21.702    
                         clock uncertainty           -0.102    21.600    
    SLICE_X30Y108        FDRE (Setup_fdre_C_D)        0.109    21.709    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                         21.709    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.415ns  (logic 4.514ns (43.342%)  route 5.901ns (56.658%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 21.697 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.696     1.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X31Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.456     2.152 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.693     2.845    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X27Y94         LUT1 (Prop_lut1_I0_O)        0.124     2.969 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.833     3.802    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X27Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.458 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.976     5.435    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X26Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.030 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.918     6.948    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X27Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.528 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.953     8.481    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X27Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.061 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.175    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.857    10.146    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X28Y102        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536    10.682 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[0]
                         net (fo=1, routed)           0.670    11.352    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_24
    SLICE_X30Y109        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.759    12.111 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[25].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    12.111    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[25]
    SLICE_X30Y109        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.697    21.697    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X30Y109        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.004    21.701    
                         clock uncertainty           -0.102    21.599    
    SLICE_X30Y109        FDRE (Setup_fdre_C_D)        0.109    21.708    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                         21.708    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.652ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.313ns  (logic 4.400ns (42.666%)  route 5.913ns (57.334%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 21.697 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.696     1.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X31Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.456     2.152 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.693     2.845    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X27Y94         LUT1 (Prop_lut1_I0_O)        0.124     2.969 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.833     3.802    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X27Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.458 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.976     5.435    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X26Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.030 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.918     6.948    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X27Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.528 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.953     8.481    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X27Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.061 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.175    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.857    10.146    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X28Y102        CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494    10.640 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[1]
                         net (fo=1, routed)           0.682    11.322    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_25
    SLICE_X29Y110        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.687    12.009 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[26].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    12.009    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[26]
    SLICE_X29Y110        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.697    21.697    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y110        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.004    21.701    
                         clock uncertainty           -0.102    21.599    
    SLICE_X29Y110        FDRE (Setup_fdre_C_D)        0.062    21.661    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                         21.661    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  9.652    

Slack (MET) :             10.698ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 3.701ns (39.939%)  route 5.566ns (60.061%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 21.697 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.696     1.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X31Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.456     2.152 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.693     2.845    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X27Y94         LUT1 (Prop_lut1_I0_O)        0.124     2.969 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.833     3.802    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X27Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.458 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.976     5.435    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X26Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.030 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.918     6.948    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X27Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.528 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.953     8.481    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X27Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.061 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.175    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           1.192    10.481    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X28Y110        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    10.963 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.963    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[24]
    SLICE_X28Y110        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.697    21.697    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X28Y110        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.004    21.701    
                         clock uncertainty           -0.102    21.599    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)        0.062    21.661    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                         21.661    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 10.698    

Slack (MET) :             10.714ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 4.022ns (43.467%)  route 5.231ns (56.533%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 21.699 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.696     1.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X31Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.456     2.152 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.693     2.845    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X27Y94         LUT1 (Prop_lut1_I0_O)        0.124     2.969 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.833     3.802    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X27Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.458 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.976     5.435    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X26Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.030 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.918     6.948    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X27Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.528 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.953     8.481    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X27Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.061 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.175    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.857    10.146    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X28Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.726 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.726    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.949 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.949    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[28]
    SLICE_X28Y103        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.699    21.699    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X28Y103        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.004    21.703    
                         clock uncertainty           -0.102    21.601    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)        0.062    21.663    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                         21.663    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                 10.714    

Slack (MET) :             10.815ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 4.107ns (44.894%)  route 5.041ns (55.106%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 21.696 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.696     1.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X31Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.456     2.152 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.693     2.845    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X27Y94         LUT1 (Prop_lut1_I0_O)        0.124     2.969 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.833     3.802    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X27Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.458 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.976     5.435    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X26Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.030 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.918     6.948    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X27Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.528 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.953     8.481    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X27Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.061 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.175    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.446 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[0]
                         net (fo=1, routed)           0.668    10.113    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_20
    SLICE_X27Y100        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.731    10.844 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.844    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[21]
    SLICE_X27Y100        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.696    21.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X27Y100        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                         clock pessimism              0.004    21.700    
                         clock uncertainty           -0.102    21.598    
    SLICE_X27Y100        FDRE (Setup_fdre_C_D)        0.062    21.660    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]
  -------------------------------------------------------------------
                         required time                         21.660    
                         arrival time                         -10.844    
  -------------------------------------------------------------------
                         slack                                 10.815    

Slack (MET) :             10.938ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 3.088ns (34.294%)  route 5.916ns (65.706%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 21.470 - 20.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.638     1.638    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X38Y71         FDRE                                         r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     2.156 f  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=67, routed)          2.634     4.790    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][19]
    SLICE_X31Y63         LUT1 (Prop_lut1_I0_O)        0.124     4.914 r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=6, routed)           0.722     5.636    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_18
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.293 r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.866     7.159    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X31Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.739 r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.780     8.519    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X29Y65         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     9.013 r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[1]
                         net (fo=1, routed)           0.914     9.927    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_17
    SLICE_X34Y68         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.715    10.642 r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.642    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[18]
    SLICE_X34Y68         FDRE                                         r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.470    21.470    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y68         FDRE                                         r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism              0.104    21.574    
                         clock uncertainty           -0.102    21.472    
    SLICE_X34Y68         FDRE (Setup_fdre_C_D)        0.109    21.581    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                         21.581    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 10.938    

Slack (MET) :             10.982ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 3.977ns (44.051%)  route 5.051ns (55.949%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 21.695 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.696     1.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X31Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.456     2.152 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.693     2.845    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X27Y94         LUT1 (Prop_lut1_I0_O)        0.124     2.969 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.833     3.802    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X27Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.458 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.976     5.435    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X26Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.030 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.918     6.948    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X27Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.528 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.953     8.481    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X27Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.061 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.175    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.332 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[1]
                         net (fo=1, routed)           0.678    10.009    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_21
    SLICE_X26Y105        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.715    10.724 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.724    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[22]
    SLICE_X26Y105        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.695    21.695    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X26Y105        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism              0.004    21.699    
                         clock uncertainty           -0.102    21.597    
    SLICE_X26Y105        FDRE (Setup_fdre_C_D)        0.109    21.706    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         21.706    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                 10.982    

Slack (MET) :             11.008ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 3.890ns (44.013%)  route 4.948ns (55.987%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 21.479 - 20.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.696     1.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X31Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.456     2.152 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.693     2.845    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X27Y94         LUT1 (Prop_lut1_I0_O)        0.124     2.969 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.833     3.802    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X27Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.458 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.976     5.435    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X26Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.030 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.918     6.948    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X27Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.528 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.953     8.481    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X27Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.061 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.289 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[2]
                         net (fo=1, routed)           0.575     9.863    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_18
    SLICE_X33Y96         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.671    10.534 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.534    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[19]
    SLICE_X33Y96         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.479    21.479    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y96         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism              0.104    21.583    
                         clock uncertainty           -0.102    21.481    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)        0.062    21.543    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         21.543    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                 11.008    

Slack (MET) :             11.413ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 3.146ns (36.878%)  route 5.385ns (63.122%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.638     1.638    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X38Y71         FDRE                                         r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     2.156 f  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=67, routed)          2.634     4.790    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][19]
    SLICE_X31Y63         LUT1 (Prop_lut1_I0_O)        0.124     4.914 r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=6, routed)           0.722     5.636    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_18
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.293 r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.866     7.159    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X31Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.739 r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.780     8.519    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X29Y65         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     9.055 r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[0]
                         net (fo=1, routed)           0.382     9.438    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_16
    SLICE_X29Y66         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.731    10.169 r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.169    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[17]
    SLICE_X29Y66         FDRE                                         r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.518    21.518    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y66         FDRE                                         r  NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism              0.104    21.622    
                         clock uncertainty           -0.102    21.520    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.062    21.582    NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                         21.582    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                 11.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.308ns (64.449%)  route 0.170ns (35.551%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.553     0.553    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y99         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.169     0.863    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.976 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.977    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.031 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.031    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X52Y100        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.907     0.907    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y100        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.005     0.902    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.007    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.212ns (52.375%)  route 0.193ns (47.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.557     0.557    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X46Y50         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/Q
                         net (fo=2, routed)           0.193     0.913    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre[7]
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.048     0.961 r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.gen_full_lut6_2s[3].mlut1/O
                         net (fo=1, routed)           0.000     0.961    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.gen_full_lut6_2s[3].mlut1__0
    SLICE_X45Y49         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.830     0.830    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X45Y49         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[7]/C
                         clock pessimism              0.000     0.830    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.107     0.937    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.393%)  route 0.197ns (60.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.596     0.596    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X23Y49         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.128     0.724 r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.197     0.921    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/dina[16]
    RAMB18_X1Y18         RAMB18E1                                     r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.905     0.905    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y18         RAMB18E1                                     r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.252     0.653    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.242     0.895    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.040%)  route 0.218ns (62.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.563     0.563    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X44Y49         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128     0.691 r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[11]/Q
                         net (fo=1, routed)           0.218     0.908    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[11]
    SLICE_X46Y52         SRL16E                                       r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.825     0.825    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X46Y52         SRL16E                                       r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CLK
                         clock pessimism              0.000     0.825    
    SLICE_X46Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.881    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.308ns (63.791%)  route 0.175ns (36.209%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.577     0.577    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y98         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=2, routed)           0.174     0.892    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[27]
    SLICE_X31Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.005 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.006    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.060 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.060    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[28]
    SLICE_X31Y100        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.931     0.931    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X31Y100        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism             -0.005     0.926    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.031    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.282%)  route 0.259ns (64.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.563     0.563    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y49         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.259     0.962    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[3]
    SLICE_X38Y54         SRL16E                                       r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.824     0.824    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X38Y54         SRL16E                                       r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.000     0.824    
    SLICE_X38Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.933    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.319ns (65.249%)  route 0.170ns (34.751%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.553     0.553    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y99         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.169     0.863    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.976 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.977    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.042 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.042    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X52Y100        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.907     0.907    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y100        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.005     0.902    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.007    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.650%)  route 0.231ns (64.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.554     0.554    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X47Y60         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[10]/Q
                         net (fo=1, routed)           0.231     0.913    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[10]
    SLICE_X50Y60         SRL16E                                       r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.818     0.818    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X50Y60         SRL16E                                       r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism             -0.005     0.813    
    SLICE_X50Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     0.875    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][0]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.742%)  route 0.253ns (64.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.546     0.546    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X44Y77         FDRE                                         r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[20]/Q
                         net (fo=1, routed)           0.253     0.940    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/Q[0]
    SLICE_X50Y75         SRL16E                                       r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][0]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.804     0.804    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X50Y75         SRL16E                                       r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][0]_srl7/CLK
                         clock pessimism             -0.005     0.799    
    SLICE_X50Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.901    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][0]_srl7
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.378ns (75.742%)  route 0.121ns (24.258%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.577     0.577    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X54Y99         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.741 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.120     0.861    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[10]
    SLICE_X57Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.906 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.906    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.021 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.022    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.076 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.076    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X57Y100        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.934     0.934    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y100        FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism             -0.005     0.929    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.034    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y14     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y14     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y16     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y16     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y24     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y24     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y18     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y18     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y15      NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][4]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][5]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][7]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y36     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X36Y38     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y34     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y34     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y35     NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_angle_valid/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.966ns (19.346%)  route 4.027ns (80.654%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.906     3.200    mod_cpu_ps_i/axi_gpio_angle_valid/U0/s_axi_aclk
    SLICE_X60Y106        FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle_valid/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.419     3.619 r  mod_cpu_ps_i/axi_gpio_angle_valid/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.828     4.447    mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X59Y107        LUT6 (Prop_lut6_I0_O)        0.299     4.746 r  mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           1.400     6.146    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[2]
    SLICE_X44Y109        LUT6 (Prop_lut6_I0_O)        0.124     6.270 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.617     6.887    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X38Y107        LUT5 (Prop_lut5_I4_O)        0.124     7.011 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.182     8.193    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.562    12.742    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    mod_cpu_ps_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 0.518ns (10.362%)  route 4.481ns (89.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.905     3.199    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         4.481     8.198    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/SS[0]
    SLICE_X27Y79         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.510    12.689    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y79         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                         clock pessimism              0.129    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X27Y79         FDRE (Setup_fdre_C_R)       -0.429    12.235    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.443ns (42.944%)  route 3.246ns (57.056%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y107        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=37, routed)          0.749     4.404    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y107        LUT2 (Prop_lut2_I1_O)        0.148     4.552 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.838     5.390    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y107        LUT6 (Prop_lut6_I3_O)        0.328     5.718 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          0.859     6.577    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y105        LUT4 (Prop_lut4_I3_O)        0.124     6.701 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.701    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.251    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.365    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.699 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.800     8.499    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X30Y107        LUT3 (Prop_lut3_I0_O)        0.327     8.826 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.826    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0
    SLICE_X30Y107        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.698    12.877    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y107        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247    13.124    
                         clock uncertainty           -0.154    12.970    
    SLICE_X30Y107        FDRE (Setup_fdre_C_D)        0.118    13.088    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.088    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.518ns (10.788%)  route 4.284ns (89.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.905     3.199    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         4.284     8.001    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X46Y107        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.651    12.830    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y107        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.147    12.977    
                         clock uncertainty           -0.154    12.823    
    SLICE_X46Y107        FDRE (Setup_fdre_C_R)       -0.524    12.299    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.518ns (10.971%)  route 4.203ns (89.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.905     3.199    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         4.203     7.920    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/SS[0]
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.514    12.693    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X28Y80         FDRE (Setup_fdre_C_R)       -0.429    12.239    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.518ns (10.971%)  route 4.203ns (89.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.905     3.199    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         4.203     7.920    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/SS[0]
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.514    12.693    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X28Y80         FDRE (Setup_fdre_C_R)       -0.429    12.239    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.518ns (10.971%)  route 4.203ns (89.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.905     3.199    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         4.203     7.920    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/SS[0]
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.514    12.693    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X28Y80         FDRE (Setup_fdre_C_R)       -0.429    12.239    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.518ns (10.971%)  route 4.203ns (89.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.905     3.199    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         4.203     7.920    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/SS[0]
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.514    12.693    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X28Y80         FDRE (Setup_fdre_C_R)       -0.429    12.239    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.518ns (10.971%)  route 4.203ns (89.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.905     3.199    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         4.203     7.920    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/SS[0]
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.514    12.693    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X28Y80         FDRE (Setup_fdre_C_R)       -0.429    12.239    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_rdack_i_D1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.518ns (10.691%)  route 4.327ns (89.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.905     3.199    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y102        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         4.327     8.044    mod_cpu_ps_i/axi_gpio_delay_point/U0/bus2ip_reset
    SLICE_X45Y109        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_rdack_i_D1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.650    12.829    mod_cpu_ps_i/axi_gpio_delay_point/U0/s_axi_aclk
    SLICE_X45Y109        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_rdack_i_D1_reg/C
                         clock pessimism              0.147    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X45Y109        FDRE (Setup_fdre_C_R)       -0.429    12.393    mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_rdack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  4.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.395%)  route 0.214ns (56.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.557     0.893    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y97         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=1, routed)           0.214     1.271    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/gpio_io_o[24]
    SLICE_X51Y96         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.820     1.186    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y96         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.075     1.226    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/rst_ps7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.642%)  route 0.250ns (60.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.630     0.966    mod_cpu_ps_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y114        FDRE                                         r  mod_cpu_ps_i/rst_ps7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  mod_cpu_ps_i/rst_ps7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.250     1.380    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X43Y111        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.908     1.274    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X43Y111        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism             -0.039     1.235    
    SLICE_X43Y111        FDRE (Hold_fdre_C_D)         0.070     1.305    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.262%)  route 0.244ns (56.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.555     0.891    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X49Y95         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=32, routed)          0.244     1.276    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X52Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.321 r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/ip2bus_data_i_D1[25]_i_1/O
                         net (fo=1, routed)           0.000     1.321    mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data[25]
    SLICE_X52Y91         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.819     1.185    mod_cpu_ps_i/axi_gpio_angle/U0/s_axi_aclk
    SLICE_X52Y91         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.092     1.242    mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.555     0.891    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y92         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.159     1.190    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y92         SRLC32E                                      r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.823     1.189    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y92         SRLC32E                                      r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[10].reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.502%)  route 0.231ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.557     0.893    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y97         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=1, routed)           0.231     1.288    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/gpio_io_o[21]
    SLICE_X51Y96         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[10].reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.820     1.186    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y96         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[10].reg1_reg[10]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.047     1.198    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[10].reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.313%)  route 0.191ns (50.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.660     0.996    mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X59Y100        FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=33, routed)          0.191     1.328    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Bus_RNW_reg
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.373 r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/ip2bus_data_i_D1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.373    mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data[8]
    SLICE_X55Y98         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.846     1.212    mod_cpu_ps_i/axi_gpio_angle/U0/s_axi_aclk
    SLICE_X55Y98         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[8]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.091     1.268    mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.636     0.972    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.054     1.167    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X42Y110        LUT4 (Prop_lut4_I2_O)        0.045     1.212 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.212    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[0]_i_1_n_0
    SLICE_X42Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.908     1.274    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.289     0.985    
    SLICE_X42Y110        FDRE (Hold_fdre_C_D)         0.121     1.106    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.636     0.972    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.054     1.167    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X42Y110        LUT4 (Prop_lut4_I2_O)        0.045     1.212 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.212    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0
    SLICE_X42Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.908     1.274    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.289     0.985    
    SLICE_X42Y110        FDRE (Hold_fdre_C_D)         0.121     1.106    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.576     0.912    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y95         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[17]/Q
                         net (fo=1, routed)           0.054     1.107    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.152 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/ip2bus_data_i_D1[17]_i_1/O
                         net (fo=1, routed)           0.000     1.152    mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data[17]
    SLICE_X54Y95         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.845     1.211    mod_cpu_ps_i/axi_gpio_delay_point/U0/s_axi_aclk
    SLICE_X54Y95         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[17]/C
                         clock pessimism             -0.286     0.925    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.121     1.046    mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[24].reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.576     0.912    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y93         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[24].reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[24].reg1_reg[24]/Q
                         net (fo=1, routed)           0.054     1.107    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[24].reg1_reg
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.152 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/ip2bus_data_i_D1[24]_i_1/O
                         net (fo=1, routed)           0.000     1.152    mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data[24]
    SLICE_X54Y93         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.845     1.211    mod_cpu_ps_i/axi_gpio_delay_point/U0/s_axi_aclk
    SLICE_X54Y93         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism             -0.286     0.925    
    SLICE_X54Y93         FDRE (Hold_fdre_C_D)         0.121     1.046    mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X55Y106   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y101   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y102   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y102   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y101   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y101   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y101   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y101   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y100   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.873ns  (logic 2.350ns (34.190%)  route 4.523ns (65.810%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 21.517 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.687    12.981    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456    13.437 f  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=18, routed)          1.026    14.463    NCSSK_top_inst/read_signal_inst/delay_point[1]
    SLICE_X26Y77         LUT3 (Prop_lut3_I2_O)        0.152    14.615 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10/O
                         net (fo=2, routed)           0.504    15.119    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I3_O)        0.348    15.467 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6/O
                         net (fo=1, routed)           0.000    15.467    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.865 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.865    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.022 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry__0/CO[1]
                         net (fo=2, routed)           0.598    16.620    NCSSK_top_inst/read_signal_inst/fft_signal_inst/s_axis_data_tvalid20_in
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    16.949 r  NCSSK_top_inst/read_signal_inst/fft_module_inst_i_2/O
                         net (fo=6, routed)           0.651    17.600    NCSSK_top_inst/read_signal_inst/s_axis_data_tvalid1
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.150    17.750 r  NCSSK_top_inst/read_signal_inst/read_signal_inst_i_10/O
                         net (fo=5, routed)           0.953    18.702    NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.360    19.062 r  NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=4, routed)           0.792    19.854    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/s_axis_data_tdata[15][5]
    SLICE_X29Y67         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.517    21.517    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X29Y67         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[5]/C
                         clock pessimism              0.000    21.517    
                         clock uncertainty           -0.347    21.170    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)       -0.275    20.895    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[5]
  -------------------------------------------------------------------
                         required time                         20.895    
                         arrival time                         -19.854    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.795ns  (logic 2.350ns (34.586%)  route 4.445ns (65.414%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 21.517 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.687    12.981    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456    13.437 f  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=18, routed)          1.026    14.463    NCSSK_top_inst/read_signal_inst/delay_point[1]
    SLICE_X26Y77         LUT3 (Prop_lut3_I2_O)        0.152    14.615 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10/O
                         net (fo=2, routed)           0.504    15.119    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I3_O)        0.348    15.467 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6/O
                         net (fo=1, routed)           0.000    15.467    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.865 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.865    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.022 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry__0/CO[1]
                         net (fo=2, routed)           0.598    16.620    NCSSK_top_inst/read_signal_inst/fft_signal_inst/s_axis_data_tvalid20_in
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    16.949 r  NCSSK_top_inst/read_signal_inst/fft_module_inst_i_2/O
                         net (fo=6, routed)           0.651    17.600    NCSSK_top_inst/read_signal_inst/s_axis_data_tvalid1
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.150    17.750 r  NCSSK_top_inst/read_signal_inst/read_signal_inst_i_10/O
                         net (fo=5, routed)           0.953    18.702    NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.360    19.062 r  NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=4, routed)           0.713    19.776    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/s_axis_data_tdata[15][6]
    SLICE_X29Y67         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.517    21.517    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X29Y67         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/C
                         clock pessimism              0.000    21.517    
                         clock uncertainty           -0.347    21.170    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)       -0.289    20.881    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]
  -------------------------------------------------------------------
                         required time                         20.881    
                         arrival time                         -19.776    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.499ns  (logic 2.350ns (36.162%)  route 4.149ns (63.838%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.687    12.981    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456    13.437 f  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=18, routed)          1.026    14.463    NCSSK_top_inst/read_signal_inst/delay_point[1]
    SLICE_X26Y77         LUT3 (Prop_lut3_I2_O)        0.152    14.615 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10/O
                         net (fo=2, routed)           0.504    15.119    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I3_O)        0.348    15.467 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6/O
                         net (fo=1, routed)           0.000    15.467    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.865 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.865    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.022 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry__0/CO[1]
                         net (fo=2, routed)           0.598    16.620    NCSSK_top_inst/read_signal_inst/fft_signal_inst/s_axis_data_tvalid20_in
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    16.949 r  NCSSK_top_inst/read_signal_inst/fft_module_inst_i_2/O
                         net (fo=6, routed)           0.651    17.600    NCSSK_top_inst/read_signal_inst/s_axis_data_tvalid1
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.150    17.750 r  NCSSK_top_inst/read_signal_inst/read_signal_inst_i_10/O
                         net (fo=5, routed)           0.953    18.702    NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.360    19.062 r  NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=4, routed)           0.417    19.480    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/s_axis_data_tdata[15][8]
    SLICE_X29Y72         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.511    21.511    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X29Y72         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[8]/C
                         clock pessimism              0.000    21.511    
                         clock uncertainty           -0.347    21.164    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)       -0.266    20.898    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[8]
  -------------------------------------------------------------------
                         required time                         20.898    
                         arrival time                         -19.480    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.432ns  (logic 2.322ns (36.099%)  route 4.110ns (63.901%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.687    12.981    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456    13.437 f  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=18, routed)          1.026    14.463    NCSSK_top_inst/read_signal_inst/delay_point[1]
    SLICE_X26Y77         LUT3 (Prop_lut3_I2_O)        0.152    14.615 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10/O
                         net (fo=2, routed)           0.504    15.119    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I3_O)        0.348    15.467 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6/O
                         net (fo=1, routed)           0.000    15.467    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.865 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.865    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.022 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry__0/CO[1]
                         net (fo=2, routed)           0.598    16.620    NCSSK_top_inst/read_signal_inst/fft_signal_inst/s_axis_data_tvalid20_in
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    16.949 r  NCSSK_top_inst/read_signal_inst/fft_module_inst_i_2/O
                         net (fo=6, routed)           0.651    17.600    NCSSK_top_inst/read_signal_inst/s_axis_data_tvalid1
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.150    17.750 r  NCSSK_top_inst/read_signal_inst/read_signal_inst_i_10/O
                         net (fo=5, routed)           0.953    18.702    NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.332    19.034 r  NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.379    19.413    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/s_axis_data_tdata[15][2]
    SLICE_X29Y72         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.511    21.511    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X29Y72         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[2]/C
                         clock pessimism              0.000    21.511    
                         clock uncertainty           -0.347    21.164    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)       -0.047    21.117    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.117    
                         arrival time                         -19.413    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.081ns  (logic 2.350ns (38.643%)  route 3.731ns (61.357%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.687    12.981    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456    13.437 f  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=18, routed)          1.026    14.463    NCSSK_top_inst/read_signal_inst/delay_point[1]
    SLICE_X26Y77         LUT3 (Prop_lut3_I2_O)        0.152    14.615 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10/O
                         net (fo=2, routed)           0.504    15.119    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I3_O)        0.348    15.467 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6/O
                         net (fo=1, routed)           0.000    15.467    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.865 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.865    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.022 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry__0/CO[1]
                         net (fo=2, routed)           0.598    16.620    NCSSK_top_inst/read_signal_inst/fft_signal_inst/s_axis_data_tvalid20_in
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    16.949 r  NCSSK_top_inst/read_signal_inst/fft_module_inst_i_2/O
                         net (fo=6, routed)           0.651    17.600    NCSSK_top_inst/read_signal_inst/s_axis_data_tvalid1
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.150    17.750 r  NCSSK_top_inst/read_signal_inst/read_signal_inst_i_10/O
                         net (fo=5, routed)           0.953    18.702    NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.360    19.062 r  NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=4, routed)           0.000    19.062    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/s_axis_data_tdata[15][7]
    SLICE_X29Y72         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.511    21.511    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X29Y72         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[7]/C
                         clock pessimism              0.000    21.511    
                         clock uncertainty           -0.347    21.164    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)        0.031    21.195    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[7]
  -------------------------------------------------------------------
                         required time                         21.195    
                         arrival time                         -19.062    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.072ns  (logic 2.322ns (38.239%)  route 3.750ns (61.761%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.687    12.981    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456    13.437 f  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=18, routed)          1.026    14.463    NCSSK_top_inst/read_signal_inst/delay_point[1]
    SLICE_X26Y77         LUT3 (Prop_lut3_I2_O)        0.152    14.615 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10/O
                         net (fo=2, routed)           0.504    15.119    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I3_O)        0.348    15.467 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6/O
                         net (fo=1, routed)           0.000    15.467    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.865 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.865    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.022 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry__0/CO[1]
                         net (fo=2, routed)           0.598    16.620    NCSSK_top_inst/read_signal_inst/fft_signal_inst/s_axis_data_tvalid20_in
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    16.949 r  NCSSK_top_inst/read_signal_inst/fft_module_inst_i_2/O
                         net (fo=6, routed)           0.651    17.600    NCSSK_top_inst/read_signal_inst/s_axis_data_tvalid1
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.150    17.750 r  NCSSK_top_inst/read_signal_inst/read_signal_inst_i_10/O
                         net (fo=5, routed)           0.972    18.721    NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.332    19.053 r  NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.000    19.053    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/s_axis_data_tdata[15][3]
    SLICE_X29Y72         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.511    21.511    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X29Y72         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[3]/C
                         clock pessimism              0.000    21.511    
                         clock uncertainty           -0.347    21.164    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)        0.031    21.195    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.195    
                         arrival time                         -19.053    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.102ns  (logic 2.352ns (38.543%)  route 3.750ns (61.457%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.687    12.981    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456    13.437 f  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=18, routed)          1.026    14.463    NCSSK_top_inst/read_signal_inst/delay_point[1]
    SLICE_X26Y77         LUT3 (Prop_lut3_I2_O)        0.152    14.615 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10/O
                         net (fo=2, routed)           0.504    15.119    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I3_O)        0.348    15.467 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6/O
                         net (fo=1, routed)           0.000    15.467    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.865 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.865    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.022 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry__0/CO[1]
                         net (fo=2, routed)           0.598    16.620    NCSSK_top_inst/read_signal_inst/fft_signal_inst/s_axis_data_tvalid20_in
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    16.949 r  NCSSK_top_inst/read_signal_inst/fft_module_inst_i_2/O
                         net (fo=6, routed)           0.651    17.600    NCSSK_top_inst/read_signal_inst/s_axis_data_tvalid1
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.150    17.750 r  NCSSK_top_inst/read_signal_inst/read_signal_inst_i_10/O
                         net (fo=5, routed)           0.972    18.721    NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.362    19.083 r  NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.000    19.083    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/s_axis_data_tdata[15][4]
    SLICE_X29Y72         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.511    21.511    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X29Y72         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[4]/C
                         clock pessimism              0.000    21.511    
                         clock uncertainty           -0.347    21.164    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)        0.075    21.239    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[4]
  -------------------------------------------------------------------
                         required time                         21.239    
                         arrival time                         -19.083    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.667ns  (logic 2.322ns (40.972%)  route 3.345ns (59.028%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.687    12.981    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456    13.437 f  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=18, routed)          1.026    14.463    NCSSK_top_inst/read_signal_inst/delay_point[1]
    SLICE_X26Y77         LUT3 (Prop_lut3_I2_O)        0.152    14.615 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10/O
                         net (fo=2, routed)           0.504    15.119    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I3_O)        0.348    15.467 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6/O
                         net (fo=1, routed)           0.000    15.467    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.865 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.865    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.022 f  NCSSK_top_inst/read_signal_inst/rom_ena2_carry__0/CO[1]
                         net (fo=2, routed)           0.598    16.620    NCSSK_top_inst/read_signal_inst/fft_signal_inst/s_axis_data_tvalid20_in
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    16.949 f  NCSSK_top_inst/read_signal_inst/fft_module_inst_i_2/O
                         net (fo=6, routed)           0.651    17.600    NCSSK_top_inst/read_signal_inst/s_axis_data_tvalid1
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.150    17.750 f  NCSSK_top_inst/read_signal_inst/read_signal_inst_i_10/O
                         net (fo=5, routed)           0.567    18.316    NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X29Y72         LUT4 (Prop_lut4_I3_O)        0.332    18.648 r  NCSSK_top_inst/read_signal_inst/read_signal_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.000    18.648    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/s_axis_data_tdata[15][1]
    SLICE_X29Y72         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.511    21.511    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X29Y72         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[1]/C
                         clock pessimism              0.000    21.511    
                         clock uncertainty           -0.347    21.164    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)        0.029    21.193    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.193    
                         arrival time                         -18.648    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.212ns  (logic 1.964ns (37.680%)  route 3.248ns (62.320%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 21.525 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.687    12.981    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456    13.437 f  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=18, routed)          1.026    14.463    NCSSK_top_inst/read_signal_inst/delay_point[1]
    SLICE_X26Y77         LUT3 (Prop_lut3_I2_O)        0.152    14.615 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10/O
                         net (fo=2, routed)           0.504    15.119    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_10_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I3_O)        0.348    15.467 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6/O
                         net (fo=1, routed)           0.000    15.467    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_i_6_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.865 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.865    NCSSK_top_inst/read_signal_inst/rom_ena2_carry_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.022 r  NCSSK_top_inst/read_signal_inst/rom_ena2_carry__0/CO[1]
                         net (fo=2, routed)           0.598    16.620    NCSSK_top_inst/read_signal_inst/fft_signal_inst/s_axis_data_tvalid20_in
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    16.949 r  NCSSK_top_inst/read_signal_inst/fft_module_inst_i_2/O
                         net (fo=6, routed)           1.121    18.069    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/s_axis_data_tvalid
    SLICE_X28Y54         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_i_1__0/O
                         net (fo=1, routed)           0.000    18.193    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable0
    SLICE_X28Y54         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.525    21.525    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X28Y54         FDRE                                         r  NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/C
                         clock pessimism              0.000    21.525    
                         clock uncertainty           -0.347    21.178    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.031    21.209    NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -18.193    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.284ns  (logic 0.773ns (18.044%)  route 3.511ns (81.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns = ( 13.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.901    13.195    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.478    13.673 f  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.719    15.392    NCSSK_top_inst/get_phase_inst/sys_rst_n[0]
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.295    15.687 r  NCSSK_top_inst/get_phase_inst/get_phase_difference_inst_i_1/O
                         net (fo=360, routed)         1.792    17.479    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gLUT.gLUT_speed.iLUT/SCLR
    SLICE_X26Y70         FDRE                                         r  NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.510    21.510    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X26Y70         FDRE                                         r  NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]/C
                         clock pessimism              0.000    21.510    
                         clock uncertainty           -0.347    21.163    
    SLICE_X26Y70         FDRE (Setup_fdre_C_R)       -0.524    20.639    NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.639    
                         arrival time                         -17.479    
  -------------------------------------------------------------------
                         slack                                  3.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/read_signal_inst/cnt_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.386ns (42.699%)  route 0.518ns (57.301%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.568     0.904    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=10, routed)          0.245     1.290    NCSSK_top_inst/read_signal_inst/delay_point[4]
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.335    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.490 f  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry/CO[3]
                         net (fo=11, routed)          0.273     1.763    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_n_0
    SLICE_X26Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  NCSSK_top_inst/read_signal_inst/cnt_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.808    NCSSK_top_inst/read_signal_inst/cnt_addr[4]_i_1_n_0
    SLICE_X26Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.828     0.828    NCSSK_top_inst/read_signal_inst/sys_clk
    SLICE_X26Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[4]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.347     1.175    
    SLICE_X26Y76         FDCE (Hold_fdce_C_D)         0.121     1.296    NCSSK_top_inst/read_signal_inst/cnt_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/read_signal_inst/cnt_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.386ns (43.724%)  route 0.497ns (56.276%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.568     0.904    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=10, routed)          0.245     1.290    NCSSK_top_inst/read_signal_inst/delay_point[4]
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.335    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.490 f  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry/CO[3]
                         net (fo=11, routed)          0.252     1.741    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_n_0
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  NCSSK_top_inst/read_signal_inst/cnt_addr[9]_i_2/O
                         net (fo=1, routed)           0.000     1.786    NCSSK_top_inst/read_signal_inst/cnt_addr[9]_i_2_n_0
    SLICE_X29Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.829     0.829    NCSSK_top_inst/read_signal_inst/sys_clk
    SLICE_X29Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[9]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.347     1.176    
    SLICE_X29Y76         FDCE (Hold_fdce_C_D)         0.092     1.268    NCSSK_top_inst/read_signal_inst/cnt_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/read_signal_inst/cnt_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.389ns (40.822%)  route 0.564ns (59.178%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.568     0.904    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=10, routed)          0.245     1.290    NCSSK_top_inst/read_signal_inst/delay_point[4]
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.335    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.490 f  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry/CO[3]
                         net (fo=11, routed)          0.319     1.809    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_n_0
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.048     1.857 r  NCSSK_top_inst/read_signal_inst/cnt_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.857    NCSSK_top_inst/read_signal_inst/cnt_addr[6]_i_1_n_0
    SLICE_X29Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.829     0.829    NCSSK_top_inst/read_signal_inst/sys_clk
    SLICE_X29Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[6]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.347     1.176    
    SLICE_X29Y76         FDCE (Hold_fdce_C_D)         0.107     1.283    NCSSK_top_inst/read_signal_inst/cnt_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/read_signal_inst/cnt_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.386ns (40.636%)  route 0.564ns (59.364%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.568     0.904    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=10, routed)          0.245     1.290    NCSSK_top_inst/read_signal_inst/delay_point[4]
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.335    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.490 f  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry/CO[3]
                         net (fo=11, routed)          0.319     1.809    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_n_0
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  NCSSK_top_inst/read_signal_inst/cnt_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.854    NCSSK_top_inst/read_signal_inst/cnt_addr[5]_i_1_n_0
    SLICE_X29Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.829     0.829    NCSSK_top_inst/read_signal_inst/sys_clk
    SLICE_X29Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[5]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.347     1.176    
    SLICE_X29Y76         FDCE (Hold_fdce_C_D)         0.091     1.267    NCSSK_top_inst/read_signal_inst/cnt_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/read_signal_inst/cnt_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.387ns (39.052%)  route 0.604ns (60.948%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.568     0.904    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=10, routed)          0.245     1.290    NCSSK_top_inst/read_signal_inst/delay_point[4]
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.335    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.490 f  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry/CO[3]
                         net (fo=11, routed)          0.359     1.849    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_n_0
    SLICE_X26Y76         LUT5 (Prop_lut5_I0_O)        0.046     1.895 r  NCSSK_top_inst/read_signal_inst/cnt_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.895    NCSSK_top_inst/read_signal_inst/cnt_addr[3]_i_1_n_0
    SLICE_X26Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.828     0.828    NCSSK_top_inst/read_signal_inst/sys_clk
    SLICE_X26Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[3]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.347     1.175    
    SLICE_X26Y76         FDCE (Hold_fdce_C_D)         0.131     1.306    NCSSK_top_inst/read_signal_inst/cnt_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/read_signal_inst/cnt_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.386ns (39.843%)  route 0.583ns (60.157%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.568     0.904    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=10, routed)          0.245     1.290    NCSSK_top_inst/read_signal_inst/delay_point[4]
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.335    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.490 f  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry/CO[3]
                         net (fo=11, routed)          0.338     1.827    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I2_O)        0.045     1.872 r  NCSSK_top_inst/read_signal_inst/cnt_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.872    NCSSK_top_inst/read_signal_inst/cnt_addr[8]_i_1_n_0
    SLICE_X29Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.829     0.829    NCSSK_top_inst/read_signal_inst/sys_clk
    SLICE_X29Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[8]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.347     1.176    
    SLICE_X29Y76         FDCE (Hold_fdce_C_D)         0.107     1.283    NCSSK_top_inst/read_signal_inst/cnt_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/read_signal_inst/cnt_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.386ns (38.990%)  route 0.604ns (61.010%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.568     0.904    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=10, routed)          0.245     1.290    NCSSK_top_inst/read_signal_inst/delay_point[4]
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.335    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.490 f  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry/CO[3]
                         net (fo=11, routed)          0.359     1.849    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_n_0
    SLICE_X26Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.894 r  NCSSK_top_inst/read_signal_inst/cnt_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.894    NCSSK_top_inst/read_signal_inst/cnt_addr[2]_i_1_n_0
    SLICE_X26Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.828     0.828    NCSSK_top_inst/read_signal_inst/sys_clk
    SLICE_X26Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.347     1.175    
    SLICE_X26Y76         FDCE (Hold_fdce_C_D)         0.120     1.295    NCSSK_top_inst/read_signal_inst/cnt_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/read_signal_inst/cnt_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.386ns (39.843%)  route 0.583ns (60.157%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.568     0.904    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=10, routed)          0.245     1.290    NCSSK_top_inst/read_signal_inst/delay_point[4]
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.335    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.490 f  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry/CO[3]
                         net (fo=11, routed)          0.338     1.827    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_n_0
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  NCSSK_top_inst/read_signal_inst/cnt_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.872    NCSSK_top_inst/read_signal_inst/p_0_in[7]
    SLICE_X29Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.829     0.829    NCSSK_top_inst/read_signal_inst/sys_clk
    SLICE_X29Y76         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[7]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.347     1.176    
    SLICE_X29Y76         FDCE (Hold_fdce_C_D)         0.092     1.268    NCSSK_top_inst/read_signal_inst/cnt_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/read_signal_inst/cnt_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.389ns (38.638%)  route 0.618ns (61.362%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.568     0.904    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=10, routed)          0.245     1.290    NCSSK_top_inst/read_signal_inst/delay_point[4]
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.335    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.490 f  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry/CO[3]
                         net (fo=11, routed)          0.373     1.862    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_n_0
    SLICE_X29Y75         LUT3 (Prop_lut3_I2_O)        0.048     1.910 r  NCSSK_top_inst/read_signal_inst/cnt_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.910    NCSSK_top_inst/read_signal_inst/p_0_in[1]
    SLICE_X29Y75         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.828     0.828    NCSSK_top_inst/read_signal_inst/sys_clk
    SLICE_X29Y75         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[1]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.347     1.175    
    SLICE_X29Y75         FDCE (Hold_fdce_C_D)         0.107     1.282    NCSSK_top_inst/read_signal_inst/cnt_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/read_signal_inst/cnt_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.386ns (38.455%)  route 0.618ns (61.545%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.568     0.904    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=10, routed)          0.245     1.290    NCSSK_top_inst/read_signal_inst/delay_point[4]
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.335    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.490 f  NCSSK_top_inst/read_signal_inst/cnt_addr1_carry/CO[3]
                         net (fo=11, routed)          0.373     1.862    NCSSK_top_inst/read_signal_inst/cnt_addr1_carry_n_0
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  NCSSK_top_inst/read_signal_inst/cnt_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    NCSSK_top_inst/read_signal_inst/p_0_in[0]
    SLICE_X29Y75         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.828     0.828    NCSSK_top_inst/read_signal_inst/sys_clk
    SLICE_X29Y75         FDCE                                         r  NCSSK_top_inst/read_signal_inst/cnt_addr_reg[0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.347     1.175    
    SLICE_X29Y75         FDCE (Hold_fdce_C_D)         0.091     1.266    NCSSK_top_inst/read_signal_inst/cnt_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.642    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  sys_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.084ns  (logic 0.773ns (18.928%)  route 3.311ns (81.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns = ( 13.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.901    13.195    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.478    13.673 r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.719    15.392    NCSSK_top_inst/get_phase_inst/sys_rst_n[0]
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.295    15.687 f  NCSSK_top_inst/get_phase_inst/get_phase_difference_inst_i_1/O
                         net (fo=360, routed)         1.592    17.279    NCSSK_top_inst/get_phase_difference_inst/SCLR
    SLICE_X29Y73         FDCE                                         f  NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.510    21.510    NCSSK_top_inst/get_phase_difference_inst/CLK
    SLICE_X29Y73         FDCE                                         r  NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[0]/C
                         clock pessimism              0.000    21.510    
                         clock uncertainty           -0.347    21.163    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405    20.758    NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[0]
  -------------------------------------------------------------------
                         required time                         20.758    
                         arrival time                         -17.279    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.084ns  (logic 0.773ns (18.928%)  route 3.311ns (81.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns = ( 13.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.901    13.195    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.478    13.673 r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.719    15.392    NCSSK_top_inst/get_phase_inst/sys_rst_n[0]
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.295    15.687 f  NCSSK_top_inst/get_phase_inst/get_phase_difference_inst_i_1/O
                         net (fo=360, routed)         1.592    17.279    NCSSK_top_inst/get_phase_difference_inst/SCLR
    SLICE_X29Y73         FDCE                                         f  NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.510    21.510    NCSSK_top_inst/get_phase_difference_inst/CLK
    SLICE_X29Y73         FDCE                                         r  NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[1]/C
                         clock pessimism              0.000    21.510    
                         clock uncertainty           -0.347    21.163    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405    20.758    NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[1]
  -------------------------------------------------------------------
                         required time                         20.758    
                         arrival time                         -17.279    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.061ns  (logic 0.773ns (19.036%)  route 3.288ns (80.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns = ( 13.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.901    13.195    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.478    13.673 r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.719    15.392    NCSSK_top_inst/get_phase_inst/sys_rst_n[0]
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.295    15.687 f  NCSSK_top_inst/get_phase_inst/get_phase_difference_inst_i_1/O
                         net (fo=360, routed)         1.568    17.256    NCSSK_top_inst/get_phase_difference_inst/SCLR
    SLICE_X29Y74         FDCE                                         f  NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.508    21.508    NCSSK_top_inst/get_phase_difference_inst/CLK
    SLICE_X29Y74         FDCE                                         r  NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[2]/C
                         clock pessimism              0.000    21.508    
                         clock uncertainty           -0.347    21.161    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405    20.756    NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[2]
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                         -17.256    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.061ns  (logic 0.773ns (19.036%)  route 3.288ns (80.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns = ( 13.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.901    13.195    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.478    13.673 r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.719    15.392    NCSSK_top_inst/get_phase_inst/sys_rst_n[0]
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.295    15.687 f  NCSSK_top_inst/get_phase_inst/get_phase_difference_inst_i_1/O
                         net (fo=360, routed)         1.568    17.256    NCSSK_top_inst/get_phase_difference_inst/SCLR
    SLICE_X29Y74         FDCE                                         f  NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.508    21.508    NCSSK_top_inst/get_phase_difference_inst/CLK
    SLICE_X29Y74         FDCE                                         r  NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[3]/C
                         clock pessimism              0.000    21.508    
                         clock uncertainty           -0.347    21.161    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405    20.756    NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[3]
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                         -17.256    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.061ns  (logic 0.773ns (19.036%)  route 3.288ns (80.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns = ( 13.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.901    13.195    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.478    13.673 r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.719    15.392    NCSSK_top_inst/get_phase_inst/sys_rst_n[0]
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.295    15.687 f  NCSSK_top_inst/get_phase_inst/get_phase_difference_inst_i_1/O
                         net (fo=360, routed)         1.568    17.256    NCSSK_top_inst/get_phase_difference_inst/SCLR
    SLICE_X29Y74         FDCE                                         f  NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.508    21.508    NCSSK_top_inst/get_phase_difference_inst/CLK
    SLICE_X29Y74         FDCE                                         r  NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[4]/C
                         clock pessimism              0.000    21.508    
                         clock uncertainty           -0.347    21.161    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405    20.756    NCSSK_top_inst/get_phase_difference_inst/phase_all_count_reg[4]
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                         -17.256    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.038ns  (logic 0.773ns (19.141%)  route 3.265ns (80.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns = ( 13.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.901    13.195    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.478    13.673 r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.719    15.392    NCSSK_top_inst/get_phase_inst/sys_rst_n[0]
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.295    15.687 f  NCSSK_top_inst/get_phase_inst/get_phase_difference_inst_i_1/O
                         net (fo=360, routed)         1.546    17.233    NCSSK_top_inst/get_phase_difference_inst/SCLR
    SLICE_X29Y71         FDCE                                         f  NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.513    21.513    NCSSK_top_inst/get_phase_difference_inst/CLK
    SLICE_X29Y71         FDCE                                         r  NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[0]/C
                         clock pessimism              0.000    21.513    
                         clock uncertainty           -0.347    21.166    
    SLICE_X29Y71         FDCE (Recov_fdce_C_CLR)     -0.405    20.761    NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[0]
  -------------------------------------------------------------------
                         required time                         20.761    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.038ns  (logic 0.773ns (19.141%)  route 3.265ns (80.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns = ( 13.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.901    13.195    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.478    13.673 r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.719    15.392    NCSSK_top_inst/get_phase_inst/sys_rst_n[0]
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.295    15.687 f  NCSSK_top_inst/get_phase_inst/get_phase_difference_inst_i_1/O
                         net (fo=360, routed)         1.546    17.233    NCSSK_top_inst/get_phase_difference_inst/SCLR
    SLICE_X29Y71         FDCE                                         f  NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.513    21.513    NCSSK_top_inst/get_phase_difference_inst/CLK
    SLICE_X29Y71         FDCE                                         r  NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[1]/C
                         clock pessimism              0.000    21.513    
                         clock uncertainty           -0.347    21.166    
    SLICE_X29Y71         FDCE (Recov_fdce_C_CLR)     -0.405    20.761    NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[1]
  -------------------------------------------------------------------
                         required time                         20.761    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.038ns  (logic 0.773ns (19.141%)  route 3.265ns (80.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns = ( 13.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.901    13.195    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.478    13.673 r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.719    15.392    NCSSK_top_inst/get_phase_inst/sys_rst_n[0]
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.295    15.687 f  NCSSK_top_inst/get_phase_inst/get_phase_difference_inst_i_1/O
                         net (fo=360, routed)         1.546    17.233    NCSSK_top_inst/get_phase_difference_inst/SCLR
    SLICE_X29Y71         FDCE                                         f  NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.513    21.513    NCSSK_top_inst/get_phase_difference_inst/CLK
    SLICE_X29Y71         FDCE                                         r  NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[2]/C
                         clock pessimism              0.000    21.513    
                         clock uncertainty           -0.347    21.166    
    SLICE_X29Y71         FDCE (Recov_fdce_C_CLR)     -0.405    20.761    NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[2]
  -------------------------------------------------------------------
                         required time                         20.761    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.038ns  (logic 0.773ns (19.141%)  route 3.265ns (80.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns = ( 13.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.901    13.195    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.478    13.673 r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.719    15.392    NCSSK_top_inst/get_phase_inst/sys_rst_n[0]
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.295    15.687 f  NCSSK_top_inst/get_phase_inst/get_phase_difference_inst_i_1/O
                         net (fo=360, routed)         1.546    17.233    NCSSK_top_inst/get_phase_difference_inst/SCLR
    SLICE_X29Y71         FDCE                                         f  NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.513    21.513    NCSSK_top_inst/get_phase_difference_inst/CLK
    SLICE_X29Y71         FDCE                                         r  NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[3]/C
                         clock pessimism              0.000    21.513    
                         clock uncertainty           -0.347    21.166    
    SLICE_X29Y71         FDCE (Recov_fdce_C_CLR)     -0.405    20.761    NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[3]
  -------------------------------------------------------------------
                         required time                         20.761    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.038ns  (logic 0.773ns (19.141%)  route 3.265ns (80.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns = ( 13.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    11.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.901    13.195    mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.478    13.673 r  mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           1.719    15.392    NCSSK_top_inst/get_phase_inst/sys_rst_n[0]
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.295    15.687 f  NCSSK_top_inst/get_phase_inst/get_phase_difference_inst_i_1/O
                         net (fo=360, routed)         1.546    17.233    NCSSK_top_inst/get_phase_difference_inst/SCLR
    SLICE_X29Y71         FDCE                                         f  NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    20.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    21.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        1.513    21.513    NCSSK_top_inst/get_phase_difference_inst/CLK
    SLICE_X29Y71         FDCE                                         r  NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[4]/C
                         clock pessimism              0.000    21.513    
                         clock uncertainty           -0.347    21.166    
    SLICE_X29Y71         FDCE (Recov_fdce_C_CLR)     -0.405    20.761    NCSSK_top_inst/get_phase_difference_inst/smaller_phase_reg[4]
  -------------------------------------------------------------------
                         required time                         20.761    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                  3.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.502%)  route 0.941ns (83.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.636     0.972    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.707     1.820    NCSSK_top_inst/fft_signal_inst/rom_fft_rst_n[0]
    SLICE_X30Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.865 f  NCSSK_top_inst/fft_signal_inst/cnt[10]_i_3/O
                         net (fo=62, routed)          0.234     2.099    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0
    SLICE_X31Y68         FDCE                                         f  NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.835     0.835    NCSSK_top_inst/fft_signal_inst/sys_clk
    SLICE_X31Y68         FDCE                                         r  NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[10]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.347     1.182    
    SLICE_X31Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.090    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.502%)  route 0.941ns (83.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.636     0.972    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.707     1.820    NCSSK_top_inst/fft_signal_inst/rom_fft_rst_n[0]
    SLICE_X30Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.865 f  NCSSK_top_inst/fft_signal_inst/cnt[10]_i_3/O
                         net (fo=62, routed)          0.234     2.099    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0
    SLICE_X31Y68         FDCE                                         f  NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.835     0.835    NCSSK_top_inst/fft_signal_inst/sys_clk
    SLICE_X31Y68         FDCE                                         r  NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[11]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.347     1.182    
    SLICE_X31Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.090    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.502%)  route 0.941ns (83.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.636     0.972    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.707     1.820    NCSSK_top_inst/fft_signal_inst/rom_fft_rst_n[0]
    SLICE_X30Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.865 f  NCSSK_top_inst/fft_signal_inst/cnt[10]_i_3/O
                         net (fo=62, routed)          0.234     2.099    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0
    SLICE_X31Y68         FDCE                                         f  NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.835     0.835    NCSSK_top_inst/fft_signal_inst/sys_clk
    SLICE_X31Y68         FDCE                                         r  NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[12]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.347     1.182    
    SLICE_X31Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.090    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.502%)  route 0.941ns (83.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.636     0.972    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.707     1.820    NCSSK_top_inst/fft_signal_inst/rom_fft_rst_n[0]
    SLICE_X30Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.865 f  NCSSK_top_inst/fft_signal_inst/cnt[10]_i_3/O
                         net (fo=62, routed)          0.234     2.099    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0
    SLICE_X31Y68         FDCE                                         f  NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.835     0.835    NCSSK_top_inst/fft_signal_inst/sys_clk
    SLICE_X31Y68         FDCE                                         r  NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[13]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.347     1.182    
    SLICE_X31Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.090    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.502%)  route 0.941ns (83.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.636     0.972    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.707     1.820    NCSSK_top_inst/fft_signal_inst/rom_fft_rst_n[0]
    SLICE_X30Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.865 f  NCSSK_top_inst/fft_signal_inst/cnt[10]_i_3/O
                         net (fo=62, routed)          0.234     2.099    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0
    SLICE_X31Y68         FDCE                                         f  NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.835     0.835    NCSSK_top_inst/fft_signal_inst/sys_clk
    SLICE_X31Y68         FDCE                                         r  NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[15]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.347     1.182    
    SLICE_X31Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.090    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.502%)  route 0.941ns (83.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.636     0.972    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.707     1.820    NCSSK_top_inst/fft_signal_inst/rom_fft_rst_n[0]
    SLICE_X30Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.865 f  NCSSK_top_inst/fft_signal_inst/cnt[10]_i_3/O
                         net (fo=62, routed)          0.234     2.099    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0
    SLICE_X31Y68         FDCE                                         f  NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.835     0.835    NCSSK_top_inst/fft_signal_inst/sys_clk
    SLICE_X31Y68         FDCE                                         r  NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[16]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.347     1.182    
    SLICE_X31Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.090    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.502%)  route 0.941ns (83.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.636     0.972    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.707     1.820    NCSSK_top_inst/fft_signal_inst/rom_fft_rst_n[0]
    SLICE_X30Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.865 f  NCSSK_top_inst/fft_signal_inst/cnt[10]_i_3/O
                         net (fo=62, routed)          0.234     2.099    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0
    SLICE_X31Y68         FDCE                                         f  NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.835     0.835    NCSSK_top_inst/fft_signal_inst/sys_clk
    SLICE_X31Y68         FDCE                                         r  NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[19]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.347     1.182    
    SLICE_X31Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.090    NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.618%)  route 1.005ns (84.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.636     0.972    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.707     1.820    NCSSK_top_inst/fft_signal_inst/rom_fft_rst_n[0]
    SLICE_X30Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.865 f  NCSSK_top_inst/fft_signal_inst/cnt[10]_i_3/O
                         net (fo=62, routed)          0.298     2.163    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.836     0.836    NCSSK_top_inst/fft_signal_inst/sys_clk
    SLICE_X30Y67         FDCE                                         r  NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[12]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.347     1.183    
    SLICE_X30Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.116    NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.618%)  route 1.005ns (84.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.636     0.972    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.707     1.820    NCSSK_top_inst/fft_signal_inst/rom_fft_rst_n[0]
    SLICE_X30Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.865 f  NCSSK_top_inst/fft_signal_inst/cnt[10]_i_3/O
                         net (fo=62, routed)          0.298     2.163    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.836     0.836    NCSSK_top_inst/fft_signal_inst/sys_clk
    SLICE_X30Y67         FDCE                                         r  NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[13]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.347     1.183    
    SLICE_X30Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.116    NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.618%)  route 1.005ns (84.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.636     0.972    mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.707     1.820    NCSSK_top_inst/fft_signal_inst/rom_fft_rst_n[0]
    SLICE_X30Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.865 f  NCSSK_top_inst/fft_signal_inst/cnt[10]_i_3/O
                         net (fo=62, routed)          0.298     2.163    NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0
    SLICE_X30Y67         FDCE                                         f  NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7614, routed)        0.836     0.836    NCSSK_top_inst/fft_signal_inst/sys_clk
    SLICE_X30Y67         FDCE                                         r  NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[15]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.347     1.183    
    SLICE_X30Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.116    NCSSK_top_inst/fft_signal_inst/fft_max_real_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  1.047    





