{
    "name": "mor1kx",
    "folder": "mor1kx",
    "sim_files": [],
    "files": [
        "bench/formal/f_multiclock_op.v",
        "bench/formal/fspr_master.v",
        "bench/formal/fspr_slave.v",
        "bench/formal/fwb_master.v",
        "bench/verilog/mor1kx_monitor.v",
        "bench/verilog/mor1kx_traceport_monitor.v",
        "rtl/verilog/mor1kx-defines.v",
        "rtl/verilog/mor1kx-sprs.v",
        "rtl/verilog/mor1kx.v",
        "rtl/verilog/mor1kx_branch_prediction.v",
        "rtl/verilog/mor1kx_branch_predictor_gshare.v",
        "rtl/verilog/mor1kx_branch_predictor_saturation_counter.v",
        "rtl/verilog/mor1kx_branch_predictor_simple.v",
        "rtl/verilog/mor1kx_bus_if_wb32.v",
        "rtl/verilog/mor1kx_cache_lru.v",
        "rtl/verilog/mor1kx_cfgrs.v",
        "rtl/verilog/mor1kx_cpu.v",
        "rtl/verilog/mor1kx_cpu_cappuccino.v",
        "rtl/verilog/mor1kx_cpu_espresso.v",
        "rtl/verilog/mor1kx_cpu_prontoespresso.v",
        "rtl/verilog/mor1kx_ctrl_cappuccino.v",
        "rtl/verilog/mor1kx_ctrl_espresso.v",
        "rtl/verilog/mor1kx_ctrl_prontoespresso.v",
        "rtl/verilog/mor1kx_dcache.v",
        "rtl/verilog/mor1kx_decode.v",
        "rtl/verilog/mor1kx_decode_execute_cappuccino.v",
        "rtl/verilog/mor1kx_dmmu.v",
        "rtl/verilog/mor1kx_execute_alu.v",
        "rtl/verilog/mor1kx_execute_ctrl_cappuccino.v",
        "rtl/verilog/mor1kx_fetch_cappuccino.v",
        "rtl/verilog/mor1kx_fetch_espresso.v",
        "rtl/verilog/mor1kx_fetch_prontoespresso.v",
        "rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v",
        "rtl/verilog/mor1kx_icache.v",
        "rtl/verilog/mor1kx_immu.v",
        "rtl/verilog/mor1kx_lsu_cappuccino.v",
        "rtl/verilog/mor1kx_lsu_espresso.v",
        "rtl/verilog/mor1kx_pcu.v",
        "rtl/verilog/mor1kx_pic.v",
        "rtl/verilog/mor1kx_rf_cappuccino.v",
        "rtl/verilog/mor1kx_rf_espresso.v",
        "rtl/verilog/mor1kx_simple_dpram_sclk.v",
        "rtl/verilog/mor1kx_store_buffer.v",
        "rtl/verilog/mor1kx_ticktimer.v",
        "rtl/verilog/mor1kx_true_dpram_sclk.v",
        "rtl/verilog/mor1kx_wb_mux_cappuccino.v",
        "rtl/verilog/mor1kx_wb_mux_espresso.v",
        "rtl/verilog/pfpu32/pfpu32_addsub.v",
        "rtl/verilog/pfpu32/pfpu32_cmp.v",
        "rtl/verilog/pfpu32/pfpu32_f2i.v",
        "rtl/verilog/pfpu32/pfpu32_i2f.v",
        "rtl/verilog/pfpu32/pfpu32_muldiv.v",
        "rtl/verilog/pfpu32/pfpu32_rnd.v",
        "rtl/verilog/pfpu32/pfpu32_top.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/openrisc/mor1kx",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "f_multiclock_op",
            "file": "bench/formal/f_multiclock_op.v"
        },
        {
            "module": "fspr_master",
            "file": "bench/formal/fspr_master.v"
        },
        {
            "module": "fspr_slave",
            "file": "bench/formal/fspr_slave.v"
        },
        {
            "module": "fwb_master",
            "file": "bench/formal/fwb_master.v"
        },
        {
            "module": "Attaches",
            "file": "bench/verilog/mor1kx_monitor.v"
        },
        {
            "module": "mor1kx_monitor",
            "file": "bench/verilog/mor1kx_monitor.v"
        },
        {
            "module": "mor1kx_traceport_monitor",
            "file": "bench/verilog/mor1kx_traceport_monitor.v"
        },
        {
            "module": "mor1kx",
            "file": "rtl/verilog/mor1kx.v"
        },
        {
            "module": "outputs",
            "file": "rtl/verilog/mor1kx.v"
        },
        {
            "module": "Generates",
            "file": "rtl/verilog/mor1kx_branch_prediction.v"
        },
        {
            "module": "generic",
            "file": "rtl/verilog/mor1kx_branch_prediction.v"
        },
        {
            "module": "mor1kx_branch_prediction",
            "file": "rtl/verilog/mor1kx_branch_prediction.v"
        },
        {
            "module": "mor1kx_branch_predictor_gshare",
            "file": "rtl/verilog/mor1kx_branch_predictor_gshare.v"
        },
        {
            "module": "mor1kx_branch_predictor_saturation_counter",
            "file": "rtl/verilog/mor1kx_branch_predictor_saturation_counter.v"
        },
        {
            "module": "mor1kx_branch_predictor_simple",
            "file": "rtl/verilog/mor1kx_branch_predictor_simple.v"
        },
        {
            "module": "mor1kx_bus_if_wb32",
            "file": "rtl/verilog/mor1kx_bus_if_wb32.v"
        },
        {
            "module": "is",
            "file": "rtl/verilog/mor1kx_cache_lru.v"
        },
        {
            "module": "mor1kx_cache_lru",
            "file": "rtl/verilog/mor1kx_cache_lru.v"
        },
        {
            "module": "is",
            "file": "rtl/verilog/mor1kx_cfgrs.v"
        },
        {
            "module": "is",
            "file": "rtl/verilog/mor1kx_cfgrs.v"
        },
        {
            "module": "mor1kx_cfgrs",
            "file": "rtl/verilog/mor1kx_cfgrs.v"
        },
        {
            "module": "Allows",
            "file": "rtl/verilog/mor1kx_cpu.v"
        },
        {
            "module": "mor1kx_cpu",
            "file": "rtl/verilog/mor1kx_cpu.v"
        },
        {
            "module": "Copyright",
            "file": "rtl/verilog/mor1kx_cpu_cappuccino.v"
        },
        {
            "module": "mor1kx_cpu_cappuccino",
            "file": "rtl/verilog/mor1kx_cpu_cappuccino.v"
        },
        {
            "module": "outputs",
            "file": "rtl/verilog/mor1kx_cpu_cappuccino.v"
        },
        {
            "module": "Copyright",
            "file": "rtl/verilog/mor1kx_cpu_espresso.v"
        },
        {
            "module": "mor1kx_cpu_espresso",
            "file": "rtl/verilog/mor1kx_cpu_espresso.v"
        },
        {
            "module": "outputs",
            "file": "rtl/verilog/mor1kx_cpu_espresso.v"
        },
        {
            "module": "Copyright",
            "file": "rtl/verilog/mor1kx_cpu_prontoespresso.v"
        },
        {
            "module": "mor1kx_cpu_prontoespresso",
            "file": "rtl/verilog/mor1kx_cpu_prontoespresso.v"
        },
        {
            "module": "outputs",
            "file": "rtl/verilog/mor1kx_cpu_prontoespresso.v"
        },
        {
            "module": "mor1kx_ctrl_cappuccino",
            "file": "rtl/verilog/mor1kx_ctrl_cappuccino.v"
        },
        {
            "module": "generate",
            "file": "rtl/verilog/mor1kx_ctrl_cappuccino.v"
        },
        {
            "module": "mor1kx_ctrl_espresso",
            "file": "rtl/verilog/mor1kx_ctrl_espresso.v"
        },
        {
            "module": "mor1kx_ctrl_prontoespresso",
            "file": "rtl/verilog/mor1kx_ctrl_prontoespresso.v"
        },
        {
            "module": "mor1kx_dcache",
            "file": "rtl/verilog/mor1kx_dcache.v"
        },
        {
            "module": "gets",
            "file": "rtl/verilog/mor1kx_dcache.v"
        },
        {
            "module": "mor1kx_decode",
            "file": "rtl/verilog/mor1kx_decode.v"
        },
        {
            "module": "mor1kx_decode_execute_cappuccino",
            "file": "rtl/verilog/mor1kx_decode_execute_cappuccino.v"
        },
        {
            "module": "mor1kx_dmmu",
            "file": "rtl/verilog/mor1kx_dmmu.v"
        },
        {
            "module": "mor1kx_execute_alu",
            "file": "rtl/verilog/mor1kx_execute_alu.v"
        },
        {
            "module": "mor1kx_execute_ctrl_cappuccino",
            "file": "rtl/verilog/mor1kx_execute_ctrl_cappuccino.v"
        },
        {
            "module": "mor1kx_fetch_cappuccino",
            "file": "rtl/verilog/mor1kx_fetch_cappuccino.v"
        },
        {
            "module": "mor1kx_fetch_espresso",
            "file": "rtl/verilog/mor1kx_fetch_espresso.v"
        },
        {
            "module": "mor1kx_fetch_prontoespresso",
            "file": "rtl/verilog/mor1kx_fetch_prontoespresso.v"
        },
        {
            "module": "mor1kx_fetch_tcm_prontoespresso",
            "file": "rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v"
        },
        {
            "module": "mor1kx_icache",
            "file": "rtl/verilog/mor1kx_icache.v"
        },
        {
            "module": "gets",
            "file": "rtl/verilog/mor1kx_icache.v"
        },
        {
            "module": "mor1kx_immu",
            "file": "rtl/verilog/mor1kx_immu.v"
        },
        {
            "module": "controls",
            "file": "rtl/verilog/mor1kx_lsu_cappuccino.v"
        },
        {
            "module": "mor1kx_lsu_cappuccino",
            "file": "rtl/verilog/mor1kx_lsu_cappuccino.v"
        },
        {
            "module": "mor1kx_lsu_espresso",
            "file": "rtl/verilog/mor1kx_lsu_espresso.v"
        },
        {
            "module": "mor1kx_pcu",
            "file": "rtl/verilog/mor1kx_pcu.v"
        },
        {
            "module": "mor1kx_pic",
            "file": "rtl/verilog/mor1kx_pic.v"
        },
        {
            "module": "mor1kx_rf_cappuccino",
            "file": "rtl/verilog/mor1kx_rf_cappuccino.v"
        },
        {
            "module": "mor1kx_rf_espresso",
            "file": "rtl/verilog/mor1kx_rf_espresso.v"
        },
        {
            "module": "mor1kx_simple_dpram_sclk",
            "file": "rtl/verilog/mor1kx_simple_dpram_sclk.v"
        },
        {
            "module": "mor1kx_store_buffer",
            "file": "rtl/verilog/mor1kx_store_buffer.v"
        },
        {
            "module": "mor1kx_ticktimer",
            "file": "rtl/verilog/mor1kx_ticktimer.v"
        },
        {
            "module": "mor1kx_true_dpram_sclk",
            "file": "rtl/verilog/mor1kx_true_dpram_sclk.v"
        },
        {
            "module": "mor1kx_wb_mux_cappuccino",
            "file": "rtl/verilog/mor1kx_wb_mux_cappuccino.v"
        },
        {
            "module": "mor1kx_wb_mux_espresso",
            "file": "rtl/verilog/mor1kx_wb_mux_espresso.v"
        },
        {
            "module": "pfpu32_addsub",
            "file": "rtl/verilog/pfpu32/pfpu32_addsub.v"
        },
        {
            "module": "pfpu32_fcmp",
            "file": "rtl/verilog/pfpu32/pfpu32_cmp.v"
        },
        {
            "module": "pfpu32_f2i",
            "file": "rtl/verilog/pfpu32/pfpu32_f2i.v"
        },
        {
            "module": "pfpu32_i2f",
            "file": "rtl/verilog/pfpu32/pfpu32_i2f.v"
        },
        {
            "module": "pfpu32_muldiv",
            "file": "rtl/verilog/pfpu32/pfpu32_muldiv.v"
        },
        {
            "module": "arecip_lut",
            "file": "rtl/verilog/pfpu32/pfpu32_muldiv.v"
        },
        {
            "module": "for",
            "file": "rtl/verilog/pfpu32/pfpu32_rnd.v"
        },
        {
            "module": "pfpu32_rnd",
            "file": "rtl/verilog/pfpu32/pfpu32_rnd.v"
        },
        {
            "module": "pfpu32_top",
            "file": "rtl/verilog/pfpu32/pfpu32_top.v"
        },
        {
            "module": "istance",
            "file": "rtl/verilog/pfpu32/pfpu32_top.v"
        },
        {
            "module": "istance",
            "file": "rtl/verilog/pfpu32/pfpu32_top.v"
        },
        {
            "module": "istance",
            "file": "rtl/verilog/pfpu32/pfpu32_top.v"
        },
        {
            "module": "instance",
            "file": "rtl/verilog/pfpu32/pfpu32_top.v"
        },
        {
            "module": "instance",
            "file": "rtl/verilog/pfpu32/pfpu32_top.v"
        }
    ],
    "module_graph": {
        "f_multiclock_op": [],
        "fspr_master": [
            "fspr_master",
            "Copyright"
        ],
        "fspr_slave": [
            "fspr_slave",
            "mor1kx_dcache",
            "mor1kx_dmmu",
            "mor1kx_icache",
            "mor1kx_immu"
        ],
        "fwb_master": [
            "mor1kx",
            "mor1kx"
        ],
        "Attaches": [],
        "mor1kx_monitor": [],
        "mor1kx_traceport_monitor": [],
        "mor1kx": [],
        "outputs": [],
        "Generates": [],
        "generic": [],
        "mor1kx_branch_prediction": [
            "Copyright",
            "Copyright"
        ],
        "mor1kx_branch_predictor_gshare": [],
        "mor1kx_branch_predictor_saturation_counter": [],
        "mor1kx_branch_predictor_simple": [],
        "mor1kx_bus_if_wb32": [
            "mor1kx",
            "mor1kx",
            "mor1kx"
        ],
        "is": [
            "mor1kx_ctrl_espresso",
            "mor1kx_ctrl_prontoespresso"
        ],
        "mor1kx_cache_lru": [
            "mor1kx_icache"
        ],
        "mor1kx_cfgrs": [],
        "Allows": [],
        "mor1kx_cpu": [
            "mor1kx"
        ],
        "Copyright": [],
        "mor1kx_cpu_cappuccino": [],
        "mor1kx_cpu_espresso": [],
        "mor1kx_cpu_prontoespresso": [],
        "mor1kx_ctrl_cappuccino": [
            "Copyright"
        ],
        "generate": [
            "fwb_master",
            "fwb_master",
            "fwb_master",
            "fwb_master",
            "fwb_master",
            "Generates",
            "Allows",
            "mor1kx_ctrl_cappuccino",
            "mor1kx_ctrl_cappuccino",
            "mor1kx_ctrl_cappuccino",
            "mor1kx_ctrl_espresso",
            "mor1kx_ctrl_prontoespresso",
            "mor1kx_dcache",
            "mor1kx_dcache",
            "mor1kx_execute_alu",
            "mor1kx_execute_alu",
            "mor1kx_execute_alu",
            "mor1kx_execute_alu",
            "mor1kx_execute_alu",
            "mor1kx_execute_alu",
            "mor1kx_fetch_cappuccino",
            "mor1kx_icache",
            "controls",
            "controls",
            "controls",
            "controls",
            "mor1kx_pcu",
            "mor1kx_rf_cappuccino",
            "mor1kx_simple_dpram_sclk",
            "mor1kx_simple_dpram_sclk"
        ],
        "mor1kx_ctrl_espresso": [
            "Copyright"
        ],
        "mor1kx_ctrl_prontoespresso": [
            "Copyright"
        ],
        "mor1kx_dcache": [
            "controls"
        ],
        "gets": [],
        "mor1kx_decode": [
            "Copyright",
            "Copyright",
            "Copyright",
            "Copyright",
            "Copyright"
        ],
        "mor1kx_decode_execute_cappuccino": [
            "Copyright",
            "Copyright"
        ],
        "mor1kx_dmmu": [
            "controls"
        ],
        "mor1kx_execute_alu": [
            "Copyright",
            "Copyright",
            "Copyright",
            "Copyright",
            "Copyright",
            "Copyright"
        ],
        "mor1kx_execute_ctrl_cappuccino": [
            "Copyright"
        ],
        "mor1kx_fetch_cappuccino": [
            "Copyright"
        ],
        "mor1kx_fetch_espresso": [
            "Copyright"
        ],
        "mor1kx_fetch_prontoespresso": [
            "Copyright",
            "Copyright"
        ],
        "mor1kx_fetch_tcm_prontoespresso": [
            "Copyright"
        ],
        "mor1kx_icache": [
            "mor1kx_fetch_cappuccino",
            "mor1kx_fetch_cappuccino"
        ],
        "mor1kx_immu": [
            "mor1kx_fetch_cappuccino",
            "mor1kx_fetch_cappuccino"
        ],
        "controls": [
            "Attaches",
            "mor1kx_traceport_monitor"
        ],
        "mor1kx_lsu_cappuccino": [
            "Copyright",
            "Copyright"
        ],
        "mor1kx_lsu_espresso": [
            "Copyright",
            "Copyright",
            "Copyright",
            "Copyright"
        ],
        "mor1kx_pcu": [
            "mor1kx_ctrl_cappuccino"
        ],
        "mor1kx_pic": [
            "mor1kx_ctrl_cappuccino",
            "mor1kx_ctrl_espresso",
            "mor1kx_ctrl_prontoespresso"
        ],
        "mor1kx_rf_cappuccino": [
            "Copyright",
            "Copyright"
        ],
        "mor1kx_rf_espresso": [
            "Copyright",
            "Copyright",
            "Copyright",
            "Copyright"
        ],
        "mor1kx_simple_dpram_sclk": [
            "mor1kx_icache",
            "mor1kx_rf_cappuccino",
            "mor1kx_rf_espresso"
        ],
        "mor1kx_store_buffer": [],
        "mor1kx_ticktimer": [
            "mor1kx_ctrl_cappuccino",
            "mor1kx_ctrl_espresso",
            "mor1kx_ctrl_prontoespresso"
        ],
        "mor1kx_true_dpram_sclk": [
            "mor1kx_dmmu",
            "mor1kx_immu"
        ],
        "mor1kx_wb_mux_cappuccino": [
            "Copyright",
            "Copyright"
        ],
        "mor1kx_wb_mux_espresso": [
            "Copyright",
            "Copyright",
            "Copyright",
            "Copyright"
        ],
        "pfpu32_addsub": [
            "pfpu32_top"
        ],
        "pfpu32_fcmp": [
            "pfpu32_top"
        ],
        "pfpu32_f2i": [
            "pfpu32_top"
        ],
        "pfpu32_i2f": [
            "pfpu32_top"
        ],
        "pfpu32_muldiv": [
            "pfpu32_top"
        ],
        "arecip_lut": [],
        "for": [],
        "pfpu32_rnd": [
            "pfpu32_top"
        ],
        "pfpu32_top": [],
        "istance": [],
        "instance": []
    },
    "module_graph_inverse": {
        "f_multiclock_op": [],
        "fspr_master": [
            "fspr_master"
        ],
        "fspr_slave": [
            "fspr_slave"
        ],
        "fwb_master": [
            "generate",
            "generate",
            "generate",
            "generate",
            "generate"
        ],
        "Attaches": [
            "controls"
        ],
        "mor1kx_monitor": [],
        "mor1kx_traceport_monitor": [
            "controls"
        ],
        "mor1kx": [
            "mor1kx_bus_if_wb32",
            "mor1kx_bus_if_wb32",
            "mor1kx_bus_if_wb32",
            "mor1kx_cpu",
            "fwb_master",
            "fwb_master"
        ],
        "outputs": [],
        "Generates": [
            "generate"
        ],
        "generic": [],
        "mor1kx_branch_prediction": [],
        "mor1kx_branch_predictor_gshare": [],
        "mor1kx_branch_predictor_saturation_counter": [],
        "mor1kx_branch_predictor_simple": [],
        "mor1kx_bus_if_wb32": [],
        "is": [],
        "mor1kx_cache_lru": [],
        "mor1kx_cfgrs": [],
        "Allows": [
            "generate"
        ],
        "mor1kx_cpu": [],
        "Copyright": [
            "mor1kx_fetch_cappuccino",
            "mor1kx_decode",
            "mor1kx_decode",
            "mor1kx_decode_execute_cappuccino",
            "mor1kx_decode_execute_cappuccino",
            "mor1kx_branch_prediction",
            "mor1kx_branch_prediction",
            "mor1kx_execute_alu",
            "mor1kx_execute_alu",
            "mor1kx_lsu_cappuccino",
            "mor1kx_lsu_cappuccino",
            "mor1kx_wb_mux_cappuccino",
            "mor1kx_wb_mux_cappuccino",
            "mor1kx_rf_cappuccino",
            "mor1kx_rf_cappuccino",
            "mor1kx_execute_ctrl_cappuccino",
            "mor1kx_ctrl_cappuccino",
            "fspr_master",
            "mor1kx_fetch_espresso",
            "mor1kx_decode",
            "mor1kx_decode",
            "mor1kx_execute_alu",
            "mor1kx_execute_alu",
            "mor1kx_lsu_espresso",
            "mor1kx_lsu_espresso",
            "mor1kx_wb_mux_espresso",
            "mor1kx_wb_mux_espresso",
            "mor1kx_rf_espresso",
            "mor1kx_rf_espresso",
            "mor1kx_ctrl_espresso",
            "mor1kx_fetch_tcm_prontoespresso",
            "mor1kx_fetch_prontoespresso",
            "mor1kx_fetch_prontoespresso",
            "mor1kx_decode",
            "mor1kx_execute_alu",
            "mor1kx_execute_alu",
            "mor1kx_lsu_espresso",
            "mor1kx_lsu_espresso",
            "mor1kx_wb_mux_espresso",
            "mor1kx_wb_mux_espresso",
            "mor1kx_rf_espresso",
            "mor1kx_rf_espresso",
            "mor1kx_ctrl_prontoespresso"
        ],
        "mor1kx_cpu_cappuccino": [],
        "mor1kx_cpu_espresso": [],
        "mor1kx_cpu_prontoespresso": [],
        "mor1kx_ctrl_cappuccino": [
            "generate",
            "mor1kx_pic",
            "generate",
            "mor1kx_pcu",
            "mor1kx_ticktimer",
            "generate"
        ],
        "generate": [],
        "mor1kx_ctrl_espresso": [
            "is",
            "mor1kx_pic",
            "mor1kx_ticktimer",
            "generate"
        ],
        "mor1kx_ctrl_prontoespresso": [
            "is",
            "mor1kx_pic",
            "mor1kx_ticktimer",
            "generate"
        ],
        "mor1kx_dcache": [
            "generate",
            "generate",
            "fspr_slave"
        ],
        "gets": [],
        "mor1kx_decode": [],
        "mor1kx_decode_execute_cappuccino": [],
        "mor1kx_dmmu": [
            "mor1kx_true_dpram_sclk",
            "fspr_slave"
        ],
        "mor1kx_execute_alu": [
            "generate",
            "generate",
            "generate",
            "generate",
            "generate",
            "generate"
        ],
        "mor1kx_execute_ctrl_cappuccino": [],
        "mor1kx_fetch_cappuccino": [
            "mor1kx_icache",
            "mor1kx_icache",
            "generate",
            "mor1kx_immu",
            "mor1kx_immu"
        ],
        "mor1kx_fetch_espresso": [],
        "mor1kx_fetch_prontoespresso": [],
        "mor1kx_fetch_tcm_prontoespresso": [],
        "mor1kx_icache": [
            "generate",
            "mor1kx_cache_lru",
            "mor1kx_simple_dpram_sclk",
            "fspr_slave"
        ],
        "mor1kx_immu": [
            "mor1kx_true_dpram_sclk",
            "fspr_slave"
        ],
        "controls": [
            "generate",
            "mor1kx_dcache",
            "generate",
            "mor1kx_dmmu",
            "generate",
            "generate"
        ],
        "mor1kx_lsu_cappuccino": [],
        "mor1kx_lsu_espresso": [],
        "mor1kx_pcu": [
            "generate"
        ],
        "mor1kx_pic": [],
        "mor1kx_rf_cappuccino": [
            "mor1kx_simple_dpram_sclk",
            "generate"
        ],
        "mor1kx_rf_espresso": [
            "mor1kx_simple_dpram_sclk"
        ],
        "mor1kx_simple_dpram_sclk": [
            "generate",
            "generate"
        ],
        "mor1kx_store_buffer": [],
        "mor1kx_ticktimer": [],
        "mor1kx_true_dpram_sclk": [],
        "mor1kx_wb_mux_cappuccino": [],
        "mor1kx_wb_mux_espresso": [],
        "pfpu32_addsub": [],
        "pfpu32_fcmp": [],
        "pfpu32_f2i": [],
        "pfpu32_i2f": [],
        "pfpu32_muldiv": [],
        "arecip_lut": [],
        "for": [],
        "pfpu32_rnd": [],
        "pfpu32_top": [
            "pfpu32_fcmp",
            "pfpu32_addsub",
            "pfpu32_muldiv",
            "pfpu32_i2f",
            "pfpu32_f2i",
            "pfpu32_rnd"
        ],
        "istance": [],
        "instance": []
    },
    "non_tb_files": [
        "bench/formal/f_multiclock_op.v",
        "bench/formal/fspr_master.v",
        "bench/formal/fspr_slave.v",
        "bench/formal/fwb_master.v",
        "bench/verilog/mor1kx_monitor.v",
        "bench/verilog/mor1kx_traceport_monitor.v",
        "rtl/verilog/mor1kx-defines.v",
        "rtl/verilog/mor1kx-sprs.v",
        "rtl/verilog/mor1kx.v",
        "rtl/verilog/mor1kx_branch_prediction.v",
        "rtl/verilog/mor1kx_branch_predictor_gshare.v",
        "rtl/verilog/mor1kx_branch_predictor_saturation_counter.v",
        "rtl/verilog/mor1kx_branch_predictor_simple.v",
        "rtl/verilog/mor1kx_bus_if_wb32.v",
        "rtl/verilog/mor1kx_cache_lru.v",
        "rtl/verilog/mor1kx_cfgrs.v",
        "rtl/verilog/mor1kx_cpu.v",
        "rtl/verilog/mor1kx_cpu_cappuccino.v",
        "rtl/verilog/mor1kx_cpu_espresso.v",
        "rtl/verilog/mor1kx_cpu_prontoespresso.v",
        "rtl/verilog/mor1kx_ctrl_cappuccino.v",
        "rtl/verilog/mor1kx_ctrl_espresso.v",
        "rtl/verilog/mor1kx_ctrl_prontoespresso.v",
        "rtl/verilog/mor1kx_dcache.v",
        "rtl/verilog/mor1kx_decode.v",
        "rtl/verilog/mor1kx_decode_execute_cappuccino.v",
        "rtl/verilog/mor1kx_dmmu.v",
        "rtl/verilog/mor1kx_execute_alu.v",
        "rtl/verilog/mor1kx_execute_ctrl_cappuccino.v",
        "rtl/verilog/mor1kx_fetch_cappuccino.v",
        "rtl/verilog/mor1kx_fetch_espresso.v",
        "rtl/verilog/mor1kx_fetch_prontoespresso.v",
        "rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v",
        "rtl/verilog/mor1kx_icache.v",
        "rtl/verilog/mor1kx_immu.v",
        "rtl/verilog/mor1kx_lsu_cappuccino.v",
        "rtl/verilog/mor1kx_lsu_espresso.v",
        "rtl/verilog/mor1kx_pcu.v",
        "rtl/verilog/mor1kx_pic.v",
        "rtl/verilog/mor1kx_rf_cappuccino.v",
        "rtl/verilog/mor1kx_rf_espresso.v",
        "rtl/verilog/mor1kx_simple_dpram_sclk.v",
        "rtl/verilog/mor1kx_store_buffer.v",
        "rtl/verilog/mor1kx_ticktimer.v",
        "rtl/verilog/mor1kx_true_dpram_sclk.v",
        "rtl/verilog/mor1kx_wb_mux_cappuccino.v",
        "rtl/verilog/mor1kx_wb_mux_espresso.v",
        "rtl/verilog/pfpu32/pfpu32_addsub.v",
        "rtl/verilog/pfpu32/pfpu32_cmp.v",
        "rtl/verilog/pfpu32/pfpu32_f2i.v",
        "rtl/verilog/pfpu32/pfpu32_i2f.v",
        "rtl/verilog/pfpu32/pfpu32_muldiv.v",
        "rtl/verilog/pfpu32/pfpu32_rnd.v",
        "rtl/verilog/pfpu32/pfpu32_top.v"
    ]
}