testabl design repeaterless low swing chip interconnect naveen dinesh sharma depart electr engin indian institut institut technolog bombay powai mumbai india email naveen abstract repeaterless low swing interconnect mix signal circuit achiev high perform low power interconnect larg scale high volum digit system testabl paper discuss testabl low swing repeaterless chip interconnect equal clock synchron capacit coupl transmitt weak driver transmitt receiv sampl low swing input data center data eye convert rail rail level synchron data clock domain system mix signal circuit digit compon scan testabl analog test fault coverag structur fault simpl techniqu allow integr analog compon digit scan chain increas coverag final bist low overhead enhanc coverag structur fault design simul umc cmos technolog term scan test dft bist repeaterless interconnect mesochron synchron introduct low swing repeaterless interconnect research extens improv perform long intercon nect keep power consumpt accept level techniqu low swing equal enhanc bandwidth pro pose symp test eur ieee proc dll pll bist digit pure roy sunter dec syst vlsi tran ieee detect fault dll circuit bist milor jia cheng feb syst circuit tran ieee loop lock phase speed high test built digit soma kim june mea instrum tran ieee loop lock phase test built wang wei shu lai yite hsu lung chun http oct print arxiv link chip swing low repeaterless synchron clock sharma baghini shojaei kadayinti design vlsi conf ieee proc interconnect chip coupl capacit equal forward feed sharma baghini dave naveen feb circuit state solid ieee interconnect chip limit driven capacit communic gigabit effici power nauta tuijl van klumperink schinkel mensink jan circuit state solid ieee wire chip driven capacit energi low speed high drost liu schauer chow hopkin ono sept circuit state solid ieee channel interpos silicon transceiv mode current sim yoon jae park june hong kim byungsub lee kyoo seon 