ches/ches2007,2007,Differential and Higher Order Attacks,A First-Order DPA Attack Against AES in Counter Mode with Unknown Initial Counter.,Joshua Jaffe;,https://doi.org/10.1007/978-3-540-74735-2_1
ches/ches2007,2007,Differential and Higher Order Attacks,Gaussian Mixture Models for Higher-Order Side Channel Analysis.,Kerstin Lemke-Rust;Christof Paar;,https://doi.org/10.1007/978-3-540-74735-2_2
ches/ches2007,2007,Differential and Higher Order Attacks,Side Channel Cryptanalysis of a Higher Order Masking Scheme.,Jean-Sébastien Coron;Emmanuel Prouff;Matthieu Rivain;,https://doi.org/10.1007/978-3-540-74735-2_3
ches/ches2007,2007,Random Number Generation and Device Identification,High-Speed True Random Number Generation with Logic Gates Only.,Markus Dichtl;Jovan Dj. Golic;,https://doi.org/10.1007/978-3-540-74735-2_4
ches/ches2007,2007,Random Number Generation and Device Identification,FPGA Intrinsic PUFs and Their Use for IP Protection.,Jorge Guajardo;Sandeep S. Kumar;Geert Jan Schrijen;Pim Tuyls;,https://doi.org/10.1007/978-3-540-74735-2_5
ches/ches2007,2007,Logic Styles:Masking and Routing,Evaluation of the Masked Logic Style MDPL on a Prototype Chip.,Thomas Popp;Mario Kirschbaum;Thomas Zefferer;Stefan Mangard;,https://doi.org/10.1007/978-3-540-74735-2_6
ches/ches2007,2007,Logic Styles:Masking and Routing,Masking and Dual-Rail Logic Don't Add Up.,Patrick Schaumont;Kris Tiri;,https://doi.org/10.1007/978-3-540-74735-2_7
ches/ches2007,2007,Logic Styles:Masking and Routing,DPA-Resistance Without Routing Constraints?,Benedikt Gierlichs;,https://doi.org/10.1007/978-3-540-74735-2_8
ches/ches2007,2007,Efficient Algorithms for Embedded Processors,On the Power of Bitslice Implementation on Intel Core2 Processor.,Mitsuru Matsui;Junko Nakajima;,https://doi.org/10.1007/978-3-540-74735-2_9
ches/ches2007,2007,Efficient Algorithms for Embedded Processors,Highly Regular Right-to-Left Algorithms for Scalar Multiplication.,Marc Joye;,https://doi.org/10.1007/978-3-540-74735-2_10
ches/ches2007,2007,Efficient Algorithms for Embedded Processors,MAME: A Compression Function with Reduced Hardware Requirements.,Hirotaka Yoshida;Dai Watanabe;Katsuyuki Okeya;Jun Kitahara;Hongjun Wu;Özgül Küçük;Bart Preneel;,https://doi.org/10.1007/978-3-540-74735-2_11
ches/ches2007,2007,Collision Attacks and Fault Analysis,Collision Attacks on AES-Based MAC: Alpha-MAC.,Alex Biryukov;Andrey Bogdanov;Dmitry Khovratovich;Timo Kasper;,https://doi.org/10.1007/978-3-540-74735-2_12
ches/ches2007,2007,Collision Attacks and Fault Analysis,Secret External Encodings Do Not Prevent Transient Fault Analysis.,Christophe Clavier;,https://doi.org/10.1007/978-3-540-74735-2_13
ches/ches2007,2007,Collision Attacks and Fault Analysis,Two New Techniques of Side-Channel Cryptanalysis.,Alex Biryukov;Dmitry Khovratovich;,https://doi.org/10.1007/978-3-540-74735-2_14
ches/ches2007,2007,High Speed AES Implementations,AES Encryption Implementation and Analysis on Commodity Graphics Processing Units.,Owen Harrison;John Waldron;,https://doi.org/10.1007/978-3-540-74735-2_15
ches/ches2007,2007,High Speed AES Implementations,Multi-gigabit GCM-AES Architecture Optimized for FPGAs.,Stefan Lemsitzer;Johannes Wolkerstorfer;Norbert Felber;Matthias Braendli;,https://doi.org/10.1007/978-3-540-74735-2_16
ches/ches2007,2007,Public-Key Cryptography,Arithmetic Operators for Pairing-Based Cryptography.,Jean-Luc Beuchat;Nicolas Brisebarre;Jérémie Detrey;Eiji Okamoto;,https://doi.org/10.1007/978-3-540-74735-2_17
ches/ches2007,2007,Public-Key Cryptography,FPGA Design of Self-certified Signature Verification on Koblitz Curves.,Kimmo U. Järvinen;Juha Forsten;Jorma Skyttä;,https://doi.org/10.1007/978-3-540-74735-2_18
ches/ches2007,2007,Public-Key Cryptography,How to Maximize the Potential of FPGA Resources for Modular Exponentiation.,Daisuke Suzuki;,https://doi.org/10.1007/978-3-540-74735-2_19
ches/ches2007,2007,Implementation Cost of Countermeasures,"TEC-Tree: A Low-Cost, Parallelizable Tree for Efficient Defense Against Memory Replay Attacks.",Reouven Elbaz;David Champagne;Ruby B. Lee;Lionel Torres;Gilles Sassatelli;Pierre Guillemin;,https://doi.org/10.1007/978-3-540-74735-2_20
ches/ches2007,2007,Implementation Cost of Countermeasures,Power Analysis Resistant AES Implementation with Instruction Set Extensions.,Stefan Tillich;Johann Großschädl;,https://doi.org/10.1007/978-3-540-74735-2_21
ches/ches2007,2007,Security Issues for RF and RFID,Power and EM Attacks on Passive 13.56 MHz RFID Devices.,Michael Hutter;Stefan Mangard;Martin Feldhofer;,https://doi.org/10.1007/978-3-540-74735-2_22
ches/ches2007,2007,Security Issues for RF and RFID,RFID Noisy Reader How to Prevent from Eavesdropping on the Communication?,O. Savry;Florian Pebay-Peyroula;F. Dehmas;G. Robert;Jacques Reverdy;,https://doi.org/10.1007/978-3-540-74735-2_23
ches/ches2007,2007,Security Issues for RF and RFID,RF-DNA: Radio-Frequency Certificates of Authenticity.,Gerald DeJean;Darko Kirovski;,https://doi.org/10.1007/978-3-540-74735-2_24
ches/ches2007,2007,Special Purpose Hardware for Cryptanalysis,CAIRN 2: An FPGA Implementation of the Sieving Step in the Number Field Sieve Method.,Tetsuya Izu;Jun Kogure;Takeshi Shimoyama;,https://doi.org/10.1007/978-3-540-74735-2_25
ches/ches2007,2007,Special Purpose Hardware for Cryptanalysis,Collision Search for Elliptic Curve Discrete Logarithm over GF(2 m ) with FPGA.,Guerric Meurice de Dormale;Philippe Bulens;Jean-Jacques Quisquater;,https://doi.org/10.1007/978-3-540-74735-2_26
ches/ches2007,2007,Special Purpose Hardware for Cryptanalysis,A Hardware-Assisted Realtime Attack on A5/2 Without Precomputations.,Andrey Bogdanov;Thomas Eisenbarth;Andy Rupp;,https://doi.org/10.1007/978-3-540-74735-2_27
ches/ches2007,2007,Side Channel Analysis,Differential Behavioral Analysis.,Bruno Robisson;Pascal Manet;,https://doi.org/10.1007/978-3-540-74735-2_28
ches/ches2007,2007,Side Channel Analysis,Information Theoretic Evaluation of Side-Channel Resistant Logic Styles.,François Macé;François-Xavier Standaert;Jean-Jacques Quisquater;,https://doi.org/10.1007/978-3-540-74735-2_29
ches/ches2007,2007,Problems and Solutions for Lightweight Devices,On the Implementation of a Fast Prime Generation Algorithm.,Christophe Clavier;Jean-Sébastien Coron;,https://doi.org/10.1007/978-3-540-74735-2_30
ches/ches2007,2007,Problems and Solutions for Lightweight Devices,PRESENT: An Ultra-Lightweight Block Cipher.,Andrey Bogdanov;Lars R. Knudsen;Gregor Leander;Christof Paar;Axel Poschmann;Matthew J. B. Robshaw;Yannick Seurin;C. Vikkelsoe;,https://doi.org/10.1007/978-3-540-74735-2_31
