library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bascule_d is
port (
	clk : in std_logic;
	d   : in std_logic;
	q   : out std_logic
	);
end entity;

architecture arch of bascule_d is 
begin 
 process (clk)
 begin 
 if rising_edge (clk) then
 q <= d;
 end if ;
 end process;
 end arch; 
 