{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614557784562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614557784577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 28 21:16:24 2021 " "Processing started: Sun Feb 28 21:16:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614557784577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614557784577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FMS_Prova -c FMS_Prova " "Command: quartus_map --read_settings_files=on --write_settings_files=off FMS_Prova -c FMS_Prova" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614557784577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614557785484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614557785484 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FMS_ESTPROJ.vhd " "Can't analyze file -- file FMS_ESTPROJ.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614557802874 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fms_prova.vhd 8 4 " "Using design file fms_prova.vhd, which is not specified as a design file for the current project, but contains definitions for 8 design units and 4 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMS_Prova-ONE " "Found design unit 1: FMS_Prova-ONE" {  } { { "fms_prova.vhd" "" { Text "E:/Gif e GifHub - IFCE/Quartus/FSM/fms_prova.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614557803593 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Divisor_CLK-ONE " "Found design unit 2: Divisor_CLK-ONE" {  } { { "fms_prova.vhd" "" { Text "E:/Gif e GifHub - IFCE/Quartus/FSM/fms_prova.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614557803593 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FMS-ONE " "Found design unit 3: FMS-ONE" {  } { { "fms_prova.vhd" "" { Text "E:/Gif e GifHub - IFCE/Quartus/FSM/fms_prova.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614557803593 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 DECO_7_SEG-ONE " "Found design unit 4: DECO_7_SEG-ONE" {  } { { "fms_prova.vhd" "" { Text "E:/Gif e GifHub - IFCE/Quartus/FSM/fms_prova.vhd" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614557803593 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMS_Prova " "Found entity 1: FMS_Prova" {  } { { "fms_prova.vhd" "" { Text "E:/Gif e GifHub - IFCE/Quartus/FSM/fms_prova.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614557803593 ""} { "Info" "ISGN_ENTITY_NAME" "2 FMS " "Found entity 2: FMS" {  } { { "fms_prova.vhd" "" { Text "E:/Gif e GifHub - IFCE/Quartus/FSM/fms_prova.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614557803593 ""} { "Info" "ISGN_ENTITY_NAME" "3 DECO_7_SEG " "Found entity 3: DECO_7_SEG" {  } { { "fms_prova.vhd" "" { Text "E:/Gif e GifHub - IFCE/Quartus/FSM/fms_prova.vhd" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614557803593 ""} { "Info" "ISGN_ENTITY_NAME" "4 Divisor_CLK " "Found entity 4: Divisor_CLK" {  } { { "fms_prova.vhd" "" { Text "E:/Gif e GifHub - IFCE/Quartus/FSM/fms_prova.vhd" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614557803593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614557803593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FMS_Prova " "Elaborating entity \"FMS_Prova\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614557803593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_CLK Divisor_CLK:CHIP1 " "Elaborating entity \"Divisor_CLK\" for hierarchy \"Divisor_CLK:CHIP1\"" {  } { { "fms_prova.vhd" "CHIP1" { Text "E:/Gif e GifHub - IFCE/Quartus/FSM/fms_prova.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614557803593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMS FMS:CHIP2 " "Elaborating entity \"FMS\" for hierarchy \"FMS:CHIP2\"" {  } { { "fms_prova.vhd" "CHIP2" { Text "E:/Gif e GifHub - IFCE/Quartus/FSM/fms_prova.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614557803593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECO_7_SEG DECO_7_SEG:CHIP3 " "Elaborating entity \"DECO_7_SEG\" for hierarchy \"DECO_7_SEG:CHIP3\"" {  } { { "fms_prova.vhd" "CHIP3" { Text "E:/Gif e GifHub - IFCE/Quartus/FSM/fms_prova.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614557803609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614557804265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614557804843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614557804843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614557804953 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614557804953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614557804953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614557804953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614557804999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 28 21:16:44 2021 " "Processing ended: Sun Feb 28 21:16:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614557804999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614557804999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614557804999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614557804999 ""}
