{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544513688498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544513688504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 01:34:48 2018 " "Processing started: Tue Dec 11 01:34:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544513688504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544513688504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Capture_Logic -c Capture_Logic " "Command: quartus_map --read_settings_files=on --write_settings_files=off Capture_Logic -c Capture_Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544513688504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544513689384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544513689385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/capture_logic/capture_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/capture_logic/capture_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Capture_Logic-arch " "Found design unit 1: Capture_Logic-arch" {  } { { "../../src/Capture_Logic/Capture_Logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/Capture_Logic/Capture_Logic.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544513705659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Capture_Logic " "Found entity 1: Capture_Logic" {  } { { "../../src/Capture_Logic/Capture_Logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/Capture_Logic/Capture_Logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544513705659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544513705659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/capture_logic/pclk_sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/capture_logic/pclk_sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PClk_Sampler-arch " "Found design unit 1: PClk_Sampler-arch" {  } { { "../../src/Capture_Logic/PClk_Sampler.vhd" "" { Text "C:/3rdEye/3rdEye/src/Capture_Logic/PClk_Sampler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544513705659 ""} { "Info" "ISGN_ENTITY_NAME" "1 PClk_Sampler " "Found entity 1: PClk_Sampler" {  } { { "../../src/Capture_Logic/PClk_Sampler.vhd" "" { Text "C:/3rdEye/3rdEye/src/Capture_Logic/PClk_Sampler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544513705659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544513705659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/capture_logic/addr_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/capture_logic/addr_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addr_gen-arch " "Found design unit 1: Addr_gen-arch" {  } { { "../../src/Capture_Logic/Addr_gen.vhd" "" { Text "C:/3rdEye/3rdEye/src/Capture_Logic/Addr_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544513705675 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addr_gen " "Found entity 1: Addr_gen" {  } { { "../../src/Capture_Logic/Addr_gen.vhd" "" { Text "C:/3rdEye/3rdEye/src/Capture_Logic/Addr_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544513705675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544513705675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Capture_Logic " "Elaborating entity \"Capture_Logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544513705724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PClk_Sampler PClk_Sampler:PClk_Sampler_inst " "Elaborating entity \"PClk_Sampler\" for hierarchy \"PClk_Sampler:PClk_Sampler_inst\"" {  } { { "../../src/Capture_Logic/Capture_Logic.vhd" "PClk_Sampler_inst" { Text "C:/3rdEye/3rdEye/src/Capture_Logic/Capture_Logic.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544513705728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_gen Addr_gen:Addr_gen_inst " "Elaborating entity \"Addr_gen\" for hierarchy \"Addr_gen:Addr_gen_inst\"" {  } { { "../../src/Capture_Logic/Capture_Logic.vhd" "Addr_gen_inst" { Text "C:/3rdEye/3rdEye/src/Capture_Logic/Capture_Logic.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544513705728 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/Capture_Logic/PClk_Sampler.vhd" "" { Text "C:/3rdEye/3rdEye/src/Capture_Logic/PClk_Sampler.vhd" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1544513706371 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1544513706371 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544513706575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544513707381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544513707381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544513707544 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544513707544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544513707544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544513707544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544513707619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 01:35:07 2018 " "Processing ended: Tue Dec 11 01:35:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544513707619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544513707619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544513707619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544513707619 ""}
