
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
        <meta name="description" content="DFiant Hardware Description Language (HDL) Documentation">
      
      
      
        <meta name="author" content="Oron Port">
      
      
        <link rel="canonical" href="https://dfianthdl.github.io/intro/first-look/">
      
      <link rel="icon" href="../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.1.2, mkdocs-material-7.1.1">
    
    
      
        <title>DFiant: First Look - DFDocs</title>
      
    
    
      <link rel="stylesheet" href="../../assets/stylesheets/main.9299cb39.min.css">
      
        
        <link rel="stylesheet" href="../../assets/stylesheets/palette.ef6f36e2.min.css">
        
          
          
          <meta name="theme-color" content="#4051b5">
        
      
    
    
    
      
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,400,400i,700%7CRoboto+Mono&display=fallback">
        <style>:root{--md-text-font-family:"Roboto";--md-code-font-family:"Roboto Mono"}</style>
      
    
    
    
      <link rel="stylesheet" href="../../css/scastie.css">
    
      <link rel="stylesheet" href="../../css/vs.css">
    
      <link rel="stylesheet" href="../../css/extra.css">
    
      <link rel="stylesheet" href="../../css/dfiant-admonition.css">
    
      <link rel="stylesheet" href="../../css/rtl-admonition.css">
    
    
      
    
    
  </head>
  
  
    
    
    
    
    
    <body dir="ltr" data-md-color-scheme="" data-md-color-primary="indigo" data-md-color-accent="indigo">
  
    
    <script>function __prefix(e){return new URL("../..",location).pathname+"."+e}function __get(e,t=localStorage){return JSON.parse(t.getItem(__prefix(e)))}</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#dfiant-first-look" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
      <header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../.." title="DFDocs" class="md-header__button md-logo" aria-label="DFDocs" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M10 20v-6h4v6h5v-8h3L12 3 2 12h3v8h5z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            DFDocs
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              DFiant: First Look
            
          </span>
        </div>
      </div>
    </div>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5z"/></svg>
      </label>
      
<div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" data-md-state="active" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12z"/></svg>
      </label>
      <button type="reset" class="md-search__icon md-icon" aria-label="Clear" tabindex="-1">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41z"/></svg>
      </button>
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        
<a href="https://github.com/DFiantHDL/DFiant/" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    DFiantHDL/DFiant
  </div>
</a>
      </div>
    
  </nav>
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-tabs__inner md-grid">
    <ul class="md-tabs__list">
      
        
  
  
    
  


  
  
  
    <li class="md-tabs__item">
      <a href="../.." class="md-tabs__link md-tabs__link--active">
        Introduction
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../getting-started/initial-setup/" class="md-tabs__link">
        Getting Started
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../user-guide/type-system/" class="md-tabs__link">
        User Guide
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../about/release-notes/" class="md-tabs__link">
        About
      </a>
    </li>
  

      
    </ul>
  </div>
</nav>
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../.." title="DFDocs" class="md-nav__button md-logo" aria-label="DFDocs" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M10 20v-6h4v6h5v-8h3L12 3 2 12h3v8h5z"/></svg>

    </a>
    DFDocs
  </label>
  
    <div class="md-nav__source">
      
<a href="https://github.com/DFiantHDL/DFiant/" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    DFiantHDL/DFiant
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
        <input class="md-nav__toggle md-toggle" data-md-toggle="__nav_1" type="checkbox" id="__nav_1" checked>
      
      <label class="md-nav__link" for="__nav_1">
        Introduction
        <span class="md-nav__icon md-icon"></span>
      </label>
      <nav class="md-nav" aria-label="Introduction" data-md-level="1">
        <label class="md-nav__title" for="__nav_1">
          <span class="md-nav__icon md-icon"></span>
          Introduction
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
  
  
  
    <li class="md-nav__item">
      <a href="../.." class="md-nav__link">
        DFDocs
      </a>
    </li>
  

          
            
  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" data-md-toggle="toc" type="checkbox" id="__toc">
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          DFiant: First Look
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        DFiant: First Look
      </a>
      
        
<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#main-feature-overview" class="md-nav__link">
    Main Feature Overview
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#basic-example-an-identity-function" class="md-nav__link">
    Basic Example: An Identity Function
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hierarchy-and-connection-example" class="md-nav__link">
    Hierarchy and Connection Example
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#concurrency-abstraction" class="md-nav__link">
    Concurrency Abstraction
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-abstraction" class="md-nav__link">
    State Abstraction
  </a>
  
    <nav class="md-nav" aria-label="State Abstraction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#derived-state-sma" class="md-nav__link">
    Derived State SMA
  </a>
  
    <nav class="md-nav" aria-label="Derived State SMA">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#trivial-three-adder-sma-implementation" class="md-nav__link">
    Trivial three-adder SMA implementation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#two-adder-sma-implementation" class="md-nav__link">
    Two-adder SMA implementation
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#commit-state-sma" class="md-nav__link">
    Commit State SMA
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#finite-step-state-machine-fsm-example" class="md-nav__link">
    Finite Step (State) Machine (FSM) Example
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#looks-cool-i-wish-to-know-more" class="md-nav__link">
    Looks cool! I wish to know more
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../motivation/" class="md-nav__link">
        Motivation (Why Another HDL)
      </a>
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../dataflow-abstraction/" class="md-nav__link">
        A Dataflow Hardware Description Abstraction
      </a>
    </li>
  

          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
        <input class="md-nav__toggle md-toggle" data-md-toggle="__nav_2" type="checkbox" id="__nav_2" >
      
      <label class="md-nav__link" for="__nav_2">
        Getting Started
        <span class="md-nav__icon md-icon"></span>
      </label>
      <nav class="md-nav" aria-label="Getting Started" data-md-level="1">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          Getting Started
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../getting-started/initial-setup/" class="md-nav__link">
        Initial Setup
      </a>
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../getting-started/hello-world.md" class="md-nav__link">
        Hello Hardware World
      </a>
    </li>
  

          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
        <input class="md-nav__toggle md-toggle" data-md-toggle="__nav_3" type="checkbox" id="__nav_3" >
      
      <label class="md-nav__link" for="__nav_3">
        User Guide
        <span class="md-nav__icon md-icon"></span>
      </label>
      <nav class="md-nav" aria-label="User Guide" data-md-level="1">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          User Guide
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../user-guide/type-system/" class="md-nav__link">
        Type System
      </a>
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../user-guide/state/" class="md-nav__link">
        State (Memory)
      </a>
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../user-guide/connectivity/" class="md-nav__link">
        Connectivity
      </a>
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../user-guide/meta/" class="md-nav__link">
        Meta Hardware Description
      </a>
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../user-guide/compilation/" class="md-nav__link">
        Compilation
      </a>
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../user-guide/simulation/" class="md-nav__link">
        Simulation
      </a>
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../user-guide/synthesis/" class="md-nav__link">
        Synthesis
      </a>
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../user-guide/errors/" class="md-nav__link">
        Errors
      </a>
    </li>
  

          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
        <input class="md-nav__toggle md-toggle" data-md-toggle="__nav_4" type="checkbox" id="__nav_4" >
      
      <label class="md-nav__link" for="__nav_4">
        About
        <span class="md-nav__icon md-icon"></span>
      </label>
      <nav class="md-nav" aria-label="About" data-md-level="1">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          About
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../about/release-notes/" class="md-nav__link">
        Release Notes
      </a>
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../about/contributing/" class="md-nav__link">
        Contributing
      </a>
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../about/LICENSE/" class="md-nav__link">
        License
      </a>
    </li>
  

          
            
  
  
  
    <li class="md-nav__item">
      <a href="../../about/acknowledgements/" class="md-nav__link">
        Acknowledgements
      </a>
    </li>
  

          
        </ul>
      </nav>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    
<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#main-feature-overview" class="md-nav__link">
    Main Feature Overview
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#basic-example-an-identity-function" class="md-nav__link">
    Basic Example: An Identity Function
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hierarchy-and-connection-example" class="md-nav__link">
    Hierarchy and Connection Example
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#concurrency-abstraction" class="md-nav__link">
    Concurrency Abstraction
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-abstraction" class="md-nav__link">
    State Abstraction
  </a>
  
    <nav class="md-nav" aria-label="State Abstraction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#derived-state-sma" class="md-nav__link">
    Derived State SMA
  </a>
  
    <nav class="md-nav" aria-label="Derived State SMA">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#trivial-three-adder-sma-implementation" class="md-nav__link">
    Trivial three-adder SMA implementation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#two-adder-sma-implementation" class="md-nav__link">
    Two-adder SMA implementation
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#commit-state-sma" class="md-nav__link">
    Commit State SMA
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#finite-step-state-machine-fsm-example" class="md-nav__link">
    Finite Step (State) Machine (FSM) Example
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#looks-cool-i-wish-to-know-more" class="md-nav__link">
    Looks cool! I wish to know more
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          <div class="md-content" data-md-component="content">
            <article class="md-content__inner md-typeset">
              
                
                  <a href="https://github.com/DFiantHDL/DFiant/edit/master/docs/intro/first-look/index.md" title="Edit this page" class="md-content__button md-icon">
                    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20.71 7.04c.39-.39.39-1.04 0-1.41l-2.34-2.34c-.37-.39-1.02-.39-1.41 0l-1.84 1.83 3.75 3.75M3 17.25V21h3.75L17.81 9.93l-3.75-3.75L3 17.25z"/></svg>
                  </a>
                
                
                <h1 id="dfiant-first-look">DFiant: First Look<a class="headerlink" href="#dfiant-first-look" title="Permanent link">🔗</a></h1>
<p>Your first encounter with the DFiant syntax, semantics and language features</p>
<hr />
<p>In this section we provide simple examples to demonstrate various DFiant syntax, semantics and languages features. If you wish to understand how to run these examples yourself, please refer to the <a href="/getting-started/">Getting Started</a> chapter of this documentation. </p>
<h2 id="main-feature-overview">Main Feature Overview<a class="headerlink" href="#main-feature-overview" title="Permanent link">🔗</a></h2>
<ul>
<li><strong>Concise</strong> and simple syntax</li>
<li>Write <strong>portable</strong> code: target and timing agnostic dataflow hardware description</li>
<li>Strong <strong>bit-accurate type-safety</strong></li>
<li>Simplified port connections</li>
<li>Automatic latency path balancing</li>
<li><strong>Automatic</strong>/manual <strong>pipelining</strong></li>
<li>Meta hardware description via rich Scala language constructs</li>
</ul>
<h2 id="basic-example-an-identity-function">Basic Example: An Identity Function<a class="headerlink" href="#basic-example-an-identity-function" title="Permanent link">🔗</a></h2>
<p>Let's begin with a basic example. The dataflow design <code>ID</code> has a signed 16-bit input port <code>x</code> and a signed 16-bit output port <code>y</code>. We implemented an identity function between the input and output, meaning that for an input series <span class="arithmatex">\(x_k\)</span> the output series shall be <span class="arithmatex">\(y_k=x_k\)</span>. Fig. 1a depicts a functional drawing of the design and Fig. 1b contains five tabs: the <code>ID.scala</code> DFiant dataflow design <code>ID</code> class and its compiled <abbr title="Register-Transfer Level">RTL</abbr> files in VHDL (v2008) and Verilog (v2001).</p>
<p align="center">
  <img src="../first-look/id.png"><br>
  <b>Fig. 1a: Functional drawing of the dataflow design 'ID' with an input port 'x' and an output port 'y'</b><br>
</p>

<div class="tabbed-set" data-tabs="1:5"><input checked="checked" id="__tabbed_1_1" name="__tabbed_1" type="radio" /><label for="__tabbed_1_1">ID.scala</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal">1</span>
<span class="normal">2</span>
<span class="normal">3</span>
<span class="normal">4</span>
<span class="normal">5</span>
<span class="normal">6</span>
<span class="normal">7</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">import</span> <span class="nn">DFiant._</span>

<span class="nd">@df</span> <span class="k">class</span> <span class="nc">ID</span> <span class="k">extends</span> <span class="nc">DFDesign</span> <span class="o">{</span> <span class="c1">//This our `ID` dataflow design</span>
  <span class="k">val</span> <span class="n">x</span> <span class="o">=</span> <span class="nc">DFSInt</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">IN</span>  <span class="c1">//The input port is a signed 16-bit integer</span>
  <span class="k">val</span> <span class="n">y</span> <span class="o">=</span> <span class="nc">DFSInt</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">OUT</span> <span class="c1">//The output port is a signed 16-bit integer</span>
  <span class="n">y</span> <span class="o">:=</span> <span class="n">x</span> <span class="c1">//trivial direct input-to-output assignment</span>
<span class="o">}</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_1_2" name="__tabbed_1" type="radio" /><label for="__tabbed_1_2">ID.vhdl</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">library</span> <span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">work.ID_pkg.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span> <span class="nc">ID</span> <span class="k">is</span>
<span class="k">port</span> <span class="p">(</span>
  <span class="n">x</span>   <span class="o">:</span> <span class="k">in</span>  <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="n">y</span>   <span class="o">:</span> <span class="k">out</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">);</span>
<span class="k">end</span> <span class="nc">ID</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">ID_arch</span> <span class="k">of</span> <span class="nc">ID</span> <span class="k">is</span>
<span class="k">begin</span>
  <span class="n">async_proc</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="k">all</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="n">y</span> <span class="o">&lt;=</span> <span class="n">x</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="nc">ID_arch</span><span class="p">;</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_1_3" name="__tabbed_1" type="radio" /><label for="__tabbed_1_3">ID_pkg.vhdl</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span>
<span class="normal">29</span>
<span class="normal">30</span>
<span class="normal">31</span>
<span class="normal">32</span>
<span class="normal">33</span>
<span class="normal">34</span>
<span class="normal">35</span>
<span class="normal">36</span>
<span class="normal">37</span>
<span class="normal">38</span>
<span class="normal">39</span>
<span class="normal">40</span>
<span class="normal">41</span>
<span class="normal">42</span>
<span class="normal">43</span>
<span class="normal">44</span>
<span class="normal">45</span>
<span class="normal">46</span>
<span class="normal">47</span>
<span class="normal">48</span>
<span class="normal">49</span>
<span class="normal">50</span>
<span class="normal">51</span>
<span class="normal">52</span>
<span class="normal">53</span>
<span class="normal">54</span>
<span class="normal">55</span>
<span class="normal">56</span>
<span class="normal">57</span>
<span class="normal">58</span>
<span class="normal">59</span>
<span class="normal">60</span>
<span class="normal">61</span>
<span class="normal">62</span>
<span class="normal">63</span>
<span class="normal">64</span>
<span class="normal">65</span>
<span class="normal">66</span>
<span class="normal">67</span>
<span class="normal">68</span>
<span class="normal">69</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">library</span> <span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>

<span class="k">package</span> <span class="n">ID_pkg</span> <span class="k">is</span>
  <span class="k">function</span> <span class="n">bit_reverse</span><span class="p">(</span><span class="n">s</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">resize</span><span class="p">(</span><span class="n">arg</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span> <span class="n">size</span> <span class="o">:</span> <span class="kt">integer</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">to_sl</span><span class="p">(</span><span class="n">b</span> <span class="o">:</span> <span class="kt">boolean</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">to_sl</span><span class="p">(</span><span class="n">arg</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">to_slv</span><span class="p">(</span><span class="n">arg</span> <span class="o">:</span> <span class="kt">std_logic</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">to_slv</span><span class="p">(</span><span class="n">arg</span> <span class="o">:</span> <span class="kt">unsigned</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">to_slv</span><span class="p">(</span><span class="n">arg</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">to_slv</span><span class="p">(</span><span class="n">arg</span> <span class="o">:</span> <span class="kt">boolean</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
<span class="k">end</span> <span class="k">package</span> <span class="nc">ID_pkg</span><span class="p">;</span>

<span class="k">package</span> <span class="k">body</span> <span class="n">ID_pkg</span> <span class="k">is</span>
  <span class="k">function</span> <span class="n">bit_reverse</span><span class="p">(</span><span class="n">s</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span> <span class="k">is</span>
     <span class="k">variable</span> <span class="n">v_s</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">s</span><span class="na">&#39;high</span> <span class="k">downto</span> <span class="n">s</span><span class="na">&#39;low</span><span class="p">);</span>
  <span class="k">begin</span>
    <span class="k">for</span> <span class="n">i</span> <span class="k">in</span> <span class="n">s</span><span class="na">&#39;high</span> <span class="k">downto</span> <span class="n">s</span><span class="na">&#39;low</span> <span class="k">loop</span>
      <span class="n">v_s</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="o">:=</span> <span class="n">s</span><span class="p">(</span><span class="n">s</span><span class="na">&#39;high</span> <span class="o">-</span> <span class="n">i</span><span class="p">);</span>
    <span class="k">end</span> <span class="k">loop</span><span class="p">;</span>
    <span class="k">return</span> <span class="n">v_s</span><span class="p">;</span>
  <span class="k">end</span> <span class="nc">bit_reverse</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">resize</span><span class="p">(</span><span class="n">arg</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span> <span class="n">size</span> <span class="o">:</span> <span class="kt">integer</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span> <span class="k">is</span>
  <span class="k">begin</span>
    <span class="k">return</span> <span class="n">to_slv</span><span class="p">(</span><span class="n">resize</span><span class="p">(</span><span class="kt">unsigned</span><span class="p">(</span><span class="n">arg</span><span class="p">),</span> <span class="n">size</span><span class="p">));</span>
  <span class="k">end</span> <span class="nc">resize</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">to_sl</span><span class="p">(</span><span class="n">b</span> <span class="o">:</span> <span class="kt">boolean</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic</span> <span class="k">is</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">b</span><span class="p">)</span> <span class="k">then</span>
      <span class="k">return</span> <span class="sc">&#39;1&#39;</span><span class="p">;</span>
    <span class="k">else</span>
      <span class="k">return</span> <span class="sc">&#39;0&#39;</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">end</span> <span class="nc">to_sl</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">to_sl</span><span class="p">(</span><span class="n">arg</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic</span> <span class="k">is</span>
  <span class="k">begin</span>
    <span class="k">return</span> <span class="n">arg</span><span class="p">(</span><span class="n">arg</span><span class="na">&#39;low</span><span class="p">);</span>
  <span class="k">end</span> <span class="nc">to_sl</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">to_slv</span><span class="p">(</span><span class="n">arg</span> <span class="o">:</span> <span class="kt">std_logic</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span> <span class="k">is</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span><span class="p">)</span> <span class="k">then</span>
      <span class="k">return</span> <span class="s">&quot;1&quot;</span><span class="p">;</span>
    <span class="k">else</span>
      <span class="k">return</span> <span class="s">&quot;0&quot;</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">end</span> <span class="nc">to_slv</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">to_slv</span><span class="p">(</span><span class="n">arg</span> <span class="o">:</span> <span class="kt">unsigned</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span> <span class="k">is</span>
    <span class="k">variable</span> <span class="n">slv</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">arg</span><span class="na">&#39;length</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">begin</span>
    <span class="n">slv</span> <span class="o">:=</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">arg</span><span class="p">);</span>
    <span class="k">return</span> <span class="n">slv</span><span class="p">;</span>
  <span class="k">end</span> <span class="nc">to_slv</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">to_slv</span><span class="p">(</span><span class="n">arg</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span> <span class="k">is</span>
    <span class="k">variable</span> <span class="n">slv</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">arg</span><span class="na">&#39;length</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">begin</span>
    <span class="n">slv</span> <span class="o">:=</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">arg</span><span class="p">);</span>
    <span class="k">return</span> <span class="n">slv</span><span class="p">;</span>
  <span class="k">end</span> <span class="nc">to_slv</span><span class="p">;</span>
  <span class="k">function</span> <span class="n">to_slv</span><span class="p">(</span><span class="n">arg</span> <span class="o">:</span> <span class="kt">boolean</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span> <span class="k">is</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">arg</span><span class="p">)</span> <span class="k">then</span>
      <span class="k">return</span> <span class="s">&quot;1&quot;</span><span class="p">;</span>
    <span class="k">else</span>
      <span class="k">return</span> <span class="s">&quot;0&quot;</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">end</span> <span class="nc">to_slv</span><span class="p">;</span>
<span class="k">end</span> <span class="k">package</span> <span class="k">body</span> <span class="nc">ID_pkg</span><span class="p">;</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_1_4" name="__tabbed_1" type="radio" /><label for="__tabbed_1_4">ID.v</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="no">`default_nettype</span>               <span class="n">none</span>
<span class="no">`timescale</span> <span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ps</span>
<span class="no">`include</span> <span class="s">&quot;ID_defs.v&quot;</span>


<span class="k">module</span> <span class="n">ID</span><span class="p">(</span>
  <span class="k">input</span>  <span class="kt">wire</span> <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x</span><span class="p">,</span>
  <span class="k">output</span> <span class="kt">reg</span>  <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y</span>
<span class="p">);</span>
  <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="n">y</span>                       <span class="o">=</span> <span class="n">x</span><span class="p">;</span>
  <span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_1_5" name="__tabbed_1" type="radio" /><label for="__tabbed_1_5">ID_defs.v</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal">1</span>
<span class="normal">2</span>
<span class="normal">3</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="no">`ifndef</span> <span class="n">ID_DEFS_H</span>
<span class="cp">`define ID_DEFS_H</span>
<span class="no">`endif</span>
</code></pre></div>
</td></tr></table>
</div>
</div>
<p align="center">
  <b>Fig. 1b: A DFiant implementation of the identity function as a toplevel design and the generated VHDL/Verilog files</b><br>
</p>

<p>The Scala code in Fig. 1b describes our ID design as a Scala class. To compile this further to <abbr title="Register-Transfer Level">RTL</abbr> or simulate it we need to create a program that instantiates the class and invokes additional commands. See the <a href="/getting-started/">getting started</a> guide for further details. </p>
<div class="admonition summary">
<p class="admonition-title">Defining a new dataflow design</p>
<ol>
<li><code class="highlight"><span class="k">import</span> <span class="nn">DFiant._</span></code> once per source file.</li>
<li><code class="highlight"><span class="nd">@df</span> <span class="k">class</span> <span class="nc">_design_name_</span> <span class="k">extends</span> <span class="nc">DFDesign</span> <span class="o">{}</span></code> to define your dataflow design. Populate your design with the required dataflow functionality.</li>
</ol>
</div>
<details class="dfiant"><summary>ID.scala line-by-line breakdown</summary><ul>
<li>
<p><strong>Line 1</strong>: The <code class="highlight"><span class="k">import</span> <span class="nn">DFiant._</span></code> statement summons all the DFiant classes, types and objects into the current scope. This is a must for every dataflow design source file.</p>
</li>
<li>
<p><strong>Lines 3-7</strong>: The <code>ID</code> Scala <code class="highlight"><span class="k">class</span></code> is extended from the <code>DFDesign</code> (abstract) class and therefore declares it as a dataflow design. In addition, we also need to annotate the class with the <code>@df</code> dataflow context annotation. This annotation provides an <code class="highlight"><span class="k">implicit</span></code> context that is required for the DFiant compilation. In case this annotation is missing, you will get a <a href="/user-guide/errors/#missing-context">missing context</a> error. Note: currently in Scala 2.xx we populate a class within braces <code>{}</code>. For those of you who dislike braces, a braceless syntax is expected to be available in Scala 3, where DFiant will migrate to in the future. </p>
<ul>
<li>
<p><strong>Lines 4-5</strong>: Here we construct the input port <code>x</code> and output port <code>y</code>. Both were set as a 16-bit signed integer dataflow variable via the <code>DFSInt(width)</code> constructor, where <code>width</code> is any positive integer. DFiant also support various types such as <code>DFBits</code>, <code>DFUInt</code>, and <code>DFBool</code>. All these dataflow variable construction options and more are discussed <a href="/user-guide/type-system">later</a> in this documentation. <br />The syntax <code class="highlight"><span class="k">val</span> <span class="nc">_name_</span> <span class="o">=</span> <span class="nc">_dftype_</span> <span class="o">&lt;&gt;</span> <span class="nc">_direction_</span></code> is used to construct a port and give it a named Scala reference. The Scala reference name will affect the name of this port when compiled to the required backend representation. </p>
</li>
<li>
<p><strong>Line 6</strong>: The assignment operator <code>:=</code> sets the dataflow output port to consume all input port tokens as they are.</p>
</li>
</ul>
</li>
</ul>
</details>
<details class="rtl"><summary>ID <abbr title="Register-Transfer Level">RTL</abbr> files observations</summary><ul>
<li>The ID.vhdl/ID.v files are readable and maintain the names set in the DFiant design. The generated files follow various writing conventions such as lowercase keywords and proper code alignment.</li>
<li>The ID_pkg.vhdl is a package file that is shared between all VHDL files generated by DFiant and  contains common conversion functions that may be required. Additionally it may contain other definitions like enumeration types.</li>
</ul>
</details>
<details class="dfiant"><summary>ID demo</summary><pre class="scastie"><code>import DFiant._

@df class ID extends DFDesign { //This our `ID` dataflow design
  val x = DFSInt(16) &lt;&gt; IN  //The input port is a signed 16-bit integer
  val y = DFSInt(16) &lt;&gt; OUT //The output port is a signed 16-bit integer
  y := x //trivial direct input-to-output assignment
}


object IDApp extends App {
  import DFiant.compiler.backend.verilog.v2001
  val id = new ID
  id.compile.printGenFiles(colored = false)
}</code></pre>
</details>
<hr />
<h2 id="hierarchy-and-connection-example">Hierarchy and Connection Example<a class="headerlink" href="#hierarchy-and-connection-example" title="Permanent link">🔗</a></h2>
<p>One of the most qualifying characteristics of hardware design is the composition of modules/entities via hierarchies and <abbr title="Input/Output">IO</abbr> port connections. DFiant is no exception and easily enables dataflow design compositions. Fig. 2a demonstrates such a composition that creates yet another identity function, but this time as a chained composition of two identity function designs. The top-level design <code>IDTop</code> introduces two instances of <code>ID</code> we saw in the previous example and connects them accordingly.</p>
<p align="center">
  <img src="../first-look/idtop.png"><br>
  <b>Fig. 2a: Functional drawing of the dataflow design 'IDTop' with an input port 'x' and an output port 'y'</b><br>
</p>
<div class="tabbed-set" data-tabs="2:3"><input checked="checked" id="__tabbed_2_1" name="__tabbed_2" type="radio" /><label for="__tabbed_2_1">IDTop.scala</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">import</span> <span class="nn">DFiant._</span>

<span class="nd">@df</span> <span class="k">class</span> <span class="nc">IDTop</span> <span class="k">extends</span> <span class="nc">DFDesign</span> <span class="o">{</span> <span class="c1">//This our `IDTop` dataflow design</span>
  <span class="k">val</span> <span class="n">x</span> <span class="o">=</span> <span class="nc">DFSInt</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">IN</span>  <span class="c1">//The input port is a signed 16-bit integer</span>
  <span class="k">val</span> <span class="n">y</span> <span class="o">=</span> <span class="nc">DFSInt</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">OUT</span> <span class="c1">//The output port is a signed 16-bit integer</span>
  <span class="k">val</span> <span class="n">id1</span> <span class="o">=</span> <span class="k">new</span> <span class="nc">ID</span> <span class="c1">//First instance of the `ID` design</span>
  <span class="k">val</span> <span class="n">id2</span> <span class="o">=</span> <span class="k">new</span> <span class="nc">ID</span> <span class="c1">//Second instance of the `ID` design</span>
  <span class="n">id1</span><span class="o">.</span><span class="n">x</span> <span class="o">&lt;&gt;</span> <span class="n">x</span>       <span class="c1">//Connecting parent input port to child input port</span>
  <span class="n">id1</span><span class="o">.</span><span class="n">y</span> <span class="o">&lt;&gt;</span> <span class="n">id2</span><span class="o">.</span><span class="n">x</span>   <span class="c1">//Connecting sibling instance ports</span>
  <span class="n">id2</span><span class="o">.</span><span class="n">y</span> <span class="o">&lt;&gt;</span> <span class="n">y</span>       <span class="c1">//Connecting parent output port to child output port</span>
<span class="o">}</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_2_2" name="__tabbed_2" type="radio" /><label for="__tabbed_2_2">IDTop.vhdl</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span>
<span class="normal">29</span>
<span class="normal">30</span>
<span class="normal">31</span>
<span class="normal">32</span>
<span class="normal">33</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">library</span> <span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">work.IDTop_pkg.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span> <span class="nc">IDTop</span> <span class="k">is</span>
<span class="k">port</span> <span class="p">(</span>
  <span class="n">x</span>            <span class="o">:</span> <span class="k">in</span>  <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="n">y</span>            <span class="o">:</span> <span class="k">out</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">);</span>
<span class="k">end</span> <span class="nc">IDTop</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">IDTop_arch</span> <span class="k">of</span> <span class="nc">IDTop</span> <span class="k">is</span>  
  <span class="k">signal</span> <span class="n">id1_x</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">signal</span> <span class="n">id1_y</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">signal</span> <span class="n">id2_x</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">signal</span> <span class="n">id2_y</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
  <span class="n">id1</span> <span class="o">:</span> <span class="k">entity</span> <span class="nc">work</span><span class="p">.</span><span class="n">ID</span><span class="p">(</span><span class="n">ID_arch</span><span class="p">)</span> <span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
    <span class="n">x</span>          <span class="o">=&gt;</span> <span class="n">id1_x</span><span class="p">,</span>
    <span class="n">y</span>          <span class="o">=&gt;</span> <span class="n">id1_y</span>
  <span class="p">);</span>
  <span class="n">id2</span> <span class="o">:</span> <span class="k">entity</span> <span class="nc">work</span><span class="p">.</span><span class="n">ID</span><span class="p">(</span><span class="n">ID_arch</span><span class="p">)</span> <span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
    <span class="n">x</span>          <span class="o">=&gt;</span> <span class="n">id2_x</span><span class="p">,</span>
    <span class="n">y</span>          <span class="o">=&gt;</span> <span class="n">id2_y</span>
  <span class="p">);</span>
  <span class="n">async_proc</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="k">all</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="n">id1_x</span>      <span class="o">&lt;=</span> <span class="n">x</span><span class="p">;</span>
    <span class="n">id2_x</span>      <span class="o">&lt;=</span> <span class="n">id1_y</span><span class="p">;</span>
    <span class="n">y</span>          <span class="o">&lt;=</span> <span class="n">id2_y</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="nc">IDTop_arch</span><span class="p">;</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_2_3" name="__tabbed_2" type="radio" /><label for="__tabbed_2_3">IDTop.v</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="no">`default_nettype</span>               <span class="n">none</span>
<span class="no">`timescale</span> <span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ps</span>
<span class="no">`include</span> <span class="s">&quot;IDTop_defs.v&quot;</span>


<span class="k">module</span> <span class="n">IDTop</span><span class="p">(</span>
  <span class="k">input</span>  <span class="kt">wire</span> <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x</span><span class="p">,</span>
  <span class="k">output</span> <span class="kt">reg</span>  <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y</span>
<span class="p">);</span>
  <span class="kt">wire</span>        <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">id1_y</span><span class="p">;</span>
  <span class="kt">wire</span>        <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">id2_y</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">id1_x</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">id2_x</span><span class="p">;</span>
  <span class="n">ID</span> <span class="n">id1</span><span class="p">(</span>
    <span class="p">.</span><span class="n">x</span>                      <span class="p">(</span><span class="n">id1_x</span><span class="p">),</span>
    <span class="p">.</span><span class="n">y</span>                      <span class="p">(</span><span class="n">id1_y</span><span class="p">)</span>
  <span class="p">);</span>
  <span class="n">ID</span> <span class="n">id2</span><span class="p">(</span>
    <span class="p">.</span><span class="n">x</span>                      <span class="p">(</span><span class="n">id2_x</span><span class="p">),</span>
    <span class="p">.</span><span class="n">y</span>                      <span class="p">(</span><span class="n">id2_y</span><span class="p">)</span>
  <span class="p">);</span>
  <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="n">id1_x</span>                   <span class="o">=</span> <span class="n">x</span><span class="p">;</span>
    <span class="n">id2_x</span>                   <span class="o">=</span> <span class="n">id1_y</span><span class="p">;</span>
    <span class="n">y</span>                       <span class="o">=</span> <span class="n">id2_y</span><span class="p">;</span>
  <span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
</td></tr></table>
</div>
</div>
<p align="center">
  <b>Fig. 2b: A DFiant implementation of IDTop as a toplevel design and the generated VHDL/Verilog files</b><br>
</p>
<details class="dfiant"><summary>IDTop.scala observations</summary><ul>
<li><strong>Lines 6-7</strong>: Instantiating and naming the two internal <code>ID</code> designs (by constructing a Scala class).</li>
<li><strong>Lines 8-10</strong>: Connecting the design ports as can be seen in the functional diagram. The <code>&lt;&gt;</code> connection operator is different than the <code>:=</code> assignment operator we saw earlier in several ways:<ol>
<li><strong>Directionality and Commutativity</strong>: The connection operation is commutative and the dataflow direction, from producer to consumer, is set according to the context in which it is used. Assignments always set the dataflow direction from right to left of the operator.</li>
<li><strong>Number of Applications</strong>: A connection to any bit can be made only once, while assignments are unlimited. Also, a bit cannot receive both a connection and an assignment.</li>
<li><strong>Initialization</strong>: A connection propagates initialization from the producer to the consumer if the consumer is not explicitly initialized (via <code>init</code>). Assignments have no effect over initialization.</li>
</ol>
</li>
<li>Notice that connections can be made between sibling design ports as well as between parent ports to child ports.</li>
<li>For more information access the <a href="/user-guide/connectivity">connectivity section</a>.</li>
</ul>
</details>
<details class="rtl"><summary>IDTop <abbr title="Register-Transfer Level">RTL</abbr> files observations</summary><ul>
<li>Unlike DFiant, RTLs do not support direct sibling module/component port connections and therefore require intermediate wires/signals to connect through. For consistency and brevity the DFiant backend compiler always creates signals for all ports of all modules and connects them accordingly.</li>
</ul>
</details>
<details class="dfiant"><summary>IDTop demo</summary><pre class="scastie"><code>import DFiant._

@df class IDTop extends DFDesign { //This our `IDTop` dataflow design
  val x = DFSInt(16) &lt;&gt; IN  //The input port is a signed 16-bit integer
  val y = DFSInt(16) &lt;&gt; OUT //The output port is a signed 16-bit integer
  val id1 = new ID //First instance of the `ID` design
  val id2 = new ID //Second instance of the `ID` design
  id1.x &lt;&gt; x       //Connecting parent input port to child input port
  id1.y &lt;&gt; id2.x   //Connecting sibling instance ports
  id2.y &lt;&gt; y       //Connecting parent output port to child output port
}

@df class ID extends DFDesign {
  val x = DFSInt(16) &lt;&gt; IN  
  val y = DFSInt(16) &lt;&gt; OUT 
  y := x 
}

object IDTopApp extends App {
  import DFiant.compiler.backend.verilog.v2001
  val idTop = new IDTop
  idTop.compile.printGenFiles(colored = false)
}</code></pre>
</details>
<hr />
<h2 id="concurrency-abstraction">Concurrency Abstraction<a class="headerlink" href="#concurrency-abstraction" title="Permanent link">🔗</a></h2>
<p>Concurrency and data scheduling abstractions rely heavily on language semantics. DFiant code is expressed in a sequential manner yet employs an asynchronous dataflow programming model to enable implicit and intuitive concurrent hardware description. This is achieved by setting the data scheduling order, or <em>token-flow</em>, according to the <em>data dependency</em>: all independent dataflow expressions are scheduled concurrently, while dependent operations are synthesized into a guarded FIFO-styled pipeline. </p>
<div class="arithmatex">\[\begin{aligned}
    &amp;f:(i_{k},j_{k})_{k\in \mathbb{N}}\rightarrow (a_k,b_k,c_k,d_k,e_k)_{k\in \mathbb{N}}\\ 
  &amp;\triangleq\left\{
  \begin{split}
  a_k &amp; = i_k + 5 \\
  b_k &amp; = a_k * 3 \\
  c_k &amp; = a_k + b_k \\
  d_k &amp; = i_k - 1 \\
  e_k &amp; = j_k / 4 \\
  \end{split}\right.~~~~~k\geq 0 \\
  \\
  \end{aligned}\]</div>
<p align="center">
  <img src="../first-look/Conc.svg"><br>
  <b>Fig. 4a: Functional drawing of the dataflow design 'Conc' with an input port 'x' and an output port 'y'</b><br>
</p>
<div class="tabbed-set" data-tabs="3:3"><input checked="checked" id="__tabbed_3_1" name="__tabbed_3" type="radio" /><label for="__tabbed_3_1">Conc.scala</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">import</span> <span class="nn">DFiant._</span>

<span class="nd">@df</span> <span class="k">class</span> <span class="nc">Conc</span> <span class="k">extends</span> <span class="nc">DFDesign</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">i</span><span class="o">,</span> <span class="n">j</span>      <span class="o">=</span> <span class="nc">DFUInt</span><span class="o">(</span><span class="mi">32</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">IN</span>
  <span class="k">val</span> <span class="n">a</span><span class="o">,</span><span class="n">b</span><span class="o">,</span><span class="n">c</span><span class="o">,</span><span class="n">d</span><span class="o">,</span><span class="n">e</span> <span class="o">=</span> <span class="nc">DFUInt</span><span class="o">(</span><span class="mi">32</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">OUT</span>
  <span class="n">a</span> <span class="o">:=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">5</span>
  <span class="n">b</span> <span class="o">:=</span> <span class="n">a</span> <span class="o">*</span> <span class="mi">3</span>
  <span class="n">c</span> <span class="o">:=</span> <span class="n">a</span> <span class="o">+</span> <span class="n">b</span>
  <span class="n">d</span> <span class="o">:=</span> <span class="n">i</span> <span class="o">-</span> <span class="mi">1</span>
  <span class="n">e</span> <span class="o">:=</span> <span class="n">j</span> <span class="o">/</span> <span class="mi">4</span>
<span class="o">}</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_3_2" name="__tabbed_3" type="radio" /><label for="__tabbed_3_2">Conc.vhdl</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">library</span> <span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">work.Conc_pkg.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span> <span class="nc">Conc</span> <span class="k">is</span>
<span class="k">port</span> <span class="p">(</span>
  <span class="n">i</span>   <span class="o">:</span> <span class="k">in</span>  <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="n">j</span>   <span class="o">:</span> <span class="k">in</span>  <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="n">a</span>   <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="n">b</span>   <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="n">c</span>   <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="n">d</span>   <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="n">e</span>   <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">);</span>
<span class="k">end</span> <span class="nc">Conc</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">Conc_arch</span> <span class="k">of</span> <span class="nc">Conc</span> <span class="k">is</span>
<span class="k">begin</span>
  <span class="n">async_proc</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="k">all</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="n">a</span> <span class="o">&lt;=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">5</span><span class="p">;</span>
    <span class="n">b</span> <span class="o">&lt;=</span> <span class="n">resize</span><span class="p">(</span><span class="n">a</span> <span class="o">*</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span>
    <span class="n">c</span> <span class="o">&lt;=</span> <span class="n">a</span> <span class="o">+</span> <span class="n">b</span><span class="p">;</span>
    <span class="n">d</span> <span class="o">&lt;=</span> <span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
    <span class="n">e</span> <span class="o">&lt;=</span> <span class="n">j</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="nc">Conc_arch</span><span class="p">;</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_3_3" name="__tabbed_3" type="radio" /><label for="__tabbed_3_3">Conc.v</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="no">`default_nettype</span>        <span class="n">none</span>
<span class="no">`timescale</span> <span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ps</span>
<span class="no">`include</span> <span class="s">&quot;Conc_defs.v&quot;</span>


<span class="k">module</span> <span class="n">Conc</span><span class="p">(</span>
  <span class="k">input</span>  <span class="kt">wire</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">i</span><span class="p">,</span>
  <span class="k">input</span>  <span class="kt">wire</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">j</span><span class="p">,</span>
  <span class="k">output</span> <span class="kt">reg</span>  <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span>
  <span class="k">output</span> <span class="kt">reg</span>  <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">b</span><span class="p">,</span>
  <span class="k">output</span> <span class="kt">reg</span>  <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">c</span><span class="p">,</span>
  <span class="k">output</span> <span class="kt">reg</span>  <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">d</span><span class="p">,</span>
  <span class="k">output</span> <span class="kt">reg</span>  <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">e</span>
<span class="p">);</span>
  <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="n">a</span>                <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mh">5</span><span class="p">;</span>
    <span class="n">b</span>                <span class="o">=</span> <span class="n">a</span> <span class="o">*</span> <span class="mh">3</span><span class="p">;</span>
    <span class="n">c</span>                <span class="o">=</span> <span class="n">a</span> <span class="o">+</span> <span class="n">b</span><span class="p">;</span>
    <span class="n">d</span>                <span class="o">=</span> <span class="n">i</span> <span class="o">-</span> <span class="mh">1</span><span class="p">;</span>
    <span class="n">e</span>                <span class="o">=</span> <span class="n">j</span> <span class="o">/</span> <span class="mh">4</span><span class="p">;</span>
  <span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
</td></tr></table>
</div>
</div>
<p align="center">
  <b>Fig. 4b: A DFiant implementation of Conc as a toplevel design and the generated VHDL/Verilog files</b><br>
</p>

<details class="dfiant"><summary>Conc.scala observations</summary><ul>
<li><strong>Lines 6-7</strong>: </li>
<li>For more information access the <a href="/user-guide/state">state section</a>.</li>
</ul>
</details>
<details class="rtl"><summary>Conc <abbr title="Register-Transfer Level">RTL</abbr> files observations</summary><ul>
<li>Bla Bla</li>
</ul>
</details>
<details class="dfiant"><summary>Conc demo</summary><pre class="scastie"><code>import DFiant._

@df class Conc extends DFDesign {
  val i, j      = DFUInt(32) &lt;&gt; IN
  val a,b,c,d,e = DFUInt(32) &lt;&gt; OUT
  a := i + 5
  b := a * 3
  c := a + b
  d := i - 1
  e := j / 4
}

object ConcApp extends App {
  import DFiant.compiler.backend.verilog.v2001
  val conc = new Conc
  conc.compile.printGenFiles(colored = false)
}</code></pre>
</details>
<hr />
<h2 id="state-abstraction">State Abstraction<a class="headerlink" href="#state-abstraction" title="Permanent link">🔗</a></h2>
<p>So far, all the examples were <a href="https://en.wikipedia.org/wiki/Pure_function">pure (stateless) functions</a>, whereas frequently in hardware we need to express a <em>state</em>. A state is needed when a design must access (previous) values that are no longer (or never were) available on its input. DFiant assumes every dataflow variable is a token stream and provides constructs to initialize the token history via the <code>init</code> construct, reuse tokens via the <code>.prev</code> construct, and update the state via the assignment <code>:=</code> construct. </p>
<p>Here we provide various implementations of a <a href="https://en.wikipedia.org/wiki/Moving_average">simple moving average</a> (<abbr title="Simple Moving Average">SMA</abbr>); all have a 4-tap average window of a 16-bit integer input and output a 16-bit integer average. With regards to overflow avoidance and precision loss, DFiant is no different than any other <abbr title="Hardware Description Language">HDL</abbr>, and we took those into account when we selected our operators and declared the variable widths. Via the <abbr title="Simple Moving Average">SMA</abbr> examples we can differentiate between two kinds of state: a <em>derived state</em>, and a <em>commit state</em>. </p>
<h3 id="derived-state-sma">Derived State <abbr title="Simple Moving Average">SMA</abbr><a class="headerlink" href="#derived-state-sma" title="Permanent link">🔗</a></h3>
<div class="admonition info">
<p class="admonition-title">Derived State</p>
<p>A derived (feedforward) state is a state whose current output value is <em>independent</em> of its previous value. For example, checking if a dataflow stream value has changed requires reusing the previous token and comparing to the current token. </p>
</div>
<h4 id="trivial-three-adder-sma-implementation">Trivial three-adder <abbr title="Simple Moving Average">SMA</abbr> implementation<a class="headerlink" href="#trivial-three-adder-sma-implementation" title="Permanent link">🔗</a></h4>
<p>The trivial derived state <abbr title="Simple Moving Average">SMA</abbr> implementation comes from the basic <abbr title="Simple Moving Average">SMA</abbr> formula:</p>
<div class="arithmatex">\[
y_k=\left(x_k+x_{k-1}+x_{k-2}+x_{k-3}\right)/4~~~~x_{i&lt;0}=0
\]</div>
<p>As can be seen from the formula, we need 3 state elements to match the maximum <code>x</code> history access. Fortunately, state creation is implicit in DFiant. Just by calling <code>x.prev(_step_)</code> to access the history of <code>x</code> we construct  <code>_step_</code> number of states and chain them, as can be seen in Fig. 3 (DFiant automatically merges the same states constructed from several calls). </p>
<p align="center">
  <img src="../first-look/SMA_DS.svg"><br>
  <b>Fig. 3a: Functional drawing of the dataflow design 'SMA_DS' with an input port 'x' and an output port 'y'</b><br>
</p>
<div class="tabbed-set" data-tabs="4:3"><input checked="checked" id="__tabbed_4_1" name="__tabbed_4" type="radio" /><label for="__tabbed_4_1">SMA_DS.scala</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">import</span> <span class="nn">DFiant._</span>

<span class="nd">@df</span> <span class="k">class</span> <span class="nc">SMA_DS</span> <span class="k">extends</span> <span class="nc">DFDesign</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">x</span>   <span class="o">=</span> <span class="nc">DFSInt</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">IN</span> <span class="n">init</span> <span class="mi">0</span>
  <span class="k">val</span> <span class="n">y</span>   <span class="o">=</span> <span class="nc">DFSInt</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">OUT</span>
  <span class="k">val</span> <span class="n">s0</span>  <span class="o">=</span> <span class="n">x</span> <span class="o">+^</span> <span class="n">x</span><span class="o">.</span><span class="n">prev</span>
  <span class="k">val</span> <span class="n">s2</span>  <span class="o">=</span> <span class="n">x</span><span class="o">.</span><span class="n">prev</span><span class="o">(</span><span class="mi">2</span><span class="o">)</span> <span class="o">+^</span> <span class="n">x</span><span class="o">.</span><span class="n">prev</span><span class="o">(</span><span class="mi">3</span><span class="o">)</span>
  <span class="k">val</span> <span class="n">sum</span> <span class="o">=</span> <span class="n">s0</span> <span class="o">+^</span> <span class="n">s2</span>
  <span class="n">y</span>       <span class="o">:=</span> <span class="o">(</span><span class="n">sum</span> <span class="o">/</span> <span class="mi">4</span><span class="o">).</span><span class="n">resize</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span>
<span class="o">}</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_4_2" name="__tabbed_4" type="radio" /><label for="__tabbed_4_2">SMA_DS.vhdl</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span>
<span class="normal">29</span>
<span class="normal">30</span>
<span class="normal">31</span>
<span class="normal">32</span>
<span class="normal">33</span>
<span class="normal">34</span>
<span class="normal">35</span>
<span class="normal">36</span>
<span class="normal">37</span>
<span class="normal">38</span>
<span class="normal">39</span>
<span class="normal">40</span>
<span class="normal">41</span>
<span class="normal">42</span>
<span class="normal">43</span>
<span class="normal">44</span>
<span class="normal">45</span>
<span class="normal">46</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">library</span> <span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">work.SMA_DS_pkg.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span> <span class="nc">SMA_DS</span> <span class="k">is</span>
<span class="k">port</span> <span class="p">(</span>
  <span class="n">clk</span>                <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
  <span class="n">rst</span>                <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
  <span class="n">x</span>                  <span class="o">:</span> <span class="k">in</span>  <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="n">y</span>                  <span class="o">:</span> <span class="k">out</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">);</span>
<span class="k">end</span> <span class="nc">SMA_DS</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">SMA_DS_arch</span> <span class="k">of</span> <span class="nc">SMA_DS</span> <span class="k">is</span>  
  <span class="k">signal</span> <span class="n">x_prev1</span>     <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="k">signal</span> <span class="n">x_prev2</span>     <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="k">signal</span> <span class="n">x_prev3</span>     <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="k">signal</span> <span class="n">x_prev1_sig</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">signal</span> <span class="n">x_prev2_sig</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
  <span class="n">async_proc</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="k">all</span><span class="p">)</span>  
    <span class="k">variable</span> <span class="n">s0</span>      <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">16</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="k">variable</span> <span class="n">s2</span>      <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">16</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="k">variable</span> <span class="n">sum</span>     <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">17</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">begin</span>
    <span class="n">s0</span>               <span class="o">:=</span> <span class="n">resize</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="mi">17</span><span class="p">)</span> <span class="o">+</span> <span class="n">x_prev1</span><span class="p">;</span>
    <span class="n">s2</span>               <span class="o">:=</span> <span class="n">resize</span><span class="p">(</span><span class="n">x_prev2</span><span class="p">,</span> <span class="mi">17</span><span class="p">)</span> <span class="o">+</span> <span class="n">x_prev3</span><span class="p">;</span>
    <span class="n">sum</span>              <span class="o">:=</span> <span class="n">resize</span><span class="p">(</span><span class="n">s0</span><span class="p">,</span> <span class="mi">18</span><span class="p">)</span> <span class="o">+</span> <span class="n">s2</span><span class="p">;</span>
    <span class="n">x_prev1_sig</span>      <span class="o">&lt;=</span> <span class="n">x_prev1</span><span class="p">;</span>
    <span class="n">x_prev2_sig</span>      <span class="o">&lt;=</span> <span class="n">x_prev2</span><span class="p">;</span>
    <span class="n">y</span>                <span class="o">&lt;=</span> <span class="n">resize</span><span class="p">(</span><span class="n">sum</span> <span class="o">/</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
  <span class="n">sync_proc</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="n">rst</span><span class="p">,</span> <span class="n">clk</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="n">rst</span> <span class="o">=</span> <span class="sc">&#39;0&#39;</span> <span class="k">then</span>
      <span class="n">x_prev1</span>        <span class="o">&lt;=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
      <span class="n">x_prev2</span>        <span class="o">&lt;=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
      <span class="n">x_prev3</span>        <span class="o">&lt;=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
    <span class="k">elsif</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="k">then</span>
      <span class="n">x_prev1</span>        <span class="o">&lt;=</span> <span class="n">x</span><span class="p">;</span>
      <span class="n">x_prev2</span>        <span class="o">&lt;=</span> <span class="n">x_prev1_sig</span><span class="p">;</span>
      <span class="n">x_prev3</span>        <span class="o">&lt;=</span> <span class="n">x_prev2_sig</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="nc">SMA_DS_arch</span><span class="p">;</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_4_3" name="__tabbed_4" type="radio" /><label for="__tabbed_4_3">SMA_DS.v</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span>
<span class="normal">29</span>
<span class="normal">30</span>
<span class="normal">31</span>
<span class="normal">32</span>
<span class="normal">33</span>
<span class="normal">34</span>
<span class="normal">35</span>
<span class="normal">36</span>
<span class="normal">37</span>
<span class="normal">38</span>
<span class="normal">39</span>
<span class="normal">40</span>
<span class="normal">41</span>
<span class="normal">42</span>
<span class="normal">43</span>
<span class="normal">44</span>
<span class="normal">45</span>
<span class="normal">46</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="no">`default_nettype</span>               <span class="n">none</span>
<span class="no">`timescale</span> <span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ps</span>
<span class="no">`include</span> <span class="s">&quot;SMA_DS_defs.v&quot;</span>


<span class="k">module</span> <span class="n">SMA_DS</span><span class="p">(</span>
  <span class="k">input</span>  <span class="kt">wire</span>               <span class="n">clk</span><span class="p">,</span>
  <span class="k">input</span>  <span class="kt">wire</span>               <span class="n">rst</span><span class="p">,</span>
  <span class="k">input</span>  <span class="kt">wire</span> <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x</span><span class="p">,</span>
  <span class="k">output</span> <span class="kt">reg</span>  <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y</span>
<span class="p">);</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev1</span> <span class="o">=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev2</span> <span class="o">=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev3</span> <span class="o">=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">s0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">s2</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">sum</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y_part</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev1_sig</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev2_sig</span><span class="p">;</span>
  <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="n">s0</span>                      <span class="o">=</span> <span class="p">({</span><span class="n">x</span><span class="p">[</span><span class="mh">15</span><span class="p">],</span> <span class="n">x</span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]})</span> <span class="o">+</span> <span class="n">x_prev1</span><span class="p">;</span>
    <span class="n">s2</span>                      <span class="o">=</span> <span class="p">({</span><span class="n">x_prev2</span><span class="p">[</span><span class="mh">15</span><span class="p">],</span> <span class="n">x_prev2</span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]})</span> <span class="o">+</span> <span class="n">x_prev3</span><span class="p">;</span>
    <span class="n">sum</span>                     <span class="o">=</span> <span class="p">({</span><span class="n">s0</span><span class="p">[</span><span class="mh">16</span><span class="p">],</span> <span class="n">s0</span><span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]})</span> <span class="o">+</span> <span class="n">s2</span><span class="p">;</span>
    <span class="n">y_part</span>                  <span class="o">=</span> <span class="n">sum</span> <span class="o">/</span> <span class="mh">4</span><span class="p">;</span>
    <span class="n">x_prev1_sig</span>             <span class="o">=</span> <span class="n">x_prev1</span><span class="p">;</span>
    <span class="n">x_prev2_sig</span>             <span class="o">=</span> <span class="n">x_prev2</span><span class="p">;</span>
    <span class="n">y</span>                       <span class="o">=</span> <span class="p">{</span><span class="n">y_part</span><span class="p">[</span><span class="mh">17</span><span class="p">],</span> <span class="n">y_part</span><span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span>
  <span class="k">end</span>
  <span class="k">always</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">rst</span> <span class="k">or</span> <span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">rst</span> <span class="o">==</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span> 
    <span class="k">begin</span>
      <span class="n">x_prev1</span>               <span class="o">&lt;=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
      <span class="n">x_prev2</span>               <span class="o">&lt;=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
      <span class="n">x_prev3</span>               <span class="o">&lt;=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
    <span class="k">end</span>
    <span class="k">else</span> 
    <span class="k">begin</span>
      <span class="n">x_prev1</span>               <span class="o">&lt;=</span> <span class="n">x</span><span class="p">;</span>
      <span class="n">x_prev2</span>               <span class="o">&lt;=</span> <span class="n">x_prev1_sig</span><span class="p">;</span>
      <span class="n">x_prev3</span>               <span class="o">&lt;=</span> <span class="n">x_prev2_sig</span><span class="p">;</span>
    <span class="k">end</span>
  <span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
</td></tr></table>
</div>
</div>
<p align="center">
  <b>Fig. 3b: A DFiant implementation of SMA_DS as a toplevel design and the generated VHDL/Verilog files</b><br>
</p>
<details class="dfiant"><summary>SMA_DS.scala observations</summary><ul>
<li><strong>Line 4</strong>: The <abbr title="Simple Moving Average">SMA</abbr> forumla defines the history of <code>x</code> is at the start of the system (all values are considered to be <code>0</code>). We apply this information by initializing the <code>x</code> history via <code>init 0</code>. </li>
<li><strong>Lines 6-7</strong>: Accessing the history of <code>x</code> is done via <code>.prev(_step_)</code>, where <code>_step_</code> is a constant positive integer that defines the number of steps into history we require to retrieve the proper value.</li>
<li><strong>Lines 6-8</strong>: To avoid overflow we chose the <code>+^</code> carry-addition operator, meaning that <code>s0</code> and <code>s2</code> are 17-bit wide, and <code>sum</code> is 18-bit wide.</li>
<li><strong>Line 9</strong>: The <code>sum/4</code> division result keeps the <abbr title="Left-hand Side">LHS</abbr> 18-bit width. To assign this value to the output <code>y</code> which is 16-bit wide, we must resize it first, via <code>.resize</code>. DFiant has strong bit-accurate type-safety, and it does not allow assigning a wider value to a narrower value without explicit resizing. In the following animated figure we show what happens if we did not resize the value. <br />
<img alt="SMA_DS_error" src="SMA_DS_error.gif" /><br/>
The Scala presentation compiler is able to interact with the editor and a custom message is presented due to the DFiant type-safe checks.</li>
<li>The various dataflow type inference and operator safety rules are discussed at the <a href="/user-guide/type-system">type-system section</a>.</li>
<li>For more information on state and initialization access the <a href="/user-guide/state">this section</a>.</li>
</ul>
</details>
<details class="rtl"><summary>SMA_DS <abbr title="Register-Transfer Level">RTL</abbr> files observations</summary><ul>
<li>This is often where a language like verilog falls short and relies on external linting  </li>
</ul>
</details>
<details class="dfiant"><summary>SMA_DS demo</summary><pre class="scastie"><code>import DFiant._

@df class SMA_DS extends DFDesign {
  val x   = DFSInt(16) &lt;&gt; IN init 0
  val y   = DFSInt(16) &lt;&gt; OUT
  val s0  = x +^ x.prev
  val s2  = x.prev(2) +^ x.prev(3)
  val sum = s0 +^ s2
  y       := (sum / 4).resize(16)
}

object SMA_DSApp extends App {
  import DFiant.compiler.backend.verilog.v2001
  val sma = new SMA_DS
  sma.compile.printGenFiles(colored = false)
}</code></pre>
</details>
<h4 id="two-adder-sma-implementation">Two-adder <abbr title="Simple Moving Average">SMA</abbr> implementation<a class="headerlink" href="#two-adder-sma-implementation" title="Permanent link">🔗</a></h4>
<p>The following algebraic manipulation reveals how we can achieve the same function with just two adders.</p>
<div class="arithmatex">\[\begin{eqnarray} 
s_{0,k} &amp;=&amp; x_k+x_{k-1} \\
s_{2,k} &amp;=&amp; x_{k-2}+x_{k-3} = \left.\left (x_t+x_{t-1}  \right )\right|_{t=k-2} = s_{0,k-2} \\
y_k &amp;=&amp; \left(s_{0,k}+s_{2,k}\right)/4~~~~x_{i&lt;0}=0
\end{eqnarray}\]</div>
<p>Instead of relying only on the history of <code>x</code>, we can utilize the history of <code>s0</code> to produce <code>s2</code>. DFiant has <a href="/user-guide/state#time-invariance"><em>time invariant</em></a> history access through basic operators like addition, so <code>(x +^ x.prev).prev(2)</code> is equivalent to <code>x.prev(2) +^ x.prev(3)</code>. </p>
<p align="center">
  <img src="../first-look/SMA_DS2.svg"><br>
  <b>Fig. 4a: Functional drawing of the dataflow design 'SMA_DS2' with an input port 'x' and an output port 'y'</b><br>
</p>
<div class="tabbed-set" data-tabs="5:3"><input checked="checked" id="__tabbed_5_1" name="__tabbed_5" type="radio" /><label for="__tabbed_5_1">SMA_DS2.scala</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">import</span> <span class="nn">DFiant._</span>

<span class="nd">@df</span> <span class="k">class</span> <span class="nc">SMA_DS2</span> <span class="k">extends</span> <span class="nc">DFDesign</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">x</span>   <span class="o">=</span> <span class="nc">DFSInt</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">IN</span> <span class="n">init</span> <span class="mi">0</span>
  <span class="k">val</span> <span class="n">y</span>   <span class="o">=</span> <span class="nc">DFSInt</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">OUT</span>
  <span class="k">val</span> <span class="n">s0</span>  <span class="o">=</span> <span class="n">x</span> <span class="o">+^</span> <span class="n">x</span><span class="o">.</span><span class="n">prev</span>
  <span class="k">val</span> <span class="n">s2</span>  <span class="o">=</span> <span class="n">s0</span><span class="o">.</span><span class="n">prev</span><span class="o">(</span><span class="mi">2</span><span class="o">)</span>
  <span class="k">val</span> <span class="n">sum</span> <span class="o">=</span> <span class="n">s0</span> <span class="o">+^</span> <span class="n">s2</span>
  <span class="n">y</span>       <span class="o">:=</span> <span class="o">(</span><span class="n">sum</span> <span class="o">/</span> <span class="mi">4</span><span class="o">).</span><span class="n">resize</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span>
<span class="o">}</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_5_2" name="__tabbed_5" type="radio" /><label for="__tabbed_5_2">SMA_DS2.vhdl</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span>
<span class="normal">29</span>
<span class="normal">30</span>
<span class="normal">31</span>
<span class="normal">32</span>
<span class="normal">33</span>
<span class="normal">34</span>
<span class="normal">35</span>
<span class="normal">36</span>
<span class="normal">37</span>
<span class="normal">38</span>
<span class="normal">39</span>
<span class="normal">40</span>
<span class="normal">41</span>
<span class="normal">42</span>
<span class="normal">43</span>
<span class="normal">44</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">library</span> <span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">work.SMA_DS2_pkg.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span> <span class="nc">SMA_DS2</span> <span class="k">is</span>
<span class="k">port</span> <span class="p">(</span>
  <span class="n">clk</span>                 <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
  <span class="n">rst</span>                 <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
  <span class="n">x</span>                   <span class="o">:</span> <span class="k">in</span>  <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="n">y</span>                   <span class="o">:</span> <span class="k">out</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">);</span>
<span class="k">end</span> <span class="nc">SMA_DS2</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">SMA_DS2_arch</span> <span class="k">of</span> <span class="nc">SMA_DS2</span> <span class="k">is</span>  
  <span class="k">signal</span> <span class="n">x_prev1</span>      <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="k">signal</span> <span class="n">s0_prev1</span>     <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">16</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">17</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="k">signal</span> <span class="n">s2</span>           <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">16</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">17</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="k">signal</span> <span class="n">s0_sig</span>       <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">16</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">signal</span> <span class="n">s0_prev1_sig</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">16</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
  <span class="n">async_proc</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="k">all</span><span class="p">)</span>  
    <span class="k">variable</span> <span class="n">s0</span>       <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">16</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="k">variable</span> <span class="n">sum</span>      <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">17</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">begin</span>
    <span class="n">s0</span>                <span class="o">:=</span> <span class="n">resize</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="mi">17</span><span class="p">)</span> <span class="o">+</span> <span class="n">x_prev1</span><span class="p">;</span>
    <span class="n">sum</span>               <span class="o">:=</span> <span class="n">resize</span><span class="p">(</span><span class="n">s0</span><span class="p">,</span> <span class="mi">18</span><span class="p">)</span> <span class="o">+</span> <span class="n">s2</span><span class="p">;</span>
    <span class="n">s0_sig</span>            <span class="o">&lt;=</span> <span class="n">s0</span><span class="p">;</span>
    <span class="n">s0_prev1_sig</span>      <span class="o">&lt;=</span> <span class="n">s0_prev1</span><span class="p">;</span>
    <span class="n">y</span>                 <span class="o">&lt;=</span> <span class="n">resize</span><span class="p">(</span><span class="n">sum</span> <span class="o">/</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
  <span class="n">sync_proc</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="n">rst</span><span class="p">,</span> <span class="n">clk</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="n">rst</span> <span class="o">=</span> <span class="sc">&#39;0&#39;</span> <span class="k">then</span>
      <span class="n">x_prev1</span>         <span class="o">&lt;=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
      <span class="n">s0_prev1</span>        <span class="o">&lt;=</span> <span class="mi">17</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
      <span class="n">s2</span>              <span class="o">&lt;=</span> <span class="mi">17</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
    <span class="k">elsif</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="k">then</span>
      <span class="n">x_prev1</span>         <span class="o">&lt;=</span> <span class="n">x</span><span class="p">;</span>
      <span class="n">s0_prev1</span>        <span class="o">&lt;=</span> <span class="n">s0_sig</span><span class="p">;</span>
      <span class="n">s2</span>              <span class="o">&lt;=</span> <span class="n">s0_prev1_sig</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="nc">SMA_DS2_arch</span><span class="p">;</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_5_3" name="__tabbed_5" type="radio" /><label for="__tabbed_5_3">SMA_DS2.v</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span>
<span class="normal">29</span>
<span class="normal">30</span>
<span class="normal">31</span>
<span class="normal">32</span>
<span class="normal">33</span>
<span class="normal">34</span>
<span class="normal">35</span>
<span class="normal">36</span>
<span class="normal">37</span>
<span class="normal">38</span>
<span class="normal">39</span>
<span class="normal">40</span>
<span class="normal">41</span>
<span class="normal">42</span>
<span class="normal">43</span>
<span class="normal">44</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="no">`default_nettype</span>               <span class="n">none</span>
<span class="no">`timescale</span> <span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ps</span>
<span class="no">`include</span> <span class="s">&quot;SMA_DS2_defs.v&quot;</span>


<span class="k">module</span> <span class="n">SMA_DS2</span><span class="p">(</span>
  <span class="k">input</span>  <span class="kt">wire</span>               <span class="n">clk</span><span class="p">,</span>
  <span class="k">input</span>  <span class="kt">wire</span>               <span class="n">rst</span><span class="p">,</span>
  <span class="k">input</span>  <span class="kt">wire</span> <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x</span><span class="p">,</span>
  <span class="k">output</span> <span class="kt">reg</span>  <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y</span>
<span class="p">);</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev1</span> <span class="o">=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">s0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">s0_prev1</span> <span class="o">=</span> <span class="mh">17</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">s2</span> <span class="o">=</span> <span class="mh">17</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">sum</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y_part</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">s0_sig</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">s0_prev1_sig</span><span class="p">;</span>
  <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="n">s0</span>                      <span class="o">=</span> <span class="p">({</span><span class="n">x</span><span class="p">[</span><span class="mh">15</span><span class="p">],</span> <span class="n">x</span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]})</span> <span class="o">+</span> <span class="n">x_prev1</span><span class="p">;</span>
    <span class="n">sum</span>                     <span class="o">=</span> <span class="p">({</span><span class="n">s0</span><span class="p">[</span><span class="mh">16</span><span class="p">],</span> <span class="n">s0</span><span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]})</span> <span class="o">+</span> <span class="n">s2</span><span class="p">;</span>
    <span class="n">y_part</span>                  <span class="o">=</span> <span class="n">sum</span> <span class="o">/</span> <span class="mh">4</span><span class="p">;</span>
    <span class="n">s0_sig</span>                  <span class="o">=</span> <span class="n">s0</span><span class="p">;</span>
    <span class="n">s0_prev1_sig</span>            <span class="o">=</span> <span class="n">s0_prev1</span><span class="p">;</span>
    <span class="n">y</span>                       <span class="o">=</span> <span class="p">{</span><span class="n">y_part</span><span class="p">[</span><span class="mh">17</span><span class="p">],</span> <span class="n">y_part</span><span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span>
  <span class="k">end</span>
  <span class="k">always</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">rst</span> <span class="k">or</span> <span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">rst</span> <span class="o">==</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span> 
    <span class="k">begin</span>
      <span class="n">x_prev1</span>               <span class="o">&lt;=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
      <span class="n">s0_prev1</span>              <span class="o">&lt;=</span> <span class="mh">17</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
      <span class="n">s2</span>                    <span class="o">&lt;=</span> <span class="mh">17</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
    <span class="k">end</span>
    <span class="k">else</span> 
    <span class="k">begin</span>
      <span class="n">x_prev1</span>               <span class="o">&lt;=</span> <span class="n">x</span><span class="p">;</span>
      <span class="n">s0_prev1</span>              <span class="o">&lt;=</span> <span class="n">s0_sig</span><span class="p">;</span>
      <span class="n">s2</span>                    <span class="o">&lt;=</span> <span class="n">s0_prev1_sig</span><span class="p">;</span>
    <span class="k">end</span>
  <span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
</td></tr></table>
</div>
</div>
<p align="center">
  <b>Fig. 4b: A DFiant implementation of SMA_DS2 as a toplevel design and the generated VHDL/Verilog files</b><br>
</p>

<details class="dfiant"><summary>SMA_DS2.scala observations</summary><ul>
<li><strong>Lines 6-7</strong>: </li>
<li>For more information access the <a href="/user-guide/state">state section</a>.</li>
</ul>
</details>
<details class="rtl"><summary>SMA_DS2 <abbr title="Register-Transfer Level">RTL</abbr> files observations</summary><ul>
<li>Bla Bla</li>
</ul>
</details>
<details class="dfiant"><summary>SMA_DS2 demo</summary><pre class="scastie"><code>import DFiant._

@df class SMA_DS2 extends DFDesign {
  val x   = DFSInt(16) &lt;&gt; IN init 0
  val y   = DFSInt(16) &lt;&gt; OUT
  val s0  = x +^ x.prev
  val s2  = s0.prev(2)
  val sum = s0 +^ s2
  y       := (sum / 4).resize(16)
}

object SMA_DS2App extends App {
  import DFiant.compiler.backend.verilog.v2001
  val sma = new SMA_DS2
  sma.compile.printGenFiles(colored = false)
}</code></pre>
</details>
<h3 id="commit-state-sma">Commit State <abbr title="Simple Moving Average">SMA</abbr><a class="headerlink" href="#commit-state-sma" title="Permanent link">🔗</a></h3>
<div class="admonition info">
<p class="admonition-title">Commit State</p>
<p>A commit (feedback) state is a state whose current output value is <em>dependent</em> on its previous state value. For example, a <a href="https://en.wikipedia.org/wiki/Prefix_sum">cumulative sum</a> function output value is dependent on its previous sum output value. </p>
</div>
<div class="arithmatex">\[\begin{eqnarray} 
a_0 &amp;=&amp; 0 \\
a_k &amp;=&amp; a_{k-1} - x_{k-4}+x_k \\
y_k &amp;=&amp; a_k/4
\end{eqnarray}\]</div>
<div class="tabbed-set" data-tabs="6:3"><input checked="checked" id="__tabbed_6_1" name="__tabbed_6" type="radio" /><label for="__tabbed_6_1">SMA_CS.scala</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal">1</span>
<span class="normal">2</span>
<span class="normal">3</span>
<span class="normal">4</span>
<span class="normal">5</span>
<span class="normal">6</span>
<span class="normal">7</span>
<span class="normal">8</span>
<span class="normal">9</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">import</span> <span class="nn">DFiant._</span>

<span class="nd">@df</span> <span class="k">class</span> <span class="nc">SMA_CS</span> <span class="k">extends</span> <span class="nc">DFDesign</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">x</span>   <span class="o">=</span> <span class="nc">DFSInt</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">IN</span> <span class="n">init</span> <span class="mi">0</span>
  <span class="k">val</span> <span class="n">y</span>   <span class="o">=</span> <span class="nc">DFSInt</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">OUT</span>
  <span class="k">val</span> <span class="n">acc</span> <span class="o">=</span> <span class="nc">DFSInt</span><span class="o">(</span><span class="mi">18</span><span class="o">)</span> <span class="o">&lt;&gt;</span> <span class="nc">VAR</span> <span class="n">init</span> <span class="mi">0</span>
  <span class="n">acc</span> <span class="o">:=</span> <span class="n">acc</span> <span class="o">-</span> <span class="n">x</span><span class="o">.</span><span class="n">prev</span><span class="o">(</span><span class="mi">4</span><span class="o">)</span> <span class="o">+</span> <span class="n">x</span>
  <span class="n">y</span>   <span class="o">:=</span> <span class="o">(</span><span class="n">acc</span> <span class="o">/</span> <span class="mi">4</span><span class="o">).</span><span class="n">resize</span><span class="o">(</span><span class="mi">16</span><span class="o">)</span>
<span class="o">}</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_6_2" name="__tabbed_6" type="radio" /><label for="__tabbed_6_2">SMA_CS.vhdl</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span>
<span class="normal">29</span>
<span class="normal">30</span>
<span class="normal">31</span>
<span class="normal">32</span>
<span class="normal">33</span>
<span class="normal">34</span>
<span class="normal">35</span>
<span class="normal">36</span>
<span class="normal">37</span>
<span class="normal">38</span>
<span class="normal">39</span>
<span class="normal">40</span>
<span class="normal">41</span>
<span class="normal">42</span>
<span class="normal">43</span>
<span class="normal">44</span>
<span class="normal">45</span>
<span class="normal">46</span>
<span class="normal">47</span>
<span class="normal">48</span>
<span class="normal">49</span>
<span class="normal">50</span>
<span class="normal">51</span>
<span class="normal">52</span>
<span class="normal">53</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">library</span> <span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">work.SMA_CS_pkg.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span> <span class="nc">SMA_CS</span> <span class="k">is</span>
<span class="k">port</span> <span class="p">(</span>
  <span class="n">clk</span>                <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
  <span class="n">rst</span>                <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
  <span class="n">x</span>                  <span class="o">:</span> <span class="k">in</span>  <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="n">y</span>                  <span class="o">:</span> <span class="k">out</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">);</span>
<span class="k">end</span> <span class="nc">SMA_CS</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">SMA_CS_arch</span> <span class="k">of</span> <span class="nc">SMA_CS</span> <span class="k">is</span>  
  <span class="k">signal</span> <span class="n">x_prev1</span>     <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="k">signal</span> <span class="n">x_prev2</span>     <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="k">signal</span> <span class="n">x_prev3</span>     <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="k">signal</span> <span class="n">x_prev4</span>     <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="k">signal</span> <span class="n">acc_prev1</span>   <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">17</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="mi">18</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
  <span class="k">signal</span> <span class="n">x_prev1_sig</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">signal</span> <span class="n">x_prev2_sig</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">signal</span> <span class="n">x_prev3_sig</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">signal</span> <span class="n">acc_sig</span>     <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">17</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
  <span class="n">async_proc</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="k">all</span><span class="p">)</span>  
    <span class="k">variable</span> <span class="n">acc</span>     <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">17</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="k">begin</span>
    <span class="n">acc</span>              <span class="o">:=</span> <span class="n">acc_prev1</span><span class="p">;</span>
    <span class="n">acc</span>              <span class="o">:=</span> <span class="p">(</span><span class="n">acc</span> <span class="o">-</span> <span class="n">x_prev4</span><span class="p">)</span> <span class="o">+</span> <span class="n">x</span><span class="p">;</span>
    <span class="n">x_prev1_sig</span>      <span class="o">&lt;=</span> <span class="n">x_prev1</span><span class="p">;</span>
    <span class="n">x_prev2_sig</span>      <span class="o">&lt;=</span> <span class="n">x_prev2</span><span class="p">;</span>
    <span class="n">x_prev3_sig</span>      <span class="o">&lt;=</span> <span class="n">x_prev3</span><span class="p">;</span>
    <span class="n">acc_sig</span>          <span class="o">&lt;=</span> <span class="n">acc</span><span class="p">;</span>
    <span class="n">y</span>                <span class="o">&lt;=</span> <span class="n">resize</span><span class="p">(</span><span class="n">acc</span> <span class="o">/</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
  <span class="n">sync_proc</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="n">rst</span><span class="p">,</span> <span class="n">clk</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="n">rst</span> <span class="o">=</span> <span class="sc">&#39;0&#39;</span> <span class="k">then</span>
      <span class="n">x_prev1</span>        <span class="o">&lt;=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
      <span class="n">x_prev2</span>        <span class="o">&lt;=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
      <span class="n">x_prev3</span>        <span class="o">&lt;=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
      <span class="n">x_prev4</span>        <span class="o">&lt;=</span> <span class="mi">16</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
      <span class="n">acc_prev1</span>      <span class="o">&lt;=</span> <span class="mi">18</span><span class="n">d</span><span class="s">&quot;0&quot;</span><span class="p">;</span>
    <span class="k">elsif</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="k">then</span>
      <span class="n">x_prev1</span>        <span class="o">&lt;=</span> <span class="n">x</span><span class="p">;</span>
      <span class="n">x_prev2</span>        <span class="o">&lt;=</span> <span class="n">x_prev1_sig</span><span class="p">;</span>
      <span class="n">x_prev3</span>        <span class="o">&lt;=</span> <span class="n">x_prev2_sig</span><span class="p">;</span>
      <span class="n">x_prev4</span>        <span class="o">&lt;=</span> <span class="n">x_prev3_sig</span><span class="p">;</span>
      <span class="n">acc_prev1</span>      <span class="o">&lt;=</span> <span class="n">acc_sig</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="nc">SMA_CS_arch</span><span class="p">;</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_6_3" name="__tabbed_6" type="radio" /><label for="__tabbed_6_3">SMA_CS.v</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span>
<span class="normal">29</span>
<span class="normal">30</span>
<span class="normal">31</span>
<span class="normal">32</span>
<span class="normal">33</span>
<span class="normal">34</span>
<span class="normal">35</span>
<span class="normal">36</span>
<span class="normal">37</span>
<span class="normal">38</span>
<span class="normal">39</span>
<span class="normal">40</span>
<span class="normal">41</span>
<span class="normal">42</span>
<span class="normal">43</span>
<span class="normal">44</span>
<span class="normal">45</span>
<span class="normal">46</span>
<span class="normal">47</span>
<span class="normal">48</span>
<span class="normal">49</span>
<span class="normal">50</span>
<span class="normal">51</span>
<span class="normal">52</span>
<span class="normal">53</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="no">`default_nettype</span>               <span class="n">none</span>
<span class="no">`timescale</span> <span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ps</span>
<span class="no">`include</span> <span class="s">&quot;SMA_CS_defs.v&quot;</span>


<span class="k">module</span> <span class="n">SMA_CS</span><span class="p">(</span>
  <span class="k">input</span>  <span class="kt">wire</span>               <span class="n">clk</span><span class="p">,</span>
  <span class="k">input</span>  <span class="kt">wire</span>               <span class="n">rst</span><span class="p">,</span>
  <span class="k">input</span>  <span class="kt">wire</span> <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x</span><span class="p">,</span>
  <span class="k">output</span> <span class="kt">reg</span>  <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y</span>
<span class="p">);</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev1</span> <span class="o">=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev2</span> <span class="o">=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev3</span> <span class="o">=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev4</span> <span class="o">=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">acc</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">acc_prev1</span> <span class="o">=</span> <span class="mh">18</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y_part</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev1_sig</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev2_sig</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x_prev3_sig</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="k">signed</span> <span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">acc_sig</span><span class="p">;</span>
  <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="n">acc</span>                     <span class="o">=</span> <span class="n">acc_prev1</span><span class="p">;</span>
    <span class="n">acc</span>                     <span class="o">=</span> <span class="p">(</span><span class="n">acc</span> <span class="o">-</span> <span class="n">x_prev4</span><span class="p">)</span> <span class="o">+</span> <span class="n">x</span><span class="p">;</span>
    <span class="n">y_part</span>                  <span class="o">=</span> <span class="n">acc</span> <span class="o">/</span> <span class="mh">4</span><span class="p">;</span>
    <span class="n">x_prev1_sig</span>             <span class="o">=</span> <span class="n">x_prev1</span><span class="p">;</span>
    <span class="n">x_prev2_sig</span>             <span class="o">=</span> <span class="n">x_prev2</span><span class="p">;</span>
    <span class="n">x_prev3_sig</span>             <span class="o">=</span> <span class="n">x_prev3</span><span class="p">;</span>
    <span class="n">acc_sig</span>                 <span class="o">=</span> <span class="n">acc</span><span class="p">;</span>
    <span class="n">y</span>                       <span class="o">=</span> <span class="p">{</span><span class="n">y_part</span><span class="p">[</span><span class="mh">17</span><span class="p">],</span> <span class="n">y_part</span><span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span>
  <span class="k">end</span>
  <span class="k">always</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">rst</span> <span class="k">or</span> <span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">rst</span> <span class="o">==</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span> 
    <span class="k">begin</span>
      <span class="n">x_prev1</span>               <span class="o">&lt;=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
      <span class="n">x_prev2</span>               <span class="o">&lt;=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
      <span class="n">x_prev3</span>               <span class="o">&lt;=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
      <span class="n">x_prev4</span>               <span class="o">&lt;=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
      <span class="n">acc_prev1</span>             <span class="o">&lt;=</span> <span class="mh">18</span><span class="p">&#39;</span><span class="n">sd0</span><span class="p">;</span>
    <span class="k">end</span>
    <span class="k">else</span> 
    <span class="k">begin</span>
      <span class="n">x_prev1</span>               <span class="o">&lt;=</span> <span class="n">x</span><span class="p">;</span>
      <span class="n">x_prev2</span>               <span class="o">&lt;=</span> <span class="n">x_prev1_sig</span><span class="p">;</span>
      <span class="n">x_prev3</span>               <span class="o">&lt;=</span> <span class="n">x_prev2_sig</span><span class="p">;</span>
      <span class="n">x_prev4</span>               <span class="o">&lt;=</span> <span class="n">x_prev3_sig</span><span class="p">;</span>
      <span class="n">acc_prev1</span>             <span class="o">&lt;=</span> <span class="n">acc_sig</span><span class="p">;</span>
    <span class="k">end</span>
  <span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
</td></tr></table>
</div>
</div>
<hr />
<h2 id="finite-step-state-machine-fsm-example">Finite Step (State) Machine (FSM) Example<a class="headerlink" href="#finite-step-state-machine-fsm-example" title="Permanent link">🔗</a></h2>
<div class="tabbed-set" data-tabs="7:3"><input checked="checked" id="__tabbed_7_1" name="__tabbed_7" type="radio" /><label for="__tabbed_7_1">SeqDet.scala</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">import</span> <span class="nn">DFiant._</span>

<span class="nd">@df</span> <span class="k">class</span> <span class="nc">SeqDet</span> <span class="k">extends</span> <span class="nc">DFDesign</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">seqIn</span>  <span class="o">=</span> <span class="nc">DFBit</span> <span class="o">&lt;&gt;</span> <span class="nc">IN</span>
  <span class="k">val</span> <span class="n">detOut</span> <span class="o">=</span> <span class="nc">DFBit</span> <span class="o">&lt;&gt;</span> <span class="nc">OUT</span>
  <span class="nd">@df</span> <span class="k">def</span> <span class="n">detStep</span><span class="o">(</span>
    <span class="n">out</span> <span class="k">:</span> <span class="kt">Int</span><span class="o">,</span> <span class="n">trueNS</span> <span class="k">:</span> <span class="o">=&gt;</span> <span class="nc">FSM</span><span class="o">,</span> <span class="n">falseNS</span> <span class="k">:</span> <span class="o">=&gt;</span> <span class="nc">FSM</span>
  <span class="o">)</span> <span class="k">:</span> <span class="kt">FSM</span> <span class="o">=</span> <span class="nc">FSM</span> <span class="o">{</span>
    <span class="n">detOut</span> <span class="o">:=</span> <span class="n">out</span>
    <span class="n">ifdf</span><span class="o">(</span><span class="n">seqIn</span><span class="o">){</span>
      <span class="n">trueNS</span><span class="o">.</span><span class="n">goto</span><span class="o">()</span>
    <span class="o">}.</span><span class="n">elsedf</span> <span class="o">{</span>
      <span class="n">falseNS</span><span class="o">.</span><span class="n">goto</span><span class="o">()</span>
    <span class="o">}</span>
  <span class="o">}</span>
  <span class="k">val</span> <span class="n">S0</span>     <span class="k">:</span> <span class="kt">FSM</span> <span class="o">=</span> <span class="n">detStep</span><span class="o">(</span><span class="mi">0</span><span class="o">,</span> <span class="n">S1</span><span class="o">,</span> <span class="n">S0</span><span class="o">)</span>
  <span class="k">val</span> <span class="n">S1</span>     <span class="k">:</span> <span class="kt">FSM</span> <span class="o">=</span> <span class="n">detStep</span><span class="o">(</span><span class="mi">0</span><span class="o">,</span> <span class="n">S1</span><span class="o">,</span> <span class="n">S10</span><span class="o">)</span>
  <span class="k">val</span> <span class="n">S10</span>    <span class="k">:</span> <span class="kt">FSM</span> <span class="o">=</span> <span class="n">detStep</span><span class="o">(</span><span class="mi">0</span><span class="o">,</span> <span class="n">S1</span><span class="o">,</span> <span class="n">S100</span><span class="o">)</span>
  <span class="k">val</span> <span class="n">S100</span>   <span class="k">:</span> <span class="kt">FSM</span> <span class="o">=</span> <span class="n">detStep</span><span class="o">(</span><span class="mi">0</span><span class="o">,</span> <span class="n">S1001</span><span class="o">,</span> <span class="n">S0</span><span class="o">)</span>
  <span class="k">val</span> <span class="n">S1001</span>  <span class="k">:</span> <span class="kt">FSM</span> <span class="o">=</span> <span class="n">detStep</span><span class="o">(</span><span class="mi">1</span><span class="o">,</span> <span class="n">S1</span><span class="o">,</span> <span class="n">S10</span><span class="o">)</span>
<span class="o">}</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_7_2" name="__tabbed_7" type="radio" /><label for="__tabbed_7_2">SeqDet.vhdl</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span>
<span class="normal">29</span>
<span class="normal">30</span>
<span class="normal">31</span>
<span class="normal">32</span>
<span class="normal">33</span>
<span class="normal">34</span>
<span class="normal">35</span>
<span class="normal">36</span>
<span class="normal">37</span>
<span class="normal">38</span>
<span class="normal">39</span>
<span class="normal">40</span>
<span class="normal">41</span>
<span class="normal">42</span>
<span class="normal">43</span>
<span class="normal">44</span>
<span class="normal">45</span>
<span class="normal">46</span>
<span class="normal">47</span>
<span class="normal">48</span>
<span class="normal">49</span>
<span class="normal">50</span>
<span class="normal">51</span>
<span class="normal">52</span>
<span class="normal">53</span>
<span class="normal">54</span>
<span class="normal">55</span>
<span class="normal">56</span>
<span class="normal">57</span>
<span class="normal">58</span>
<span class="normal">59</span>
<span class="normal">60</span>
<span class="normal">61</span>
<span class="normal">62</span>
<span class="normal">63</span>
<span class="normal">64</span>
<span class="normal">65</span>
<span class="normal">66</span>
<span class="normal">67</span>
<span class="normal">68</span>
<span class="normal">69</span>
<span class="normal">70</span>
<span class="normal">71</span>
<span class="normal">72</span>
<span class="normal">73</span>
<span class="normal">74</span>
<span class="normal">75</span>
<span class="normal">76</span>
<span class="normal">77</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="k">library</span> <span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">work.SeqDet_pkg.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span> <span class="nc">SeqDet</span> <span class="k">is</span>
<span class="k">port</span> <span class="p">(</span>
  <span class="n">clk</span>                    <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
  <span class="n">rst</span>                    <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
  <span class="n">seqIn</span>                  <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
  <span class="n">detOut</span>                 <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span>
<span class="p">);</span>
<span class="k">end</span> <span class="nc">SeqDet</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">SeqDet_arch</span> <span class="k">of</span> <span class="nc">SeqDet</span> <span class="k">is</span>  
  <span class="k">type</span> <span class="n">E_fsm_states</span> <span class="k">is</span> <span class="p">(</span>
    <span class="n">E_fsm_states_S0</span><span class="p">,</span>
    <span class="n">E_fsm_states_S1</span><span class="p">,</span>
    <span class="n">E_fsm_states_S10</span><span class="p">,</span>
    <span class="n">E_fsm_states_S100</span><span class="p">,</span>
    <span class="n">E_fsm_states_S1001</span>
  <span class="p">);</span>
  <span class="k">signal</span> <span class="n">fsm_state_prev1</span> <span class="o">:</span> <span class="n">E_fsm_states</span> <span class="o">:=</span> <span class="n">E_fsm_states_S0</span><span class="p">;</span>
  <span class="k">signal</span> <span class="n">fsm_state_sig</span>   <span class="o">:</span> <span class="n">E_fsm_states</span><span class="p">;</span>
<span class="k">begin</span>
  <span class="n">async_proc</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="k">all</span><span class="p">)</span>  
    <span class="k">variable</span> <span class="n">fsm_state</span>   <span class="o">:</span> <span class="n">E_fsm_states</span><span class="p">;</span>
  <span class="k">begin</span>
    <span class="n">fsm_state</span>            <span class="o">:=</span> <span class="n">fsm_state_prev1</span><span class="p">;</span>
    <span class="k">case</span> <span class="n">fsm_state</span> <span class="k">is</span>
      <span class="k">when</span> <span class="n">E_fsm_states_S0</span> <span class="o">=&gt;</span>
        <span class="n">detOut</span>           <span class="o">&lt;=</span> <span class="sc">&#39;0&#39;</span><span class="p">;</span>
        <span class="k">if</span> <span class="n">seqIn</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span> <span class="k">then</span>
          <span class="n">fsm_state</span>      <span class="o">:=</span> <span class="n">E_fsm_states_S1</span><span class="p">;</span>
        <span class="k">else</span>
          <span class="n">fsm_state</span>      <span class="o">:=</span> <span class="n">E_fsm_states_S0</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
      <span class="k">when</span> <span class="n">E_fsm_states_S1</span> <span class="o">=&gt;</span>
        <span class="n">detOut</span>           <span class="o">&lt;=</span> <span class="sc">&#39;0&#39;</span><span class="p">;</span>
        <span class="k">if</span> <span class="n">seqIn</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span> <span class="k">then</span>
          <span class="n">fsm_state</span>      <span class="o">:=</span> <span class="n">E_fsm_states_S1</span><span class="p">;</span>
        <span class="k">else</span>
          <span class="n">fsm_state</span>      <span class="o">:=</span> <span class="n">E_fsm_states_S10</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
      <span class="k">when</span> <span class="n">E_fsm_states_S10</span> <span class="o">=&gt;</span>
        <span class="n">detOut</span>           <span class="o">&lt;=</span> <span class="sc">&#39;0&#39;</span><span class="p">;</span>
        <span class="k">if</span> <span class="n">seqIn</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span> <span class="k">then</span>
          <span class="n">fsm_state</span>      <span class="o">:=</span> <span class="n">E_fsm_states_S1</span><span class="p">;</span>
        <span class="k">else</span>
          <span class="n">fsm_state</span>      <span class="o">:=</span> <span class="n">E_fsm_states_S100</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
      <span class="k">when</span> <span class="n">E_fsm_states_S100</span> <span class="o">=&gt;</span>
        <span class="n">detOut</span>           <span class="o">&lt;=</span> <span class="sc">&#39;0&#39;</span><span class="p">;</span>
        <span class="k">if</span> <span class="n">seqIn</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span> <span class="k">then</span>
          <span class="n">fsm_state</span>      <span class="o">:=</span> <span class="n">E_fsm_states_S1001</span><span class="p">;</span>
        <span class="k">else</span>
          <span class="n">fsm_state</span>      <span class="o">:=</span> <span class="n">E_fsm_states_S0</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
      <span class="k">when</span> <span class="n">E_fsm_states_S1001</span> <span class="o">=&gt;</span>
        <span class="n">detOut</span>           <span class="o">&lt;=</span> <span class="sc">&#39;1&#39;</span><span class="p">;</span>
        <span class="k">if</span> <span class="n">seqIn</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span> <span class="k">then</span>
          <span class="n">fsm_state</span>      <span class="o">:=</span> <span class="n">E_fsm_states_S1</span><span class="p">;</span>
        <span class="k">else</span>
          <span class="n">fsm_state</span>      <span class="o">:=</span> <span class="n">E_fsm_states_S10</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">case</span><span class="p">;</span>
    <span class="n">fsm_state_sig</span>        <span class="o">&lt;=</span> <span class="n">fsm_state</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
  <span class="n">sync_proc</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="n">rst</span><span class="p">,</span> <span class="n">clk</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="n">rst</span> <span class="o">=</span> <span class="sc">&#39;0&#39;</span> <span class="k">then</span>
      <span class="n">fsm_state_prev1</span>    <span class="o">&lt;=</span> <span class="n">E_fsm_states_S0</span><span class="p">;</span>
    <span class="k">elsif</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="k">then</span>
      <span class="n">fsm_state_prev1</span>    <span class="o">&lt;=</span> <span class="n">fsm_state_sig</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="nc">SeqDet_arch</span><span class="p">;</span>
</code></pre></div>
</td></tr></table>
</div>
<input id="__tabbed_7_3" name="__tabbed_7" type="radio" /><label for="__tabbed_7_3">SeqDet.v</label><div class="tabbed-content">
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"> 1</span>
<span class="normal"> 2</span>
<span class="normal"> 3</span>
<span class="normal"> 4</span>
<span class="normal"> 5</span>
<span class="normal"> 6</span>
<span class="normal"> 7</span>
<span class="normal"> 8</span>
<span class="normal"> 9</span>
<span class="normal">10</span>
<span class="normal">11</span>
<span class="normal">12</span>
<span class="normal">13</span>
<span class="normal">14</span>
<span class="normal">15</span>
<span class="normal">16</span>
<span class="normal">17</span>
<span class="normal">18</span>
<span class="normal">19</span>
<span class="normal">20</span>
<span class="normal">21</span>
<span class="normal">22</span>
<span class="normal">23</span>
<span class="normal">24</span>
<span class="normal">25</span>
<span class="normal">26</span>
<span class="normal">27</span>
<span class="normal">28</span>
<span class="normal">29</span>
<span class="normal">30</span>
<span class="normal">31</span>
<span class="normal">32</span>
<span class="normal">33</span>
<span class="normal">34</span>
<span class="normal">35</span>
<span class="normal">36</span>
<span class="normal">37</span>
<span class="normal">38</span>
<span class="normal">39</span>
<span class="normal">40</span>
<span class="normal">41</span>
<span class="normal">42</span>
<span class="normal">43</span>
<span class="normal">44</span>
<span class="normal">45</span>
<span class="normal">46</span>
<span class="normal">47</span>
<span class="normal">48</span>
<span class="normal">49</span>
<span class="normal">50</span>
<span class="normal">51</span>
<span class="normal">52</span>
<span class="normal">53</span>
<span class="normal">54</span>
<span class="normal">55</span>
<span class="normal">56</span>
<span class="normal">57</span>
<span class="normal">58</span>
<span class="normal">59</span>
<span class="normal">60</span>
<span class="normal">61</span></pre></div></td><td class="code"><div class="highlight"><pre><span></span><code><span class="no">`default_nettype</span>                <span class="n">none</span>
<span class="no">`timescale</span> <span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ps</span>
<span class="no">`include</span> <span class="s">&quot;SeqDet_defs.v&quot;</span>


<span class="k">module</span> <span class="n">SeqDet</span><span class="p">(</span>
  <span class="k">input</span>  <span class="kt">wire</span>                <span class="n">clk</span><span class="p">,</span>
  <span class="k">input</span>  <span class="kt">wire</span>                <span class="n">rst</span><span class="p">,</span>
  <span class="k">input</span>  <span class="kt">wire</span>                <span class="n">seqIn</span><span class="p">,</span>
  <span class="k">output</span> <span class="kt">reg</span>                 <span class="n">detOut</span>
<span class="p">);</span>
<span class="cp">  `define E_fsm_states_S0    0</span>
<span class="cp">  `define E_fsm_states_S1    1</span>
<span class="cp">  `define E_fsm_states_S10   2</span>
<span class="cp">  `define E_fsm_states_S100  3</span>
<span class="cp">  `define E_fsm_states_S1001 4</span>
  <span class="kt">reg</span>         <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">fsm_state</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">fsm_state_prev1</span> <span class="o">=</span> <span class="no">`E_fsm_states_S0</span><span class="p">;</span>
  <span class="kt">reg</span>         <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">fsm_state_sig</span><span class="p">;</span>
  <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="n">fsm_state</span>                <span class="o">=</span> <span class="n">fsm_state_prev1</span><span class="p">;</span>
    <span class="k">case</span> <span class="p">(</span><span class="n">fsm_state</span><span class="p">)</span>
      <span class="no">`E_fsm_states_S0</span> <span class="o">:</span> <span class="k">begin</span>
        <span class="n">detOut</span>               <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">seqIn</span><span class="p">)</span> <span class="n">fsm_state</span> <span class="o">=</span> <span class="no">`E_fsm_states_S1</span><span class="p">;</span>
        <span class="k">else</span> <span class="n">fsm_state</span> <span class="o">=</span> <span class="no">`E_fsm_states_S0</span><span class="p">;</span>
      <span class="k">end</span>
      <span class="no">`E_fsm_states_S1</span> <span class="o">:</span> <span class="k">begin</span>
        <span class="n">detOut</span>               <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">seqIn</span><span class="p">)</span> <span class="n">fsm_state</span> <span class="o">=</span> <span class="no">`E_fsm_states_S1</span><span class="p">;</span>
        <span class="k">else</span> <span class="n">fsm_state</span> <span class="o">=</span> <span class="no">`E_fsm_states_S10</span><span class="p">;</span>
      <span class="k">end</span>
      <span class="no">`E_fsm_states_S10</span> <span class="o">:</span> <span class="k">begin</span>
        <span class="n">detOut</span>               <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">seqIn</span><span class="p">)</span> <span class="n">fsm_state</span> <span class="o">=</span> <span class="no">`E_fsm_states_S1</span><span class="p">;</span>
        <span class="k">else</span> <span class="n">fsm_state</span> <span class="o">=</span> <span class="no">`E_fsm_states_S100</span><span class="p">;</span>
      <span class="k">end</span>
      <span class="no">`E_fsm_states_S100</span> <span class="o">:</span> <span class="k">begin</span>
        <span class="n">detOut</span>               <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">seqIn</span><span class="p">)</span> <span class="n">fsm_state</span> <span class="o">=</span> <span class="no">`E_fsm_states_S1001</span><span class="p">;</span>
        <span class="k">else</span> <span class="n">fsm_state</span> <span class="o">=</span> <span class="no">`E_fsm_states_S0</span><span class="p">;</span>
      <span class="k">end</span>
      <span class="no">`E_fsm_states_S1001</span> <span class="o">:</span> <span class="k">begin</span>
        <span class="n">detOut</span>               <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">seqIn</span><span class="p">)</span> <span class="n">fsm_state</span> <span class="o">=</span> <span class="no">`E_fsm_states_S1</span><span class="p">;</span>
        <span class="k">else</span> <span class="n">fsm_state</span> <span class="o">=</span> <span class="no">`E_fsm_states_S10</span><span class="p">;</span>
      <span class="k">end</span>
      <span class="k">default</span> <span class="o">:</span> <span class="k">begin</span>
        <span class="n">fsm_state</span>            <span class="o">=</span> <span class="mh">3</span><span class="p">&#39;</span><span class="n">b</span><span class="o">???</span><span class="p">;</span>
        <span class="n">detOut</span>               <span class="o">=</span> <span class="mh">1</span><span class="p">&#39;</span><span class="n">b</span><span class="o">?</span><span class="p">;</span>
      <span class="k">end</span>
    <span class="k">endcase</span>
    <span class="n">fsm_state_sig</span>            <span class="o">=</span> <span class="n">fsm_state</span><span class="p">;</span>
  <span class="k">end</span>
  <span class="k">always</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">rst</span> <span class="k">or</span> <span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">rst</span> <span class="o">==</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span> <span class="n">fsm_state_prev1</span> <span class="o">&lt;=</span> <span class="no">`E_fsm_states_S0</span><span class="p">;</span>
    <span class="k">else</span> <span class="n">fsm_state_prev1</span> <span class="o">&lt;=</span> <span class="n">fsm_state_sig</span><span class="p">;</span>
  <span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
</td></tr></table>
</div>
</div>
<hr />
<h2 id="looks-cool-i-wish-to-know-more">Looks cool! I wish to know more<a class="headerlink" href="#looks-cool-i-wish-to-know-more" title="Permanent link">🔗</a></h2>
                
              
              
                


              
            </article>
          </div>
        </div>
        
      </main>
      
        
<footer class="md-footer">
  
    <nav class="md-footer__inner md-grid" aria-label="Footer">
      
        <a href="../.." class="md-footer__link md-footer__link--prev" rel="prev">
          <div class="md-footer__button md-icon">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12z"/></svg>
          </div>
          <div class="md-footer__title">
            <div class="md-ellipsis">
              <span class="md-footer__direction">
                Previous
              </span>
              DFDocs
            </div>
          </div>
        </a>
      
      
        <a href="../motivation/" class="md-footer__link md-footer__link--next" rel="next">
          <div class="md-footer__title">
            <div class="md-ellipsis">
              <span class="md-footer__direction">
                Next
              </span>
              Motivation (Why Another HDL)
            </div>
          </div>
          <div class="md-footer__button md-icon">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4z"/></svg>
          </div>
        </a>
      
    </nav>
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-footer-copyright">
        
          <div class="md-footer-copyright__highlight">
            Copyright &copy; 2019 <a href="https://www.researchgate.net/profile/Oron_Port">Oron Port</a> and <a href="https://yoav.net.technion.ac.il">Yoav Etsion</a>
          </div>
        
        Made with
        <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
          Material for MkDocs
        </a>
        
      </div>
      
  <div class="md-footer-social">
    
      
      
        
        
      
      <a href="https://www.github.com/soronpo/" target="_blank" rel="noopener" title="www.github.com" class="md-footer-social__link">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 480 512"><path d="M186.1 328.7c0 20.9-10.9 55.1-36.7 55.1s-36.7-34.2-36.7-55.1 10.9-55.1 36.7-55.1 36.7 34.2 36.7 55.1zM480 278.2c0 31.9-3.2 65.7-17.5 95-37.9 76.6-142.1 74.8-216.7 74.8-75.8 0-186.2 2.7-225.6-74.8-14.6-29-20.2-63.1-20.2-95 0-41.9 13.9-81.5 41.5-113.6-5.2-15.8-7.7-32.4-7.7-48.8 0-21.5 4.9-32.3 14.6-51.8 45.3 0 74.3 9 108.8 36 29-6.9 58.8-10 88.7-10 27 0 54.2 2.9 80.4 9.2 34-26.7 63-35.2 107.8-35.2 9.8 19.5 14.6 30.3 14.6 51.8 0 16.4-2.6 32.7-7.7 48.2 27.5 32.4 39 72.3 39 114.2zm-64.3 50.5c0-43.9-26.7-82.6-73.5-82.6-18.9 0-37 3.4-56 6-14.9 2.3-29.8 3.2-45.1 3.2-15.2 0-30.1-.9-45.1-3.2-18.7-2.6-37-6-56-6-46.8 0-73.5 38.7-73.5 82.6 0 87.8 80.4 101.3 150.4 101.3h48.2c70.3 0 150.6-13.4 150.6-101.3zm-82.6-55.1c-25.8 0-36.7 34.2-36.7 55.1s10.9 55.1 36.7 55.1 36.7-34.2 36.7-55.1-10.9-55.1-36.7-55.1z"/></svg>
      </a>
    
      
      
        
        
      
      <a href="https://www.researchgate.net/profile/Oron_Port" target="_blank" rel="noopener" title="www.researchgate.net" class="md-footer-social__link">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><path d="M0 32v448h448V32H0zm262.2 334.4c-6.6 3-33.2 6-50-14.2-9.2-10.6-25.3-33.3-42.2-63.6-8.9 0-14.7 0-21.4-.6v46.4c0 23.5 6 21.2 25.8 23.9v8.1c-6.9-.3-23.1-.8-35.6-.8-13.1 0-26.1.6-33.6.8v-8.1c15.5-2.9 22-1.3 22-23.9V225c0-22.6-6.4-21-22-23.9V193c25.8 1 53.1-.6 70.9-.6 31.7 0 55.9 14.4 55.9 45.6 0 21.1-16.7 42.2-39.2 47.5 13.6 24.2 30 45.6 42.2 58.9 7.2 7.8 17.2 14.7 27.2 14.7v7.3zm22.9-135c-23.3 0-32.2-15.7-32.2-32.2V167c0-12.2 8.8-30.4 34-30.4s30.4 17.9 30.4 17.9l-10.7 7.2s-5.5-12.5-19.7-12.5c-7.9 0-19.7 7.3-19.7 19.7v26.8c0 13.4 6.6 23.3 17.9 23.3 14.1 0 21.5-10.9 21.5-26.8h-17.9v-10.7h30.4c0 20.5 4.7 49.9-34 49.9zm-116.5 44.7c-9.4 0-13.6-.3-20-.8v-69.7c6.4-.6 15-.6 22.5-.6 23.3 0 37.2 12.2 37.2 34.5 0 21.9-15 36.6-39.7 36.6z"/></svg>
      </a>
    
      
      
        
        
      
      <a href="https://twitter.com/soronpo" target="_blank" rel="noopener" title="twitter.com" class="md-footer-social__link">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path d="M459.37 151.716c.325 4.548.325 9.097.325 13.645 0 138.72-105.583 298.558-298.558 298.558-59.452 0-114.68-17.219-161.137-47.106 8.447.974 16.568 1.299 25.34 1.299 49.055 0 94.213-16.568 130.274-44.832-46.132-.975-84.792-31.188-98.112-72.772 6.498.974 12.995 1.624 19.818 1.624 9.421 0 18.843-1.3 27.614-3.573-48.081-9.747-84.143-51.98-84.143-102.985v-1.299c13.969 7.797 30.214 12.67 47.431 13.319-28.264-18.843-46.781-51.005-46.781-87.391 0-19.492 5.197-37.36 14.294-52.954 51.655 63.675 129.3 105.258 216.365 109.807-1.624-7.797-2.599-15.918-2.599-24.04 0-57.828 46.782-104.934 104.934-104.934 30.213 0 57.502 12.67 76.67 33.137 23.715-4.548 46.456-13.32 66.599-25.34-7.798 24.366-24.366 44.833-46.132 57.827 21.117-2.273 41.584-8.122 60.426-16.243-14.292 20.791-32.161 39.308-52.628 54.253z"/></svg>
      </a>
    
  </div>

    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    <script id="__config" type="application/json">{"base": "../..", "features": ["navigation.tabs"], "translations": {"clipboard.copy": "Copy to clipboard", "clipboard.copied": "Copied to clipboard", "search.config.lang": "en", "search.config.pipeline": "trimmer, stopWordFilter", "search.config.separator": "[\\s\\-]+", "search.placeholder": "Search", "search.result.placeholder": "Type to start searching", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.term.missing": "Missing"}, "search": "../../assets/javascripts/workers/search.fe42c31b.min.js", "version": null}</script>
    
    
      <script src="../../assets/javascripts/bundle.7353b375.min.js"></script>
      
        <script src="../../javascripts/config.js"></script>
      
        <script src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script>
      
        <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-chtml.js"></script>
      
        <script src="https://scastie.scala-lang.org/embedded.js"></script>
      
        <script src="../../javascripts/scastie.js"></script>
      
    
  </body>
</html>