// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_4_Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY,
        weight_V_V_TDATA,
        weight_V_V_TVALID,
        weight_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state7 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [15:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;
input  [127:0] weight_V_V_TDATA;
input   weight_V_V_TVALID;
output   weight_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;
reg weight_V_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] threshs_m_thresholds_55_address0;
reg    threshs_m_thresholds_55_ce0;
wire   [15:0] threshs_m_thresholds_55_q0;
wire   [6:0] threshs_m_thresholds_54_address0;
reg    threshs_m_thresholds_54_ce0;
wire   [15:0] threshs_m_thresholds_54_q0;
wire   [6:0] threshs_m_thresholds_49_address0;
reg    threshs_m_thresholds_49_ce0;
wire   [15:0] threshs_m_thresholds_49_q0;
wire   [6:0] threshs_m_thresholds_48_address0;
reg    threshs_m_thresholds_48_ce0;
wire   [15:0] threshs_m_thresholds_48_q0;
wire   [6:0] threshs_m_thresholds_47_address0;
reg    threshs_m_thresholds_47_ce0;
wire   [15:0] threshs_m_thresholds_47_q0;
wire   [6:0] threshs_m_thresholds_46_address0;
reg    threshs_m_thresholds_46_ce0;
wire   [15:0] threshs_m_thresholds_46_q0;
wire   [6:0] threshs_m_thresholds_45_address0;
reg    threshs_m_thresholds_45_ce0;
wire   [15:0] threshs_m_thresholds_45_q0;
wire   [6:0] threshs_m_thresholds_44_address0;
reg    threshs_m_thresholds_44_ce0;
wire   [15:0] threshs_m_thresholds_44_q0;
wire   [6:0] threshs_m_thresholds_43_address0;
reg    threshs_m_thresholds_43_ce0;
wire   [15:0] threshs_m_thresholds_43_q0;
wire   [6:0] threshs_m_thresholds_42_address0;
reg    threshs_m_thresholds_42_ce0;
wire   [15:0] threshs_m_thresholds_42_q0;
wire   [6:0] threshs_m_thresholds_53_address0;
reg    threshs_m_thresholds_53_ce0;
wire   [15:0] threshs_m_thresholds_53_q0;
wire   [6:0] threshs_m_thresholds_52_address0;
reg    threshs_m_thresholds_52_ce0;
wire   [15:0] threshs_m_thresholds_52_q0;
wire   [6:0] threshs_m_thresholds_51_address0;
reg    threshs_m_thresholds_51_ce0;
wire   [15:0] threshs_m_thresholds_51_q0;
wire   [6:0] threshs_m_thresholds_50_address0;
reg    threshs_m_thresholds_50_ce0;
wire   [15:0] threshs_m_thresholds_50_q0;
wire   [6:0] threshs_m_thresholds_41_address0;
reg    threshs_m_thresholds_41_ce0;
wire   [15:0] threshs_m_thresholds_41_q0;
wire   [6:0] threshs_m_thresholds_40_address0;
reg    threshs_m_thresholds_40_ce0;
wire   [15:0] threshs_m_thresholds_40_q0;
wire   [6:0] threshs_m_thresholds_35_address0;
reg    threshs_m_thresholds_35_ce0;
wire   [15:0] threshs_m_thresholds_35_q0;
wire   [6:0] threshs_m_thresholds_34_address0;
reg    threshs_m_thresholds_34_ce0;
wire   [15:0] threshs_m_thresholds_34_q0;
wire   [6:0] threshs_m_thresholds_33_address0;
reg    threshs_m_thresholds_33_ce0;
wire   [15:0] threshs_m_thresholds_33_q0;
wire   [6:0] threshs_m_thresholds_32_address0;
reg    threshs_m_thresholds_32_ce0;
wire   [15:0] threshs_m_thresholds_32_q0;
wire   [6:0] threshs_m_thresholds_31_address0;
reg    threshs_m_thresholds_31_ce0;
wire   [15:0] threshs_m_thresholds_31_q0;
wire   [6:0] threshs_m_thresholds_30_address0;
reg    threshs_m_thresholds_30_ce0;
wire   [15:0] threshs_m_thresholds_30_q0;
wire   [6:0] threshs_m_thresholds_29_address0;
reg    threshs_m_thresholds_29_ce0;
wire   [15:0] threshs_m_thresholds_29_q0;
wire   [6:0] threshs_m_thresholds_28_address0;
reg    threshs_m_thresholds_28_ce0;
wire   [15:0] threshs_m_thresholds_28_q0;
wire   [6:0] threshs_m_thresholds_39_address0;
reg    threshs_m_thresholds_39_ce0;
wire   [15:0] threshs_m_thresholds_39_q0;
wire   [6:0] threshs_m_thresholds_38_address0;
reg    threshs_m_thresholds_38_ce0;
wire   [15:0] threshs_m_thresholds_38_q0;
wire   [6:0] threshs_m_thresholds_37_address0;
reg    threshs_m_thresholds_37_ce0;
wire   [15:0] threshs_m_thresholds_37_q0;
wire   [6:0] threshs_m_thresholds_36_address0;
reg    threshs_m_thresholds_36_ce0;
wire   [15:0] threshs_m_thresholds_36_q0;
wire   [6:0] threshs_m_thresholds_27_address0;
reg    threshs_m_thresholds_27_ce0;
wire   [15:0] threshs_m_thresholds_27_q0;
wire   [6:0] threshs_m_thresholds_26_address0;
reg    threshs_m_thresholds_26_ce0;
wire   [15:0] threshs_m_thresholds_26_q0;
wire   [6:0] threshs_m_thresholds_21_address0;
reg    threshs_m_thresholds_21_ce0;
wire   [15:0] threshs_m_thresholds_21_q0;
wire   [6:0] threshs_m_thresholds_20_address0;
reg    threshs_m_thresholds_20_ce0;
wire   [15:0] threshs_m_thresholds_20_q0;
wire   [6:0] threshs_m_thresholds_19_address0;
reg    threshs_m_thresholds_19_ce0;
wire   [15:0] threshs_m_thresholds_19_q0;
wire   [6:0] threshs_m_thresholds_18_address0;
reg    threshs_m_thresholds_18_ce0;
wire   [15:0] threshs_m_thresholds_18_q0;
wire   [6:0] threshs_m_thresholds_17_address0;
reg    threshs_m_thresholds_17_ce0;
wire   [15:0] threshs_m_thresholds_17_q0;
wire   [6:0] threshs_m_thresholds_16_address0;
reg    threshs_m_thresholds_16_ce0;
wire   [15:0] threshs_m_thresholds_16_q0;
wire   [6:0] threshs_m_thresholds_15_address0;
reg    threshs_m_thresholds_15_ce0;
wire   [15:0] threshs_m_thresholds_15_q0;
wire   [6:0] threshs_m_thresholds_14_address0;
reg    threshs_m_thresholds_14_ce0;
wire   [15:0] threshs_m_thresholds_14_q0;
wire   [6:0] threshs_m_thresholds_25_address0;
reg    threshs_m_thresholds_25_ce0;
wire   [15:0] threshs_m_thresholds_25_q0;
wire   [6:0] threshs_m_thresholds_24_address0;
reg    threshs_m_thresholds_24_ce0;
wire   [15:0] threshs_m_thresholds_24_q0;
wire   [6:0] threshs_m_thresholds_23_address0;
reg    threshs_m_thresholds_23_ce0;
wire   [15:0] threshs_m_thresholds_23_q0;
wire   [6:0] threshs_m_thresholds_22_address0;
reg    threshs_m_thresholds_22_ce0;
wire   [15:0] threshs_m_thresholds_22_q0;
wire   [6:0] threshs_m_thresholds_13_address0;
reg    threshs_m_thresholds_13_ce0;
wire   [15:0] threshs_m_thresholds_13_q0;
wire   [6:0] threshs_m_thresholds_12_address0;
reg    threshs_m_thresholds_12_ce0;
wire   [15:0] threshs_m_thresholds_12_q0;
wire   [6:0] threshs_m_thresholds_7_address0;
reg    threshs_m_thresholds_7_ce0;
wire   [15:0] threshs_m_thresholds_7_q0;
wire   [6:0] threshs_m_thresholds_6_address0;
reg    threshs_m_thresholds_6_ce0;
wire   [15:0] threshs_m_thresholds_6_q0;
wire   [6:0] threshs_m_thresholds_5_address0;
reg    threshs_m_thresholds_5_ce0;
wire   [15:0] threshs_m_thresholds_5_q0;
wire   [6:0] threshs_m_thresholds_4_address0;
reg    threshs_m_thresholds_4_ce0;
wire   [15:0] threshs_m_thresholds_4_q0;
wire   [6:0] threshs_m_thresholds_3_address0;
reg    threshs_m_thresholds_3_ce0;
wire   [15:0] threshs_m_thresholds_3_q0;
wire   [6:0] threshs_m_thresholds_2_address0;
reg    threshs_m_thresholds_2_ce0;
wire   [15:0] threshs_m_thresholds_2_q0;
wire   [6:0] threshs_m_thresholds_1_address0;
reg    threshs_m_thresholds_1_ce0;
wire   [15:0] threshs_m_thresholds_1_q0;
wire   [6:0] threshs_m_thresholds_address0;
reg    threshs_m_thresholds_ce0;
wire   [15:0] threshs_m_thresholds_q0;
wire   [6:0] threshs_m_thresholds_11_address0;
reg    threshs_m_thresholds_11_ce0;
wire   [15:0] threshs_m_thresholds_11_q0;
wire   [6:0] threshs_m_thresholds_10_address0;
reg    threshs_m_thresholds_10_ce0;
wire   [15:0] threshs_m_thresholds_10_q0;
wire   [6:0] threshs_m_thresholds_9_address0;
reg    threshs_m_thresholds_9_ce0;
wire   [15:0] threshs_m_thresholds_9_q0;
wire   [6:0] threshs_m_thresholds_8_address0;
reg    threshs_m_thresholds_8_ce0;
wire   [15:0] threshs_m_thresholds_8_q0;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_1615_p2;
wire   [0:0] icmp_ln252_fu_1630_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] icmp_ln289_reg_5526;
reg   [0:0] icmp_ln289_reg_5526_pp0_iter3_reg;
reg    weight_V_V_TDATA_blk_n;
reg   [13:0] i_0_reg_1459;
reg    ap_predicate_op162_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_state6_io;
reg    ap_block_pp0_stage0_11001;
wire   [13:0] i_fu_1621_p2;
wire   [31:0] inElem_V_1_fu_1835_p66;
wire   [5:0] trunc_ln321_fu_1969_p1;
wire   [0:0] icmp_ln271_fu_2296_p2;
reg   [0:0] icmp_ln271_reg_5358;
reg   [0:0] icmp_ln271_reg_5358_pp0_iter1_reg;
wire   [3:0] wgt_M_instance_0_V_fu_2302_p1;
reg  signed [3:0] wgt_M_instance_0_V_reg_5366;
reg  signed [3:0] wgt_M_instance_1_V_reg_5371;
reg  signed [3:0] wgt_M_instance_2_V_reg_5376;
reg  signed [3:0] wgt_M_instance_3_V_reg_5381;
reg  signed [3:0] wgt_M_instance_4_V_reg_5386;
reg  signed [3:0] wgt_M_instance_5_V_reg_5391;
reg  signed [3:0] wgt_M_instance_6_V_reg_5396;
reg  signed [3:0] wgt_M_instance_7_V_reg_5401;
reg  signed [3:0] wgt_M_instance_0_V_1_reg_5406;
reg  signed [3:0] wgt_M_instance_1_V_1_reg_5411;
reg  signed [3:0] wgt_M_instance_2_V_1_reg_5416;
reg  signed [3:0] wgt_M_instance_3_V_1_reg_5421;
reg  signed [3:0] wgt_M_instance_4_V_1_reg_5426;
reg  signed [3:0] wgt_M_instance_5_V_1_reg_5431;
reg  signed [3:0] wgt_M_instance_6_V_1_reg_5436;
reg  signed [3:0] wgt_M_instance_7_V_1_reg_5441;
reg  signed [3:0] wgt_M_instance_0_V_2_reg_5446;
reg  signed [3:0] wgt_M_instance_1_V_2_reg_5451;
reg  signed [3:0] wgt_M_instance_2_V_2_reg_5456;
reg  signed [3:0] wgt_M_instance_3_V_2_reg_5461;
reg  signed [3:0] wgt_M_instance_4_V_2_reg_5466;
reg  signed [3:0] wgt_M_instance_5_V_2_reg_5471;
reg  signed [3:0] wgt_M_instance_6_V_2_reg_5476;
reg  signed [3:0] wgt_M_instance_7_V_2_reg_5481;
reg  signed [3:0] wgt_M_instance_0_V_3_reg_5486;
reg  signed [3:0] wgt_M_instance_1_V_3_reg_5491;
reg  signed [3:0] wgt_M_instance_2_V_3_reg_5496;
reg  signed [3:0] wgt_M_instance_3_V_3_reg_5501;
reg  signed [3:0] wgt_M_instance_4_V_3_reg_5506;
reg  signed [3:0] wgt_M_instance_5_V_3_reg_5511;
reg  signed [3:0] wgt_M_instance_6_V_3_reg_5516;
reg  signed [3:0] wgt_M_instance_7_V_3_reg_5521;
wire   [0:0] icmp_ln289_fu_2622_p2;
reg   [0:0] icmp_ln289_reg_5526_pp0_iter1_reg;
reg   [0:0] icmp_ln289_reg_5526_pp0_iter2_reg;
wire  signed [7:0] mul_ln1352_5_fu_2779_p2;
reg  signed [7:0] mul_ln1352_5_reg_5530;
wire   [8:0] add_ln700_1_fu_2839_p2;
reg   [8:0] add_ln700_1_reg_5535;
wire   [8:0] add_ln700_3_fu_2845_p2;
reg   [8:0] add_ln700_3_reg_5540;
wire   [8:0] add_ln700_5_fu_2857_p2;
reg   [8:0] add_ln700_5_reg_5545;
wire  signed [7:0] mul_ln1352_13_fu_2931_p2;
reg  signed [7:0] mul_ln1352_13_reg_5550;
wire   [8:0] add_ln700_9_fu_2963_p2;
reg   [8:0] add_ln700_9_reg_5555;
wire   [8:0] add_ln700_11_fu_2969_p2;
reg   [8:0] add_ln700_11_reg_5560;
wire   [8:0] add_ln700_13_fu_2981_p2;
reg   [8:0] add_ln700_13_reg_5565;
wire  signed [7:0] mul_ln1352_21_fu_3055_p2;
reg  signed [7:0] mul_ln1352_21_reg_5570;
wire   [8:0] add_ln700_17_fu_3087_p2;
reg   [8:0] add_ln700_17_reg_5575;
wire   [8:0] add_ln700_19_fu_3093_p2;
reg   [8:0] add_ln700_19_reg_5580;
wire   [8:0] add_ln700_21_fu_3105_p2;
reg   [8:0] add_ln700_21_reg_5585;
wire  signed [7:0] mul_ln1352_29_fu_3179_p2;
reg  signed [7:0] mul_ln1352_29_reg_5590;
wire   [8:0] add_ln700_25_fu_3211_p2;
reg   [8:0] add_ln700_25_reg_5595;
wire   [8:0] add_ln700_27_fu_3217_p2;
reg   [8:0] add_ln700_27_reg_5600;
wire   [8:0] add_ln700_29_fu_3229_p2;
reg   [8:0] add_ln700_29_reg_5605;
wire   [0:0] icmp_ln899_fu_3543_p2;
reg   [0:0] icmp_ln899_reg_5890;
reg   [0:0] icmp_ln899_reg_5890_pp0_iter3_reg;
wire   [0:0] icmp_ln899_1_fu_3549_p2;
reg   [0:0] icmp_ln899_1_reg_5895;
reg   [0:0] icmp_ln899_1_reg_5895_pp0_iter3_reg;
wire   [0:0] icmp_ln899_2_fu_3555_p2;
reg   [0:0] icmp_ln899_2_reg_5900;
reg   [0:0] icmp_ln899_2_reg_5900_pp0_iter3_reg;
wire   [0:0] icmp_ln899_3_fu_3561_p2;
reg   [0:0] icmp_ln899_3_reg_5905;
wire   [0:0] icmp_ln899_4_fu_3567_p2;
reg   [0:0] icmp_ln899_4_reg_5910;
wire   [0:0] icmp_ln899_5_fu_3573_p2;
reg   [0:0] icmp_ln899_5_reg_5915;
wire   [0:0] icmp_ln899_6_fu_3579_p2;
reg   [0:0] icmp_ln899_6_reg_5920;
wire   [0:0] icmp_ln899_7_fu_3585_p2;
reg   [0:0] icmp_ln899_7_reg_5925;
wire   [0:0] icmp_ln899_8_fu_3591_p2;
reg   [0:0] icmp_ln899_8_reg_5930;
wire   [0:0] icmp_ln899_9_fu_3597_p2;
reg   [0:0] icmp_ln899_9_reg_5935;
wire   [0:0] icmp_ln899_10_fu_3603_p2;
reg   [0:0] icmp_ln899_10_reg_5940;
wire   [0:0] icmp_ln899_11_fu_3609_p2;
reg   [0:0] icmp_ln899_11_reg_5945;
wire   [0:0] icmp_ln899_12_fu_3615_p2;
reg   [0:0] icmp_ln899_12_reg_5950;
wire   [0:0] icmp_ln899_13_fu_3621_p2;
reg   [0:0] icmp_ln899_13_reg_5955;
wire   [0:0] icmp_ln899_14_fu_3627_p2;
reg   [0:0] icmp_ln899_14_reg_5960;
reg   [0:0] icmp_ln899_14_reg_5960_pp0_iter3_reg;
wire   [0:0] icmp_ln899_15_fu_3633_p2;
reg   [0:0] icmp_ln899_15_reg_5965;
reg   [0:0] icmp_ln899_15_reg_5965_pp0_iter3_reg;
wire   [0:0] icmp_ln899_16_fu_3639_p2;
reg   [0:0] icmp_ln899_16_reg_5970;
reg   [0:0] icmp_ln899_16_reg_5970_pp0_iter3_reg;
wire   [0:0] icmp_ln899_17_fu_3645_p2;
reg   [0:0] icmp_ln899_17_reg_5975;
wire   [0:0] icmp_ln899_18_fu_3651_p2;
reg   [0:0] icmp_ln899_18_reg_5980;
wire   [0:0] icmp_ln899_19_fu_3657_p2;
reg   [0:0] icmp_ln899_19_reg_5985;
wire   [0:0] icmp_ln899_20_fu_3663_p2;
reg   [0:0] icmp_ln899_20_reg_5990;
wire   [0:0] icmp_ln899_21_fu_3669_p2;
reg   [0:0] icmp_ln899_21_reg_5995;
wire   [0:0] icmp_ln899_22_fu_3675_p2;
reg   [0:0] icmp_ln899_22_reg_6000;
wire   [0:0] icmp_ln899_23_fu_3681_p2;
reg   [0:0] icmp_ln899_23_reg_6005;
wire   [0:0] icmp_ln899_24_fu_3687_p2;
reg   [0:0] icmp_ln899_24_reg_6010;
wire   [0:0] icmp_ln899_25_fu_3693_p2;
reg   [0:0] icmp_ln899_25_reg_6015;
wire   [0:0] icmp_ln899_26_fu_3699_p2;
reg   [0:0] icmp_ln899_26_reg_6020;
wire   [0:0] icmp_ln899_27_fu_3705_p2;
reg   [0:0] icmp_ln899_27_reg_6025;
wire   [0:0] icmp_ln899_28_fu_3711_p2;
reg   [0:0] icmp_ln899_28_reg_6030;
reg   [0:0] icmp_ln899_28_reg_6030_pp0_iter3_reg;
wire   [0:0] icmp_ln899_29_fu_3717_p2;
reg   [0:0] icmp_ln899_29_reg_6035;
reg   [0:0] icmp_ln899_29_reg_6035_pp0_iter3_reg;
wire   [0:0] icmp_ln899_30_fu_3723_p2;
reg   [0:0] icmp_ln899_30_reg_6040;
reg   [0:0] icmp_ln899_30_reg_6040_pp0_iter3_reg;
wire   [0:0] icmp_ln899_31_fu_3729_p2;
reg   [0:0] icmp_ln899_31_reg_6045;
wire   [0:0] icmp_ln899_32_fu_3735_p2;
reg   [0:0] icmp_ln899_32_reg_6050;
wire   [0:0] icmp_ln899_33_fu_3741_p2;
reg   [0:0] icmp_ln899_33_reg_6055;
wire   [0:0] icmp_ln899_34_fu_3747_p2;
reg   [0:0] icmp_ln899_34_reg_6060;
wire   [0:0] icmp_ln899_35_fu_3753_p2;
reg   [0:0] icmp_ln899_35_reg_6065;
wire   [0:0] icmp_ln899_36_fu_3759_p2;
reg   [0:0] icmp_ln899_36_reg_6070;
wire   [0:0] icmp_ln899_37_fu_3765_p2;
reg   [0:0] icmp_ln899_37_reg_6075;
wire   [0:0] icmp_ln899_38_fu_3771_p2;
reg   [0:0] icmp_ln899_38_reg_6080;
wire   [0:0] icmp_ln899_39_fu_3777_p2;
reg   [0:0] icmp_ln899_39_reg_6085;
wire   [0:0] icmp_ln899_40_fu_3783_p2;
reg   [0:0] icmp_ln899_40_reg_6090;
wire   [0:0] icmp_ln899_41_fu_3789_p2;
reg   [0:0] icmp_ln899_41_reg_6095;
wire   [0:0] icmp_ln899_42_fu_3795_p2;
reg   [0:0] icmp_ln899_42_reg_6100;
reg   [0:0] icmp_ln899_42_reg_6100_pp0_iter3_reg;
wire   [0:0] icmp_ln899_43_fu_3801_p2;
reg   [0:0] icmp_ln899_43_reg_6105;
reg   [0:0] icmp_ln899_43_reg_6105_pp0_iter3_reg;
wire   [0:0] icmp_ln899_44_fu_3807_p2;
reg   [0:0] icmp_ln899_44_reg_6110;
reg   [0:0] icmp_ln899_44_reg_6110_pp0_iter3_reg;
wire   [0:0] icmp_ln899_45_fu_3813_p2;
reg   [0:0] icmp_ln899_45_reg_6115;
wire   [0:0] icmp_ln899_46_fu_3819_p2;
reg   [0:0] icmp_ln899_46_reg_6120;
wire   [0:0] icmp_ln899_47_fu_3825_p2;
reg   [0:0] icmp_ln899_47_reg_6125;
wire   [0:0] icmp_ln899_48_fu_3831_p2;
reg   [0:0] icmp_ln899_48_reg_6130;
wire   [0:0] icmp_ln899_49_fu_3837_p2;
reg   [0:0] icmp_ln899_49_reg_6135;
wire   [0:0] icmp_ln899_50_fu_3843_p2;
reg   [0:0] icmp_ln899_50_reg_6140;
wire   [0:0] icmp_ln899_51_fu_3849_p2;
reg   [0:0] icmp_ln899_51_reg_6145;
wire   [0:0] icmp_ln899_52_fu_3855_p2;
reg   [0:0] icmp_ln899_52_reg_6150;
wire   [0:0] icmp_ln899_53_fu_3861_p2;
reg   [0:0] icmp_ln899_53_reg_6155;
wire   [0:0] icmp_ln899_54_fu_3867_p2;
reg   [0:0] icmp_ln899_54_reg_6160;
wire   [0:0] icmp_ln899_55_fu_3873_p2;
reg   [0:0] icmp_ln899_55_reg_6165;
wire   [2:0] add_ln700_36_fu_3998_p2;
reg   [2:0] add_ln700_36_reg_6170;
wire   [2:0] add_ln700_43_fu_4046_p2;
reg   [2:0] add_ln700_43_reg_6175;
wire   [2:0] add_ln700_49_fu_4171_p2;
reg   [2:0] add_ln700_49_reg_6180;
wire   [2:0] add_ln700_56_fu_4219_p2;
reg   [2:0] add_ln700_56_reg_6185;
wire   [2:0] add_ln700_62_fu_4344_p2;
reg   [2:0] add_ln700_62_reg_6190;
wire   [2:0] add_ln700_69_fu_4392_p2;
reg   [2:0] add_ln700_69_reg_6195;
wire   [2:0] add_ln700_75_fu_4517_p2;
reg   [2:0] add_ln700_75_reg_6200;
wire   [2:0] add_ln700_82_fu_4565_p2;
reg   [2:0] add_ln700_82_reg_6205;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
wire   [31:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_1470;
reg   [31:0] ap_phi_reg_pp0_iter1_act_m_val_V_reg_1470;
wire   [63:0] zext_ln142_fu_3238_p1;
reg   [15:0] accu_V_0_0_0_fu_432;
wire   [15:0] accu_0_0_V_fu_3397_p2;
reg   [15:0] accu_V_0_1_0_fu_436;
wire   [15:0] accu_0_1_V_fu_3437_p2;
reg   [15:0] accu_V_0_2_0_fu_440;
wire   [15:0] accu_0_2_V_fu_3477_p2;
reg   [15:0] accu_V_0_3_0_fu_444;
wire   [15:0] accu_0_3_V_fu_3517_p2;
reg   [31:0] sf_1_fu_448;
wire   [31:0] sf_fu_2616_p2;
reg   [31:0] tmp_V_fu_452;
reg   [31:0] tmp_V_1_fu_456;
reg   [31:0] tmp_V_2_fu_460;
reg   [31:0] tmp_V_4_fu_464;
reg   [31:0] tmp_V_5_fu_468;
reg   [31:0] tmp_V_6_fu_472;
reg   [31:0] tmp_V_7_fu_476;
reg   [31:0] tmp_V_8_fu_480;
reg   [31:0] tmp_V_9_fu_484;
reg   [31:0] tmp_V_10_fu_488;
reg   [31:0] tmp_V_11_fu_492;
reg   [31:0] tmp_V_12_fu_496;
reg   [31:0] tmp_V_13_fu_500;
reg   [31:0] tmp_V_14_fu_504;
reg   [31:0] tmp_V_15_fu_508;
reg   [31:0] tmp_V_16_fu_512;
reg   [31:0] tmp_V_17_fu_516;
reg   [31:0] tmp_V_18_fu_520;
reg   [31:0] tmp_V_19_fu_524;
reg   [31:0] tmp_V_20_fu_528;
reg   [31:0] tmp_V_21_fu_532;
reg   [31:0] tmp_V_22_fu_536;
reg   [31:0] tmp_V_23_fu_540;
reg   [31:0] tmp_V_24_fu_544;
reg   [31:0] tmp_V_25_fu_548;
reg   [31:0] tmp_V_26_fu_552;
reg   [31:0] tmp_V_27_fu_556;
reg   [31:0] tmp_V_28_fu_560;
reg   [31:0] tmp_V_29_fu_564;
reg   [31:0] tmp_V_30_fu_568;
reg   [31:0] tmp_V_31_fu_572;
reg   [31:0] tmp_V_32_fu_576;
reg   [31:0] tmp_V_33_fu_580;
reg   [31:0] tmp_V_34_fu_584;
reg   [31:0] tmp_V_35_fu_588;
reg   [31:0] tmp_V_36_fu_592;
reg   [31:0] tmp_V_37_fu_596;
reg   [31:0] tmp_V_38_fu_600;
reg   [31:0] tmp_V_39_fu_604;
reg   [31:0] tmp_V_40_fu_608;
reg   [31:0] tmp_V_41_fu_612;
reg   [31:0] tmp_V_42_fu_616;
reg   [31:0] tmp_V_43_fu_620;
reg   [31:0] tmp_V_44_fu_624;
reg   [31:0] tmp_V_45_fu_628;
reg   [31:0] tmp_V_46_fu_632;
reg   [31:0] tmp_V_47_fu_636;
reg   [31:0] tmp_V_48_fu_640;
reg   [31:0] tmp_V_49_fu_644;
reg   [31:0] tmp_V_50_fu_648;
reg   [31:0] tmp_V_51_fu_652;
reg   [31:0] tmp_V_52_fu_656;
reg   [31:0] tmp_V_53_fu_660;
reg   [31:0] tmp_V_54_fu_664;
reg   [31:0] tmp_V_55_fu_668;
reg   [31:0] tmp_V_56_fu_672;
reg   [31:0] tmp_V_57_fu_676;
reg   [31:0] tmp_V_58_fu_680;
reg   [31:0] tmp_V_59_fu_684;
reg   [31:0] tmp_V_60_fu_688;
reg   [31:0] tmp_V_61_fu_692;
reg   [31:0] tmp_V_62_fu_696;
reg   [31:0] tmp_V_63_fu_700;
reg   [31:0] tmp_V_64_fu_704;
reg   [31:0] nf_assign_fu_708;
wire   [31:0] select_ln301_fu_3310_p3;
reg   [31:0] ap_sig_allocacmp_nf_assign_load_1;
reg    ap_block_pp0_stage0_01001;
wire   [5:0] inElem_V_1_fu_1835_p65;
wire   [3:0] trunc_ln647_fu_2633_p1;
wire  signed [3:0] mul_ln1352_fu_2644_p0;
wire  signed [7:0] sext_ln215_1_fu_2640_p1;
wire  signed [7:0] mul_ln1352_fu_2644_p2;
wire   [3:0] arg_V_read_assign_1_fu_2654_p4;
wire  signed [3:0] mul_ln1352_1_fu_2671_p0;
wire  signed [7:0] sext_ln215_3_fu_2667_p1;
wire  signed [7:0] mul_ln1352_1_fu_2671_p2;
wire   [3:0] arg_V_read_assign_2_fu_2681_p4;
wire  signed [3:0] mul_ln1352_2_fu_2698_p0;
wire  signed [7:0] sext_ln215_5_fu_2694_p1;
wire  signed [7:0] mul_ln1352_2_fu_2698_p2;
wire   [3:0] arg_V_read_assign_3_fu_2708_p4;
wire  signed [3:0] mul_ln1352_3_fu_2725_p0;
wire  signed [7:0] sext_ln215_7_fu_2721_p1;
wire  signed [7:0] mul_ln1352_3_fu_2725_p2;
wire   [3:0] arg_V_read_assign_4_fu_2735_p4;
wire  signed [3:0] mul_ln1352_4_fu_2752_p0;
wire  signed [7:0] sext_ln215_9_fu_2748_p1;
wire  signed [7:0] mul_ln1352_4_fu_2752_p2;
wire   [3:0] arg_V_read_assign_5_fu_2762_p4;
wire  signed [3:0] mul_ln1352_5_fu_2779_p0;
wire  signed [7:0] sext_ln215_11_fu_2775_p1;
wire   [3:0] arg_V_read_assign_6_fu_2785_p4;
wire  signed [3:0] mul_ln1352_6_fu_2802_p0;
wire  signed [7:0] sext_ln215_13_fu_2798_p1;
wire  signed [7:0] mul_ln1352_6_fu_2802_p2;
wire   [3:0] arg_V_read_assign_7_fu_2812_p4;
wire  signed [3:0] mul_ln1352_7_fu_2829_p0;
wire  signed [7:0] sext_ln215_15_fu_2825_p1;
wire  signed [7:0] mul_ln1352_7_fu_2829_p2;
wire  signed [8:0] sext_ln170_4_fu_2758_p1;
wire  signed [8:0] sext_ln170_5_fu_2808_p1;
wire  signed [8:0] sext_ln170_fu_2650_p1;
wire  signed [8:0] sext_ln170_3_fu_2731_p1;
wire  signed [8:0] sext_ln700_1_fu_2835_p1;
wire  signed [8:0] sext_ln170_1_fu_2677_p1;
wire  signed [8:0] sext_ln170_2_fu_2704_p1;
wire   [8:0] add_ln700_4_fu_2851_p2;
wire  signed [3:0] mul_ln1352_8_fu_2866_p0;
wire  signed [7:0] mul_ln1352_8_fu_2866_p2;
wire  signed [3:0] mul_ln1352_9_fu_2879_p0;
wire  signed [7:0] mul_ln1352_9_fu_2879_p2;
wire  signed [3:0] mul_ln1352_10_fu_2892_p0;
wire  signed [7:0] mul_ln1352_10_fu_2892_p2;
wire  signed [3:0] mul_ln1352_11_fu_2905_p0;
wire  signed [7:0] mul_ln1352_11_fu_2905_p2;
wire  signed [3:0] mul_ln1352_12_fu_2918_p0;
wire  signed [7:0] mul_ln1352_12_fu_2918_p2;
wire  signed [3:0] mul_ln1352_13_fu_2931_p0;
wire  signed [3:0] mul_ln1352_14_fu_2940_p0;
wire  signed [7:0] mul_ln1352_14_fu_2940_p2;
wire  signed [3:0] mul_ln1352_15_fu_2953_p0;
wire  signed [7:0] mul_ln1352_15_fu_2953_p2;
wire  signed [8:0] sext_ln170_10_fu_2924_p1;
wire  signed [8:0] sext_ln170_11_fu_2946_p1;
wire  signed [8:0] sext_ln170_6_fu_2872_p1;
wire  signed [8:0] sext_ln170_9_fu_2911_p1;
wire  signed [8:0] sext_ln700_7_fu_2959_p1;
wire  signed [8:0] sext_ln170_7_fu_2885_p1;
wire  signed [8:0] sext_ln170_8_fu_2898_p1;
wire   [8:0] add_ln700_12_fu_2975_p2;
wire  signed [3:0] mul_ln1352_16_fu_2990_p0;
wire  signed [7:0] mul_ln1352_16_fu_2990_p2;
wire  signed [3:0] mul_ln1352_17_fu_3003_p0;
wire  signed [7:0] mul_ln1352_17_fu_3003_p2;
wire  signed [3:0] mul_ln1352_18_fu_3016_p0;
wire  signed [7:0] mul_ln1352_18_fu_3016_p2;
wire  signed [3:0] mul_ln1352_19_fu_3029_p0;
wire  signed [7:0] mul_ln1352_19_fu_3029_p2;
wire  signed [3:0] mul_ln1352_20_fu_3042_p0;
wire  signed [7:0] mul_ln1352_20_fu_3042_p2;
wire  signed [3:0] mul_ln1352_21_fu_3055_p0;
wire  signed [3:0] mul_ln1352_22_fu_3064_p0;
wire  signed [7:0] mul_ln1352_22_fu_3064_p2;
wire  signed [3:0] mul_ln1352_23_fu_3077_p0;
wire  signed [7:0] mul_ln1352_23_fu_3077_p2;
wire  signed [8:0] sext_ln170_16_fu_3048_p1;
wire  signed [8:0] sext_ln170_17_fu_3070_p1;
wire  signed [8:0] sext_ln170_12_fu_2996_p1;
wire  signed [8:0] sext_ln170_15_fu_3035_p1;
wire  signed [8:0] sext_ln700_13_fu_3083_p1;
wire  signed [8:0] sext_ln170_13_fu_3009_p1;
wire  signed [8:0] sext_ln170_14_fu_3022_p1;
wire   [8:0] add_ln700_20_fu_3099_p2;
wire  signed [3:0] mul_ln1352_24_fu_3114_p0;
wire  signed [7:0] mul_ln1352_24_fu_3114_p2;
wire  signed [3:0] mul_ln1352_25_fu_3127_p0;
wire  signed [7:0] mul_ln1352_25_fu_3127_p2;
wire  signed [3:0] mul_ln1352_26_fu_3140_p0;
wire  signed [7:0] mul_ln1352_26_fu_3140_p2;
wire  signed [3:0] mul_ln1352_27_fu_3153_p0;
wire  signed [7:0] mul_ln1352_27_fu_3153_p2;
wire  signed [3:0] mul_ln1352_28_fu_3166_p0;
wire  signed [7:0] mul_ln1352_28_fu_3166_p2;
wire  signed [3:0] mul_ln1352_29_fu_3179_p0;
wire  signed [3:0] mul_ln1352_30_fu_3188_p0;
wire  signed [7:0] mul_ln1352_30_fu_3188_p2;
wire  signed [3:0] mul_ln1352_31_fu_3201_p0;
wire  signed [7:0] mul_ln1352_31_fu_3201_p2;
wire  signed [8:0] sext_ln170_22_fu_3172_p1;
wire  signed [8:0] sext_ln170_23_fu_3194_p1;
wire  signed [8:0] sext_ln170_18_fu_3120_p1;
wire  signed [8:0] sext_ln170_21_fu_3159_p1;
wire  signed [8:0] sext_ln700_19_fu_3207_p1;
wire  signed [8:0] sext_ln170_19_fu_3133_p1;
wire  signed [8:0] sext_ln170_20_fu_3146_p1;
wire   [8:0] add_ln700_28_fu_3223_p2;
wire   [31:0] nf_fu_3298_p2;
wire   [0:0] icmp_ln301_fu_3304_p2;
wire  signed [15:0] sext_ln700_fu_3363_p1;
wire   [15:0] select_ln271_3_fu_3356_p3;
wire   [15:0] add_ln700_fu_3366_p2;
wire  signed [15:0] sext_ln700_2_fu_3372_p1;
wire  signed [9:0] sext_ln700_3_fu_3381_p1;
wire  signed [9:0] sext_ln700_4_fu_3384_p1;
wire   [9:0] add_ln700_6_fu_3387_p2;
wire   [15:0] add_ln700_2_fu_3375_p2;
wire  signed [15:0] sext_ln700_5_fu_3393_p1;
wire  signed [15:0] sext_ln700_6_fu_3403_p1;
wire   [15:0] select_ln271_2_fu_3349_p3;
wire   [15:0] add_ln700_8_fu_3406_p2;
wire  signed [15:0] sext_ln700_8_fu_3412_p1;
wire  signed [9:0] sext_ln700_9_fu_3421_p1;
wire  signed [9:0] sext_ln700_10_fu_3424_p1;
wire   [9:0] add_ln700_14_fu_3427_p2;
wire   [15:0] add_ln700_10_fu_3415_p2;
wire  signed [15:0] sext_ln700_11_fu_3433_p1;
wire  signed [15:0] sext_ln700_12_fu_3443_p1;
wire   [15:0] select_ln271_1_fu_3342_p3;
wire   [15:0] add_ln700_16_fu_3446_p2;
wire  signed [15:0] sext_ln700_14_fu_3452_p1;
wire  signed [9:0] sext_ln700_15_fu_3461_p1;
wire  signed [9:0] sext_ln700_16_fu_3464_p1;
wire   [9:0] add_ln700_22_fu_3467_p2;
wire   [15:0] add_ln700_18_fu_3455_p2;
wire  signed [15:0] sext_ln700_17_fu_3473_p1;
wire  signed [15:0] sext_ln700_18_fu_3483_p1;
wire   [15:0] select_ln271_fu_3335_p3;
wire   [15:0] add_ln700_24_fu_3486_p2;
wire  signed [15:0] sext_ln700_20_fu_3492_p1;
wire  signed [9:0] sext_ln700_21_fu_3501_p1;
wire  signed [9:0] sext_ln700_22_fu_3504_p1;
wire   [9:0] add_ln700_30_fu_3507_p2;
wire   [15:0] add_ln700_26_fu_3495_p2;
wire  signed [15:0] sext_ln700_23_fu_3513_p1;
wire   [0:0] xor_ln899_3_fu_3879_p2;
wire   [0:0] xor_ln899_4_fu_3888_p2;
wire   [0:0] xor_ln899_5_fu_3897_p2;
wire   [0:0] xor_ln899_6_fu_3906_p2;
wire   [0:0] xor_ln899_7_fu_3915_p2;
wire   [0:0] xor_ln899_8_fu_3924_p2;
wire   [0:0] xor_ln899_9_fu_3933_p2;
wire   [0:0] xor_ln899_10_fu_3942_p2;
wire   [0:0] xor_ln899_11_fu_3951_p2;
wire   [0:0] xor_ln899_12_fu_3960_p2;
wire   [0:0] xor_ln899_13_fu_3969_p2;
wire   [1:0] zext_ln142_3_fu_3884_p1;
wire   [1:0] zext_ln142_4_fu_3893_p1;
wire   [1:0] add_ln700_34_fu_3978_p2;
wire   [1:0] zext_ln142_5_fu_3902_p1;
wire   [1:0] zext_ln142_6_fu_3911_p1;
wire   [1:0] add_ln700_35_fu_3988_p2;
wire   [2:0] zext_ln700_3_fu_3994_p1;
wire   [2:0] zext_ln700_2_fu_3984_p1;
wire   [1:0] zext_ln142_8_fu_3929_p1;
wire   [1:0] zext_ln142_9_fu_3938_p1;
wire   [1:0] add_ln700_38_fu_4004_p2;
wire   [1:0] zext_ln142_7_fu_3920_p1;
wire   [1:0] add_ln700_39_fu_4010_p2;
wire   [1:0] zext_ln142_10_fu_3947_p1;
wire   [1:0] zext_ln142_11_fu_3956_p1;
wire   [1:0] add_ln700_40_fu_4020_p2;
wire   [1:0] zext_ln142_12_fu_3965_p1;
wire   [1:0] zext_ln700_fu_3974_p1;
wire   [1:0] add_ln700_41_fu_4030_p2;
wire   [2:0] zext_ln700_7_fu_4036_p1;
wire   [2:0] zext_ln700_6_fu_4026_p1;
wire   [2:0] add_ln700_42_fu_4040_p2;
wire   [2:0] zext_ln700_5_fu_4016_p1;
wire   [0:0] xor_ln899_17_fu_4052_p2;
wire   [0:0] xor_ln899_18_fu_4061_p2;
wire   [0:0] xor_ln899_19_fu_4070_p2;
wire   [0:0] xor_ln899_20_fu_4079_p2;
wire   [0:0] xor_ln899_21_fu_4088_p2;
wire   [0:0] xor_ln899_22_fu_4097_p2;
wire   [0:0] xor_ln899_23_fu_4106_p2;
wire   [0:0] xor_ln899_24_fu_4115_p2;
wire   [0:0] xor_ln899_25_fu_4124_p2;
wire   [0:0] xor_ln899_26_fu_4133_p2;
wire   [0:0] xor_ln899_27_fu_4142_p2;
wire   [1:0] zext_ln142_15_fu_4057_p1;
wire   [1:0] zext_ln142_16_fu_4066_p1;
wire   [1:0] add_ln700_47_fu_4151_p2;
wire   [1:0] zext_ln142_17_fu_4075_p1;
wire   [1:0] zext_ln142_18_fu_4084_p1;
wire   [1:0] add_ln700_48_fu_4161_p2;
wire   [2:0] zext_ln700_12_fu_4167_p1;
wire   [2:0] zext_ln700_11_fu_4157_p1;
wire   [1:0] zext_ln142_20_fu_4102_p1;
wire   [1:0] zext_ln142_21_fu_4111_p1;
wire   [1:0] add_ln700_51_fu_4177_p2;
wire   [1:0] zext_ln142_19_fu_4093_p1;
wire   [1:0] add_ln700_52_fu_4183_p2;
wire   [1:0] zext_ln142_22_fu_4120_p1;
wire   [1:0] zext_ln142_23_fu_4129_p1;
wire   [1:0] add_ln700_53_fu_4193_p2;
wire   [1:0] zext_ln142_24_fu_4138_p1;
wire   [1:0] zext_ln700_9_fu_4147_p1;
wire   [1:0] add_ln700_54_fu_4203_p2;
wire   [2:0] zext_ln700_16_fu_4209_p1;
wire   [2:0] zext_ln700_15_fu_4199_p1;
wire   [2:0] add_ln700_55_fu_4213_p2;
wire   [2:0] zext_ln700_14_fu_4189_p1;
wire   [0:0] xor_ln899_31_fu_4225_p2;
wire   [0:0] xor_ln899_32_fu_4234_p2;
wire   [0:0] xor_ln899_33_fu_4243_p2;
wire   [0:0] xor_ln899_34_fu_4252_p2;
wire   [0:0] xor_ln899_35_fu_4261_p2;
wire   [0:0] xor_ln899_36_fu_4270_p2;
wire   [0:0] xor_ln899_37_fu_4279_p2;
wire   [0:0] xor_ln899_38_fu_4288_p2;
wire   [0:0] xor_ln899_39_fu_4297_p2;
wire   [0:0] xor_ln899_40_fu_4306_p2;
wire   [0:0] xor_ln899_41_fu_4315_p2;
wire   [1:0] zext_ln142_27_fu_4230_p1;
wire   [1:0] zext_ln142_28_fu_4239_p1;
wire   [1:0] add_ln700_60_fu_4324_p2;
wire   [1:0] zext_ln142_29_fu_4248_p1;
wire   [1:0] zext_ln142_30_fu_4257_p1;
wire   [1:0] add_ln700_61_fu_4334_p2;
wire   [2:0] zext_ln700_21_fu_4340_p1;
wire   [2:0] zext_ln700_20_fu_4330_p1;
wire   [1:0] zext_ln142_32_fu_4275_p1;
wire   [1:0] zext_ln142_33_fu_4284_p1;
wire   [1:0] add_ln700_64_fu_4350_p2;
wire   [1:0] zext_ln142_31_fu_4266_p1;
wire   [1:0] add_ln700_65_fu_4356_p2;
wire   [1:0] zext_ln142_34_fu_4293_p1;
wire   [1:0] zext_ln142_35_fu_4302_p1;
wire   [1:0] add_ln700_66_fu_4366_p2;
wire   [1:0] zext_ln142_36_fu_4311_p1;
wire   [1:0] zext_ln700_18_fu_4320_p1;
wire   [1:0] add_ln700_67_fu_4376_p2;
wire   [2:0] zext_ln700_25_fu_4382_p1;
wire   [2:0] zext_ln700_24_fu_4372_p1;
wire   [2:0] add_ln700_68_fu_4386_p2;
wire   [2:0] zext_ln700_23_fu_4362_p1;
wire   [0:0] xor_ln899_45_fu_4398_p2;
wire   [0:0] xor_ln899_46_fu_4407_p2;
wire   [0:0] xor_ln899_47_fu_4416_p2;
wire   [0:0] xor_ln899_48_fu_4425_p2;
wire   [0:0] xor_ln899_49_fu_4434_p2;
wire   [0:0] xor_ln899_50_fu_4443_p2;
wire   [0:0] xor_ln899_51_fu_4452_p2;
wire   [0:0] xor_ln899_52_fu_4461_p2;
wire   [0:0] xor_ln899_53_fu_4470_p2;
wire   [0:0] xor_ln899_54_fu_4479_p2;
wire   [0:0] xor_ln899_55_fu_4488_p2;
wire   [1:0] zext_ln142_39_fu_4403_p1;
wire   [1:0] zext_ln142_40_fu_4412_p1;
wire   [1:0] add_ln700_73_fu_4497_p2;
wire   [1:0] zext_ln142_41_fu_4421_p1;
wire   [1:0] zext_ln142_42_fu_4430_p1;
wire   [1:0] add_ln700_74_fu_4507_p2;
wire   [2:0] zext_ln700_30_fu_4513_p1;
wire   [2:0] zext_ln700_29_fu_4503_p1;
wire   [1:0] zext_ln142_44_fu_4448_p1;
wire   [1:0] zext_ln142_45_fu_4457_p1;
wire   [1:0] add_ln700_77_fu_4523_p2;
wire   [1:0] zext_ln142_43_fu_4439_p1;
wire   [1:0] add_ln700_78_fu_4529_p2;
wire   [1:0] zext_ln142_46_fu_4466_p1;
wire   [1:0] zext_ln142_47_fu_4475_p1;
wire   [1:0] add_ln700_79_fu_4539_p2;
wire   [1:0] zext_ln142_48_fu_4484_p1;
wire   [1:0] zext_ln700_27_fu_4493_p1;
wire   [1:0] add_ln700_80_fu_4549_p2;
wire   [2:0] zext_ln700_34_fu_4555_p1;
wire   [2:0] zext_ln700_33_fu_4545_p1;
wire   [2:0] add_ln700_81_fu_4559_p2;
wire   [2:0] zext_ln700_32_fu_4535_p1;
wire   [0:0] xor_ln899_fu_4571_p2;
wire   [0:0] xor_ln899_1_fu_4584_p2;
wire   [0:0] xor_ln899_2_fu_4593_p2;
wire   [1:0] zext_ln142_1_fu_4589_p1;
wire   [1:0] zext_ln142_2_fu_4598_p1;
wire   [1:0] add_ln700_32_fu_4602_p2;
wire   [3:0] zext_ln700_1_fu_4608_p1;
wire   [3:0] select_ln700_fu_4576_p3;
wire   [3:0] zext_ln700_4_fu_4618_p1;
wire   [3:0] add_ln700_33_fu_4612_p2;
wire   [3:0] zext_ln700_8_fu_4627_p1;
wire   [3:0] add_ln700_37_fu_4621_p2;
wire   [0:0] xor_ln899_14_fu_4636_p2;
wire   [0:0] xor_ln899_15_fu_4649_p2;
wire   [0:0] xor_ln899_16_fu_4658_p2;
wire   [1:0] zext_ln142_13_fu_4654_p1;
wire   [1:0] zext_ln142_14_fu_4663_p1;
wire   [1:0] add_ln700_45_fu_4667_p2;
wire   [3:0] zext_ln700_10_fu_4673_p1;
wire   [3:0] select_ln700_1_fu_4641_p3;
wire   [3:0] zext_ln700_13_fu_4683_p1;
wire   [3:0] add_ln700_46_fu_4677_p2;
wire   [3:0] zext_ln700_17_fu_4692_p1;
wire   [3:0] add_ln700_50_fu_4686_p2;
wire   [0:0] xor_ln899_28_fu_4701_p2;
wire   [0:0] xor_ln899_29_fu_4714_p2;
wire   [0:0] xor_ln899_30_fu_4723_p2;
wire   [1:0] zext_ln142_25_fu_4719_p1;
wire   [1:0] zext_ln142_26_fu_4728_p1;
wire   [1:0] add_ln700_58_fu_4732_p2;
wire   [3:0] zext_ln700_19_fu_4738_p1;
wire   [3:0] select_ln700_2_fu_4706_p3;
wire   [3:0] zext_ln700_22_fu_4748_p1;
wire   [3:0] add_ln700_59_fu_4742_p2;
wire   [3:0] zext_ln700_26_fu_4757_p1;
wire   [3:0] add_ln700_63_fu_4751_p2;
wire   [0:0] xor_ln899_42_fu_4766_p2;
wire   [0:0] xor_ln899_43_fu_4779_p2;
wire   [0:0] xor_ln899_44_fu_4788_p2;
wire   [1:0] zext_ln142_37_fu_4784_p1;
wire   [1:0] zext_ln142_38_fu_4793_p1;
wire   [1:0] add_ln700_71_fu_4797_p2;
wire   [3:0] zext_ln700_28_fu_4803_p1;
wire   [3:0] select_ln700_3_fu_4771_p3;
wire   [3:0] zext_ln700_31_fu_4813_p1;
wire   [3:0] add_ln700_72_fu_4807_p2;
wire   [3:0] zext_ln700_35_fu_4822_p1;
wire   [3:0] add_ln700_76_fu_4816_p2;
wire   [3:0] add_ln700_83_fu_4825_p2;
wire   [3:0] add_ln700_70_fu_4760_p2;
wire   [3:0] add_ln700_57_fu_4695_p2;
wire   [3:0] add_ln700_44_fu_4630_p2;
wire    ap_CS_fsm_state7;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

StreamingFCLayer_Batch_4_Matrix_Vector_Actbkb #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_55_address0),
    .ce0(threshs_m_thresholds_55_ce0),
    .q0(threshs_m_thresholds_55_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Actcud #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_54_address0),
    .ce0(threshs_m_thresholds_54_ce0),
    .q0(threshs_m_thresholds_54_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_49_address0),
    .ce0(threshs_m_thresholds_49_ce0),
    .q0(threshs_m_thresholds_49_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActeOg #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_48_address0),
    .ce0(threshs_m_thresholds_48_ce0),
    .q0(threshs_m_thresholds_48_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActfYi #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_47_address0),
    .ce0(threshs_m_thresholds_47_ce0),
    .q0(threshs_m_thresholds_47_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Actg8j #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_46_address0),
    .ce0(threshs_m_thresholds_46_ce0),
    .q0(threshs_m_thresholds_46_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Acthbi #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_45_address0),
    .ce0(threshs_m_thresholds_45_ce0),
    .q0(threshs_m_thresholds_45_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Actibs #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_44_address0),
    .ce0(threshs_m_thresholds_44_ce0),
    .q0(threshs_m_thresholds_44_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActjbC #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_43_address0),
    .ce0(threshs_m_thresholds_43_ce0),
    .q0(threshs_m_thresholds_43_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActkbM #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_42_address0),
    .ce0(threshs_m_thresholds_42_ce0),
    .q0(threshs_m_thresholds_42_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActlbW #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_53_address0),
    .ce0(threshs_m_thresholds_53_ce0),
    .q0(threshs_m_thresholds_53_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Actmb6 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_52_address0),
    .ce0(threshs_m_thresholds_52_ce0),
    .q0(threshs_m_thresholds_52_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Actncg #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_51_address0),
    .ce0(threshs_m_thresholds_51_ce0),
    .q0(threshs_m_thresholds_51_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Actocq #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_50_address0),
    .ce0(threshs_m_thresholds_50_ce0),
    .q0(threshs_m_thresholds_50_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActpcA #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_41_address0),
    .ce0(threshs_m_thresholds_41_ce0),
    .q0(threshs_m_thresholds_41_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActqcK #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_40_address0),
    .ce0(threshs_m_thresholds_40_ce0),
    .q0(threshs_m_thresholds_40_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActrcU #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_35_address0),
    .ce0(threshs_m_thresholds_35_ce0),
    .q0(threshs_m_thresholds_35_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Actsc4 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_34_address0),
    .ce0(threshs_m_thresholds_34_ce0),
    .q0(threshs_m_thresholds_34_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Acttde #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_33_address0),
    .ce0(threshs_m_thresholds_33_ce0),
    .q0(threshs_m_thresholds_33_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Actudo #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_32_address0),
    .ce0(threshs_m_thresholds_32_ce0),
    .q0(threshs_m_thresholds_32_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Actvdy #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_31_address0),
    .ce0(threshs_m_thresholds_31_ce0),
    .q0(threshs_m_thresholds_31_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActwdI #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_30_address0),
    .ce0(threshs_m_thresholds_30_ce0),
    .q0(threshs_m_thresholds_30_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActxdS #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_29_address0),
    .ce0(threshs_m_thresholds_29_ce0),
    .q0(threshs_m_thresholds_29_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Actyd2 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_28_address0),
    .ce0(threshs_m_thresholds_28_ce0),
    .q0(threshs_m_thresholds_28_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Actzec #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_39_address0),
    .ce0(threshs_m_thresholds_39_ce0),
    .q0(threshs_m_thresholds_39_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActAem #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_38_address0),
    .ce0(threshs_m_thresholds_38_ce0),
    .q0(threshs_m_thresholds_38_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActBew #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_37_address0),
    .ce0(threshs_m_thresholds_37_ce0),
    .q0(threshs_m_thresholds_37_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActCeG #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_36_address0),
    .ce0(threshs_m_thresholds_36_ce0),
    .q0(threshs_m_thresholds_36_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActDeQ #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_27_address0),
    .ce0(threshs_m_thresholds_27_ce0),
    .q0(threshs_m_thresholds_27_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActEe0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_26_address0),
    .ce0(threshs_m_thresholds_26_ce0),
    .q0(threshs_m_thresholds_26_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActFfa #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_21_address0),
    .ce0(threshs_m_thresholds_21_ce0),
    .q0(threshs_m_thresholds_21_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActGfk #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_20_address0),
    .ce0(threshs_m_thresholds_20_ce0),
    .q0(threshs_m_thresholds_20_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActHfu #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_19_address0),
    .ce0(threshs_m_thresholds_19_ce0),
    .q0(threshs_m_thresholds_19_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActIfE #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_18_address0),
    .ce0(threshs_m_thresholds_18_ce0),
    .q0(threshs_m_thresholds_18_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActJfO #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_17_address0),
    .ce0(threshs_m_thresholds_17_ce0),
    .q0(threshs_m_thresholds_17_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActKfY #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_16_address0),
    .ce0(threshs_m_thresholds_16_ce0),
    .q0(threshs_m_thresholds_16_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActLf8 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_15_address0),
    .ce0(threshs_m_thresholds_15_ce0),
    .q0(threshs_m_thresholds_15_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActMgi #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_14_address0),
    .ce0(threshs_m_thresholds_14_ce0),
    .q0(threshs_m_thresholds_14_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActNgs #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_25_address0),
    .ce0(threshs_m_thresholds_25_ce0),
    .q0(threshs_m_thresholds_25_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActOgC #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_24_address0),
    .ce0(threshs_m_thresholds_24_ce0),
    .q0(threshs_m_thresholds_24_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActPgM #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_23_address0),
    .ce0(threshs_m_thresholds_23_ce0),
    .q0(threshs_m_thresholds_23_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActQgW #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_22_address0),
    .ce0(threshs_m_thresholds_22_ce0),
    .q0(threshs_m_thresholds_22_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActRg6 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_13_address0),
    .ce0(threshs_m_thresholds_13_ce0),
    .q0(threshs_m_thresholds_13_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActShg #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_12_address0),
    .ce0(threshs_m_thresholds_12_ce0),
    .q0(threshs_m_thresholds_12_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActThq #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_7_address0),
    .ce0(threshs_m_thresholds_7_ce0),
    .q0(threshs_m_thresholds_7_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActUhA #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_6_address0),
    .ce0(threshs_m_thresholds_6_ce0),
    .q0(threshs_m_thresholds_6_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActVhK #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_5_address0),
    .ce0(threshs_m_thresholds_5_ce0),
    .q0(threshs_m_thresholds_5_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActWhU #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_4_address0),
    .ce0(threshs_m_thresholds_4_ce0),
    .q0(threshs_m_thresholds_4_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActXh4 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_3_address0),
    .ce0(threshs_m_thresholds_3_ce0),
    .q0(threshs_m_thresholds_3_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActYie #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_2_address0),
    .ce0(threshs_m_thresholds_2_ce0),
    .q0(threshs_m_thresholds_2_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_ActZio #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_1_address0),
    .ce0(threshs_m_thresholds_1_ce0),
    .q0(threshs_m_thresholds_1_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Act0iy #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_address0),
    .ce0(threshs_m_thresholds_ce0),
    .q0(threshs_m_thresholds_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Act1iI #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_11_address0),
    .ce0(threshs_m_thresholds_11_ce0),
    .q0(threshs_m_thresholds_11_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Act2iS #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_10_address0),
    .ce0(threshs_m_thresholds_10_ce0),
    .q0(threshs_m_thresholds_10_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Act3i2 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_9_address0),
    .ce0(threshs_m_thresholds_9_ce0),
    .q0(threshs_m_thresholds_9_q0)
);

StreamingFCLayer_Batch_4_Matrix_Vector_Act4jc #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
threshs_m_thresholds_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_8_address0),
    .ce0(threshs_m_thresholds_8_ce0),
    .q0(threshs_m_thresholds_8_q0)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_5jm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
StreamingFCLayer_5jm_U1(
    .din0(tmp_V_fu_452),
    .din1(tmp_V_1_fu_456),
    .din2(tmp_V_2_fu_460),
    .din3(tmp_V_4_fu_464),
    .din4(tmp_V_5_fu_468),
    .din5(tmp_V_6_fu_472),
    .din6(tmp_V_7_fu_476),
    .din7(tmp_V_8_fu_480),
    .din8(tmp_V_9_fu_484),
    .din9(tmp_V_10_fu_488),
    .din10(tmp_V_11_fu_492),
    .din11(tmp_V_12_fu_496),
    .din12(tmp_V_13_fu_500),
    .din13(tmp_V_14_fu_504),
    .din14(tmp_V_15_fu_508),
    .din15(tmp_V_16_fu_512),
    .din16(tmp_V_17_fu_516),
    .din17(tmp_V_18_fu_520),
    .din18(tmp_V_19_fu_524),
    .din19(tmp_V_20_fu_528),
    .din20(tmp_V_21_fu_532),
    .din21(tmp_V_22_fu_536),
    .din22(tmp_V_23_fu_540),
    .din23(tmp_V_24_fu_544),
    .din24(tmp_V_25_fu_548),
    .din25(tmp_V_26_fu_552),
    .din26(tmp_V_27_fu_556),
    .din27(tmp_V_28_fu_560),
    .din28(tmp_V_29_fu_564),
    .din29(tmp_V_30_fu_568),
    .din30(tmp_V_31_fu_572),
    .din31(tmp_V_32_fu_576),
    .din32(tmp_V_33_fu_580),
    .din33(tmp_V_34_fu_584),
    .din34(tmp_V_35_fu_588),
    .din35(tmp_V_36_fu_592),
    .din36(tmp_V_37_fu_596),
    .din37(tmp_V_38_fu_600),
    .din38(tmp_V_39_fu_604),
    .din39(tmp_V_40_fu_608),
    .din40(tmp_V_41_fu_612),
    .din41(tmp_V_42_fu_616),
    .din42(tmp_V_43_fu_620),
    .din43(tmp_V_44_fu_624),
    .din44(tmp_V_45_fu_628),
    .din45(tmp_V_46_fu_632),
    .din46(tmp_V_47_fu_636),
    .din47(tmp_V_48_fu_640),
    .din48(tmp_V_49_fu_644),
    .din49(tmp_V_50_fu_648),
    .din50(tmp_V_51_fu_652),
    .din51(tmp_V_52_fu_656),
    .din52(tmp_V_53_fu_660),
    .din53(tmp_V_54_fu_664),
    .din54(tmp_V_55_fu_668),
    .din55(tmp_V_56_fu_672),
    .din56(tmp_V_57_fu_676),
    .din57(tmp_V_58_fu_680),
    .din58(tmp_V_59_fu_684),
    .din59(tmp_V_60_fu_688),
    .din60(tmp_V_61_fu_692),
    .din61(tmp_V_62_fu_696),
    .din62(tmp_V_63_fu_700),
    .din63(tmp_V_64_fu_704),
    .din64(inElem_V_1_fu_1835_p65),
    .dout(inElem_V_1_fu_1835_p66)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U2(
    .din0(mul_ln1352_fu_2644_p0),
    .din1(wgt_M_instance_0_V_reg_5366),
    .dout(mul_ln1352_fu_2644_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U3(
    .din0(mul_ln1352_1_fu_2671_p0),
    .din1(wgt_M_instance_1_V_reg_5371),
    .dout(mul_ln1352_1_fu_2671_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U4(
    .din0(mul_ln1352_2_fu_2698_p0),
    .din1(wgt_M_instance_2_V_reg_5376),
    .dout(mul_ln1352_2_fu_2698_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U5(
    .din0(mul_ln1352_3_fu_2725_p0),
    .din1(wgt_M_instance_3_V_reg_5381),
    .dout(mul_ln1352_3_fu_2725_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U6(
    .din0(mul_ln1352_4_fu_2752_p0),
    .din1(wgt_M_instance_4_V_reg_5386),
    .dout(mul_ln1352_4_fu_2752_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U7(
    .din0(mul_ln1352_5_fu_2779_p0),
    .din1(wgt_M_instance_5_V_reg_5391),
    .dout(mul_ln1352_5_fu_2779_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U8(
    .din0(mul_ln1352_6_fu_2802_p0),
    .din1(wgt_M_instance_6_V_reg_5396),
    .dout(mul_ln1352_6_fu_2802_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U9(
    .din0(mul_ln1352_7_fu_2829_p0),
    .din1(wgt_M_instance_7_V_reg_5401),
    .dout(mul_ln1352_7_fu_2829_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U10(
    .din0(mul_ln1352_8_fu_2866_p0),
    .din1(wgt_M_instance_0_V_1_reg_5406),
    .dout(mul_ln1352_8_fu_2866_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U11(
    .din0(mul_ln1352_9_fu_2879_p0),
    .din1(wgt_M_instance_1_V_1_reg_5411),
    .dout(mul_ln1352_9_fu_2879_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U12(
    .din0(mul_ln1352_10_fu_2892_p0),
    .din1(wgt_M_instance_2_V_1_reg_5416),
    .dout(mul_ln1352_10_fu_2892_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U13(
    .din0(mul_ln1352_11_fu_2905_p0),
    .din1(wgt_M_instance_3_V_1_reg_5421),
    .dout(mul_ln1352_11_fu_2905_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U14(
    .din0(mul_ln1352_12_fu_2918_p0),
    .din1(wgt_M_instance_4_V_1_reg_5426),
    .dout(mul_ln1352_12_fu_2918_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U15(
    .din0(mul_ln1352_13_fu_2931_p0),
    .din1(wgt_M_instance_5_V_1_reg_5431),
    .dout(mul_ln1352_13_fu_2931_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U16(
    .din0(mul_ln1352_14_fu_2940_p0),
    .din1(wgt_M_instance_6_V_1_reg_5436),
    .dout(mul_ln1352_14_fu_2940_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U17(
    .din0(mul_ln1352_15_fu_2953_p0),
    .din1(wgt_M_instance_7_V_1_reg_5441),
    .dout(mul_ln1352_15_fu_2953_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U18(
    .din0(mul_ln1352_16_fu_2990_p0),
    .din1(wgt_M_instance_0_V_2_reg_5446),
    .dout(mul_ln1352_16_fu_2990_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U19(
    .din0(mul_ln1352_17_fu_3003_p0),
    .din1(wgt_M_instance_1_V_2_reg_5451),
    .dout(mul_ln1352_17_fu_3003_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U20(
    .din0(mul_ln1352_18_fu_3016_p0),
    .din1(wgt_M_instance_2_V_2_reg_5456),
    .dout(mul_ln1352_18_fu_3016_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U21(
    .din0(mul_ln1352_19_fu_3029_p0),
    .din1(wgt_M_instance_3_V_2_reg_5461),
    .dout(mul_ln1352_19_fu_3029_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U22(
    .din0(mul_ln1352_20_fu_3042_p0),
    .din1(wgt_M_instance_4_V_2_reg_5466),
    .dout(mul_ln1352_20_fu_3042_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U23(
    .din0(mul_ln1352_21_fu_3055_p0),
    .din1(wgt_M_instance_5_V_2_reg_5471),
    .dout(mul_ln1352_21_fu_3055_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U24(
    .din0(mul_ln1352_22_fu_3064_p0),
    .din1(wgt_M_instance_6_V_2_reg_5476),
    .dout(mul_ln1352_22_fu_3064_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U25(
    .din0(mul_ln1352_23_fu_3077_p0),
    .din1(wgt_M_instance_7_V_2_reg_5481),
    .dout(mul_ln1352_23_fu_3077_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U26(
    .din0(mul_ln1352_24_fu_3114_p0),
    .din1(wgt_M_instance_0_V_3_reg_5486),
    .dout(mul_ln1352_24_fu_3114_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U27(
    .din0(mul_ln1352_25_fu_3127_p0),
    .din1(wgt_M_instance_1_V_3_reg_5491),
    .dout(mul_ln1352_25_fu_3127_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U28(
    .din0(mul_ln1352_26_fu_3140_p0),
    .din1(wgt_M_instance_2_V_3_reg_5496),
    .dout(mul_ln1352_26_fu_3140_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U29(
    .din0(mul_ln1352_27_fu_3153_p0),
    .din1(wgt_M_instance_3_V_3_reg_5501),
    .dout(mul_ln1352_27_fu_3153_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U30(
    .din0(mul_ln1352_28_fu_3166_p0),
    .din1(wgt_M_instance_4_V_3_reg_5506),
    .dout(mul_ln1352_28_fu_3166_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U31(
    .din0(mul_ln1352_29_fu_3179_p0),
    .din1(wgt_M_instance_5_V_3_reg_5511),
    .dout(mul_ln1352_29_fu_3179_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U32(
    .din0(mul_ln1352_30_fu_3188_p0),
    .din1(wgt_M_instance_6_V_3_reg_5516),
    .dout(mul_ln1352_30_fu_3188_p2)
);

StreamingFCLayer_Batch_4_StreamingFCLayer_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_6jw_U33(
    .din0(mul_ln1352_31_fu_3201_p0),
    .din1(wgt_M_instance_7_V_3_reg_5521),
    .dout(mul_ln1352_31_fu_3201_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd0) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_1470 <= inElem_V_1_fu_1835_p66;
    end else if ((((trunc_ln321_fu_1969_p1 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1969_p1 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_1470 <= in_V_V_TDATA;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_1470 <= ap_phi_reg_pp0_iter0_act_m_val_V_reg_1470;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_1459 <= i_fu_1621_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1459 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_5526 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nf_assign_fu_708 <= select_ln301_fu_3310_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_708 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_2622_p2 == 1'd0) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_1_fu_448 <= sf_fu_2616_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_2622_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_448 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        accu_V_0_0_0_fu_432 <= accu_0_0_V_fu_3397_p2;
        accu_V_0_1_0_fu_436 <= accu_0_1_V_fu_3437_p2;
        accu_V_0_2_0_fu_440 <= accu_0_2_V_fu_3477_p2;
        accu_V_0_3_0_fu_444 <= accu_0_3_V_fu_3517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln700_11_reg_5560 <= add_ln700_11_fu_2969_p2;
        add_ln700_13_reg_5565 <= add_ln700_13_fu_2981_p2;
        add_ln700_17_reg_5575 <= add_ln700_17_fu_3087_p2;
        add_ln700_19_reg_5580 <= add_ln700_19_fu_3093_p2;
        add_ln700_1_reg_5535 <= add_ln700_1_fu_2839_p2;
        add_ln700_21_reg_5585 <= add_ln700_21_fu_3105_p2;
        add_ln700_25_reg_5595 <= add_ln700_25_fu_3211_p2;
        add_ln700_27_reg_5600 <= add_ln700_27_fu_3217_p2;
        add_ln700_29_reg_5605 <= add_ln700_29_fu_3229_p2;
        add_ln700_3_reg_5540 <= add_ln700_3_fu_2845_p2;
        add_ln700_5_reg_5545 <= add_ln700_5_fu_2857_p2;
        add_ln700_9_reg_5555 <= add_ln700_9_fu_2963_p2;
        icmp_ln271_reg_5358_pp0_iter1_reg <= icmp_ln271_reg_5358;
        icmp_ln289_reg_5526_pp0_iter1_reg <= icmp_ln289_reg_5526;
        mul_ln1352_13_reg_5550 <= mul_ln1352_13_fu_2931_p2;
        mul_ln1352_21_reg_5570 <= mul_ln1352_21_fu_3055_p2;
        mul_ln1352_29_reg_5590 <= mul_ln1352_29_fu_3179_p2;
        mul_ln1352_5_reg_5530 <= mul_ln1352_5_fu_2779_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_5526_pp0_iter2_reg == 1'd1))) begin
        add_ln700_36_reg_6170 <= add_ln700_36_fu_3998_p2;
        add_ln700_43_reg_6175 <= add_ln700_43_fu_4046_p2;
        add_ln700_49_reg_6180 <= add_ln700_49_fu_4171_p2;
        add_ln700_56_reg_6185 <= add_ln700_56_fu_4219_p2;
        add_ln700_62_reg_6190 <= add_ln700_62_fu_4344_p2;
        add_ln700_69_reg_6195 <= add_ln700_69_fu_4392_p2;
        add_ln700_75_reg_6200 <= add_ln700_75_fu_4517_p2;
        add_ln700_82_reg_6205 <= add_ln700_82_fu_4565_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_1615_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln271_reg_5358 <= icmp_ln271_fu_2296_p2;
        icmp_ln289_reg_5526 <= icmp_ln289_fu_2622_p2;
        wgt_M_instance_0_V_1_reg_5406 <= {{weight_V_V_TDATA[35:32]}};
        wgt_M_instance_0_V_2_reg_5446 <= {{weight_V_V_TDATA[67:64]}};
        wgt_M_instance_0_V_3_reg_5486 <= {{weight_V_V_TDATA[99:96]}};
        wgt_M_instance_0_V_reg_5366 <= wgt_M_instance_0_V_fu_2302_p1;
        wgt_M_instance_1_V_1_reg_5411 <= {{weight_V_V_TDATA[39:36]}};
        wgt_M_instance_1_V_2_reg_5451 <= {{weight_V_V_TDATA[71:68]}};
        wgt_M_instance_1_V_3_reg_5491 <= {{weight_V_V_TDATA[103:100]}};
        wgt_M_instance_1_V_reg_5371 <= {{weight_V_V_TDATA[7:4]}};
        wgt_M_instance_2_V_1_reg_5416 <= {{weight_V_V_TDATA[43:40]}};
        wgt_M_instance_2_V_2_reg_5456 <= {{weight_V_V_TDATA[75:72]}};
        wgt_M_instance_2_V_3_reg_5496 <= {{weight_V_V_TDATA[107:104]}};
        wgt_M_instance_2_V_reg_5376 <= {{weight_V_V_TDATA[11:8]}};
        wgt_M_instance_3_V_1_reg_5421 <= {{weight_V_V_TDATA[47:44]}};
        wgt_M_instance_3_V_2_reg_5461 <= {{weight_V_V_TDATA[79:76]}};
        wgt_M_instance_3_V_3_reg_5501 <= {{weight_V_V_TDATA[111:108]}};
        wgt_M_instance_3_V_reg_5381 <= {{weight_V_V_TDATA[15:12]}};
        wgt_M_instance_4_V_1_reg_5426 <= {{weight_V_V_TDATA[51:48]}};
        wgt_M_instance_4_V_2_reg_5466 <= {{weight_V_V_TDATA[83:80]}};
        wgt_M_instance_4_V_3_reg_5506 <= {{weight_V_V_TDATA[115:112]}};
        wgt_M_instance_4_V_reg_5386 <= {{weight_V_V_TDATA[19:16]}};
        wgt_M_instance_5_V_1_reg_5431 <= {{weight_V_V_TDATA[55:52]}};
        wgt_M_instance_5_V_2_reg_5471 <= {{weight_V_V_TDATA[87:84]}};
        wgt_M_instance_5_V_3_reg_5511 <= {{weight_V_V_TDATA[119:116]}};
        wgt_M_instance_5_V_reg_5391 <= {{weight_V_V_TDATA[23:20]}};
        wgt_M_instance_6_V_1_reg_5436 <= {{weight_V_V_TDATA[59:56]}};
        wgt_M_instance_6_V_2_reg_5476 <= {{weight_V_V_TDATA[91:88]}};
        wgt_M_instance_6_V_3_reg_5516 <= {{weight_V_V_TDATA[123:120]}};
        wgt_M_instance_6_V_reg_5396 <= {{weight_V_V_TDATA[27:24]}};
        wgt_M_instance_7_V_1_reg_5441 <= {{weight_V_V_TDATA[63:60]}};
        wgt_M_instance_7_V_2_reg_5481 <= {{weight_V_V_TDATA[95:92]}};
        wgt_M_instance_7_V_3_reg_5521 <= {{weight_V_V_TDATA[127:124]}};
        wgt_M_instance_7_V_reg_5401 <= {{weight_V_V_TDATA[31:28]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln289_reg_5526_pp0_iter2_reg <= icmp_ln289_reg_5526_pp0_iter1_reg;
        icmp_ln289_reg_5526_pp0_iter3_reg <= icmp_ln289_reg_5526_pp0_iter2_reg;
        icmp_ln899_14_reg_5960_pp0_iter3_reg <= icmp_ln899_14_reg_5960;
        icmp_ln899_15_reg_5965_pp0_iter3_reg <= icmp_ln899_15_reg_5965;
        icmp_ln899_16_reg_5970_pp0_iter3_reg <= icmp_ln899_16_reg_5970;
        icmp_ln899_1_reg_5895_pp0_iter3_reg <= icmp_ln899_1_reg_5895;
        icmp_ln899_28_reg_6030_pp0_iter3_reg <= icmp_ln899_28_reg_6030;
        icmp_ln899_29_reg_6035_pp0_iter3_reg <= icmp_ln899_29_reg_6035;
        icmp_ln899_2_reg_5900_pp0_iter3_reg <= icmp_ln899_2_reg_5900;
        icmp_ln899_30_reg_6040_pp0_iter3_reg <= icmp_ln899_30_reg_6040;
        icmp_ln899_42_reg_6100_pp0_iter3_reg <= icmp_ln899_42_reg_6100;
        icmp_ln899_43_reg_6105_pp0_iter3_reg <= icmp_ln899_43_reg_6105;
        icmp_ln899_44_reg_6110_pp0_iter3_reg <= icmp_ln899_44_reg_6110;
        icmp_ln899_reg_5890_pp0_iter3_reg <= icmp_ln899_reg_5890;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_5526_pp0_iter1_reg == 1'd1))) begin
        icmp_ln899_10_reg_5940 <= icmp_ln899_10_fu_3603_p2;
        icmp_ln899_11_reg_5945 <= icmp_ln899_11_fu_3609_p2;
        icmp_ln899_12_reg_5950 <= icmp_ln899_12_fu_3615_p2;
        icmp_ln899_13_reg_5955 <= icmp_ln899_13_fu_3621_p2;
        icmp_ln899_14_reg_5960 <= icmp_ln899_14_fu_3627_p2;
        icmp_ln899_15_reg_5965 <= icmp_ln899_15_fu_3633_p2;
        icmp_ln899_16_reg_5970 <= icmp_ln899_16_fu_3639_p2;
        icmp_ln899_17_reg_5975 <= icmp_ln899_17_fu_3645_p2;
        icmp_ln899_18_reg_5980 <= icmp_ln899_18_fu_3651_p2;
        icmp_ln899_19_reg_5985 <= icmp_ln899_19_fu_3657_p2;
        icmp_ln899_1_reg_5895 <= icmp_ln899_1_fu_3549_p2;
        icmp_ln899_20_reg_5990 <= icmp_ln899_20_fu_3663_p2;
        icmp_ln899_21_reg_5995 <= icmp_ln899_21_fu_3669_p2;
        icmp_ln899_22_reg_6000 <= icmp_ln899_22_fu_3675_p2;
        icmp_ln899_23_reg_6005 <= icmp_ln899_23_fu_3681_p2;
        icmp_ln899_24_reg_6010 <= icmp_ln899_24_fu_3687_p2;
        icmp_ln899_25_reg_6015 <= icmp_ln899_25_fu_3693_p2;
        icmp_ln899_26_reg_6020 <= icmp_ln899_26_fu_3699_p2;
        icmp_ln899_27_reg_6025 <= icmp_ln899_27_fu_3705_p2;
        icmp_ln899_28_reg_6030 <= icmp_ln899_28_fu_3711_p2;
        icmp_ln899_29_reg_6035 <= icmp_ln899_29_fu_3717_p2;
        icmp_ln899_2_reg_5900 <= icmp_ln899_2_fu_3555_p2;
        icmp_ln899_30_reg_6040 <= icmp_ln899_30_fu_3723_p2;
        icmp_ln899_31_reg_6045 <= icmp_ln899_31_fu_3729_p2;
        icmp_ln899_32_reg_6050 <= icmp_ln899_32_fu_3735_p2;
        icmp_ln899_33_reg_6055 <= icmp_ln899_33_fu_3741_p2;
        icmp_ln899_34_reg_6060 <= icmp_ln899_34_fu_3747_p2;
        icmp_ln899_35_reg_6065 <= icmp_ln899_35_fu_3753_p2;
        icmp_ln899_36_reg_6070 <= icmp_ln899_36_fu_3759_p2;
        icmp_ln899_37_reg_6075 <= icmp_ln899_37_fu_3765_p2;
        icmp_ln899_38_reg_6080 <= icmp_ln899_38_fu_3771_p2;
        icmp_ln899_39_reg_6085 <= icmp_ln899_39_fu_3777_p2;
        icmp_ln899_3_reg_5905 <= icmp_ln899_3_fu_3561_p2;
        icmp_ln899_40_reg_6090 <= icmp_ln899_40_fu_3783_p2;
        icmp_ln899_41_reg_6095 <= icmp_ln899_41_fu_3789_p2;
        icmp_ln899_42_reg_6100 <= icmp_ln899_42_fu_3795_p2;
        icmp_ln899_43_reg_6105 <= icmp_ln899_43_fu_3801_p2;
        icmp_ln899_44_reg_6110 <= icmp_ln899_44_fu_3807_p2;
        icmp_ln899_45_reg_6115 <= icmp_ln899_45_fu_3813_p2;
        icmp_ln899_46_reg_6120 <= icmp_ln899_46_fu_3819_p2;
        icmp_ln899_47_reg_6125 <= icmp_ln899_47_fu_3825_p2;
        icmp_ln899_48_reg_6130 <= icmp_ln899_48_fu_3831_p2;
        icmp_ln899_49_reg_6135 <= icmp_ln899_49_fu_3837_p2;
        icmp_ln899_4_reg_5910 <= icmp_ln899_4_fu_3567_p2;
        icmp_ln899_50_reg_6140 <= icmp_ln899_50_fu_3843_p2;
        icmp_ln899_51_reg_6145 <= icmp_ln899_51_fu_3849_p2;
        icmp_ln899_52_reg_6150 <= icmp_ln899_52_fu_3855_p2;
        icmp_ln899_53_reg_6155 <= icmp_ln899_53_fu_3861_p2;
        icmp_ln899_54_reg_6160 <= icmp_ln899_54_fu_3867_p2;
        icmp_ln899_55_reg_6165 <= icmp_ln899_55_fu_3873_p2;
        icmp_ln899_5_reg_5915 <= icmp_ln899_5_fu_3573_p2;
        icmp_ln899_6_reg_5920 <= icmp_ln899_6_fu_3579_p2;
        icmp_ln899_7_reg_5925 <= icmp_ln899_7_fu_3585_p2;
        icmp_ln899_8_reg_5930 <= icmp_ln899_8_fu_3591_p2;
        icmp_ln899_9_reg_5935 <= icmp_ln899_9_fu_3597_p2;
        icmp_ln899_reg_5890 <= icmp_ln899_fu_3543_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_10_fu_488 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_11_fu_492 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_12_fu_496 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_13_fu_500 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_14_fu_504 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_15_fu_508 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_16_fu_512 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_17_fu_516 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_18_fu_520 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_19_fu_524 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_1_fu_456 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_20_fu_528 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_21_fu_532 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_22_fu_536 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_23_fu_540 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_24_fu_544 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_25_fu_548 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_26_fu_552 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_27_fu_556 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_28_fu_560 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_29_fu_564 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_2_fu_460 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_30_fu_568 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_31_fu_572 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_32_fu_576 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_33_fu_580 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_34_fu_584 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_35_fu_588 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_36_fu_592 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_37_fu_596 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_38_fu_600 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_39_fu_604 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_40_fu_608 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_41_fu_612 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_42_fu_616 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_43_fu_620 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_44_fu_624 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_45_fu_628 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_46_fu_632 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_47_fu_636 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_48_fu_640 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_49_fu_644 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_4_fu_464 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_50_fu_648 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_51_fu_652 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_52_fu_656 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_53_fu_660 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_54_fu_664 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_55_fu_668 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_56_fu_672 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_57_fu_676 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_58_fu_680 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_59_fu_684 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_5_fu_468 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_60_fu_688 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_61_fu_692 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_62_fu_696 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_63_fu_700 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_64_fu_704 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_6_fu_472 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_7_fu_476 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_8_fu_480 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_9_fu_484 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1969_p1 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_fu_452 <= in_V_V_TDATA;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_1615_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_5526 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_nf_assign_load_1 = select_ln301_fu_3310_p3;
    end else begin
        ap_sig_allocacmp_nf_assign_load_1 = nf_assign_fu_708;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op162_read_state2 == 1'b1))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_5526_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_5526_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_10_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_11_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_12_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_13_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_14_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_15_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_16_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_17_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_18_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_19_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_20_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_21_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_22_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_23_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_24_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_25_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_26_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_27_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_28_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_29_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_2_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_30_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_31_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_32_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_33_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_34_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_35_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_36_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_37_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_38_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_39_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_3_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_40_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_41_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_42_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_43_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_44_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_45_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_46_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_47_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_48_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_49_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_4_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_50_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_51_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_52_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_53_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_54_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_55_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_5_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_6_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_7_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_8_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_9_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_1615_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TDATA_blk_n = weight_V_V_TVALID;
    end else begin
        weight_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_1615_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TREADY = 1'b1;
    end else begin
        weight_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln248_fu_1615_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln248_fu_1615_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_0_0_V_fu_3397_p2 = ($signed(add_ln700_2_fu_3375_p2) + $signed(sext_ln700_5_fu_3393_p1));

assign accu_0_1_V_fu_3437_p2 = ($signed(add_ln700_10_fu_3415_p2) + $signed(sext_ln700_11_fu_3433_p1));

assign accu_0_2_V_fu_3477_p2 = ($signed(add_ln700_18_fu_3455_p2) + $signed(sext_ln700_17_fu_3473_p1));

assign accu_0_3_V_fu_3517_p2 = ($signed(add_ln700_26_fu_3495_p2) + $signed(sext_ln700_23_fu_3513_p1));

assign add_ln700_10_fu_3415_p2 = ($signed(add_ln700_8_fu_3406_p2) + $signed(sext_ln700_8_fu_3412_p1));

assign add_ln700_11_fu_2969_p2 = ($signed(sext_ln170_6_fu_2872_p1) + $signed(sext_ln170_9_fu_2911_p1));

assign add_ln700_12_fu_2975_p2 = ($signed(sext_ln700_7_fu_2959_p1) + $signed(sext_ln170_7_fu_2885_p1));

assign add_ln700_13_fu_2981_p2 = ($signed(sext_ln170_8_fu_2898_p1) + $signed(add_ln700_12_fu_2975_p2));

assign add_ln700_14_fu_3427_p2 = ($signed(sext_ln700_9_fu_3421_p1) + $signed(sext_ln700_10_fu_3424_p1));

assign add_ln700_16_fu_3446_p2 = ($signed(sext_ln700_12_fu_3443_p1) + $signed(select_ln271_1_fu_3342_p3));

assign add_ln700_17_fu_3087_p2 = ($signed(sext_ln170_16_fu_3048_p1) + $signed(sext_ln170_17_fu_3070_p1));

assign add_ln700_18_fu_3455_p2 = ($signed(add_ln700_16_fu_3446_p2) + $signed(sext_ln700_14_fu_3452_p1));

assign add_ln700_19_fu_3093_p2 = ($signed(sext_ln170_12_fu_2996_p1) + $signed(sext_ln170_15_fu_3035_p1));

assign add_ln700_1_fu_2839_p2 = ($signed(sext_ln170_4_fu_2758_p1) + $signed(sext_ln170_5_fu_2808_p1));

assign add_ln700_20_fu_3099_p2 = ($signed(sext_ln700_13_fu_3083_p1) + $signed(sext_ln170_13_fu_3009_p1));

assign add_ln700_21_fu_3105_p2 = ($signed(sext_ln170_14_fu_3022_p1) + $signed(add_ln700_20_fu_3099_p2));

assign add_ln700_22_fu_3467_p2 = ($signed(sext_ln700_15_fu_3461_p1) + $signed(sext_ln700_16_fu_3464_p1));

assign add_ln700_24_fu_3486_p2 = ($signed(sext_ln700_18_fu_3483_p1) + $signed(select_ln271_fu_3335_p3));

assign add_ln700_25_fu_3211_p2 = ($signed(sext_ln170_22_fu_3172_p1) + $signed(sext_ln170_23_fu_3194_p1));

assign add_ln700_26_fu_3495_p2 = ($signed(add_ln700_24_fu_3486_p2) + $signed(sext_ln700_20_fu_3492_p1));

assign add_ln700_27_fu_3217_p2 = ($signed(sext_ln170_18_fu_3120_p1) + $signed(sext_ln170_21_fu_3159_p1));

assign add_ln700_28_fu_3223_p2 = ($signed(sext_ln700_19_fu_3207_p1) + $signed(sext_ln170_19_fu_3133_p1));

assign add_ln700_29_fu_3229_p2 = ($signed(sext_ln170_20_fu_3146_p1) + $signed(add_ln700_28_fu_3223_p2));

assign add_ln700_2_fu_3375_p2 = ($signed(add_ln700_fu_3366_p2) + $signed(sext_ln700_2_fu_3372_p1));

assign add_ln700_30_fu_3507_p2 = ($signed(sext_ln700_21_fu_3501_p1) + $signed(sext_ln700_22_fu_3504_p1));

assign add_ln700_32_fu_4602_p2 = (zext_ln142_1_fu_4589_p1 + zext_ln142_2_fu_4598_p1);

assign add_ln700_33_fu_4612_p2 = (zext_ln700_1_fu_4608_p1 + select_ln700_fu_4576_p3);

assign add_ln700_34_fu_3978_p2 = (zext_ln142_3_fu_3884_p1 + zext_ln142_4_fu_3893_p1);

assign add_ln700_35_fu_3988_p2 = (zext_ln142_5_fu_3902_p1 + zext_ln142_6_fu_3911_p1);

assign add_ln700_36_fu_3998_p2 = (zext_ln700_3_fu_3994_p1 + zext_ln700_2_fu_3984_p1);

assign add_ln700_37_fu_4621_p2 = (zext_ln700_4_fu_4618_p1 + add_ln700_33_fu_4612_p2);

assign add_ln700_38_fu_4004_p2 = (zext_ln142_8_fu_3929_p1 + zext_ln142_9_fu_3938_p1);

assign add_ln700_39_fu_4010_p2 = (add_ln700_38_fu_4004_p2 + zext_ln142_7_fu_3920_p1);

assign add_ln700_3_fu_2845_p2 = ($signed(sext_ln170_fu_2650_p1) + $signed(sext_ln170_3_fu_2731_p1));

assign add_ln700_40_fu_4020_p2 = (zext_ln142_10_fu_3947_p1 + zext_ln142_11_fu_3956_p1);

assign add_ln700_41_fu_4030_p2 = (zext_ln142_12_fu_3965_p1 + zext_ln700_fu_3974_p1);

assign add_ln700_42_fu_4040_p2 = (zext_ln700_7_fu_4036_p1 + zext_ln700_6_fu_4026_p1);

assign add_ln700_43_fu_4046_p2 = (add_ln700_42_fu_4040_p2 + zext_ln700_5_fu_4016_p1);

assign add_ln700_44_fu_4630_p2 = (zext_ln700_8_fu_4627_p1 + add_ln700_37_fu_4621_p2);

assign add_ln700_45_fu_4667_p2 = (zext_ln142_13_fu_4654_p1 + zext_ln142_14_fu_4663_p1);

assign add_ln700_46_fu_4677_p2 = (zext_ln700_10_fu_4673_p1 + select_ln700_1_fu_4641_p3);

assign add_ln700_47_fu_4151_p2 = (zext_ln142_15_fu_4057_p1 + zext_ln142_16_fu_4066_p1);

assign add_ln700_48_fu_4161_p2 = (zext_ln142_17_fu_4075_p1 + zext_ln142_18_fu_4084_p1);

assign add_ln700_49_fu_4171_p2 = (zext_ln700_12_fu_4167_p1 + zext_ln700_11_fu_4157_p1);

assign add_ln700_4_fu_2851_p2 = ($signed(sext_ln700_1_fu_2835_p1) + $signed(sext_ln170_1_fu_2677_p1));

assign add_ln700_50_fu_4686_p2 = (zext_ln700_13_fu_4683_p1 + add_ln700_46_fu_4677_p2);

assign add_ln700_51_fu_4177_p2 = (zext_ln142_20_fu_4102_p1 + zext_ln142_21_fu_4111_p1);

assign add_ln700_52_fu_4183_p2 = (add_ln700_51_fu_4177_p2 + zext_ln142_19_fu_4093_p1);

assign add_ln700_53_fu_4193_p2 = (zext_ln142_22_fu_4120_p1 + zext_ln142_23_fu_4129_p1);

assign add_ln700_54_fu_4203_p2 = (zext_ln142_24_fu_4138_p1 + zext_ln700_9_fu_4147_p1);

assign add_ln700_55_fu_4213_p2 = (zext_ln700_16_fu_4209_p1 + zext_ln700_15_fu_4199_p1);

assign add_ln700_56_fu_4219_p2 = (add_ln700_55_fu_4213_p2 + zext_ln700_14_fu_4189_p1);

assign add_ln700_57_fu_4695_p2 = (zext_ln700_17_fu_4692_p1 + add_ln700_50_fu_4686_p2);

assign add_ln700_58_fu_4732_p2 = (zext_ln142_25_fu_4719_p1 + zext_ln142_26_fu_4728_p1);

assign add_ln700_59_fu_4742_p2 = (zext_ln700_19_fu_4738_p1 + select_ln700_2_fu_4706_p3);

assign add_ln700_5_fu_2857_p2 = ($signed(sext_ln170_2_fu_2704_p1) + $signed(add_ln700_4_fu_2851_p2));

assign add_ln700_60_fu_4324_p2 = (zext_ln142_27_fu_4230_p1 + zext_ln142_28_fu_4239_p1);

assign add_ln700_61_fu_4334_p2 = (zext_ln142_29_fu_4248_p1 + zext_ln142_30_fu_4257_p1);

assign add_ln700_62_fu_4344_p2 = (zext_ln700_21_fu_4340_p1 + zext_ln700_20_fu_4330_p1);

assign add_ln700_63_fu_4751_p2 = (zext_ln700_22_fu_4748_p1 + add_ln700_59_fu_4742_p2);

assign add_ln700_64_fu_4350_p2 = (zext_ln142_32_fu_4275_p1 + zext_ln142_33_fu_4284_p1);

assign add_ln700_65_fu_4356_p2 = (add_ln700_64_fu_4350_p2 + zext_ln142_31_fu_4266_p1);

assign add_ln700_66_fu_4366_p2 = (zext_ln142_34_fu_4293_p1 + zext_ln142_35_fu_4302_p1);

assign add_ln700_67_fu_4376_p2 = (zext_ln142_36_fu_4311_p1 + zext_ln700_18_fu_4320_p1);

assign add_ln700_68_fu_4386_p2 = (zext_ln700_25_fu_4382_p1 + zext_ln700_24_fu_4372_p1);

assign add_ln700_69_fu_4392_p2 = (add_ln700_68_fu_4386_p2 + zext_ln700_23_fu_4362_p1);

assign add_ln700_6_fu_3387_p2 = ($signed(sext_ln700_3_fu_3381_p1) + $signed(sext_ln700_4_fu_3384_p1));

assign add_ln700_70_fu_4760_p2 = (zext_ln700_26_fu_4757_p1 + add_ln700_63_fu_4751_p2);

assign add_ln700_71_fu_4797_p2 = (zext_ln142_37_fu_4784_p1 + zext_ln142_38_fu_4793_p1);

assign add_ln700_72_fu_4807_p2 = (zext_ln700_28_fu_4803_p1 + select_ln700_3_fu_4771_p3);

assign add_ln700_73_fu_4497_p2 = (zext_ln142_39_fu_4403_p1 + zext_ln142_40_fu_4412_p1);

assign add_ln700_74_fu_4507_p2 = (zext_ln142_41_fu_4421_p1 + zext_ln142_42_fu_4430_p1);

assign add_ln700_75_fu_4517_p2 = (zext_ln700_30_fu_4513_p1 + zext_ln700_29_fu_4503_p1);

assign add_ln700_76_fu_4816_p2 = (zext_ln700_31_fu_4813_p1 + add_ln700_72_fu_4807_p2);

assign add_ln700_77_fu_4523_p2 = (zext_ln142_44_fu_4448_p1 + zext_ln142_45_fu_4457_p1);

assign add_ln700_78_fu_4529_p2 = (add_ln700_77_fu_4523_p2 + zext_ln142_43_fu_4439_p1);

assign add_ln700_79_fu_4539_p2 = (zext_ln142_46_fu_4466_p1 + zext_ln142_47_fu_4475_p1);

assign add_ln700_80_fu_4549_p2 = (zext_ln142_48_fu_4484_p1 + zext_ln700_27_fu_4493_p1);

assign add_ln700_81_fu_4559_p2 = (zext_ln700_34_fu_4555_p1 + zext_ln700_33_fu_4545_p1);

assign add_ln700_82_fu_4565_p2 = (add_ln700_81_fu_4559_p2 + zext_ln700_32_fu_4535_p1);

assign add_ln700_83_fu_4825_p2 = (zext_ln700_35_fu_4822_p1 + add_ln700_76_fu_4816_p2);

assign add_ln700_8_fu_3406_p2 = ($signed(sext_ln700_6_fu_3403_p1) + $signed(select_ln271_2_fu_3349_p3));

assign add_ln700_9_fu_2963_p2 = ($signed(sext_ln170_10_fu_2924_p1) + $signed(sext_ln170_11_fu_2946_p1));

assign add_ln700_fu_3366_p2 = ($signed(sext_ln700_fu_3363_p1) + $signed(select_ln271_3_fu_3356_p3));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op162_read_state2 == 1'b1)) | ((icmp_ln248_fu_1615_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state6_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op162_read_state2 == 1'b1)) | ((icmp_ln248_fu_1615_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state6_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op162_read_state2 == 1'b1)) | ((icmp_ln248_fu_1615_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((in_V_V_TVALID == 1'b0) & (ap_predicate_op162_read_state2 == 1'b1)) | ((icmp_ln248_fu_1615_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((icmp_ln289_reg_5526_pp0_iter3_reg == 1'd1) & (out_V_V_TREADY == 1'b0));
end

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_1470 = 'bx;

always @ (*) begin
    ap_predicate_op162_read_state2 = ((icmp_ln252_fu_1630_p2 == 1'd1) & (icmp_ln248_fu_1615_p2 == 1'd0));
end

assign arg_V_read_assign_1_fu_2654_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1470[7:4]}};

assign arg_V_read_assign_2_fu_2681_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1470[11:8]}};

assign arg_V_read_assign_3_fu_2708_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1470[15:12]}};

assign arg_V_read_assign_4_fu_2735_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1470[19:16]}};

assign arg_V_read_assign_5_fu_2762_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1470[23:20]}};

assign arg_V_read_assign_6_fu_2785_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1470[27:24]}};

assign arg_V_read_assign_7_fu_2812_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_1470[31:28]}};

assign i_fu_1621_p2 = (i_0_reg_1459 + 14'd1);

assign icmp_ln248_fu_1615_p2 = ((i_0_reg_1459 == 14'd8192) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_1630_p2 = ((ap_sig_allocacmp_nf_assign_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_2296_p2 = ((sf_1_fu_448 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_2622_p2 = ((sf_fu_2616_p2 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_3304_p2 = ((nf_fu_3298_p2 == 32'd128) ? 1'b1 : 1'b0);

assign icmp_ln899_10_fu_3603_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_53_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_11_fu_3609_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_52_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_12_fu_3615_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_51_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_13_fu_3621_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_50_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_14_fu_3627_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_41_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_15_fu_3633_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_40_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_16_fu_3639_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_35_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_17_fu_3645_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_34_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_18_fu_3651_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_33_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_19_fu_3657_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_32_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_3549_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_54_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_20_fu_3663_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_31_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_21_fu_3669_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_30_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_22_fu_3675_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_29_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_23_fu_3681_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_28_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_24_fu_3687_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_39_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_25_fu_3693_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_38_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_26_fu_3699_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_37_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_27_fu_3705_p2 = (($signed(accu_0_1_V_fu_3437_p2) < $signed(threshs_m_thresholds_36_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_28_fu_3711_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_27_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_29_fu_3717_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_26_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_3555_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_49_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_30_fu_3723_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_21_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_31_fu_3729_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_20_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_32_fu_3735_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_19_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_33_fu_3741_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_18_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_34_fu_3747_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_17_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_35_fu_3753_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_16_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_36_fu_3759_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_15_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_37_fu_3765_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_14_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_38_fu_3771_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_25_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_39_fu_3777_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_24_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_3561_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_48_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_40_fu_3783_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_23_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_41_fu_3789_p2 = (($signed(accu_0_2_V_fu_3477_p2) < $signed(threshs_m_thresholds_22_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_42_fu_3795_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_13_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_43_fu_3801_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_12_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_44_fu_3807_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_7_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_45_fu_3813_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_6_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_46_fu_3819_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_5_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_47_fu_3825_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_4_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_48_fu_3831_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_3_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_49_fu_3837_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_2_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_3567_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_47_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_50_fu_3843_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_1_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_51_fu_3849_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_52_fu_3855_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_11_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_53_fu_3861_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_10_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_54_fu_3867_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_9_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_55_fu_3873_p2 = (($signed(accu_0_3_V_fu_3517_p2) < $signed(threshs_m_thresholds_8_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_3573_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_46_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_6_fu_3579_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_45_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_7_fu_3585_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_44_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_8_fu_3591_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_43_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_9_fu_3597_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_42_q0)) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_3543_p2 = (($signed(accu_0_0_V_fu_3397_p2) < $signed(threshs_m_thresholds_55_q0)) ? 1'b1 : 1'b0);

assign inElem_V_1_fu_1835_p65 = sf_1_fu_448[5:0];

assign mul_ln1352_10_fu_2892_p0 = sext_ln215_5_fu_2694_p1;

assign mul_ln1352_11_fu_2905_p0 = sext_ln215_7_fu_2721_p1;

assign mul_ln1352_12_fu_2918_p0 = sext_ln215_9_fu_2748_p1;

assign mul_ln1352_13_fu_2931_p0 = sext_ln215_11_fu_2775_p1;

assign mul_ln1352_14_fu_2940_p0 = sext_ln215_13_fu_2798_p1;

assign mul_ln1352_15_fu_2953_p0 = sext_ln215_15_fu_2825_p1;

assign mul_ln1352_16_fu_2990_p0 = sext_ln215_1_fu_2640_p1;

assign mul_ln1352_17_fu_3003_p0 = sext_ln215_3_fu_2667_p1;

assign mul_ln1352_18_fu_3016_p0 = sext_ln215_5_fu_2694_p1;

assign mul_ln1352_19_fu_3029_p0 = sext_ln215_7_fu_2721_p1;

assign mul_ln1352_1_fu_2671_p0 = sext_ln215_3_fu_2667_p1;

assign mul_ln1352_20_fu_3042_p0 = sext_ln215_9_fu_2748_p1;

assign mul_ln1352_21_fu_3055_p0 = sext_ln215_11_fu_2775_p1;

assign mul_ln1352_22_fu_3064_p0 = sext_ln215_13_fu_2798_p1;

assign mul_ln1352_23_fu_3077_p0 = sext_ln215_15_fu_2825_p1;

assign mul_ln1352_24_fu_3114_p0 = sext_ln215_1_fu_2640_p1;

assign mul_ln1352_25_fu_3127_p0 = sext_ln215_3_fu_2667_p1;

assign mul_ln1352_26_fu_3140_p0 = sext_ln215_5_fu_2694_p1;

assign mul_ln1352_27_fu_3153_p0 = sext_ln215_7_fu_2721_p1;

assign mul_ln1352_28_fu_3166_p0 = sext_ln215_9_fu_2748_p1;

assign mul_ln1352_29_fu_3179_p0 = sext_ln215_11_fu_2775_p1;

assign mul_ln1352_2_fu_2698_p0 = sext_ln215_5_fu_2694_p1;

assign mul_ln1352_30_fu_3188_p0 = sext_ln215_13_fu_2798_p1;

assign mul_ln1352_31_fu_3201_p0 = sext_ln215_15_fu_2825_p1;

assign mul_ln1352_3_fu_2725_p0 = sext_ln215_7_fu_2721_p1;

assign mul_ln1352_4_fu_2752_p0 = sext_ln215_9_fu_2748_p1;

assign mul_ln1352_5_fu_2779_p0 = sext_ln215_11_fu_2775_p1;

assign mul_ln1352_6_fu_2802_p0 = sext_ln215_13_fu_2798_p1;

assign mul_ln1352_7_fu_2829_p0 = sext_ln215_15_fu_2825_p1;

assign mul_ln1352_8_fu_2866_p0 = sext_ln215_1_fu_2640_p1;

assign mul_ln1352_9_fu_2879_p0 = sext_ln215_3_fu_2667_p1;

assign mul_ln1352_fu_2644_p0 = sext_ln215_1_fu_2640_p1;

assign nf_fu_3298_p2 = (nf_assign_fu_708 + 32'd1);

assign out_V_V_TDATA = {{{{add_ln700_83_fu_4825_p2}, {add_ln700_70_fu_4760_p2}}, {add_ln700_57_fu_4695_p2}}, {add_ln700_44_fu_4630_p2}};

assign select_ln271_1_fu_3342_p3 = ((icmp_ln271_reg_5358_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_2_0_fu_440);

assign select_ln271_2_fu_3349_p3 = ((icmp_ln271_reg_5358_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_1_0_fu_436);

assign select_ln271_3_fu_3356_p3 = ((icmp_ln271_reg_5358_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_0_0_fu_432);

assign select_ln271_fu_3335_p3 = ((icmp_ln271_reg_5358_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_3_0_fu_444);

assign select_ln301_fu_3310_p3 = ((icmp_ln301_fu_3304_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_3298_p2);

assign select_ln700_1_fu_4641_p3 = ((xor_ln899_14_fu_4636_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign select_ln700_2_fu_4706_p3 = ((xor_ln899_28_fu_4701_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign select_ln700_3_fu_4771_p3 = ((xor_ln899_42_fu_4766_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign select_ln700_fu_4576_p3 = ((xor_ln899_fu_4571_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign sext_ln170_10_fu_2924_p1 = mul_ln1352_12_fu_2918_p2;

assign sext_ln170_11_fu_2946_p1 = mul_ln1352_14_fu_2940_p2;

assign sext_ln170_12_fu_2996_p1 = mul_ln1352_16_fu_2990_p2;

assign sext_ln170_13_fu_3009_p1 = mul_ln1352_17_fu_3003_p2;

assign sext_ln170_14_fu_3022_p1 = mul_ln1352_18_fu_3016_p2;

assign sext_ln170_15_fu_3035_p1 = mul_ln1352_19_fu_3029_p2;

assign sext_ln170_16_fu_3048_p1 = mul_ln1352_20_fu_3042_p2;

assign sext_ln170_17_fu_3070_p1 = mul_ln1352_22_fu_3064_p2;

assign sext_ln170_18_fu_3120_p1 = mul_ln1352_24_fu_3114_p2;

assign sext_ln170_19_fu_3133_p1 = mul_ln1352_25_fu_3127_p2;

assign sext_ln170_1_fu_2677_p1 = mul_ln1352_1_fu_2671_p2;

assign sext_ln170_20_fu_3146_p1 = mul_ln1352_26_fu_3140_p2;

assign sext_ln170_21_fu_3159_p1 = mul_ln1352_27_fu_3153_p2;

assign sext_ln170_22_fu_3172_p1 = mul_ln1352_28_fu_3166_p2;

assign sext_ln170_23_fu_3194_p1 = mul_ln1352_30_fu_3188_p2;

assign sext_ln170_2_fu_2704_p1 = mul_ln1352_2_fu_2698_p2;

assign sext_ln170_3_fu_2731_p1 = mul_ln1352_3_fu_2725_p2;

assign sext_ln170_4_fu_2758_p1 = mul_ln1352_4_fu_2752_p2;

assign sext_ln170_5_fu_2808_p1 = mul_ln1352_6_fu_2802_p2;

assign sext_ln170_6_fu_2872_p1 = mul_ln1352_8_fu_2866_p2;

assign sext_ln170_7_fu_2885_p1 = mul_ln1352_9_fu_2879_p2;

assign sext_ln170_8_fu_2898_p1 = mul_ln1352_10_fu_2892_p2;

assign sext_ln170_9_fu_2911_p1 = mul_ln1352_11_fu_2905_p2;

assign sext_ln170_fu_2650_p1 = mul_ln1352_fu_2644_p2;

assign sext_ln215_11_fu_2775_p1 = $signed(arg_V_read_assign_5_fu_2762_p4);

assign sext_ln215_13_fu_2798_p1 = $signed(arg_V_read_assign_6_fu_2785_p4);

assign sext_ln215_15_fu_2825_p1 = $signed(arg_V_read_assign_7_fu_2812_p4);

assign sext_ln215_1_fu_2640_p1 = $signed(trunc_ln647_fu_2633_p1);

assign sext_ln215_3_fu_2667_p1 = $signed(arg_V_read_assign_1_fu_2654_p4);

assign sext_ln215_5_fu_2694_p1 = $signed(arg_V_read_assign_2_fu_2681_p4);

assign sext_ln215_7_fu_2721_p1 = $signed(arg_V_read_assign_3_fu_2708_p4);

assign sext_ln215_9_fu_2748_p1 = $signed(arg_V_read_assign_4_fu_2735_p4);

assign sext_ln700_10_fu_3424_p1 = $signed(add_ln700_13_reg_5565);

assign sext_ln700_11_fu_3433_p1 = $signed(add_ln700_14_fu_3427_p2);

assign sext_ln700_12_fu_3443_p1 = mul_ln1352_21_reg_5570;

assign sext_ln700_13_fu_3083_p1 = mul_ln1352_23_fu_3077_p2;

assign sext_ln700_14_fu_3452_p1 = $signed(add_ln700_17_reg_5575);

assign sext_ln700_15_fu_3461_p1 = $signed(add_ln700_19_reg_5580);

assign sext_ln700_16_fu_3464_p1 = $signed(add_ln700_21_reg_5585);

assign sext_ln700_17_fu_3473_p1 = $signed(add_ln700_22_fu_3467_p2);

assign sext_ln700_18_fu_3483_p1 = mul_ln1352_29_reg_5590;

assign sext_ln700_19_fu_3207_p1 = mul_ln1352_31_fu_3201_p2;

assign sext_ln700_1_fu_2835_p1 = mul_ln1352_7_fu_2829_p2;

assign sext_ln700_20_fu_3492_p1 = $signed(add_ln700_25_reg_5595);

assign sext_ln700_21_fu_3501_p1 = $signed(add_ln700_27_reg_5600);

assign sext_ln700_22_fu_3504_p1 = $signed(add_ln700_29_reg_5605);

assign sext_ln700_23_fu_3513_p1 = $signed(add_ln700_30_fu_3507_p2);

assign sext_ln700_2_fu_3372_p1 = $signed(add_ln700_1_reg_5535);

assign sext_ln700_3_fu_3381_p1 = $signed(add_ln700_3_reg_5540);

assign sext_ln700_4_fu_3384_p1 = $signed(add_ln700_5_reg_5545);

assign sext_ln700_5_fu_3393_p1 = $signed(add_ln700_6_fu_3387_p2);

assign sext_ln700_6_fu_3403_p1 = mul_ln1352_13_reg_5550;

assign sext_ln700_7_fu_2959_p1 = mul_ln1352_15_fu_2953_p2;

assign sext_ln700_8_fu_3412_p1 = $signed(add_ln700_9_reg_5555);

assign sext_ln700_9_fu_3421_p1 = $signed(add_ln700_11_reg_5560);

assign sext_ln700_fu_3363_p1 = mul_ln1352_5_reg_5530;

assign sf_fu_2616_p2 = (32'd1 + sf_1_fu_448);

assign threshs_m_thresholds_10_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_11_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_12_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_13_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_14_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_15_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_16_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_17_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_18_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_19_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_1_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_20_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_21_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_22_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_23_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_24_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_25_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_26_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_27_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_28_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_29_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_2_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_30_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_31_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_32_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_33_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_34_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_35_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_36_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_37_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_38_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_39_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_3_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_40_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_41_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_42_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_43_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_44_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_45_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_46_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_47_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_48_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_49_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_4_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_50_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_51_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_52_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_53_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_54_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_55_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_5_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_6_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_7_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_8_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_9_address0 = zext_ln142_fu_3238_p1;

assign threshs_m_thresholds_address0 = zext_ln142_fu_3238_p1;

assign trunc_ln321_fu_1969_p1 = sf_1_fu_448[5:0];

assign trunc_ln647_fu_2633_p1 = ap_phi_reg_pp0_iter1_act_m_val_V_reg_1470[3:0];

assign wgt_M_instance_0_V_fu_2302_p1 = weight_V_V_TDATA[3:0];

assign xor_ln899_10_fu_3942_p2 = (icmp_ln899_10_reg_5940 ^ 1'd1);

assign xor_ln899_11_fu_3951_p2 = (icmp_ln899_11_reg_5945 ^ 1'd1);

assign xor_ln899_12_fu_3960_p2 = (icmp_ln899_12_reg_5950 ^ 1'd1);

assign xor_ln899_13_fu_3969_p2 = (icmp_ln899_13_reg_5955 ^ 1'd1);

assign xor_ln899_14_fu_4636_p2 = (icmp_ln899_14_reg_5960_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_15_fu_4649_p2 = (icmp_ln899_15_reg_5965_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_16_fu_4658_p2 = (icmp_ln899_16_reg_5970_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_17_fu_4052_p2 = (icmp_ln899_17_reg_5975 ^ 1'd1);

assign xor_ln899_18_fu_4061_p2 = (icmp_ln899_18_reg_5980 ^ 1'd1);

assign xor_ln899_19_fu_4070_p2 = (icmp_ln899_19_reg_5985 ^ 1'd1);

assign xor_ln899_1_fu_4584_p2 = (icmp_ln899_1_reg_5895_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_20_fu_4079_p2 = (icmp_ln899_20_reg_5990 ^ 1'd1);

assign xor_ln899_21_fu_4088_p2 = (icmp_ln899_21_reg_5995 ^ 1'd1);

assign xor_ln899_22_fu_4097_p2 = (icmp_ln899_22_reg_6000 ^ 1'd1);

assign xor_ln899_23_fu_4106_p2 = (icmp_ln899_23_reg_6005 ^ 1'd1);

assign xor_ln899_24_fu_4115_p2 = (icmp_ln899_24_reg_6010 ^ 1'd1);

assign xor_ln899_25_fu_4124_p2 = (icmp_ln899_25_reg_6015 ^ 1'd1);

assign xor_ln899_26_fu_4133_p2 = (icmp_ln899_26_reg_6020 ^ 1'd1);

assign xor_ln899_27_fu_4142_p2 = (icmp_ln899_27_reg_6025 ^ 1'd1);

assign xor_ln899_28_fu_4701_p2 = (icmp_ln899_28_reg_6030_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_29_fu_4714_p2 = (icmp_ln899_29_reg_6035_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_2_fu_4593_p2 = (icmp_ln899_2_reg_5900_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_30_fu_4723_p2 = (icmp_ln899_30_reg_6040_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_31_fu_4225_p2 = (icmp_ln899_31_reg_6045 ^ 1'd1);

assign xor_ln899_32_fu_4234_p2 = (icmp_ln899_32_reg_6050 ^ 1'd1);

assign xor_ln899_33_fu_4243_p2 = (icmp_ln899_33_reg_6055 ^ 1'd1);

assign xor_ln899_34_fu_4252_p2 = (icmp_ln899_34_reg_6060 ^ 1'd1);

assign xor_ln899_35_fu_4261_p2 = (icmp_ln899_35_reg_6065 ^ 1'd1);

assign xor_ln899_36_fu_4270_p2 = (icmp_ln899_36_reg_6070 ^ 1'd1);

assign xor_ln899_37_fu_4279_p2 = (icmp_ln899_37_reg_6075 ^ 1'd1);

assign xor_ln899_38_fu_4288_p2 = (icmp_ln899_38_reg_6080 ^ 1'd1);

assign xor_ln899_39_fu_4297_p2 = (icmp_ln899_39_reg_6085 ^ 1'd1);

assign xor_ln899_3_fu_3879_p2 = (icmp_ln899_3_reg_5905 ^ 1'd1);

assign xor_ln899_40_fu_4306_p2 = (icmp_ln899_40_reg_6090 ^ 1'd1);

assign xor_ln899_41_fu_4315_p2 = (icmp_ln899_41_reg_6095 ^ 1'd1);

assign xor_ln899_42_fu_4766_p2 = (icmp_ln899_42_reg_6100_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_43_fu_4779_p2 = (icmp_ln899_43_reg_6105_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_44_fu_4788_p2 = (icmp_ln899_44_reg_6110_pp0_iter3_reg ^ 1'd1);

assign xor_ln899_45_fu_4398_p2 = (icmp_ln899_45_reg_6115 ^ 1'd1);

assign xor_ln899_46_fu_4407_p2 = (icmp_ln899_46_reg_6120 ^ 1'd1);

assign xor_ln899_47_fu_4416_p2 = (icmp_ln899_47_reg_6125 ^ 1'd1);

assign xor_ln899_48_fu_4425_p2 = (icmp_ln899_48_reg_6130 ^ 1'd1);

assign xor_ln899_49_fu_4434_p2 = (icmp_ln899_49_reg_6135 ^ 1'd1);

assign xor_ln899_4_fu_3888_p2 = (icmp_ln899_4_reg_5910 ^ 1'd1);

assign xor_ln899_50_fu_4443_p2 = (icmp_ln899_50_reg_6140 ^ 1'd1);

assign xor_ln899_51_fu_4452_p2 = (icmp_ln899_51_reg_6145 ^ 1'd1);

assign xor_ln899_52_fu_4461_p2 = (icmp_ln899_52_reg_6150 ^ 1'd1);

assign xor_ln899_53_fu_4470_p2 = (icmp_ln899_53_reg_6155 ^ 1'd1);

assign xor_ln899_54_fu_4479_p2 = (icmp_ln899_54_reg_6160 ^ 1'd1);

assign xor_ln899_55_fu_4488_p2 = (icmp_ln899_55_reg_6165 ^ 1'd1);

assign xor_ln899_5_fu_3897_p2 = (icmp_ln899_5_reg_5915 ^ 1'd1);

assign xor_ln899_6_fu_3906_p2 = (icmp_ln899_6_reg_5920 ^ 1'd1);

assign xor_ln899_7_fu_3915_p2 = (icmp_ln899_7_reg_5925 ^ 1'd1);

assign xor_ln899_8_fu_3924_p2 = (icmp_ln899_8_reg_5930 ^ 1'd1);

assign xor_ln899_9_fu_3933_p2 = (icmp_ln899_9_reg_5935 ^ 1'd1);

assign xor_ln899_fu_4571_p2 = (icmp_ln899_reg_5890_pp0_iter3_reg ^ 1'd1);

assign zext_ln142_10_fu_3947_p1 = xor_ln899_10_fu_3942_p2;

assign zext_ln142_11_fu_3956_p1 = xor_ln899_11_fu_3951_p2;

assign zext_ln142_12_fu_3965_p1 = xor_ln899_12_fu_3960_p2;

assign zext_ln142_13_fu_4654_p1 = xor_ln899_15_fu_4649_p2;

assign zext_ln142_14_fu_4663_p1 = xor_ln899_16_fu_4658_p2;

assign zext_ln142_15_fu_4057_p1 = xor_ln899_17_fu_4052_p2;

assign zext_ln142_16_fu_4066_p1 = xor_ln899_18_fu_4061_p2;

assign zext_ln142_17_fu_4075_p1 = xor_ln899_19_fu_4070_p2;

assign zext_ln142_18_fu_4084_p1 = xor_ln899_20_fu_4079_p2;

assign zext_ln142_19_fu_4093_p1 = xor_ln899_21_fu_4088_p2;

assign zext_ln142_1_fu_4589_p1 = xor_ln899_1_fu_4584_p2;

assign zext_ln142_20_fu_4102_p1 = xor_ln899_22_fu_4097_p2;

assign zext_ln142_21_fu_4111_p1 = xor_ln899_23_fu_4106_p2;

assign zext_ln142_22_fu_4120_p1 = xor_ln899_24_fu_4115_p2;

assign zext_ln142_23_fu_4129_p1 = xor_ln899_25_fu_4124_p2;

assign zext_ln142_24_fu_4138_p1 = xor_ln899_26_fu_4133_p2;

assign zext_ln142_25_fu_4719_p1 = xor_ln899_29_fu_4714_p2;

assign zext_ln142_26_fu_4728_p1 = xor_ln899_30_fu_4723_p2;

assign zext_ln142_27_fu_4230_p1 = xor_ln899_31_fu_4225_p2;

assign zext_ln142_28_fu_4239_p1 = xor_ln899_32_fu_4234_p2;

assign zext_ln142_29_fu_4248_p1 = xor_ln899_33_fu_4243_p2;

assign zext_ln142_2_fu_4598_p1 = xor_ln899_2_fu_4593_p2;

assign zext_ln142_30_fu_4257_p1 = xor_ln899_34_fu_4252_p2;

assign zext_ln142_31_fu_4266_p1 = xor_ln899_35_fu_4261_p2;

assign zext_ln142_32_fu_4275_p1 = xor_ln899_36_fu_4270_p2;

assign zext_ln142_33_fu_4284_p1 = xor_ln899_37_fu_4279_p2;

assign zext_ln142_34_fu_4293_p1 = xor_ln899_38_fu_4288_p2;

assign zext_ln142_35_fu_4302_p1 = xor_ln899_39_fu_4297_p2;

assign zext_ln142_36_fu_4311_p1 = xor_ln899_40_fu_4306_p2;

assign zext_ln142_37_fu_4784_p1 = xor_ln899_43_fu_4779_p2;

assign zext_ln142_38_fu_4793_p1 = xor_ln899_44_fu_4788_p2;

assign zext_ln142_39_fu_4403_p1 = xor_ln899_45_fu_4398_p2;

assign zext_ln142_3_fu_3884_p1 = xor_ln899_3_fu_3879_p2;

assign zext_ln142_40_fu_4412_p1 = xor_ln899_46_fu_4407_p2;

assign zext_ln142_41_fu_4421_p1 = xor_ln899_47_fu_4416_p2;

assign zext_ln142_42_fu_4430_p1 = xor_ln899_48_fu_4425_p2;

assign zext_ln142_43_fu_4439_p1 = xor_ln899_49_fu_4434_p2;

assign zext_ln142_44_fu_4448_p1 = xor_ln899_50_fu_4443_p2;

assign zext_ln142_45_fu_4457_p1 = xor_ln899_51_fu_4452_p2;

assign zext_ln142_46_fu_4466_p1 = xor_ln899_52_fu_4461_p2;

assign zext_ln142_47_fu_4475_p1 = xor_ln899_53_fu_4470_p2;

assign zext_ln142_48_fu_4484_p1 = xor_ln899_54_fu_4479_p2;

assign zext_ln142_4_fu_3893_p1 = xor_ln899_4_fu_3888_p2;

assign zext_ln142_5_fu_3902_p1 = xor_ln899_5_fu_3897_p2;

assign zext_ln142_6_fu_3911_p1 = xor_ln899_6_fu_3906_p2;

assign zext_ln142_7_fu_3920_p1 = xor_ln899_7_fu_3915_p2;

assign zext_ln142_8_fu_3929_p1 = xor_ln899_8_fu_3924_p2;

assign zext_ln142_9_fu_3938_p1 = xor_ln899_9_fu_3933_p2;

assign zext_ln142_fu_3238_p1 = nf_assign_fu_708;

assign zext_ln700_10_fu_4673_p1 = add_ln700_45_fu_4667_p2;

assign zext_ln700_11_fu_4157_p1 = add_ln700_47_fu_4151_p2;

assign zext_ln700_12_fu_4167_p1 = add_ln700_48_fu_4161_p2;

assign zext_ln700_13_fu_4683_p1 = add_ln700_49_reg_6180;

assign zext_ln700_14_fu_4189_p1 = add_ln700_52_fu_4183_p2;

assign zext_ln700_15_fu_4199_p1 = add_ln700_53_fu_4193_p2;

assign zext_ln700_16_fu_4209_p1 = add_ln700_54_fu_4203_p2;

assign zext_ln700_17_fu_4692_p1 = add_ln700_56_reg_6185;

assign zext_ln700_18_fu_4320_p1 = xor_ln899_41_fu_4315_p2;

assign zext_ln700_19_fu_4738_p1 = add_ln700_58_fu_4732_p2;

assign zext_ln700_1_fu_4608_p1 = add_ln700_32_fu_4602_p2;

assign zext_ln700_20_fu_4330_p1 = add_ln700_60_fu_4324_p2;

assign zext_ln700_21_fu_4340_p1 = add_ln700_61_fu_4334_p2;

assign zext_ln700_22_fu_4748_p1 = add_ln700_62_reg_6190;

assign zext_ln700_23_fu_4362_p1 = add_ln700_65_fu_4356_p2;

assign zext_ln700_24_fu_4372_p1 = add_ln700_66_fu_4366_p2;

assign zext_ln700_25_fu_4382_p1 = add_ln700_67_fu_4376_p2;

assign zext_ln700_26_fu_4757_p1 = add_ln700_69_reg_6195;

assign zext_ln700_27_fu_4493_p1 = xor_ln899_55_fu_4488_p2;

assign zext_ln700_28_fu_4803_p1 = add_ln700_71_fu_4797_p2;

assign zext_ln700_29_fu_4503_p1 = add_ln700_73_fu_4497_p2;

assign zext_ln700_2_fu_3984_p1 = add_ln700_34_fu_3978_p2;

assign zext_ln700_30_fu_4513_p1 = add_ln700_74_fu_4507_p2;

assign zext_ln700_31_fu_4813_p1 = add_ln700_75_reg_6200;

assign zext_ln700_32_fu_4535_p1 = add_ln700_78_fu_4529_p2;

assign zext_ln700_33_fu_4545_p1 = add_ln700_79_fu_4539_p2;

assign zext_ln700_34_fu_4555_p1 = add_ln700_80_fu_4549_p2;

assign zext_ln700_35_fu_4822_p1 = add_ln700_82_reg_6205;

assign zext_ln700_3_fu_3994_p1 = add_ln700_35_fu_3988_p2;

assign zext_ln700_4_fu_4618_p1 = add_ln700_36_reg_6170;

assign zext_ln700_5_fu_4016_p1 = add_ln700_39_fu_4010_p2;

assign zext_ln700_6_fu_4026_p1 = add_ln700_40_fu_4020_p2;

assign zext_ln700_7_fu_4036_p1 = add_ln700_41_fu_4030_p2;

assign zext_ln700_8_fu_4627_p1 = add_ln700_43_reg_6175;

assign zext_ln700_9_fu_4147_p1 = xor_ln899_27_fu_4142_p2;

assign zext_ln700_fu_3974_p1 = xor_ln899_13_fu_3969_p2;

endmodule //StreamingFCLayer_Batch_4_Matrix_Vector_Activa
