Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec  7 20:22:07 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file {C:/Users/sweri/Desktop/HD/final/Final Project/projectRG/timing_report.txt}
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                                                            15          
SYNTH-9    Warning           Small multiplier                                                                                       16          
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-16  Warning           Large setup violation                                                                                  273         
TIMING-18  Warning           Missing input or output delay                                                                          26          
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (3)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: VGA_Ctrl_0/clk_frame_reg/Q (HIGH)

Clk_Divisor_6/num_reg[0]/C
Clk_Divisor_6/num_reg[1]/C
Clk_Divisor_6/num_reg[2]/C
Game_Engine_0/game_cnt_reg[0]/C
Game_Engine_0/game_cnt_reg[10]/C
Game_Engine_0/game_cnt_reg[11]/C
Game_Engine_0/game_cnt_reg[1]/C
Game_Engine_0/game_cnt_reg[2]/C
Game_Engine_0/game_cnt_reg[3]/C
Game_Engine_0/game_cnt_reg[4]/C
Game_Engine_0/game_cnt_reg[5]/C
Game_Engine_0/game_cnt_reg[6]/C
Game_Engine_0/game_cnt_reg[7]/C
Game_Engine_0/game_cnt_reg[8]/C
Game_Engine_0/game_cnt_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

Clk_Divisor_6/num_reg[0]/D
Clk_Divisor_6/num_reg[1]/D
Clk_Divisor_6/num_reg[2]/D
Game_Engine_0/game_cnt_reg[0]/CE
Game_Engine_0/game_cnt_reg[0]/D
Game_Engine_0/game_cnt_reg[0]/R
Game_Engine_0/game_cnt_reg[10]/CE
Game_Engine_0/game_cnt_reg[10]/D
Game_Engine_0/game_cnt_reg[10]/R
Game_Engine_0/game_cnt_reg[11]/CE
Game_Engine_0/game_cnt_reg[11]/D
Game_Engine_0/game_cnt_reg[11]/R
Game_Engine_0/game_cnt_reg[1]/CE
Game_Engine_0/game_cnt_reg[1]/D
Game_Engine_0/game_cnt_reg[1]/R
Game_Engine_0/game_cnt_reg[2]/CE
Game_Engine_0/game_cnt_reg[2]/D
Game_Engine_0/game_cnt_reg[2]/R
Game_Engine_0/game_cnt_reg[3]/CE
Game_Engine_0/game_cnt_reg[3]/D
Game_Engine_0/game_cnt_reg[3]/R
Game_Engine_0/game_cnt_reg[4]/CE
Game_Engine_0/game_cnt_reg[4]/D
Game_Engine_0/game_cnt_reg[4]/R
Game_Engine_0/game_cnt_reg[5]/CE
Game_Engine_0/game_cnt_reg[5]/D
Game_Engine_0/game_cnt_reg[5]/R
Game_Engine_0/game_cnt_reg[6]/CE
Game_Engine_0/game_cnt_reg[6]/D
Game_Engine_0/game_cnt_reg[6]/R
Game_Engine_0/game_cnt_reg[7]/CE
Game_Engine_0/game_cnt_reg[7]/D
Game_Engine_0/game_cnt_reg[7]/R
Game_Engine_0/game_cnt_reg[8]/CE
Game_Engine_0/game_cnt_reg[8]/D
Game_Engine_0/game_cnt_reg[8]/R
Game_Engine_0/game_cnt_reg[9]/CE
Game_Engine_0/game_cnt_reg[9]/D
Game_Engine_0/game_cnt_reg[9]/R

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

PS2_CLK
PS2_DATA
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

PS2_CLK
PS2_DATA
arm_LED[0]
arm_LED[1]
arm_LED[2]
arm_LED[3]
arm_LED[4]
arm_LED[5]
arm_LED[6]
arm_LED[7]
digit[0]
digit[1]
digit[2]
digit[3]
display[0]
display[1]
display[2]
display[3]
display[4]
display[5]
display[6]
hsync
vgaBlue[0]
vgaBlue[1]
vgaBlue[2]
vgaBlue[3]
vgaGreen[0]
vgaGreen[1]
vgaGreen[2]
vgaGreen[3]
vgaRed[0]
vgaRed[1]
vgaRed[2]
vgaRed[3]
vsync

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.360    -1489.753                    275                 2810        0.057        0.000                      0                 2810        4.500        0.000                       0                  1285  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk_25MHz  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.570     -954.795                    188                  755        0.086        0.000                      0                  755        4.500        0.000                       0                   368  
  clk_25MHz       -12.360     -534.957                     87                 2055        0.057        0.000                      0                 2055       19.500        0.000                       0                   917  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin   clk_25MHz     
(none)        clk_25MHz     sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_25MHz                   
(none)        sys_clk_pin                 
(none)                      clk_25MHz     
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          188  Failing Endpoints,  Worst Slack       -5.570ns,  Total Violation     -954.795ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.570ns  (required time - arrival time)
  Source:                 Render_0/Render_Play/d_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.791ns  (logic 9.104ns (61.552%)  route 5.687ns (38.448%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.566     5.087    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Render_0/Render_Play/d_cnt_reg[1]/Q
                         net (fo=52, routed)          0.641     6.184    Game_Engine_0/p_4_in[1]
    SLICE_X53Y13                                                      r  Game_Engine_0/army_value_tmp[5][1]_i_3/I3
    SLICE_X53Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.308 r  Game_Engine_0/army_value_tmp[5][1]_i_3/O
                         net (fo=16, routed)          0.813     7.122    Render_0/Render_Play/Army_Instance_1[2]
    SLICE_X51Y11                                                      r  Render_0/Render_Play/p_1_in_i_40/I0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.153     7.275 r  Render_0/Render_Play/p_1_in_i_40/O
                         net (fo=1, routed)           0.000     7.275    Render_0/Render_Play/p_1_in_i_40_n_0
    SLICE_X51Y11                                                      r  Render_0/Render_Play/p_1_in_i_29/DI[2]
    SLICE_X51Y11         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.676 r  Render_0/Render_Play/p_1_in_i_29/O[3]
                         net (fo=3, routed)           0.954     8.630    Render_0/Render_Play/p_1_in_i_29_n_4
    SLICE_X52Y12                                                      r  Render_0/Render_Play/p_1_in_i_22/I3
    SLICE_X52Y12         LUT4 (Prop_lut4_I3_O)        0.306     8.936 r  Render_0/Render_Play/p_1_in_i_22/O
                         net (fo=1, routed)           0.000     8.936    Render_0/Render_Play/p_1_in_i_22_n_0
    SLICE_X52Y12                                                      r  Render_0/Render_Play/p_1_in_i_6/S[3]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.312 r  Render_0/Render_Play/p_1_in_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.312    Render_0/Render_Play/p_1_in_i_6_n_0
    SLICE_X52Y13                                                      r  Render_0/Render_Play/p_1_in_i_5/CI
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.635 r  Render_0/Render_Play/p_1_in_i_5/O[1]
                         net (fo=1, routed)           0.609    10.244    Render_0/Render_Play/p_1_in_i_5_n_6
    DSP48_X1Y5                                                        r  Render_0/Render_Play/p_1_in/A[9]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023    14.267 r  Render_0/Render_Play/p_1_in/P[8]
                         net (fo=1, routed)           0.865    15.132    Render_0/Render_Play/p_1_in_n_97
    DSP48_X1Y6                                                        r  Render_0/Render_Play/army_1_addr/C[8]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820    16.952 r  Render_0/Render_Play/army_1_addr/P[1]
                         net (fo=1, routed)           0.786    17.737    Render_0/Render_Play/army_1_addr__0[1]
    SLICE_X49Y16                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_35/I1
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124    17.861 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_35/O
                         net (fo=1, routed)           0.000    17.861    Render_0/Render_Play/mem_Army_Joker_Cat_i_35_n_0
    SLICE_X49Y16                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_6/S[1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.411 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.411    Render_0/Render_Play/mem_Army_Joker_Cat_i_6_n_0
    SLICE_X49Y17                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_5/CI
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.525 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.525    Render_0/Render_Play/mem_Army_Joker_Cat_i_5_n_0
    SLICE_X49Y18                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_4/CI
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.859 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_4/O[1]
                         net (fo=8, routed)           1.018    19.878    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X2Y4          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.488    14.829    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.745    14.308    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -19.878    
  -------------------------------------------------------------------
                         slack                                 -5.570    

Slack (VIOLATED) :        -5.544ns  (required time - arrival time)
  Source:                 Render_0/Render_Play/d_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.765ns  (logic 8.990ns (60.887%)  route 5.775ns (39.113%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.566     5.087    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Render_0/Render_Play/d_cnt_reg[1]/Q
                         net (fo=52, routed)          0.641     6.184    Game_Engine_0/p_4_in[1]
    SLICE_X53Y13                                                      r  Game_Engine_0/army_value_tmp[5][1]_i_3/I3
    SLICE_X53Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.308 r  Game_Engine_0/army_value_tmp[5][1]_i_3/O
                         net (fo=16, routed)          0.813     7.122    Render_0/Render_Play/Army_Instance_1[2]
    SLICE_X51Y11                                                      r  Render_0/Render_Play/p_1_in_i_40/I0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.153     7.275 r  Render_0/Render_Play/p_1_in_i_40/O
                         net (fo=1, routed)           0.000     7.275    Render_0/Render_Play/p_1_in_i_40_n_0
    SLICE_X51Y11                                                      r  Render_0/Render_Play/p_1_in_i_29/DI[2]
    SLICE_X51Y11         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.676 r  Render_0/Render_Play/p_1_in_i_29/O[3]
                         net (fo=3, routed)           0.954     8.630    Render_0/Render_Play/p_1_in_i_29_n_4
    SLICE_X52Y12                                                      r  Render_0/Render_Play/p_1_in_i_22/I3
    SLICE_X52Y12         LUT4 (Prop_lut4_I3_O)        0.306     8.936 r  Render_0/Render_Play/p_1_in_i_22/O
                         net (fo=1, routed)           0.000     8.936    Render_0/Render_Play/p_1_in_i_22_n_0
    SLICE_X52Y12                                                      r  Render_0/Render_Play/p_1_in_i_6/S[3]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.312 r  Render_0/Render_Play/p_1_in_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.312    Render_0/Render_Play/p_1_in_i_6_n_0
    SLICE_X52Y13                                                      r  Render_0/Render_Play/p_1_in_i_5/CI
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.635 r  Render_0/Render_Play/p_1_in_i_5/O[1]
                         net (fo=1, routed)           0.609    10.244    Render_0/Render_Play/p_1_in_i_5_n_6
    DSP48_X1Y5                                                        r  Render_0/Render_Play/p_1_in/A[9]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023    14.267 r  Render_0/Render_Play/p_1_in/P[8]
                         net (fo=1, routed)           0.865    15.132    Render_0/Render_Play/p_1_in_n_97
    DSP48_X1Y6                                                        r  Render_0/Render_Play/army_1_addr/C[8]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820    16.952 r  Render_0/Render_Play/army_1_addr/P[1]
                         net (fo=1, routed)           0.786    17.737    Render_0/Render_Play/army_1_addr__0[1]
    SLICE_X49Y16                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_35/I1
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124    17.861 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_35/O
                         net (fo=1, routed)           0.000    17.861    Render_0/Render_Play/mem_Army_Joker_Cat_i_35_n_0
    SLICE_X49Y16                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_6/S[1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.411 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.411    Render_0/Render_Play/mem_Army_Joker_Cat_i_6_n_0
    SLICE_X49Y17                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_5/CI
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.745 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_5/O[1]
                         net (fo=8, routed)           1.107    19.852    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X2Y4          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.488    14.829    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.745    14.308    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -19.852    
  -------------------------------------------------------------------
                         slack                                 -5.544    

Slack (VIOLATED) :        -5.529ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/d_v_cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.740ns  (logic 6.591ns (67.667%)  route 3.149ns (32.333%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.564    10.085    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X55Y15         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  VGA_Ctrl_0/d_v_cnt_reg[1]/Q
                         net (fo=4, routed)           0.455    10.999    Render_0/Render_Play/Q[1]
    SLICE_X54Y13                                                      r  Render_0/Render_Play/army_0_addr_i_16/I0
    SLICE_X54Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.123 r  Render_0/Render_Play/army_0_addr_i_16/O
                         net (fo=1, routed)           0.000    11.123    Render_0/Render_Play/army_0_addr_i_16_n_0
    SLICE_X54Y13                                                      r  Render_0/Render_Play/army_0_addr_i_8/S[1]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.656 r  Render_0/Render_Play/army_0_addr_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.656    Render_0/Render_Play/army_0_addr_i_8_n_0
    SLICE_X54Y14                                                      r  Render_0/Render_Play/army_0_addr_i_7/CI
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.773 r  Render_0/Render_Play/army_0_addr_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.773    Render_0/Render_Play/army_0_addr_i_7_n_0
    SLICE_X54Y15                                                      r  Render_0/Render_Play/army_0_addr_i_6/CI
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  Render_0/Render_Play/army_0_addr_i_6/O[2]
                         net (fo=3, routed)           0.747    12.759    Render_0/Render_Play/army_0_addr_i_6_n_5
    DSP48_X1Y4                                                        r  Render_0/Render_Play/army_0_addr/A[10]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      4.018    16.777 r  Render_0/Render_Play/army_0_addr/P[1]
                         net (fo=1, routed)           0.807    17.584    Render_0/Render_Play/army_0_addr__0[1]
    SLICE_X49Y12                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_20/I1
    SLICE_X49Y12         LUT2 (Prop_lut2_I1_O)        0.124    17.708 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_20/O
                         net (fo=1, routed)           0.000    17.708    Render_0/Render_Play/mem_Army_Joker_Cat_i_20_n_0
    SLICE_X49Y12                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_3/S[1]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.258 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.258    Render_0/Render_Play/mem_Army_Joker_Cat_i_3_n_0
    SLICE_X49Y13                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_2/CI
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.372 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.372    Render_0/Render_Play/mem_Army_Joker_Cat_i_2_n_0
    SLICE_X49Y14                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_1/CI
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.685 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_1/O[3]
                         net (fo=6, routed)           1.141    19.826    Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X2Y6          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.479    14.820    Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.080    
                         clock uncertainty           -0.035    15.044    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    14.296    Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -19.826    
  -------------------------------------------------------------------
                         slack                                 -5.529    

Slack (VIOLATED) :        -5.529ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/d_v_cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.740ns  (logic 6.591ns (67.667%)  route 3.149ns (32.333%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.564    10.085    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X55Y15         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  VGA_Ctrl_0/d_v_cnt_reg[1]/Q
                         net (fo=4, routed)           0.455    10.999    Render_0/Render_Play/Q[1]
    SLICE_X54Y13                                                      r  Render_0/Render_Play/army_0_addr_i_16/I0
    SLICE_X54Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.123 r  Render_0/Render_Play/army_0_addr_i_16/O
                         net (fo=1, routed)           0.000    11.123    Render_0/Render_Play/army_0_addr_i_16_n_0
    SLICE_X54Y13                                                      r  Render_0/Render_Play/army_0_addr_i_8/S[1]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.656 r  Render_0/Render_Play/army_0_addr_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.656    Render_0/Render_Play/army_0_addr_i_8_n_0
    SLICE_X54Y14                                                      r  Render_0/Render_Play/army_0_addr_i_7/CI
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.773 r  Render_0/Render_Play/army_0_addr_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.773    Render_0/Render_Play/army_0_addr_i_7_n_0
    SLICE_X54Y15                                                      r  Render_0/Render_Play/army_0_addr_i_6/CI
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  Render_0/Render_Play/army_0_addr_i_6/O[2]
                         net (fo=3, routed)           0.747    12.759    Render_0/Render_Play/army_0_addr_i_6_n_5
    DSP48_X1Y4                                                        r  Render_0/Render_Play/army_0_addr/A[10]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      4.018    16.777 r  Render_0/Render_Play/army_0_addr/P[1]
                         net (fo=1, routed)           0.807    17.584    Render_0/Render_Play/army_0_addr__0[1]
    SLICE_X49Y12                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_20/I1
    SLICE_X49Y12         LUT2 (Prop_lut2_I1_O)        0.124    17.708 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_20/O
                         net (fo=1, routed)           0.000    17.708    Render_0/Render_Play/mem_Army_Joker_Cat_i_20_n_0
    SLICE_X49Y12                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_3/S[1]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.258 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.258    Render_0/Render_Play/mem_Army_Joker_Cat_i_3_n_0
    SLICE_X49Y13                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_2/CI
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.372 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.372    Render_0/Render_Play/mem_Army_Joker_Cat_i_2_n_0
    SLICE_X49Y14                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_1/CI
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.685 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_1/O[3]
                         net (fo=6, routed)           1.141    19.826    Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X2Y7          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.479    14.820    Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.080    
                         clock uncertainty           -0.035    15.044    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    14.296    Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -19.826    
  -------------------------------------------------------------------
                         slack                                 -5.529    

Slack (VIOLATED) :        -5.515ns  (required time - arrival time)
  Source:                 Render_0/Render_Play/d_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.733ns  (logic 9.083ns (61.652%)  route 5.650ns (38.348%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.566     5.087    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Render_0/Render_Play/d_cnt_reg[1]/Q
                         net (fo=52, routed)          0.641     6.184    Game_Engine_0/p_4_in[1]
    SLICE_X53Y13                                                      r  Game_Engine_0/army_value_tmp[5][1]_i_3/I3
    SLICE_X53Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.308 r  Game_Engine_0/army_value_tmp[5][1]_i_3/O
                         net (fo=16, routed)          0.813     7.122    Render_0/Render_Play/Army_Instance_1[2]
    SLICE_X51Y11                                                      r  Render_0/Render_Play/p_1_in_i_40/I0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.153     7.275 r  Render_0/Render_Play/p_1_in_i_40/O
                         net (fo=1, routed)           0.000     7.275    Render_0/Render_Play/p_1_in_i_40_n_0
    SLICE_X51Y11                                                      r  Render_0/Render_Play/p_1_in_i_29/DI[2]
    SLICE_X51Y11         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.676 r  Render_0/Render_Play/p_1_in_i_29/O[3]
                         net (fo=3, routed)           0.954     8.630    Render_0/Render_Play/p_1_in_i_29_n_4
    SLICE_X52Y12                                                      r  Render_0/Render_Play/p_1_in_i_22/I3
    SLICE_X52Y12         LUT4 (Prop_lut4_I3_O)        0.306     8.936 r  Render_0/Render_Play/p_1_in_i_22/O
                         net (fo=1, routed)           0.000     8.936    Render_0/Render_Play/p_1_in_i_22_n_0
    SLICE_X52Y12                                                      r  Render_0/Render_Play/p_1_in_i_6/S[3]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.312 r  Render_0/Render_Play/p_1_in_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.312    Render_0/Render_Play/p_1_in_i_6_n_0
    SLICE_X52Y13                                                      r  Render_0/Render_Play/p_1_in_i_5/CI
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.635 r  Render_0/Render_Play/p_1_in_i_5/O[1]
                         net (fo=1, routed)           0.609    10.244    Render_0/Render_Play/p_1_in_i_5_n_6
    DSP48_X1Y5                                                        r  Render_0/Render_Play/p_1_in/A[9]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023    14.267 r  Render_0/Render_Play/p_1_in/P[8]
                         net (fo=1, routed)           0.865    15.132    Render_0/Render_Play/p_1_in_n_97
    DSP48_X1Y6                                                        r  Render_0/Render_Play/army_1_addr/C[8]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820    16.952 r  Render_0/Render_Play/army_1_addr/P[1]
                         net (fo=1, routed)           0.786    17.737    Render_0/Render_Play/army_1_addr__0[1]
    SLICE_X49Y16                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_35/I1
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124    17.861 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_35/O
                         net (fo=1, routed)           0.000    17.861    Render_0/Render_Play/mem_Army_Joker_Cat_i_35_n_0
    SLICE_X49Y16                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_6/S[1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.411 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.411    Render_0/Render_Play/mem_Army_Joker_Cat_i_6_n_0
    SLICE_X49Y17                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_5/CI
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.525 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.525    Render_0/Render_Play/mem_Army_Joker_Cat_i_5_n_0
    SLICE_X49Y18                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_4/CI
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.838 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_4/O[3]
                         net (fo=6, routed)           0.981    19.820    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB18_X2Y4          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.488    14.829    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    14.305    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -19.820    
  -------------------------------------------------------------------
                         slack                                 -5.515    

Slack (VIOLATED) :        -5.514ns  (required time - arrival time)
  Source:                 Render_0/Render_Play/d_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.739ns  (logic 8.992ns (61.009%)  route 5.747ns (38.991%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.566     5.087    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Render_0/Render_Play/d_cnt_reg[1]/Q
                         net (fo=52, routed)          0.641     6.184    Game_Engine_0/p_4_in[1]
    SLICE_X53Y13                                                      r  Game_Engine_0/army_value_tmp[5][1]_i_3/I3
    SLICE_X53Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.308 r  Game_Engine_0/army_value_tmp[5][1]_i_3/O
                         net (fo=16, routed)          0.813     7.122    Render_0/Render_Play/Army_Instance_1[2]
    SLICE_X51Y11                                                      r  Render_0/Render_Play/p_1_in_i_40/I0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.153     7.275 r  Render_0/Render_Play/p_1_in_i_40/O
                         net (fo=1, routed)           0.000     7.275    Render_0/Render_Play/p_1_in_i_40_n_0
    SLICE_X51Y11                                                      r  Render_0/Render_Play/p_1_in_i_29/DI[2]
    SLICE_X51Y11         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.676 r  Render_0/Render_Play/p_1_in_i_29/O[3]
                         net (fo=3, routed)           0.954     8.630    Render_0/Render_Play/p_1_in_i_29_n_4
    SLICE_X52Y12                                                      r  Render_0/Render_Play/p_1_in_i_22/I3
    SLICE_X52Y12         LUT4 (Prop_lut4_I3_O)        0.306     8.936 r  Render_0/Render_Play/p_1_in_i_22/O
                         net (fo=1, routed)           0.000     8.936    Render_0/Render_Play/p_1_in_i_22_n_0
    SLICE_X52Y12                                                      r  Render_0/Render_Play/p_1_in_i_6/S[3]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.312 r  Render_0/Render_Play/p_1_in_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.312    Render_0/Render_Play/p_1_in_i_6_n_0
    SLICE_X52Y13                                                      r  Render_0/Render_Play/p_1_in_i_5/CI
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.635 r  Render_0/Render_Play/p_1_in_i_5/O[1]
                         net (fo=1, routed)           0.609    10.244    Render_0/Render_Play/p_1_in_i_5_n_6
    DSP48_X1Y5                                                        r  Render_0/Render_Play/p_1_in/A[9]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023    14.267 r  Render_0/Render_Play/p_1_in/P[8]
                         net (fo=1, routed)           0.865    15.132    Render_0/Render_Play/p_1_in_n_97
    DSP48_X1Y6                                                        r  Render_0/Render_Play/army_1_addr/C[8]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820    16.952 r  Render_0/Render_Play/army_1_addr/P[1]
                         net (fo=1, routed)           0.786    17.737    Render_0/Render_Play/army_1_addr__0[1]
    SLICE_X49Y16                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_35/I1
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124    17.861 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_35/O
                         net (fo=1, routed)           0.000    17.861    Render_0/Render_Play/mem_Army_Joker_Cat_i_35_n_0
    SLICE_X49Y16                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_6/S[1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.411 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.411    Render_0/Render_Play/mem_Army_Joker_Cat_i_6_n_0
    SLICE_X49Y17                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_5/CI
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.525 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.525    Render_0/Render_Play/mem_Army_Joker_Cat_i_5_n_0
    SLICE_X49Y18                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_4/CI
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.747 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_4/O[0]
                         net (fo=8, routed)           1.079    19.826    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X2Y4          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.488    14.829    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    14.312    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -19.826    
  -------------------------------------------------------------------
                         slack                                 -5.514    

Slack (VIOLATED) :        -5.513ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/d_v_cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.727ns  (logic 6.612ns (67.976%)  route 3.115ns (32.024%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.564    10.085    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X55Y15         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  VGA_Ctrl_0/d_v_cnt_reg[1]/Q
                         net (fo=4, routed)           0.455    10.999    Render_0/Render_Play/Q[1]
    SLICE_X54Y13                                                      r  Render_0/Render_Play/army_0_addr_i_16/I0
    SLICE_X54Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.123 r  Render_0/Render_Play/army_0_addr_i_16/O
                         net (fo=1, routed)           0.000    11.123    Render_0/Render_Play/army_0_addr_i_16_n_0
    SLICE_X54Y13                                                      r  Render_0/Render_Play/army_0_addr_i_8/S[1]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.656 r  Render_0/Render_Play/army_0_addr_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.656    Render_0/Render_Play/army_0_addr_i_8_n_0
    SLICE_X54Y14                                                      r  Render_0/Render_Play/army_0_addr_i_7/CI
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.773 r  Render_0/Render_Play/army_0_addr_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.773    Render_0/Render_Play/army_0_addr_i_7_n_0
    SLICE_X54Y15                                                      r  Render_0/Render_Play/army_0_addr_i_6/CI
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  Render_0/Render_Play/army_0_addr_i_6/O[2]
                         net (fo=3, routed)           0.747    12.759    Render_0/Render_Play/army_0_addr_i_6_n_5
    DSP48_X1Y4                                                        r  Render_0/Render_Play/army_0_addr/A[10]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      4.018    16.777 r  Render_0/Render_Play/army_0_addr/P[1]
                         net (fo=1, routed)           0.807    17.584    Render_0/Render_Play/army_0_addr__0[1]
    SLICE_X49Y12                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_20/I1
    SLICE_X49Y12         LUT2 (Prop_lut2_I1_O)        0.124    17.708 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_20/O
                         net (fo=1, routed)           0.000    17.708    Render_0/Render_Play/mem_Army_Joker_Cat_i_20_n_0
    SLICE_X49Y12                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_3/S[1]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.258 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.258    Render_0/Render_Play/mem_Army_Joker_Cat_i_3_n_0
    SLICE_X49Y13                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_2/CI
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.372 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.372    Render_0/Render_Play/mem_Army_Joker_Cat_i_2_n_0
    SLICE_X49Y14                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_1/CI
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.706 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_1/O[1]
                         net (fo=8, routed)           1.106    19.812    Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y6          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.479    14.820    Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.080    
                         clock uncertainty           -0.035    15.044    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.745    14.299    Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -19.812    
  -------------------------------------------------------------------
                         slack                                 -5.513    

Slack (VIOLATED) :        -5.513ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/d_v_cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.727ns  (logic 6.612ns (67.976%)  route 3.115ns (32.024%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.564    10.085    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X55Y15         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  VGA_Ctrl_0/d_v_cnt_reg[1]/Q
                         net (fo=4, routed)           0.455    10.999    Render_0/Render_Play/Q[1]
    SLICE_X54Y13                                                      r  Render_0/Render_Play/army_0_addr_i_16/I0
    SLICE_X54Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.123 r  Render_0/Render_Play/army_0_addr_i_16/O
                         net (fo=1, routed)           0.000    11.123    Render_0/Render_Play/army_0_addr_i_16_n_0
    SLICE_X54Y13                                                      r  Render_0/Render_Play/army_0_addr_i_8/S[1]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.656 r  Render_0/Render_Play/army_0_addr_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.656    Render_0/Render_Play/army_0_addr_i_8_n_0
    SLICE_X54Y14                                                      r  Render_0/Render_Play/army_0_addr_i_7/CI
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.773 r  Render_0/Render_Play/army_0_addr_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.773    Render_0/Render_Play/army_0_addr_i_7_n_0
    SLICE_X54Y15                                                      r  Render_0/Render_Play/army_0_addr_i_6/CI
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  Render_0/Render_Play/army_0_addr_i_6/O[2]
                         net (fo=3, routed)           0.747    12.759    Render_0/Render_Play/army_0_addr_i_6_n_5
    DSP48_X1Y4                                                        r  Render_0/Render_Play/army_0_addr/A[10]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      4.018    16.777 r  Render_0/Render_Play/army_0_addr/P[1]
                         net (fo=1, routed)           0.807    17.584    Render_0/Render_Play/army_0_addr__0[1]
    SLICE_X49Y12                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_20/I1
    SLICE_X49Y12         LUT2 (Prop_lut2_I1_O)        0.124    17.708 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_20/O
                         net (fo=1, routed)           0.000    17.708    Render_0/Render_Play/mem_Army_Joker_Cat_i_20_n_0
    SLICE_X49Y12                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_3/S[1]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.258 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.258    Render_0/Render_Play/mem_Army_Joker_Cat_i_3_n_0
    SLICE_X49Y13                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_2/CI
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.372 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.372    Render_0/Render_Play/mem_Army_Joker_Cat_i_2_n_0
    SLICE_X49Y14                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_1/CI
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.706 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_1/O[1]
                         net (fo=8, routed)           1.106    19.812    Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y7          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.479    14.820    Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.080    
                         clock uncertainty           -0.035    15.044    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.745    14.299    Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -19.812    
  -------------------------------------------------------------------
                         slack                                 -5.513    

Slack (VIOLATED) :        -5.506ns  (required time - arrival time)
  Source:                 Render_0/Render_Play/d_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.728ns  (logic 9.009ns (61.169%)  route 5.719ns (38.831%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.566     5.087    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Render_0/Render_Play/d_cnt_reg[1]/Q
                         net (fo=52, routed)          0.641     6.184    Game_Engine_0/p_4_in[1]
    SLICE_X53Y13                                                      r  Game_Engine_0/army_value_tmp[5][1]_i_3/I3
    SLICE_X53Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.308 r  Game_Engine_0/army_value_tmp[5][1]_i_3/O
                         net (fo=16, routed)          0.813     7.122    Render_0/Render_Play/Army_Instance_1[2]
    SLICE_X51Y11                                                      r  Render_0/Render_Play/p_1_in_i_40/I0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.153     7.275 r  Render_0/Render_Play/p_1_in_i_40/O
                         net (fo=1, routed)           0.000     7.275    Render_0/Render_Play/p_1_in_i_40_n_0
    SLICE_X51Y11                                                      r  Render_0/Render_Play/p_1_in_i_29/DI[2]
    SLICE_X51Y11         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.676 r  Render_0/Render_Play/p_1_in_i_29/O[3]
                         net (fo=3, routed)           0.954     8.630    Render_0/Render_Play/p_1_in_i_29_n_4
    SLICE_X52Y12                                                      r  Render_0/Render_Play/p_1_in_i_22/I3
    SLICE_X52Y12         LUT4 (Prop_lut4_I3_O)        0.306     8.936 r  Render_0/Render_Play/p_1_in_i_22/O
                         net (fo=1, routed)           0.000     8.936    Render_0/Render_Play/p_1_in_i_22_n_0
    SLICE_X52Y12                                                      r  Render_0/Render_Play/p_1_in_i_6/S[3]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.312 r  Render_0/Render_Play/p_1_in_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.312    Render_0/Render_Play/p_1_in_i_6_n_0
    SLICE_X52Y13                                                      r  Render_0/Render_Play/p_1_in_i_5/CI
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.635 r  Render_0/Render_Play/p_1_in_i_5/O[1]
                         net (fo=1, routed)           0.609    10.244    Render_0/Render_Play/p_1_in_i_5_n_6
    DSP48_X1Y5                                                        r  Render_0/Render_Play/p_1_in/A[9]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023    14.267 r  Render_0/Render_Play/p_1_in/P[8]
                         net (fo=1, routed)           0.865    15.132    Render_0/Render_Play/p_1_in_n_97
    DSP48_X1Y6                                                        r  Render_0/Render_Play/army_1_addr/C[8]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820    16.952 r  Render_0/Render_Play/army_1_addr/P[1]
                         net (fo=1, routed)           0.786    17.737    Render_0/Render_Play/army_1_addr__0[1]
    SLICE_X49Y16                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_35/I1
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124    17.861 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_35/O
                         net (fo=1, routed)           0.000    17.861    Render_0/Render_Play/mem_Army_Joker_Cat_i_35_n_0
    SLICE_X49Y16                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_6/S[1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.411 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.411    Render_0/Render_Play/mem_Army_Joker_Cat_i_6_n_0
    SLICE_X49Y17                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_5/CI
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.525 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.525    Render_0/Render_Play/mem_Army_Joker_Cat_i_5_n_0
    SLICE_X49Y18                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_4/CI
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.764 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_4/O[2]
                         net (fo=7, routed)           1.051    19.815    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB18_X2Y4          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.488    14.829    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.744    14.309    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -19.815    
  -------------------------------------------------------------------
                         slack                                 -5.506    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 Render_0/Render_Play/d_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.698ns  (logic 8.895ns (60.520%)  route 5.803ns (39.480%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.566     5.087    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Render_0/Render_Play/d_cnt_reg[1]/Q
                         net (fo=52, routed)          0.641     6.184    Game_Engine_0/p_4_in[1]
    SLICE_X53Y13                                                      r  Game_Engine_0/army_value_tmp[5][1]_i_3/I3
    SLICE_X53Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.308 r  Game_Engine_0/army_value_tmp[5][1]_i_3/O
                         net (fo=16, routed)          0.813     7.122    Render_0/Render_Play/Army_Instance_1[2]
    SLICE_X51Y11                                                      r  Render_0/Render_Play/p_1_in_i_40/I0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.153     7.275 r  Render_0/Render_Play/p_1_in_i_40/O
                         net (fo=1, routed)           0.000     7.275    Render_0/Render_Play/p_1_in_i_40_n_0
    SLICE_X51Y11                                                      r  Render_0/Render_Play/p_1_in_i_29/DI[2]
    SLICE_X51Y11         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.676 r  Render_0/Render_Play/p_1_in_i_29/O[3]
                         net (fo=3, routed)           0.954     8.630    Render_0/Render_Play/p_1_in_i_29_n_4
    SLICE_X52Y12                                                      r  Render_0/Render_Play/p_1_in_i_22/I3
    SLICE_X52Y12         LUT4 (Prop_lut4_I3_O)        0.306     8.936 r  Render_0/Render_Play/p_1_in_i_22/O
                         net (fo=1, routed)           0.000     8.936    Render_0/Render_Play/p_1_in_i_22_n_0
    SLICE_X52Y12                                                      r  Render_0/Render_Play/p_1_in_i_6/S[3]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.312 r  Render_0/Render_Play/p_1_in_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.312    Render_0/Render_Play/p_1_in_i_6_n_0
    SLICE_X52Y13                                                      r  Render_0/Render_Play/p_1_in_i_5/CI
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.635 r  Render_0/Render_Play/p_1_in_i_5/O[1]
                         net (fo=1, routed)           0.609    10.244    Render_0/Render_Play/p_1_in_i_5_n_6
    DSP48_X1Y5                                                        r  Render_0/Render_Play/p_1_in/A[9]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023    14.267 r  Render_0/Render_Play/p_1_in/P[8]
                         net (fo=1, routed)           0.865    15.132    Render_0/Render_Play/p_1_in_n_97
    DSP48_X1Y6                                                        r  Render_0/Render_Play/army_1_addr/C[8]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820    16.952 r  Render_0/Render_Play/army_1_addr/P[1]
                         net (fo=1, routed)           0.786    17.737    Render_0/Render_Play/army_1_addr__0[1]
    SLICE_X49Y16                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_35/I1
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.124    17.861 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_35/O
                         net (fo=1, routed)           0.000    17.861    Render_0/Render_Play/mem_Army_Joker_Cat_i_35_n_0
    SLICE_X49Y16                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_6/S[1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.411 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.411    Render_0/Render_Play/mem_Army_Joker_Cat_i_6_n_0
    SLICE_X49Y17                                                      r  Render_0/Render_Play/mem_Army_Joker_Cat_i_5/CI
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.650 r  Render_0/Render_Play/mem_Army_Joker_Cat_i_5/O[2]
                         net (fo=8, routed)           1.134    19.785    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X2Y4          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.488    14.829    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.744    14.309    Render_0/Render_Play/Army_Render_01/mem_Army_Joker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -19.785    
  -------------------------------------------------------------------
                         slack                                 -5.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.230ns (50.184%)  route 0.228ns (49.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.562     1.445    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.228     1.801    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[8]
    SLICE_X29Y40                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[9]_i_1/I0
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.102     1.903 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000     1.903    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[9]_i_1_n_0
    SLICE_X29Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.832     1.959    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.107     1.817    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.995%)  route 0.257ns (58.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.562     1.445    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=15, routed)          0.257     1.843    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s
    SLICE_X29Y39                                                      f  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0/I0
    SLICE_X29Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.888    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X29Y39         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.831     1.958    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.092     1.801    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.995%)  route 0.257ns (58.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.562     1.445    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=15, routed)          0.257     1.843    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s
    SLICE_X29Y39                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[3]_i_1/I0
    SLICE_X29Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.888    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[3]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.831     1.958    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.092     1.801    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.227ns (49.746%)  route 0.229ns (50.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.562     1.445    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.229     1.802    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[8]
    SLICE_X29Y40                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_inv_i_1/I3
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.099     1.901 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_inv_i_1/O
                         net (fo=1, routed)           0.000     1.901    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_inv_i_1_n_0
    SLICE_X29Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.832     1.959    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.249     1.710    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.092     1.802    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.190ns (39.213%)  route 0.295ns (60.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.562     1.445    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=15, routed)          0.295     1.881    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s
    SLICE_X29Y39                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[16]_i_1/I0
    SLICE_X29Y39         LUT3 (Prop_lut3_I0_O)        0.049     1.930 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[16]_i_1/O
                         net (fo=1, routed)           0.000     1.930    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[16]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.831     1.958    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.107     1.816    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.707%)  route 0.295ns (61.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.562     1.445    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=15, routed)          0.295     1.881    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s
    SLICE_X29Y39                                                      f  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[12]_i_1/I1
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.926 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.926    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[12]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.831     1.958    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.092     1.801    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/army_value_tmp_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Play/army_value_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.553     1.436    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  Render_0/Render_Play/army_value_tmp_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Render_0/Render_Play/army_value_tmp_reg[0][1]/Q
                         net (fo=1, routed)           0.102     1.679    Render_0/Render_Play/army_value_tmp_reg[0]_5[1]
    SLICE_X31Y21         FDRE                                         r  Render_0/Render_Play/army_value_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.820     1.947    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  Render_0/Render_Play/army_value_reg[0][1]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.070     1.520    Render_0/Render_Play/army_value_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.983%)  route 0.331ns (64.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.562     1.445    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=15, routed)          0.331     1.917    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_s
    SLICE_X29Y40                                                      f  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0/I0
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.045     1.962 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.962    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X29Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.832     1.959    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.091     1.801    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/army_value_tmp_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Play/army_value_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.551     1.434    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  Render_0/Render_Play/army_value_tmp_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  Render_0/Render_Play/army_value_tmp_reg[4][1]/Q
                         net (fo=1, routed)           0.117     1.692    Render_0/Render_Play/army_value_tmp_reg[4]_1[1]
    SLICE_X34Y23         FDRE                                         r  Render_0/Render_Play/army_value_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.816     1.943    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  Render_0/Render_Play/army_value_reg[4][1]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X34Y23         FDRE (Hold_fdre_C_D)         0.063     1.528    Render_0/Render_Play/army_value_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.867%)  route 0.088ns (32.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.559     1.442    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[32]/Q
                         net (fo=4, routed)           0.088     1.671    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[33]
    SLICE_X33Y35                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/I2
    SLICE_X33Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.716 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     1.716    Mouse_Ctrl_0/MC1/Inst_Ps2Interface_n_32
    SLICE_X33Y35         FDRE                                         r  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.827     1.954    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[34]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.092     1.547    Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   Render_0/Render_Play/Army_Render_01/mem_Army_Bomb_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   Render_0/Render_Play/Army_Render_01/mem_Army_Bomb_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7   Render_0/Render_Play/Army_Render_01/mem_Army_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7   Render_0/Render_Play/Army_Render_01/mem_Army_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   Render_0/Render_Play/Army_Render_01/mem_Army_Elephant_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   Render_0/Render_Play/Army_Render_01/mem_Army_Elephant_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y6   Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y6   Render_0/Render_Play/Army_Render_01/mem_Army_Fish_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y7   Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y7   Render_0/Render_Play/Army_Render_01/mem_Army_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y14  Clk_Div_4/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y14  Clk_Div_4/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y17  Clk_Div_4/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y17  Clk_Div_4/num_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y14  Clk_Div_4/num_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y14  Clk_Div_4/num_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y17  Clk_Div_4/num_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y17  Clk_Div_4/num_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y37  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36  Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz
  To Clock:  clk_25MHz

Setup :           87  Failing Endpoints,  Worst Slack      -12.360ns,  Total Violation     -534.957ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.360ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/ah_cnt_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Menu/num_menu_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        32.218ns  (logic 14.778ns (45.869%)  route 17.440ns (54.131%))
  Logic Levels:           45  (CARRY4=28 LUT1=1 LUT2=4 LUT3=5 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.664ns = ( 48.664 - 40.000 ) 
    Source Clock Delay      (SCD):    9.483ns = ( 29.483 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282    27.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     f  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.913 f  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.569    29.483    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X57Y39         FDRE                                         r  VGA_Ctrl_0/ah_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.459    29.942 r  VGA_Ctrl_0/ah_cnt_reg[5]/Q
                         net (fo=157, routed)         1.059    31.001    VGA_Ctrl_0/ah_cnt[5]
    SLICE_X40Y39                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_34/I5
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.125 r  VGA_Ctrl_0/num_menu_addr[0]_i_34/O
                         net (fo=8, routed)           0.752    31.877    VGA_Ctrl_0/num_menu_addr[0]_i_34_n_0
    SLICE_X41Y36                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_371/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.124    32.001 r  VGA_Ctrl_0/num_menu_addr[0]_i_371/O
                         net (fo=29, routed)          0.743    32.744    VGA_Ctrl_0/num_menu_addr[0]_i_371_n_0
    SLICE_X41Y36                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_192/I0
    SLICE_X41Y36         LUT3 (Prop_lut3_I0_O)        0.124    32.868 r  VGA_Ctrl_0/num_menu_addr[0]_i_192/O
                         net (fo=5, routed)           0.581    33.449    VGA_Ctrl_0/num_menu_addr[0]_i_192_n_0
    SLICE_X36Y36                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_770/DI[1]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.956 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    33.956    VGA_Ctrl_0/num_menu_addr_reg[0]_i_770_n_0
    SLICE_X36Y37                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_669/CI
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.178 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_669/O[0]
                         net (fo=2, routed)           0.566    34.743    Render_0/Render_Menu/num_menu_addr_reg[0]_i_668_0[3]
    SLICE_X37Y35                                                      r  Render_0/Render_Menu/num_menu_addr[0]_i_771/I0
    SLICE_X37Y35         LUT2 (Prop_lut2_I0_O)        0.299    35.042 r  Render_0/Render_Menu/num_menu_addr[0]_i_771/O
                         net (fo=1, routed)           0.000    35.042    VGA_Ctrl_0/num_menu_addr[0]_i_517_0[3]
    SLICE_X37Y35                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_668/S[3]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.443 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    35.443    VGA_Ctrl_0/num_menu_addr_reg[0]_i_668_n_0
    SLICE_X37Y36                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_518/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.557 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    35.557    VGA_Ctrl_0/num_menu_addr_reg[0]_i_518_n_0
    SLICE_X37Y37                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_358/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.891 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_358/O[1]
                         net (fo=4, routed)           0.936    36.827    VGA_Ctrl_0/num_menu_addr_reg[0]_i_358_n_6
    SLICE_X38Y42                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_162/I1
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.303    37.130 r  VGA_Ctrl_0/num_menu_addr[0]_i_162/O
                         net (fo=2, routed)           0.688    37.818    VGA_Ctrl_0/num_menu_addr[0]_i_162_n_0
    SLICE_X39Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_70/DI[0]
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.344 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    38.344    VGA_Ctrl_0/num_menu_addr_reg[0]_i_70_n_0
    SLICE_X39Y45                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_23/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.458 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.458    VGA_Ctrl_0/num_menu_addr_reg[0]_i_23_n_0
    SLICE_X39Y46                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_10/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.572 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.572    VGA_Ctrl_0/num_menu_addr_reg[0]_i_10_n_0
    SLICE_X39Y47                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_44/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.686 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.686    VGA_Ctrl_0/num_menu_addr_reg[0]_i_44_n_0
    SLICE_X39Y48                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_104/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.020 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_104/O[1]
                         net (fo=11, routed)          0.882    39.902    Render_0/Render_Menu/num_menu_addr[0]_i_695[1]
    SLICE_X40Y43                                                      r  Render_0/Render_Menu/num_menu_addr[0]_i_382/I0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.303    40.205 r  Render_0/Render_Menu/num_menu_addr[0]_i_382/O
                         net (fo=1, routed)           0.000    40.205    Render_0/Render_Menu/num_menu_addr[0]_i_382_n_0
    SLICE_X40Y43                                                      r  Render_0/Render_Menu/num_menu_addr_reg[0]_i_205/S[0]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.737 r  Render_0/Render_Menu/num_menu_addr_reg[0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    40.737    VGA_Ctrl_0/num_menu_addr[0]_i_550_0[0]
    SLICE_X40Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_91/CI
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.894 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_91/CO[1]
                         net (fo=4, routed)           0.617    41.511    VGA_Ctrl_0/num_menu_addr_reg[0]_i_91_n_2
    SLICE_X40Y45                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_32/CYINIT
    SLICE_X40Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    42.308 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_32/CO[2]
                         net (fo=32, routed)          0.609    42.917    VGA_Ctrl_0/num_menu_addr_reg[0]_i_32_n_1
    SLICE_X39Y50                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_11/CYINIT
    SLICE_X39Y50         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    43.698 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_11/CO[2]
                         net (fo=73, routed)          0.866    44.564    VGA_Ctrl_0/num_menu_addr_reg[0]_i_11_n_1
    SLICE_X41Y52                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_40/I1
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.313    44.877 r  VGA_Ctrl_0/num_menu_addr[0]_i_40/O
                         net (fo=1, routed)           0.000    44.877    VGA_Ctrl_0/num_menu_addr[0]_i_40_n_0
    SLICE_X41Y52                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_13/S[3]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.278 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_13/CO[3]
                         net (fo=72, routed)          0.888    46.166    VGA_Ctrl_0/num_menu_addr_reg[0]_i_13_n_0
    SLICE_X39Y51                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_105/I2
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.124    46.290 r  VGA_Ctrl_0/num_menu_addr[10]_i_105/O
                         net (fo=29, routed)          1.440    47.729    VGA_Ctrl_0/num_menu_addr[10]_i_105_n_0
    SLICE_X31Y56                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_70/I2
    SLICE_X31Y56         LUT6 (Prop_lut6_I2_O)        0.124    47.853 r  VGA_Ctrl_0/num_menu_addr[10]_i_70/O
                         net (fo=1, routed)           0.000    47.853    VGA_Ctrl_0/num_menu_addr[10]_i_70_n_0
    SLICE_X31Y56                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_33/S[1]
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.403 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.403    VGA_Ctrl_0/num_menu_addr_reg[10]_i_33_n_0
    SLICE_X31Y57                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_471/CI
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.716 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_471/O[3]
                         net (fo=27, routed)          0.565    49.282    VGA_Ctrl_0_n_1328
    SLICE_X34Y57                                                      r  num_menu_addr[0]_i_747/I0
    SLICE_X34Y57         LUT3 (Prop_lut3_I0_O)        0.306    49.588 r  num_menu_addr[0]_i_747/O
                         net (fo=1, routed)           0.689    50.277    VGA_Ctrl_0/num_menu_addr[0]_i_639[3]
    SLICE_X30Y57                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_642/DI[3]
    SLICE_X30Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    50.673 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    50.673    VGA_Ctrl_0/num_menu_addr_reg[0]_i_642_n_0
    SLICE_X30Y58                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_484/CI
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.790 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    50.790    VGA_Ctrl_0/num_menu_addr_reg[0]_i_484_n_0
    SLICE_X30Y59                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_322/CI
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.029 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_322/O[2]
                         net (fo=3, routed)           0.783    51.812    VGA_Ctrl_0_n_1357
    SLICE_X31Y65                                                      r  num_menu_addr[0]_i_150/I0
    SLICE_X31Y65         LUT3 (Prop_lut3_I0_O)        0.301    52.113 r  num_menu_addr[0]_i_150/O
                         net (fo=1, routed)           0.777    52.889    VGA_Ctrl_0/num_menu_addr_reg[0]_i_22_0[0]
    SLICE_X29Y70                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_61/DI[0]
    SLICE_X29Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    53.415 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.415    VGA_Ctrl_0/num_menu_addr_reg[0]_i_61_n_0
    SLICE_X29Y71                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_22/CI
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.728 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_22/O[3]
                         net (fo=10, routed)          1.075    54.804    VGA_Ctrl_0_n_1429
    SLICE_X30Y67                                                      r  num_menu_addr[7]_i_57/I2
    SLICE_X30Y67         LUT4 (Prop_lut4_I2_O)        0.306    55.110 r  num_menu_addr[7]_i_57/O
                         net (fo=1, routed)           0.000    55.110    num_menu_addr[7]_i_57_n_0
    SLICE_X30Y67                                                      r  num_menu_addr_reg[7]_i_30/S[1]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.643 r  num_menu_addr_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.643    num_menu_addr_reg[7]_i_30_n_0
    SLICE_X30Y68                                                      r  num_menu_addr_reg[10]_i_191/CI
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.862 r  num_menu_addr_reg[10]_i_191/O[0]
                         net (fo=1, routed)           0.488    56.350    num_menu_addr_reg[10]_i_191_n_7
    SLICE_X31Y66                                                      r  num_menu_addr[10]_i_128/I1
    SLICE_X31Y66         LUT2 (Prop_lut2_I1_O)        0.295    56.645 r  num_menu_addr[10]_i_128/O
                         net (fo=1, routed)           0.000    56.645    num_menu_addr[10]_i_128_n_0
    SLICE_X31Y66                                                      r  num_menu_addr_reg[10]_i_81/S[3]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.046 r  num_menu_addr_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.046    num_menu_addr_reg[10]_i_81_n_0
    SLICE_X31Y67                                                      r  num_menu_addr_reg[10]_i_80/CI
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.268 r  num_menu_addr_reg[10]_i_80/O[0]
                         net (fo=1, routed)           0.440    57.708    Render_0/Render_Menu/num_menu_addr_reg[10]_i_21_2[0]
    SLICE_X32Y65                                                      r  Render_0/Render_Menu/num_menu_addr[10]_i_37/I1
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.299    58.007 r  Render_0/Render_Menu/num_menu_addr[10]_i_37/O
                         net (fo=1, routed)           0.000    58.007    VGA_Ctrl_0/num_menu_addr[8]_i_9[1]
    SLICE_X32Y65                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_21/S[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.647 f  VGA_Ctrl_0/num_menu_addr_reg[10]_i_21/O[3]
                         net (fo=1, routed)           0.580    59.227    Render_0/Render_Menu/num_menu_addr_reg[10]_i_20_0[3]
    SLICE_X33Y65                                                      f  Render_0/Render_Menu/num_menu_addr[10]_i_32/I0
    SLICE_X33Y65         LUT1 (Prop_lut1_I0_O)        0.306    59.533 r  Render_0/Render_Menu/num_menu_addr[10]_i_32/O
                         net (fo=1, routed)           0.000    59.533    Render_0/Render_Menu/num_menu_addr[10]_i_32_n_0
    SLICE_X33Y65                                                      r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_20/S[2]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    59.847 r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_20/CO[2]
                         net (fo=10, routed)          0.850    60.698    VGA_Ctrl_0/num_menu_addr_reg[1]_1[0]
    SLICE_X46Y65                                                      r  VGA_Ctrl_0/num_menu_addr[7]_i_2/I1
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.313    61.011 r  VGA_Ctrl_0/num_menu_addr[7]_i_2/O
                         net (fo=1, routed)           0.566    61.576    VGA_Ctrl_0/num_menu_addr[7]_i_2_n_0
    SLICE_X44Y65                                                      r  VGA_Ctrl_0/num_menu_addr[7]_i_1/I0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.124    61.701 r  VGA_Ctrl_0/num_menu_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    61.701    Render_0/Render_Menu/num_menu_addr_reg[10]_0[7]
    SLICE_X44Y65         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440    44.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367    45.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993    47.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.432    48.664    Render_0/Render_Menu/display_cnt_BUFG[1]
    SLICE_X44Y65         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[7]/C
                         clock pessimism              0.681    49.345    
                         clock uncertainty           -0.035    49.310    
    SLICE_X44Y65         FDRE (Setup_fdre_C_D)        0.031    49.341    Render_0/Render_Menu/num_menu_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         49.341    
                         arrival time                         -61.701    
  -------------------------------------------------------------------
                         slack                                -12.360    

Slack (VIOLATED) :        -12.297ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/av_cnt_reg[3]_rep/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Menu/num_menu_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        32.201ns  (logic 14.683ns (45.599%)  route 17.517ns (54.400%))
  Logic Levels:           41  (CARRY4=26 LUT2=2 LUT3=6 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.662ns = ( 48.662 - 40.000 ) 
    Source Clock Delay      (SCD):    9.481ns = ( 29.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282    27.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     f  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.913 f  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.567    29.481    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X41Y48         FDRE                                         r  VGA_Ctrl_0/av_cnt_reg[3]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.459    29.940 f  VGA_Ctrl_0/av_cnt_reg[3]_rep/Q
                         net (fo=99, routed)          1.123    31.063    VGA_Ctrl_0/av_cnt_reg[3]_rep_n_0
    SLICE_X45Y48                                                      f  VGA_Ctrl_0/num_menu_addr[7]_i_116/I1
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.187 f  VGA_Ctrl_0/num_menu_addr[7]_i_116/O
                         net (fo=11, routed)          0.892    32.079    VGA_Ctrl_0/num_menu_addr[7]_i_116_n_0
    SLICE_X44Y50                                                      f  VGA_Ctrl_0/num_menu_addr[7]_i_68/I2
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124    32.203 r  VGA_Ctrl_0/num_menu_addr[7]_i_68/O
                         net (fo=185, routed)         0.894    33.097    VGA_Ctrl_0/num_menu_addr[10]_i_193_n_0
    SLICE_X47Y48                                                      r  VGA_Ctrl_0/num_menu_addr[7]_i_356/I1
    SLICE_X47Y48         LUT3 (Prop_lut3_I1_O)        0.124    33.221 r  VGA_Ctrl_0/num_menu_addr[7]_i_356/O
                         net (fo=5, routed)           0.797    34.018    VGA_Ctrl_0/num_menu_addr[7]_i_356_n_0
    SLICE_X45Y42                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_720/DI[2]
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    34.416 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_720/CO[3]
                         net (fo=1, routed)           0.000    34.416    VGA_Ctrl_0/num_menu_addr_reg[7]_i_720_n_0
    SLICE_X45Y43                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_668/CI
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.573 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_668/CO[1]
                         net (fo=2, routed)           0.637    35.210    VGA_Ctrl_0/num_menu_addr[7]_i_726_1[0]
    SLICE_X43Y43                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_605/DI[0]
    SLICE_X43Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.731    35.941 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_605/CO[3]
                         net (fo=1, routed)           0.000    35.941    VGA_Ctrl_0/num_menu_addr_reg[7]_i_605_n_0
    SLICE_X43Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_501/CI
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.275 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_501/O[1]
                         net (fo=4, routed)           0.520    36.795    VGA_Ctrl_0/num_menu_addr_reg[7]_i_501_n_6
    SLICE_X43Y45                                                      r  VGA_Ctrl_0/num_menu_addr[7]_i_326/I2
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.303    37.098 r  VGA_Ctrl_0/num_menu_addr[7]_i_326/O
                         net (fo=2, routed)           0.543    37.641    VGA_Ctrl_0/num_menu_addr[7]_i_326_n_0
    SLICE_X44Y45                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_203/DI[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.167 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_203/CO[3]
                         net (fo=1, routed)           0.000    38.167    VGA_Ctrl_0/num_menu_addr_reg[7]_i_203_n_0
    SLICE_X44Y46                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_119/CI
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.281 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    38.281    VGA_Ctrl_0/num_menu_addr_reg[7]_i_119_n_0
    SLICE_X44Y47                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_70/CI
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.395 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_70/CO[3]
                         net (fo=1, routed)           0.000    38.395    VGA_Ctrl_0/num_menu_addr_reg[7]_i_70_n_0
    SLICE_X44Y48                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_103/CI
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.729 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_103/O[1]
                         net (fo=7, routed)           0.775    39.504    VGA_Ctrl_0_n_1152
    SLICE_X45Y45                                                      r  num_menu_addr[7]_i_596/I0
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.303    39.807 r  num_menu_addr[7]_i_596/O
                         net (fo=1, routed)           0.000    39.807    num_menu_addr[7]_i_596_n_0
    SLICE_X45Y45                                                      r  num_menu_addr_reg[7]_i_486/S[0]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.339 r  num_menu_addr_reg[7]_i_486/CO[3]
                         net (fo=1, routed)           0.000    40.339    num_menu_addr_reg[7]_i_486_n_0
    SLICE_X45Y46                                                      r  num_menu_addr_reg[7]_i_320/CI
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.453 r  num_menu_addr_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.453    VGA_Ctrl_0/num_menu_addr[7]_i_591_0[0]
    SLICE_X45Y47                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_201/CI
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.610 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_201/CO[1]
                         net (fo=4, routed)           0.669    41.279    VGA_Ctrl_0/num_menu_addr_reg[7]_i_201_n_2
    SLICE_X47Y50                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_117/CYINIT
    SLICE_X47Y50         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    42.076 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_117/CO[2]
                         net (fo=32, routed)          0.443    42.518    VGA_Ctrl_0/num_menu_addr_reg[7]_i_117_n_1
    SLICE_X47Y51                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_69/CYINIT
    SLICE_X47Y51         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    43.305 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_69/O[1]
                         net (fo=3, routed)           0.680    43.985    VGA_Ctrl_0/num_menu_addr_reg[7]_i_69_n_6
    SLICE_X46Y52                                                      r  VGA_Ctrl_0/num_menu_addr[7]_i_112/I0
    SLICE_X46Y52         LUT3 (Prop_lut3_I0_O)        0.303    44.288 r  VGA_Ctrl_0/num_menu_addr[7]_i_112/O
                         net (fo=1, routed)           0.000    44.288    VGA_Ctrl_0/num_menu_addr[7]_i_112_n_0
    SLICE_X46Y52                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_67/S[3]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.664 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_67/CO[3]
                         net (fo=21, routed)          0.858    45.522    VGA_Ctrl_0/num_menu_addr_reg[7]_i_67_n_0
    SLICE_X44Y52                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_202/I3
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.124    45.646 r  VGA_Ctrl_0/num_menu_addr[10]_i_202/O
                         net (fo=1, routed)           0.615    46.260    VGA_Ctrl_0/num_menu_addr[10]_i_202_n_0
    SLICE_X42Y51                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_132/DI[2]
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    46.664 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_132/CO[3]
                         net (fo=1, routed)           0.000    46.664    VGA_Ctrl_0/num_menu_addr_reg[10]_i_132_n_0
    SLICE_X42Y52                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_131/CI
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    46.987 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_131/O[1]
                         net (fo=3, routed)           0.461    47.448    VGA_Ctrl_0/num_menu_addr_reg[10]_i_131_n_6
    SLICE_X38Y52                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_82/I4
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.306    47.754 r  VGA_Ctrl_0/num_menu_addr[10]_i_82/O
                         net (fo=1, routed)           0.680    48.434    VGA_Ctrl_0/num_menu_addr[10]_i_82_n_0
    SLICE_X39Y55                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_40/DI[3]
    SLICE_X39Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    48.819 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.819    VGA_Ctrl_0/num_menu_addr_reg[10]_i_40_n_0
    SLICE_X39Y56                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_301/CI
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.132 f  VGA_Ctrl_0/num_menu_addr_reg[3]_i_301/O[3]
                         net (fo=27, routed)          1.033    50.166    VGA_Ctrl_0_n_1471
    SLICE_X41Y64                                                      f  num_menu_addr[3]_i_244/I2
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.306    50.472 r  num_menu_addr[3]_i_244/O
                         net (fo=1, routed)           0.619    51.091    VGA_Ctrl_0/num_menu_addr[3]_i_85[1]
    SLICE_X41Y59                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_88/DI[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.598 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    51.598    VGA_Ctrl_0/num_menu_addr_reg[3]_i_88_n_0
    SLICE_X41Y60                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_75/CI
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.932 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_75/O[1]
                         net (fo=3, routed)           0.432    52.364    VGA_Ctrl_0_n_1508
    SLICE_X43Y61                                                      r  num_menu_addr[3]_i_46/I0
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.303    52.667 r  num_menu_addr[3]_i_46/O
                         net (fo=1, routed)           0.481    53.148    VGA_Ctrl_0/num_menu_addr_reg[10]_i_99[3]
    SLICE_X44Y59                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_19/DI[3]
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.533 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.533    VGA_Ctrl_0/num_menu_addr_reg[3]_i_19_n_0
    SLICE_X44Y60                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_18/CI
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.867 f  VGA_Ctrl_0/num_menu_addr_reg[3]_i_18/O[1]
                         net (fo=11, routed)          0.786    54.653    VGA_Ctrl_0_n_1574
    SLICE_X46Y61                                                      f  num_menu_addr[10]_i_242/I0
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.303    54.956 r  num_menu_addr[10]_i_242/O
                         net (fo=1, routed)           0.641    55.597    num_menu_addr[10]_i_242_n_0
    SLICE_X45Y61                                                      r  num_menu_addr_reg[10]_i_209/DI[0]
    SLICE_X45Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    56.004 r  num_menu_addr_reg[10]_i_209/O[1]
                         net (fo=3, routed)           0.562    56.566    num_menu_addr_reg[10]_i_209_n_6
    SLICE_X45Y63                                                      r  num_menu_addr[10]_i_136/I0
    SLICE_X45Y63         LUT3 (Prop_lut3_I0_O)        0.303    56.869 r  num_menu_addr[10]_i_136/O
                         net (fo=1, routed)           0.000    56.869    num_menu_addr[10]_i_136_n_0
    SLICE_X45Y63                                                      r  num_menu_addr_reg[10]_i_98/S[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    57.116 r  num_menu_addr_reg[10]_i_98/O[0]
                         net (fo=1, routed)           0.551    57.666    Render_0/Render_Menu/num_menu_addr_reg[10]_i_23_2[0]
    SLICE_X45Y66                                                      r  Render_0/Render_Menu/num_menu_addr[10]_i_44/I1
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.299    57.965 r  Render_0/Render_Menu/num_menu_addr[10]_i_44/O
                         net (fo=1, routed)           0.000    57.965    VGA_Ctrl_0/num_menu_addr[8]_i_11[1]
    SLICE_X45Y66                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_23/S[1]
    SLICE_X45Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    58.545 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_23/O[2]
                         net (fo=2, routed)           0.504    59.049    Render_0/Render_Menu/num_menu_addr_reg[10]_i_22_0[2]
    SLICE_X44Y68                                                      r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_22/S[1]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.872    59.921 r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_22/CO[2]
                         net (fo=10, routed)          0.507    60.428    VGA_Ctrl_0/num_menu_addr_reg[1]_0[0]
    SLICE_X46Y67                                                      r  VGA_Ctrl_0/num_menu_addr[9]_i_3/I1
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.313    60.741 r  VGA_Ctrl_0/num_menu_addr[9]_i_3/O
                         net (fo=1, routed)           0.816    61.557    VGA_Ctrl_0/num_menu_addr[9]_i_3_n_0
    SLICE_X42Y66                                                      r  VGA_Ctrl_0/num_menu_addr[9]_i_1/I1
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124    61.681 r  VGA_Ctrl_0/num_menu_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    61.681    Render_0/Render_Menu/num_menu_addr_reg[10]_0[9]
    SLICE_X42Y66         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440    44.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367    45.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993    47.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.430    48.662    Render_0/Render_Menu/display_cnt_BUFG[1]
    SLICE_X42Y66         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[9]/C
                         clock pessimism              0.681    49.343    
                         clock uncertainty           -0.035    49.308    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.077    49.385    Render_0/Render_Menu/num_menu_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         49.385    
                         arrival time                         -61.681    
  -------------------------------------------------------------------
                         slack                                -12.297    

Slack (VIOLATED) :        -12.274ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/av_cnt_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Start/FPCAT_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        32.206ns  (logic 15.726ns (48.829%)  route 16.480ns (51.171%))
  Logic Levels:           43  (CARRY4=28 LUT2=2 LUT3=6 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.736ns = ( 48.736 - 40.000 ) 
    Source Clock Delay      (SCD):    9.481ns = ( 29.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282    27.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     f  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.913 f  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.567    29.481    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X43Y48         FDRE                                         r  VGA_Ctrl_0/av_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.459    29.940 r  VGA_Ctrl_0/av_cnt_reg[6]/Q
                         net (fo=112, routed)         1.335    31.275    VGA_Ctrl_0/av_cnt_reg[8]_0[6]
    SLICE_X48Y47                                                      r  VGA_Ctrl_0/FPCAT_addr[3]_i_622/I0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    31.399 r  VGA_Ctrl_0/FPCAT_addr[3]_i_622/O
                         net (fo=42, routed)          0.789    32.188    VGA_Ctrl_0/Render_0/Render_Start/FPCAT_addr4__0[7]
    SLICE_X49Y47                                                      r  VGA_Ctrl_0/FPCAT_addr[3]_i_958/I1
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124    32.312 r  VGA_Ctrl_0/FPCAT_addr[3]_i_958/O
                         net (fo=1, routed)           0.000    32.312    VGA_Ctrl_0/FPCAT_addr[3]_i_958_n_0
    SLICE_X49Y47                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_877/S[1]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.862 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_877/CO[3]
                         net (fo=1, routed)           0.000    32.862    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_877_n_0
    SLICE_X49Y48                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_773/CI
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.976 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_773/CO[3]
                         net (fo=1, routed)           0.000    32.976    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_773_n_0
    SLICE_X49Y49                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_623/CI
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.133 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_623/CO[1]
                         net (fo=25, routed)          0.564    33.698    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_623_n_2
    SLICE_X50Y51                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_188/CYINIT
    SLICE_X50Y51         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    34.511 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_188/CO[2]
                         net (fo=6, routed)           0.490    35.000    VGA_Ctrl_0/FPCAT_addr_reg[10]_i_188_n_1
    SLICE_X53Y53                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_187/CYINIT
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    35.778 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_187/CO[2]
                         net (fo=4, routed)           0.377    36.156    VGA_Ctrl_0/FPCAT_addr_reg[10]_i_187_n_1
    SLICE_X55Y53                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_799/CYINIT
    SLICE_X55Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    36.937 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_799/CO[2]
                         net (fo=36, routed)          0.840    37.777    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_799_n_1
    SLICE_X54Y53                                                      r  VGA_Ctrl_0/FPCAT_addr[10]_i_150/I1
    SLICE_X54Y53         LUT4 (Prop_lut4_I1_O)        0.313    38.090 r  VGA_Ctrl_0/FPCAT_addr[10]_i_150/O
                         net (fo=1, routed)           0.000    38.090    VGA_Ctrl_0/FPCAT_addr[10]_i_150_n_0
    SLICE_X54Y53                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_111/S[2]
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    38.470 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000    38.470    VGA_Ctrl_0/FPCAT_addr_reg[10]_i_111_n_0
    SLICE_X54Y54                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_804/CI
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.587 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_804/CO[3]
                         net (fo=1, routed)           0.000    38.587    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_804_n_0
    SLICE_X54Y55                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_660/CI
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.704 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_660/CO[3]
                         net (fo=1, routed)           0.000    38.704    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_660_n_0
    SLICE_X54Y56                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_417/CI
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.923 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_417/O[0]
                         net (fo=5, routed)           0.702    39.624    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_417_n_7
    SLICE_X55Y56                                                      r  VGA_Ctrl_0/FPCAT_addr[3]_i_411/I4
    SLICE_X55Y56         LUT6 (Prop_lut6_I4_O)        0.295    39.919 r  VGA_Ctrl_0/FPCAT_addr[3]_i_411/O
                         net (fo=1, routed)           0.614    40.534    VGA_Ctrl_0/FPCAT_addr[3]_i_411_n_0
    SLICE_X51Y56                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_199/DI[1]
    SLICE_X51Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.041 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    41.041    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_199_n_0
    SLICE_X51Y57                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_85/CI
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.375 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_85/O[1]
                         net (fo=7, routed)           0.645    42.020    VGA_Ctrl_0_n_719
    SLICE_X49Y57                                                      r  FPCAT_addr[3]_i_194/I1
    SLICE_X49Y57         LUT2 (Prop_lut2_I1_O)        0.303    42.323 r  FPCAT_addr[3]_i_194/O
                         net (fo=1, routed)           0.000    42.323    FPCAT_addr[3]_i_194_n_0
    SLICE_X49Y57                                                      r  FPCAT_addr_reg[3]_i_83/S[3]
    SLICE_X49Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.724 r  FPCAT_addr_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.724    FPCAT_addr_reg[3]_i_83_n_0
    SLICE_X49Y58                                                      r  FPCAT_addr_reg[3]_i_29/CI
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.946 r  FPCAT_addr_reg[3]_i_29/O[0]
                         net (fo=3, routed)           0.767    43.713    VGA_Ctrl_0/FPCAT_addr[3]_i_27_0[0]
    SLICE_X48Y57                                                      r  VGA_Ctrl_0/FPCAT_addr[3]_i_95/I2
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.299    44.012 r  VGA_Ctrl_0/FPCAT_addr[3]_i_95/O
                         net (fo=1, routed)           0.000    44.012    VGA_Ctrl_0/FPCAT_addr[3]_i_95_n_0
    SLICE_X48Y57                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_31/S[1]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.562 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_31/CO[3]
                         net (fo=30, routed)          1.116    45.678    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_31_n_0
    SLICE_X51Y60                                                      r  VGA_Ctrl_0/FPCAT_addr[3]_i_73/I3
    SLICE_X51Y60         LUT5 (Prop_lut5_I3_O)        0.124    45.802 r  VGA_Ctrl_0/FPCAT_addr[3]_i_73/O
                         net (fo=3, routed)           0.811    46.613    VGA_Ctrl_0/Render_0/Render_Start/FPCAT_addr3[1]
    SLICE_X53Y61                                                      r  VGA_Ctrl_0/FPCAT_addr[10]_i_38/I0
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.124    46.737 r  VGA_Ctrl_0/FPCAT_addr[10]_i_38/O
                         net (fo=1, routed)           0.000    46.737    VGA_Ctrl_0/FPCAT_addr[10]_i_38_n_0
    SLICE_X53Y61                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_14/S[1]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.287 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.287    VGA_Ctrl_0/FPCAT_addr_reg[10]_i_14_n_0
    SLICE_X53Y62                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_13/CI
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.621 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_13/O[1]
                         net (fo=2, routed)           0.584    48.205    VGA_Ctrl_0/Render_0/Render_Start/FPCAT_addr20_in[12]
    SLICE_X55Y60                                                      r  VGA_Ctrl_0/FPCAT_addr[10]_i_16/I0
    SLICE_X55Y60         LUT6 (Prop_lut6_I0_O)        0.303    48.508 r  VGA_Ctrl_0/FPCAT_addr[10]_i_16/O
                         net (fo=1, routed)           0.000    48.508    VGA_Ctrl_0/FPCAT_addr[10]_i_16_n_0
    SLICE_X55Y60                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_7/S[2]
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.906 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    48.906    VGA_Ctrl_0/FPCAT_addr_reg[10]_i_7_n_0
    SLICE_X55Y61                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_52/CI
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.020 r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.020    VGA_Ctrl_0/FPCAT_addr_reg[7]_i_52_n_0
    SLICE_X55Y62                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_51/CI
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.333 r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_51/O[3]
                         net (fo=17, routed)          0.691    50.024    Render_Start/FPCAT_addr1[21]
    SLICE_X54Y63                                                      r  FPCAT_addr[7]_i_214/I0
    SLICE_X54Y63         LUT3 (Prop_lut3_I0_O)        0.306    50.330 r  FPCAT_addr[7]_i_214/O
                         net (fo=1, routed)           0.696    51.026    VGA_Ctrl_0/FPCAT_addr[7]_i_124[0]
    SLICE_X56Y59                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_138/DI[0]
    SLICE_X56Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    51.576 r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    51.576    VGA_Ctrl_0/FPCAT_addr_reg[7]_i_138_n_0
    SLICE_X56Y60                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_137/CI
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.795 r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_137/O[0]
                         net (fo=3, routed)           0.490    52.284    VGA_Ctrl_0_n_915
    SLICE_X54Y63                                                      r  FPCAT_addr[7]_i_83/I2
    SLICE_X54Y63         LUT3 (Prop_lut3_I2_O)        0.295    52.579 r  FPCAT_addr[7]_i_83/O
                         net (fo=1, routed)           0.829    53.409    VGA_Ctrl_0/FPCAT_addr[7]_i_31[1]
    SLICE_X58Y59                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_37/DI[1]
    SLICE_X58Y59         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    53.946 r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_37/O[2]
                         net (fo=3, routed)           0.605    54.550    VGA_Ctrl_0_n_983
    SLICE_X61Y61                                                      r  FPCAT_addr[7]_i_19/I1
    SLICE_X61Y61         LUT3 (Prop_lut3_I1_O)        0.302    54.852 r  FPCAT_addr[7]_i_19/O
                         net (fo=1, routed)           0.671    55.523    VGA_Ctrl_0/FPCAT_addr_reg[7]_i_9[0]
    SLICE_X61Y58                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_11/DI[0]
    SLICE_X61Y58         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    56.079 r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_11/O[2]
                         net (fo=7, routed)           0.893    56.972    VGA_Ctrl_0_n_995
    SLICE_X62Y58                                                      r  FPCAT_addr[7]_i_12/I1
    SLICE_X62Y58         LUT3 (Prop_lut3_I1_O)        0.302    57.274 r  FPCAT_addr[7]_i_12/O
                         net (fo=1, routed)           0.000    57.274    FPCAT_addr[7]_i_12_n_0
    SLICE_X62Y58                                                      r  FPCAT_addr_reg[7]_i_9/S[3]
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.675 r  FPCAT_addr_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.675    FPCAT_addr_reg[7]_i_9_n_0
    SLICE_X62Y59                                                      r  FPCAT_addr_reg[10]_i_23/CI
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    58.009 r  FPCAT_addr_reg[10]_i_23/O[1]
                         net (fo=1, routed)           0.441    58.451    FPCAT_addr_reg[10]_i_23_n_6
    SLICE_X63Y61                                                      r  FPCAT_addr[10]_i_11/I1
    SLICE_X63Y61         LUT2 (Prop_lut2_I1_O)        0.303    58.754 r  FPCAT_addr[10]_i_11/O
                         net (fo=1, routed)           0.000    58.754    VGA_Ctrl_0/FPCAT_addr_reg[10][1]
    SLICE_X63Y61                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_3/S[1]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.334 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_3/O[2]
                         net (fo=2, routed)           0.594    59.928    Render_0/Render_Start/FPCAT_addr_reg[10]_i_2_0[2]
    SLICE_X62Y63                                                      r  Render_0/Render_Start/FPCAT_addr_reg[10]_i_2/S[2]
    SLICE_X62Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    60.628 r  Render_0/Render_Start/FPCAT_addr_reg[10]_i_2/CO[3]
                         net (fo=7, routed)           0.935    61.563    Render_0/Render_Start/FPCAT_addr_reg[10]_i_2_n_0
    SLICE_X63Y63                                                      r  Render_0/Render_Start/FPCAT_addr[10]_i_1/I1
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.124    61.687 r  Render_0/Render_Start/FPCAT_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    61.687    Render_0/Render_Start/FPCAT_addr[10]_i_1_n_0
    SLICE_X63Y63         FDRE                                         r  Render_0/Render_Start/FPCAT_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440    44.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367    45.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993    47.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.504    48.736    Render_0/Render_Start/display_cnt_BUFG[1]
    SLICE_X63Y63         FDRE                                         r  Render_0/Render_Start/FPCAT_addr_reg[10]/C
                         clock pessimism              0.681    49.417    
                         clock uncertainty           -0.035    49.382    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.032    49.414    Render_0/Render_Start/FPCAT_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         49.414    
                         arrival time                         -61.687    
  -------------------------------------------------------------------
                         slack                                -12.274    

Slack (VIOLATED) :        -12.271ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/av_cnt_reg[3]_rep/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Menu/num_menu_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        32.127ns  (logic 14.683ns (45.703%)  route 17.444ns (54.296%))
  Logic Levels:           41  (CARRY4=26 LUT2=2 LUT3=6 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.660ns = ( 48.660 - 40.000 ) 
    Source Clock Delay      (SCD):    9.481ns = ( 29.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282    27.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     f  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.913 f  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.567    29.481    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X41Y48         FDRE                                         r  VGA_Ctrl_0/av_cnt_reg[3]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.459    29.940 f  VGA_Ctrl_0/av_cnt_reg[3]_rep/Q
                         net (fo=99, routed)          1.123    31.063    VGA_Ctrl_0/av_cnt_reg[3]_rep_n_0
    SLICE_X45Y48                                                      f  VGA_Ctrl_0/num_menu_addr[7]_i_116/I1
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.187 f  VGA_Ctrl_0/num_menu_addr[7]_i_116/O
                         net (fo=11, routed)          0.892    32.079    VGA_Ctrl_0/num_menu_addr[7]_i_116_n_0
    SLICE_X44Y50                                                      f  VGA_Ctrl_0/num_menu_addr[7]_i_68/I2
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124    32.203 r  VGA_Ctrl_0/num_menu_addr[7]_i_68/O
                         net (fo=185, routed)         0.894    33.097    VGA_Ctrl_0/num_menu_addr[10]_i_193_n_0
    SLICE_X47Y48                                                      r  VGA_Ctrl_0/num_menu_addr[7]_i_356/I1
    SLICE_X47Y48         LUT3 (Prop_lut3_I1_O)        0.124    33.221 r  VGA_Ctrl_0/num_menu_addr[7]_i_356/O
                         net (fo=5, routed)           0.797    34.018    VGA_Ctrl_0/num_menu_addr[7]_i_356_n_0
    SLICE_X45Y42                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_720/DI[2]
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    34.416 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_720/CO[3]
                         net (fo=1, routed)           0.000    34.416    VGA_Ctrl_0/num_menu_addr_reg[7]_i_720_n_0
    SLICE_X45Y43                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_668/CI
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.573 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_668/CO[1]
                         net (fo=2, routed)           0.637    35.210    VGA_Ctrl_0/num_menu_addr[7]_i_726_1[0]
    SLICE_X43Y43                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_605/DI[0]
    SLICE_X43Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.731    35.941 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_605/CO[3]
                         net (fo=1, routed)           0.000    35.941    VGA_Ctrl_0/num_menu_addr_reg[7]_i_605_n_0
    SLICE_X43Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_501/CI
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.275 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_501/O[1]
                         net (fo=4, routed)           0.520    36.795    VGA_Ctrl_0/num_menu_addr_reg[7]_i_501_n_6
    SLICE_X43Y45                                                      r  VGA_Ctrl_0/num_menu_addr[7]_i_326/I2
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.303    37.098 r  VGA_Ctrl_0/num_menu_addr[7]_i_326/O
                         net (fo=2, routed)           0.543    37.641    VGA_Ctrl_0/num_menu_addr[7]_i_326_n_0
    SLICE_X44Y45                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_203/DI[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.167 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_203/CO[3]
                         net (fo=1, routed)           0.000    38.167    VGA_Ctrl_0/num_menu_addr_reg[7]_i_203_n_0
    SLICE_X44Y46                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_119/CI
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.281 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    38.281    VGA_Ctrl_0/num_menu_addr_reg[7]_i_119_n_0
    SLICE_X44Y47                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_70/CI
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.395 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_70/CO[3]
                         net (fo=1, routed)           0.000    38.395    VGA_Ctrl_0/num_menu_addr_reg[7]_i_70_n_0
    SLICE_X44Y48                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_103/CI
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.729 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_103/O[1]
                         net (fo=7, routed)           0.775    39.504    VGA_Ctrl_0_n_1152
    SLICE_X45Y45                                                      r  num_menu_addr[7]_i_596/I0
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.303    39.807 r  num_menu_addr[7]_i_596/O
                         net (fo=1, routed)           0.000    39.807    num_menu_addr[7]_i_596_n_0
    SLICE_X45Y45                                                      r  num_menu_addr_reg[7]_i_486/S[0]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.339 r  num_menu_addr_reg[7]_i_486/CO[3]
                         net (fo=1, routed)           0.000    40.339    num_menu_addr_reg[7]_i_486_n_0
    SLICE_X45Y46                                                      r  num_menu_addr_reg[7]_i_320/CI
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.453 r  num_menu_addr_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.453    VGA_Ctrl_0/num_menu_addr[7]_i_591_0[0]
    SLICE_X45Y47                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_201/CI
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.610 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_201/CO[1]
                         net (fo=4, routed)           0.669    41.279    VGA_Ctrl_0/num_menu_addr_reg[7]_i_201_n_2
    SLICE_X47Y50                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_117/CYINIT
    SLICE_X47Y50         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    42.076 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_117/CO[2]
                         net (fo=32, routed)          0.443    42.518    VGA_Ctrl_0/num_menu_addr_reg[7]_i_117_n_1
    SLICE_X47Y51                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_69/CYINIT
    SLICE_X47Y51         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    43.305 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_69/O[1]
                         net (fo=3, routed)           0.680    43.985    VGA_Ctrl_0/num_menu_addr_reg[7]_i_69_n_6
    SLICE_X46Y52                                                      r  VGA_Ctrl_0/num_menu_addr[7]_i_112/I0
    SLICE_X46Y52         LUT3 (Prop_lut3_I0_O)        0.303    44.288 r  VGA_Ctrl_0/num_menu_addr[7]_i_112/O
                         net (fo=1, routed)           0.000    44.288    VGA_Ctrl_0/num_menu_addr[7]_i_112_n_0
    SLICE_X46Y52                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_67/S[3]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.664 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_67/CO[3]
                         net (fo=21, routed)          0.858    45.522    VGA_Ctrl_0/num_menu_addr_reg[7]_i_67_n_0
    SLICE_X44Y52                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_202/I3
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.124    45.646 r  VGA_Ctrl_0/num_menu_addr[10]_i_202/O
                         net (fo=1, routed)           0.615    46.260    VGA_Ctrl_0/num_menu_addr[10]_i_202_n_0
    SLICE_X42Y51                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_132/DI[2]
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    46.664 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_132/CO[3]
                         net (fo=1, routed)           0.000    46.664    VGA_Ctrl_0/num_menu_addr_reg[10]_i_132_n_0
    SLICE_X42Y52                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_131/CI
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    46.987 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_131/O[1]
                         net (fo=3, routed)           0.461    47.448    VGA_Ctrl_0/num_menu_addr_reg[10]_i_131_n_6
    SLICE_X38Y52                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_82/I4
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.306    47.754 r  VGA_Ctrl_0/num_menu_addr[10]_i_82/O
                         net (fo=1, routed)           0.680    48.434    VGA_Ctrl_0/num_menu_addr[10]_i_82_n_0
    SLICE_X39Y55                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_40/DI[3]
    SLICE_X39Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    48.819 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.819    VGA_Ctrl_0/num_menu_addr_reg[10]_i_40_n_0
    SLICE_X39Y56                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_301/CI
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.132 f  VGA_Ctrl_0/num_menu_addr_reg[3]_i_301/O[3]
                         net (fo=27, routed)          1.033    50.166    VGA_Ctrl_0_n_1471
    SLICE_X41Y64                                                      f  num_menu_addr[3]_i_244/I2
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.306    50.472 r  num_menu_addr[3]_i_244/O
                         net (fo=1, routed)           0.619    51.091    VGA_Ctrl_0/num_menu_addr[3]_i_85[1]
    SLICE_X41Y59                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_88/DI[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.598 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    51.598    VGA_Ctrl_0/num_menu_addr_reg[3]_i_88_n_0
    SLICE_X41Y60                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_75/CI
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.932 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_75/O[1]
                         net (fo=3, routed)           0.432    52.364    VGA_Ctrl_0_n_1508
    SLICE_X43Y61                                                      r  num_menu_addr[3]_i_46/I0
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.303    52.667 r  num_menu_addr[3]_i_46/O
                         net (fo=1, routed)           0.481    53.148    VGA_Ctrl_0/num_menu_addr_reg[10]_i_99[3]
    SLICE_X44Y59                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_19/DI[3]
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.533 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.533    VGA_Ctrl_0/num_menu_addr_reg[3]_i_19_n_0
    SLICE_X44Y60                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_18/CI
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.867 f  VGA_Ctrl_0/num_menu_addr_reg[3]_i_18/O[1]
                         net (fo=11, routed)          0.786    54.653    VGA_Ctrl_0_n_1574
    SLICE_X46Y61                                                      f  num_menu_addr[10]_i_242/I0
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.303    54.956 r  num_menu_addr[10]_i_242/O
                         net (fo=1, routed)           0.641    55.597    num_menu_addr[10]_i_242_n_0
    SLICE_X45Y61                                                      r  num_menu_addr_reg[10]_i_209/DI[0]
    SLICE_X45Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    56.004 r  num_menu_addr_reg[10]_i_209/O[1]
                         net (fo=3, routed)           0.562    56.566    num_menu_addr_reg[10]_i_209_n_6
    SLICE_X45Y63                                                      r  num_menu_addr[10]_i_136/I0
    SLICE_X45Y63         LUT3 (Prop_lut3_I0_O)        0.303    56.869 r  num_menu_addr[10]_i_136/O
                         net (fo=1, routed)           0.000    56.869    num_menu_addr[10]_i_136_n_0
    SLICE_X45Y63                                                      r  num_menu_addr_reg[10]_i_98/S[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    57.116 r  num_menu_addr_reg[10]_i_98/O[0]
                         net (fo=1, routed)           0.551    57.666    Render_0/Render_Menu/num_menu_addr_reg[10]_i_23_2[0]
    SLICE_X45Y66                                                      r  Render_0/Render_Menu/num_menu_addr[10]_i_44/I1
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.299    57.965 r  Render_0/Render_Menu/num_menu_addr[10]_i_44/O
                         net (fo=1, routed)           0.000    57.965    VGA_Ctrl_0/num_menu_addr[8]_i_11[1]
    SLICE_X45Y66                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_23/S[1]
    SLICE_X45Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    58.545 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_23/O[2]
                         net (fo=2, routed)           0.504    59.049    Render_0/Render_Menu/num_menu_addr_reg[10]_i_22_0[2]
    SLICE_X44Y68                                                      r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_22/S[1]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.872    59.921 r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_22/CO[2]
                         net (fo=10, routed)          0.517    60.438    VGA_Ctrl_0/num_menu_addr_reg[1]_0[0]
    SLICE_X41Y68                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_8/I1
    SLICE_X41Y68         LUT4 (Prop_lut4_I1_O)        0.313    60.751 r  VGA_Ctrl_0/num_menu_addr[10]_i_8/O
                         net (fo=1, routed)           0.732    61.483    VGA_Ctrl_0/num_menu_addr[10]_i_8_n_0
    SLICE_X39Y66                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_2/I1
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.124    61.607 r  VGA_Ctrl_0/num_menu_addr[10]_i_2/O
                         net (fo=1, routed)           0.000    61.607    Render_0/Render_Menu/num_menu_addr_reg[10]_0[10]
    SLICE_X39Y66         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440    44.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367    45.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993    47.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.428    48.660    Render_0/Render_Menu/display_cnt_BUFG[1]
    SLICE_X39Y66         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[10]/C
                         clock pessimism              0.681    49.341    
                         clock uncertainty           -0.035    49.306    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.031    49.337    Render_0/Render_Menu/num_menu_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         49.337    
                         arrival time                         -61.608    
  -------------------------------------------------------------------
                         slack                                -12.271    

Slack (VIOLATED) :        -12.230ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/ah_cnt_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Menu/num_menu_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        32.086ns  (logic 14.778ns (46.058%)  route 17.308ns (53.942%))
  Logic Levels:           45  (CARRY4=28 LUT1=1 LUT2=4 LUT3=5 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.662ns = ( 48.662 - 40.000 ) 
    Source Clock Delay      (SCD):    9.483ns = ( 29.483 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282    27.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     f  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.913 f  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.569    29.483    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X57Y39         FDRE                                         r  VGA_Ctrl_0/ah_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.459    29.942 r  VGA_Ctrl_0/ah_cnt_reg[5]/Q
                         net (fo=157, routed)         1.059    31.001    VGA_Ctrl_0/ah_cnt[5]
    SLICE_X40Y39                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_34/I5
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.125 r  VGA_Ctrl_0/num_menu_addr[0]_i_34/O
                         net (fo=8, routed)           0.752    31.877    VGA_Ctrl_0/num_menu_addr[0]_i_34_n_0
    SLICE_X41Y36                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_371/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.124    32.001 r  VGA_Ctrl_0/num_menu_addr[0]_i_371/O
                         net (fo=29, routed)          0.743    32.744    VGA_Ctrl_0/num_menu_addr[0]_i_371_n_0
    SLICE_X41Y36                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_192/I0
    SLICE_X41Y36         LUT3 (Prop_lut3_I0_O)        0.124    32.868 r  VGA_Ctrl_0/num_menu_addr[0]_i_192/O
                         net (fo=5, routed)           0.581    33.449    VGA_Ctrl_0/num_menu_addr[0]_i_192_n_0
    SLICE_X36Y36                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_770/DI[1]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.956 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    33.956    VGA_Ctrl_0/num_menu_addr_reg[0]_i_770_n_0
    SLICE_X36Y37                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_669/CI
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.178 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_669/O[0]
                         net (fo=2, routed)           0.566    34.743    Render_0/Render_Menu/num_menu_addr_reg[0]_i_668_0[3]
    SLICE_X37Y35                                                      r  Render_0/Render_Menu/num_menu_addr[0]_i_771/I0
    SLICE_X37Y35         LUT2 (Prop_lut2_I0_O)        0.299    35.042 r  Render_0/Render_Menu/num_menu_addr[0]_i_771/O
                         net (fo=1, routed)           0.000    35.042    VGA_Ctrl_0/num_menu_addr[0]_i_517_0[3]
    SLICE_X37Y35                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_668/S[3]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.443 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    35.443    VGA_Ctrl_0/num_menu_addr_reg[0]_i_668_n_0
    SLICE_X37Y36                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_518/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.557 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    35.557    VGA_Ctrl_0/num_menu_addr_reg[0]_i_518_n_0
    SLICE_X37Y37                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_358/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.891 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_358/O[1]
                         net (fo=4, routed)           0.936    36.827    VGA_Ctrl_0/num_menu_addr_reg[0]_i_358_n_6
    SLICE_X38Y42                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_162/I1
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.303    37.130 r  VGA_Ctrl_0/num_menu_addr[0]_i_162/O
                         net (fo=2, routed)           0.688    37.818    VGA_Ctrl_0/num_menu_addr[0]_i_162_n_0
    SLICE_X39Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_70/DI[0]
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.344 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    38.344    VGA_Ctrl_0/num_menu_addr_reg[0]_i_70_n_0
    SLICE_X39Y45                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_23/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.458 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.458    VGA_Ctrl_0/num_menu_addr_reg[0]_i_23_n_0
    SLICE_X39Y46                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_10/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.572 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.572    VGA_Ctrl_0/num_menu_addr_reg[0]_i_10_n_0
    SLICE_X39Y47                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_44/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.686 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.686    VGA_Ctrl_0/num_menu_addr_reg[0]_i_44_n_0
    SLICE_X39Y48                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_104/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.020 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_104/O[1]
                         net (fo=11, routed)          0.882    39.902    Render_0/Render_Menu/num_menu_addr[0]_i_695[1]
    SLICE_X40Y43                                                      r  Render_0/Render_Menu/num_menu_addr[0]_i_382/I0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.303    40.205 r  Render_0/Render_Menu/num_menu_addr[0]_i_382/O
                         net (fo=1, routed)           0.000    40.205    Render_0/Render_Menu/num_menu_addr[0]_i_382_n_0
    SLICE_X40Y43                                                      r  Render_0/Render_Menu/num_menu_addr_reg[0]_i_205/S[0]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.737 r  Render_0/Render_Menu/num_menu_addr_reg[0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    40.737    VGA_Ctrl_0/num_menu_addr[0]_i_550_0[0]
    SLICE_X40Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_91/CI
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.894 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_91/CO[1]
                         net (fo=4, routed)           0.617    41.511    VGA_Ctrl_0/num_menu_addr_reg[0]_i_91_n_2
    SLICE_X40Y45                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_32/CYINIT
    SLICE_X40Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    42.308 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_32/CO[2]
                         net (fo=32, routed)          0.609    42.917    VGA_Ctrl_0/num_menu_addr_reg[0]_i_32_n_1
    SLICE_X39Y50                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_11/CYINIT
    SLICE_X39Y50         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    43.698 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_11/CO[2]
                         net (fo=73, routed)          0.866    44.564    VGA_Ctrl_0/num_menu_addr_reg[0]_i_11_n_1
    SLICE_X41Y52                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_40/I1
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.313    44.877 r  VGA_Ctrl_0/num_menu_addr[0]_i_40/O
                         net (fo=1, routed)           0.000    44.877    VGA_Ctrl_0/num_menu_addr[0]_i_40_n_0
    SLICE_X41Y52                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_13/S[3]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.278 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_13/CO[3]
                         net (fo=72, routed)          0.888    46.166    VGA_Ctrl_0/num_menu_addr_reg[0]_i_13_n_0
    SLICE_X39Y51                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_105/I2
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.124    46.290 r  VGA_Ctrl_0/num_menu_addr[10]_i_105/O
                         net (fo=29, routed)          1.440    47.729    VGA_Ctrl_0/num_menu_addr[10]_i_105_n_0
    SLICE_X31Y56                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_70/I2
    SLICE_X31Y56         LUT6 (Prop_lut6_I2_O)        0.124    47.853 r  VGA_Ctrl_0/num_menu_addr[10]_i_70/O
                         net (fo=1, routed)           0.000    47.853    VGA_Ctrl_0/num_menu_addr[10]_i_70_n_0
    SLICE_X31Y56                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_33/S[1]
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.403 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.403    VGA_Ctrl_0/num_menu_addr_reg[10]_i_33_n_0
    SLICE_X31Y57                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_471/CI
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.716 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_471/O[3]
                         net (fo=27, routed)          0.565    49.282    VGA_Ctrl_0_n_1328
    SLICE_X34Y57                                                      r  num_menu_addr[0]_i_747/I0
    SLICE_X34Y57         LUT3 (Prop_lut3_I0_O)        0.306    49.588 r  num_menu_addr[0]_i_747/O
                         net (fo=1, routed)           0.689    50.277    VGA_Ctrl_0/num_menu_addr[0]_i_639[3]
    SLICE_X30Y57                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_642/DI[3]
    SLICE_X30Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    50.673 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    50.673    VGA_Ctrl_0/num_menu_addr_reg[0]_i_642_n_0
    SLICE_X30Y58                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_484/CI
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.790 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    50.790    VGA_Ctrl_0/num_menu_addr_reg[0]_i_484_n_0
    SLICE_X30Y59                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_322/CI
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.029 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_322/O[2]
                         net (fo=3, routed)           0.783    51.812    VGA_Ctrl_0_n_1357
    SLICE_X31Y65                                                      r  num_menu_addr[0]_i_150/I0
    SLICE_X31Y65         LUT3 (Prop_lut3_I0_O)        0.301    52.113 r  num_menu_addr[0]_i_150/O
                         net (fo=1, routed)           0.777    52.889    VGA_Ctrl_0/num_menu_addr_reg[0]_i_22_0[0]
    SLICE_X29Y70                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_61/DI[0]
    SLICE_X29Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    53.415 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.415    VGA_Ctrl_0/num_menu_addr_reg[0]_i_61_n_0
    SLICE_X29Y71                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_22/CI
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.728 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_22/O[3]
                         net (fo=10, routed)          1.075    54.804    VGA_Ctrl_0_n_1429
    SLICE_X30Y67                                                      r  num_menu_addr[7]_i_57/I2
    SLICE_X30Y67         LUT4 (Prop_lut4_I2_O)        0.306    55.110 r  num_menu_addr[7]_i_57/O
                         net (fo=1, routed)           0.000    55.110    num_menu_addr[7]_i_57_n_0
    SLICE_X30Y67                                                      r  num_menu_addr_reg[7]_i_30/S[1]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.643 r  num_menu_addr_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.643    num_menu_addr_reg[7]_i_30_n_0
    SLICE_X30Y68                                                      r  num_menu_addr_reg[10]_i_191/CI
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.862 r  num_menu_addr_reg[10]_i_191/O[0]
                         net (fo=1, routed)           0.488    56.350    num_menu_addr_reg[10]_i_191_n_7
    SLICE_X31Y66                                                      r  num_menu_addr[10]_i_128/I1
    SLICE_X31Y66         LUT2 (Prop_lut2_I1_O)        0.295    56.645 r  num_menu_addr[10]_i_128/O
                         net (fo=1, routed)           0.000    56.645    num_menu_addr[10]_i_128_n_0
    SLICE_X31Y66                                                      r  num_menu_addr_reg[10]_i_81/S[3]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.046 r  num_menu_addr_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.046    num_menu_addr_reg[10]_i_81_n_0
    SLICE_X31Y67                                                      r  num_menu_addr_reg[10]_i_80/CI
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.268 r  num_menu_addr_reg[10]_i_80/O[0]
                         net (fo=1, routed)           0.440    57.708    Render_0/Render_Menu/num_menu_addr_reg[10]_i_21_2[0]
    SLICE_X32Y65                                                      r  Render_0/Render_Menu/num_menu_addr[10]_i_37/I1
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.299    58.007 r  Render_0/Render_Menu/num_menu_addr[10]_i_37/O
                         net (fo=1, routed)           0.000    58.007    VGA_Ctrl_0/num_menu_addr[8]_i_9[1]
    SLICE_X32Y65                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_21/S[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.647 f  VGA_Ctrl_0/num_menu_addr_reg[10]_i_21/O[3]
                         net (fo=1, routed)           0.580    59.227    Render_0/Render_Menu/num_menu_addr_reg[10]_i_20_0[3]
    SLICE_X33Y65                                                      f  Render_0/Render_Menu/num_menu_addr[10]_i_32/I0
    SLICE_X33Y65         LUT1 (Prop_lut1_I0_O)        0.306    59.533 r  Render_0/Render_Menu/num_menu_addr[10]_i_32/O
                         net (fo=1, routed)           0.000    59.533    Render_0/Render_Menu/num_menu_addr[10]_i_32_n_0
    SLICE_X33Y65                                                      r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_20/S[2]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    59.847 r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_20/CO[2]
                         net (fo=10, routed)          0.722    60.569    VGA_Ctrl_0/num_menu_addr_reg[1]_1[0]
    SLICE_X44Y65                                                      r  VGA_Ctrl_0/num_menu_addr[4]_i_2/I1
    SLICE_X44Y65         LUT4 (Prop_lut4_I1_O)        0.313    60.882 r  VGA_Ctrl_0/num_menu_addr[4]_i_2/O
                         net (fo=1, routed)           0.562    61.444    VGA_Ctrl_0/num_menu_addr[4]_i_2_n_0
    SLICE_X41Y66                                                      r  VGA_Ctrl_0/num_menu_addr[4]_i_1/I0
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124    61.568 r  VGA_Ctrl_0/num_menu_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    61.568    Render_0/Render_Menu/num_menu_addr_reg[10]_0[4]
    SLICE_X41Y66         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440    44.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367    45.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993    47.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.430    48.662    Render_0/Render_Menu/display_cnt_BUFG[1]
    SLICE_X41Y66         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[4]/C
                         clock pessimism              0.681    49.343    
                         clock uncertainty           -0.035    49.308    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.031    49.339    Render_0/Render_Menu/num_menu_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         49.339    
                         arrival time                         -61.568    
  -------------------------------------------------------------------
                         slack                                -12.230    

Slack (VIOLATED) :        -12.161ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/ah_cnt_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Menu/num_menu_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        32.069ns  (logic 14.778ns (46.082%)  route 17.291ns (53.918%))
  Logic Levels:           45  (CARRY4=28 LUT1=1 LUT2=4 LUT3=5 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.664ns = ( 48.664 - 40.000 ) 
    Source Clock Delay      (SCD):    9.483ns = ( 29.483 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282    27.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     f  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.913 f  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.569    29.483    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X57Y39         FDRE                                         r  VGA_Ctrl_0/ah_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.459    29.942 r  VGA_Ctrl_0/ah_cnt_reg[5]/Q
                         net (fo=157, routed)         1.059    31.001    VGA_Ctrl_0/ah_cnt[5]
    SLICE_X40Y39                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_34/I5
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.125 r  VGA_Ctrl_0/num_menu_addr[0]_i_34/O
                         net (fo=8, routed)           0.752    31.877    VGA_Ctrl_0/num_menu_addr[0]_i_34_n_0
    SLICE_X41Y36                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_371/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.124    32.001 r  VGA_Ctrl_0/num_menu_addr[0]_i_371/O
                         net (fo=29, routed)          0.743    32.744    VGA_Ctrl_0/num_menu_addr[0]_i_371_n_0
    SLICE_X41Y36                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_192/I0
    SLICE_X41Y36         LUT3 (Prop_lut3_I0_O)        0.124    32.868 r  VGA_Ctrl_0/num_menu_addr[0]_i_192/O
                         net (fo=5, routed)           0.581    33.449    VGA_Ctrl_0/num_menu_addr[0]_i_192_n_0
    SLICE_X36Y36                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_770/DI[1]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.956 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    33.956    VGA_Ctrl_0/num_menu_addr_reg[0]_i_770_n_0
    SLICE_X36Y37                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_669/CI
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.178 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_669/O[0]
                         net (fo=2, routed)           0.566    34.743    Render_0/Render_Menu/num_menu_addr_reg[0]_i_668_0[3]
    SLICE_X37Y35                                                      r  Render_0/Render_Menu/num_menu_addr[0]_i_771/I0
    SLICE_X37Y35         LUT2 (Prop_lut2_I0_O)        0.299    35.042 r  Render_0/Render_Menu/num_menu_addr[0]_i_771/O
                         net (fo=1, routed)           0.000    35.042    VGA_Ctrl_0/num_menu_addr[0]_i_517_0[3]
    SLICE_X37Y35                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_668/S[3]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.443 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    35.443    VGA_Ctrl_0/num_menu_addr_reg[0]_i_668_n_0
    SLICE_X37Y36                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_518/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.557 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    35.557    VGA_Ctrl_0/num_menu_addr_reg[0]_i_518_n_0
    SLICE_X37Y37                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_358/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.891 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_358/O[1]
                         net (fo=4, routed)           0.936    36.827    VGA_Ctrl_0/num_menu_addr_reg[0]_i_358_n_6
    SLICE_X38Y42                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_162/I1
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.303    37.130 r  VGA_Ctrl_0/num_menu_addr[0]_i_162/O
                         net (fo=2, routed)           0.688    37.818    VGA_Ctrl_0/num_menu_addr[0]_i_162_n_0
    SLICE_X39Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_70/DI[0]
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.344 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    38.344    VGA_Ctrl_0/num_menu_addr_reg[0]_i_70_n_0
    SLICE_X39Y45                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_23/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.458 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.458    VGA_Ctrl_0/num_menu_addr_reg[0]_i_23_n_0
    SLICE_X39Y46                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_10/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.572 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.572    VGA_Ctrl_0/num_menu_addr_reg[0]_i_10_n_0
    SLICE_X39Y47                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_44/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.686 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.686    VGA_Ctrl_0/num_menu_addr_reg[0]_i_44_n_0
    SLICE_X39Y48                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_104/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.020 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_104/O[1]
                         net (fo=11, routed)          0.882    39.902    Render_0/Render_Menu/num_menu_addr[0]_i_695[1]
    SLICE_X40Y43                                                      r  Render_0/Render_Menu/num_menu_addr[0]_i_382/I0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.303    40.205 r  Render_0/Render_Menu/num_menu_addr[0]_i_382/O
                         net (fo=1, routed)           0.000    40.205    Render_0/Render_Menu/num_menu_addr[0]_i_382_n_0
    SLICE_X40Y43                                                      r  Render_0/Render_Menu/num_menu_addr_reg[0]_i_205/S[0]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.737 r  Render_0/Render_Menu/num_menu_addr_reg[0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    40.737    VGA_Ctrl_0/num_menu_addr[0]_i_550_0[0]
    SLICE_X40Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_91/CI
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.894 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_91/CO[1]
                         net (fo=4, routed)           0.617    41.511    VGA_Ctrl_0/num_menu_addr_reg[0]_i_91_n_2
    SLICE_X40Y45                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_32/CYINIT
    SLICE_X40Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    42.308 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_32/CO[2]
                         net (fo=32, routed)          0.609    42.917    VGA_Ctrl_0/num_menu_addr_reg[0]_i_32_n_1
    SLICE_X39Y50                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_11/CYINIT
    SLICE_X39Y50         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    43.698 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_11/CO[2]
                         net (fo=73, routed)          0.866    44.564    VGA_Ctrl_0/num_menu_addr_reg[0]_i_11_n_1
    SLICE_X41Y52                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_40/I1
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.313    44.877 r  VGA_Ctrl_0/num_menu_addr[0]_i_40/O
                         net (fo=1, routed)           0.000    44.877    VGA_Ctrl_0/num_menu_addr[0]_i_40_n_0
    SLICE_X41Y52                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_13/S[3]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.278 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_13/CO[3]
                         net (fo=72, routed)          0.888    46.166    VGA_Ctrl_0/num_menu_addr_reg[0]_i_13_n_0
    SLICE_X39Y51                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_105/I2
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.124    46.290 r  VGA_Ctrl_0/num_menu_addr[10]_i_105/O
                         net (fo=29, routed)          1.440    47.729    VGA_Ctrl_0/num_menu_addr[10]_i_105_n_0
    SLICE_X31Y56                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_70/I2
    SLICE_X31Y56         LUT6 (Prop_lut6_I2_O)        0.124    47.853 r  VGA_Ctrl_0/num_menu_addr[10]_i_70/O
                         net (fo=1, routed)           0.000    47.853    VGA_Ctrl_0/num_menu_addr[10]_i_70_n_0
    SLICE_X31Y56                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_33/S[1]
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.403 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.403    VGA_Ctrl_0/num_menu_addr_reg[10]_i_33_n_0
    SLICE_X31Y57                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_471/CI
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.716 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_471/O[3]
                         net (fo=27, routed)          0.565    49.282    VGA_Ctrl_0_n_1328
    SLICE_X34Y57                                                      r  num_menu_addr[0]_i_747/I0
    SLICE_X34Y57         LUT3 (Prop_lut3_I0_O)        0.306    49.588 r  num_menu_addr[0]_i_747/O
                         net (fo=1, routed)           0.689    50.277    VGA_Ctrl_0/num_menu_addr[0]_i_639[3]
    SLICE_X30Y57                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_642/DI[3]
    SLICE_X30Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    50.673 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    50.673    VGA_Ctrl_0/num_menu_addr_reg[0]_i_642_n_0
    SLICE_X30Y58                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_484/CI
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.790 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    50.790    VGA_Ctrl_0/num_menu_addr_reg[0]_i_484_n_0
    SLICE_X30Y59                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_322/CI
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.029 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_322/O[2]
                         net (fo=3, routed)           0.783    51.812    VGA_Ctrl_0_n_1357
    SLICE_X31Y65                                                      r  num_menu_addr[0]_i_150/I0
    SLICE_X31Y65         LUT3 (Prop_lut3_I0_O)        0.301    52.113 r  num_menu_addr[0]_i_150/O
                         net (fo=1, routed)           0.777    52.889    VGA_Ctrl_0/num_menu_addr_reg[0]_i_22_0[0]
    SLICE_X29Y70                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_61/DI[0]
    SLICE_X29Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    53.415 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.415    VGA_Ctrl_0/num_menu_addr_reg[0]_i_61_n_0
    SLICE_X29Y71                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_22/CI
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.728 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_22/O[3]
                         net (fo=10, routed)          1.075    54.804    VGA_Ctrl_0_n_1429
    SLICE_X30Y67                                                      r  num_menu_addr[7]_i_57/I2
    SLICE_X30Y67         LUT4 (Prop_lut4_I2_O)        0.306    55.110 r  num_menu_addr[7]_i_57/O
                         net (fo=1, routed)           0.000    55.110    num_menu_addr[7]_i_57_n_0
    SLICE_X30Y67                                                      r  num_menu_addr_reg[7]_i_30/S[1]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.643 r  num_menu_addr_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.643    num_menu_addr_reg[7]_i_30_n_0
    SLICE_X30Y68                                                      r  num_menu_addr_reg[10]_i_191/CI
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.862 r  num_menu_addr_reg[10]_i_191/O[0]
                         net (fo=1, routed)           0.488    56.350    num_menu_addr_reg[10]_i_191_n_7
    SLICE_X31Y66                                                      r  num_menu_addr[10]_i_128/I1
    SLICE_X31Y66         LUT2 (Prop_lut2_I1_O)        0.295    56.645 r  num_menu_addr[10]_i_128/O
                         net (fo=1, routed)           0.000    56.645    num_menu_addr[10]_i_128_n_0
    SLICE_X31Y66                                                      r  num_menu_addr_reg[10]_i_81/S[3]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.046 r  num_menu_addr_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.046    num_menu_addr_reg[10]_i_81_n_0
    SLICE_X31Y67                                                      r  num_menu_addr_reg[10]_i_80/CI
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.268 r  num_menu_addr_reg[10]_i_80/O[0]
                         net (fo=1, routed)           0.440    57.708    Render_0/Render_Menu/num_menu_addr_reg[10]_i_21_2[0]
    SLICE_X32Y65                                                      r  Render_0/Render_Menu/num_menu_addr[10]_i_37/I1
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.299    58.007 r  Render_0/Render_Menu/num_menu_addr[10]_i_37/O
                         net (fo=1, routed)           0.000    58.007    VGA_Ctrl_0/num_menu_addr[8]_i_9[1]
    SLICE_X32Y65                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_21/S[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.647 f  VGA_Ctrl_0/num_menu_addr_reg[10]_i_21/O[3]
                         net (fo=1, routed)           0.580    59.227    Render_0/Render_Menu/num_menu_addr_reg[10]_i_20_0[3]
    SLICE_X33Y65                                                      f  Render_0/Render_Menu/num_menu_addr[10]_i_32/I0
    SLICE_X33Y65         LUT1 (Prop_lut1_I0_O)        0.306    59.533 r  Render_0/Render_Menu/num_menu_addr[10]_i_32/O
                         net (fo=1, routed)           0.000    59.533    Render_0/Render_Menu/num_menu_addr[10]_i_32_n_0
    SLICE_X33Y65                                                      r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_20/S[2]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    59.847 r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_20/CO[2]
                         net (fo=10, routed)          0.677    60.524    VGA_Ctrl_0/num_menu_addr_reg[1]_1[0]
    SLICE_X43Y65                                                      r  VGA_Ctrl_0/num_menu_addr[2]_i_2/I1
    SLICE_X43Y65         LUT4 (Prop_lut4_I1_O)        0.313    60.837 r  VGA_Ctrl_0/num_menu_addr[2]_i_2/O
                         net (fo=1, routed)           0.590    61.428    VGA_Ctrl_0/num_menu_addr[2]_i_2_n_0
    SLICE_X42Y64                                                      r  VGA_Ctrl_0/num_menu_addr[2]_i_1/I0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124    61.552 r  VGA_Ctrl_0/num_menu_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    61.552    Render_0/Render_Menu/num_menu_addr_reg[10]_0[2]
    SLICE_X42Y64         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440    44.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367    45.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993    47.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.432    48.664    Render_0/Render_Menu/display_cnt_BUFG[1]
    SLICE_X42Y64         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[2]/C
                         clock pessimism              0.681    49.345    
                         clock uncertainty           -0.035    49.310    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.081    49.391    Render_0/Render_Menu/num_menu_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         49.391    
                         arrival time                         -61.552    
  -------------------------------------------------------------------
                         slack                                -12.161    

Slack (VIOLATED) :        -12.143ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/ah_cnt_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Menu/num_menu_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        32.049ns  (logic 14.778ns (46.111%)  route 17.271ns (53.889%))
  Logic Levels:           45  (CARRY4=28 LUT1=1 LUT2=4 LUT3=5 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.662ns = ( 48.662 - 40.000 ) 
    Source Clock Delay      (SCD):    9.483ns = ( 29.483 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282    27.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     f  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.913 f  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.569    29.483    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X57Y39         FDRE                                         r  VGA_Ctrl_0/ah_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.459    29.942 r  VGA_Ctrl_0/ah_cnt_reg[5]/Q
                         net (fo=157, routed)         1.059    31.001    VGA_Ctrl_0/ah_cnt[5]
    SLICE_X40Y39                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_34/I5
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.125 r  VGA_Ctrl_0/num_menu_addr[0]_i_34/O
                         net (fo=8, routed)           0.752    31.877    VGA_Ctrl_0/num_menu_addr[0]_i_34_n_0
    SLICE_X41Y36                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_371/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.124    32.001 r  VGA_Ctrl_0/num_menu_addr[0]_i_371/O
                         net (fo=29, routed)          0.743    32.744    VGA_Ctrl_0/num_menu_addr[0]_i_371_n_0
    SLICE_X41Y36                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_192/I0
    SLICE_X41Y36         LUT3 (Prop_lut3_I0_O)        0.124    32.868 r  VGA_Ctrl_0/num_menu_addr[0]_i_192/O
                         net (fo=5, routed)           0.581    33.449    VGA_Ctrl_0/num_menu_addr[0]_i_192_n_0
    SLICE_X36Y36                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_770/DI[1]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.956 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    33.956    VGA_Ctrl_0/num_menu_addr_reg[0]_i_770_n_0
    SLICE_X36Y37                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_669/CI
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.178 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_669/O[0]
                         net (fo=2, routed)           0.566    34.743    Render_0/Render_Menu/num_menu_addr_reg[0]_i_668_0[3]
    SLICE_X37Y35                                                      r  Render_0/Render_Menu/num_menu_addr[0]_i_771/I0
    SLICE_X37Y35         LUT2 (Prop_lut2_I0_O)        0.299    35.042 r  Render_0/Render_Menu/num_menu_addr[0]_i_771/O
                         net (fo=1, routed)           0.000    35.042    VGA_Ctrl_0/num_menu_addr[0]_i_517_0[3]
    SLICE_X37Y35                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_668/S[3]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.443 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    35.443    VGA_Ctrl_0/num_menu_addr_reg[0]_i_668_n_0
    SLICE_X37Y36                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_518/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.557 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    35.557    VGA_Ctrl_0/num_menu_addr_reg[0]_i_518_n_0
    SLICE_X37Y37                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_358/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.891 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_358/O[1]
                         net (fo=4, routed)           0.936    36.827    VGA_Ctrl_0/num_menu_addr_reg[0]_i_358_n_6
    SLICE_X38Y42                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_162/I1
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.303    37.130 r  VGA_Ctrl_0/num_menu_addr[0]_i_162/O
                         net (fo=2, routed)           0.688    37.818    VGA_Ctrl_0/num_menu_addr[0]_i_162_n_0
    SLICE_X39Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_70/DI[0]
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.344 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    38.344    VGA_Ctrl_0/num_menu_addr_reg[0]_i_70_n_0
    SLICE_X39Y45                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_23/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.458 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.458    VGA_Ctrl_0/num_menu_addr_reg[0]_i_23_n_0
    SLICE_X39Y46                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_10/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.572 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.572    VGA_Ctrl_0/num_menu_addr_reg[0]_i_10_n_0
    SLICE_X39Y47                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_44/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.686 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.686    VGA_Ctrl_0/num_menu_addr_reg[0]_i_44_n_0
    SLICE_X39Y48                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_104/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.020 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_104/O[1]
                         net (fo=11, routed)          0.882    39.902    Render_0/Render_Menu/num_menu_addr[0]_i_695[1]
    SLICE_X40Y43                                                      r  Render_0/Render_Menu/num_menu_addr[0]_i_382/I0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.303    40.205 r  Render_0/Render_Menu/num_menu_addr[0]_i_382/O
                         net (fo=1, routed)           0.000    40.205    Render_0/Render_Menu/num_menu_addr[0]_i_382_n_0
    SLICE_X40Y43                                                      r  Render_0/Render_Menu/num_menu_addr_reg[0]_i_205/S[0]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.737 r  Render_0/Render_Menu/num_menu_addr_reg[0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    40.737    VGA_Ctrl_0/num_menu_addr[0]_i_550_0[0]
    SLICE_X40Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_91/CI
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.894 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_91/CO[1]
                         net (fo=4, routed)           0.617    41.511    VGA_Ctrl_0/num_menu_addr_reg[0]_i_91_n_2
    SLICE_X40Y45                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_32/CYINIT
    SLICE_X40Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    42.308 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_32/CO[2]
                         net (fo=32, routed)          0.609    42.917    VGA_Ctrl_0/num_menu_addr_reg[0]_i_32_n_1
    SLICE_X39Y50                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_11/CYINIT
    SLICE_X39Y50         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    43.698 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_11/CO[2]
                         net (fo=73, routed)          0.866    44.564    VGA_Ctrl_0/num_menu_addr_reg[0]_i_11_n_1
    SLICE_X41Y52                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_40/I1
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.313    44.877 r  VGA_Ctrl_0/num_menu_addr[0]_i_40/O
                         net (fo=1, routed)           0.000    44.877    VGA_Ctrl_0/num_menu_addr[0]_i_40_n_0
    SLICE_X41Y52                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_13/S[3]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.278 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_13/CO[3]
                         net (fo=72, routed)          0.888    46.166    VGA_Ctrl_0/num_menu_addr_reg[0]_i_13_n_0
    SLICE_X39Y51                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_105/I2
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.124    46.290 r  VGA_Ctrl_0/num_menu_addr[10]_i_105/O
                         net (fo=29, routed)          1.440    47.729    VGA_Ctrl_0/num_menu_addr[10]_i_105_n_0
    SLICE_X31Y56                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_70/I2
    SLICE_X31Y56         LUT6 (Prop_lut6_I2_O)        0.124    47.853 r  VGA_Ctrl_0/num_menu_addr[10]_i_70/O
                         net (fo=1, routed)           0.000    47.853    VGA_Ctrl_0/num_menu_addr[10]_i_70_n_0
    SLICE_X31Y56                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_33/S[1]
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.403 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.403    VGA_Ctrl_0/num_menu_addr_reg[10]_i_33_n_0
    SLICE_X31Y57                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_471/CI
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.716 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_471/O[3]
                         net (fo=27, routed)          0.565    49.282    VGA_Ctrl_0_n_1328
    SLICE_X34Y57                                                      r  num_menu_addr[0]_i_747/I0
    SLICE_X34Y57         LUT3 (Prop_lut3_I0_O)        0.306    49.588 r  num_menu_addr[0]_i_747/O
                         net (fo=1, routed)           0.689    50.277    VGA_Ctrl_0/num_menu_addr[0]_i_639[3]
    SLICE_X30Y57                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_642/DI[3]
    SLICE_X30Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    50.673 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    50.673    VGA_Ctrl_0/num_menu_addr_reg[0]_i_642_n_0
    SLICE_X30Y58                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_484/CI
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.790 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    50.790    VGA_Ctrl_0/num_menu_addr_reg[0]_i_484_n_0
    SLICE_X30Y59                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_322/CI
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.029 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_322/O[2]
                         net (fo=3, routed)           0.783    51.812    VGA_Ctrl_0_n_1357
    SLICE_X31Y65                                                      r  num_menu_addr[0]_i_150/I0
    SLICE_X31Y65         LUT3 (Prop_lut3_I0_O)        0.301    52.113 r  num_menu_addr[0]_i_150/O
                         net (fo=1, routed)           0.777    52.889    VGA_Ctrl_0/num_menu_addr_reg[0]_i_22_0[0]
    SLICE_X29Y70                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_61/DI[0]
    SLICE_X29Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    53.415 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.415    VGA_Ctrl_0/num_menu_addr_reg[0]_i_61_n_0
    SLICE_X29Y71                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_22/CI
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.728 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_22/O[3]
                         net (fo=10, routed)          1.075    54.804    VGA_Ctrl_0_n_1429
    SLICE_X30Y67                                                      r  num_menu_addr[7]_i_57/I2
    SLICE_X30Y67         LUT4 (Prop_lut4_I2_O)        0.306    55.110 r  num_menu_addr[7]_i_57/O
                         net (fo=1, routed)           0.000    55.110    num_menu_addr[7]_i_57_n_0
    SLICE_X30Y67                                                      r  num_menu_addr_reg[7]_i_30/S[1]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.643 r  num_menu_addr_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.643    num_menu_addr_reg[7]_i_30_n_0
    SLICE_X30Y68                                                      r  num_menu_addr_reg[10]_i_191/CI
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.862 r  num_menu_addr_reg[10]_i_191/O[0]
                         net (fo=1, routed)           0.488    56.350    num_menu_addr_reg[10]_i_191_n_7
    SLICE_X31Y66                                                      r  num_menu_addr[10]_i_128/I1
    SLICE_X31Y66         LUT2 (Prop_lut2_I1_O)        0.295    56.645 r  num_menu_addr[10]_i_128/O
                         net (fo=1, routed)           0.000    56.645    num_menu_addr[10]_i_128_n_0
    SLICE_X31Y66                                                      r  num_menu_addr_reg[10]_i_81/S[3]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.046 r  num_menu_addr_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.046    num_menu_addr_reg[10]_i_81_n_0
    SLICE_X31Y67                                                      r  num_menu_addr_reg[10]_i_80/CI
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.268 r  num_menu_addr_reg[10]_i_80/O[0]
                         net (fo=1, routed)           0.440    57.708    Render_0/Render_Menu/num_menu_addr_reg[10]_i_21_2[0]
    SLICE_X32Y65                                                      r  Render_0/Render_Menu/num_menu_addr[10]_i_37/I1
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.299    58.007 r  Render_0/Render_Menu/num_menu_addr[10]_i_37/O
                         net (fo=1, routed)           0.000    58.007    VGA_Ctrl_0/num_menu_addr[8]_i_9[1]
    SLICE_X32Y65                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_21/S[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.647 f  VGA_Ctrl_0/num_menu_addr_reg[10]_i_21/O[3]
                         net (fo=1, routed)           0.580    59.227    Render_0/Render_Menu/num_menu_addr_reg[10]_i_20_0[3]
    SLICE_X33Y65                                                      f  Render_0/Render_Menu/num_menu_addr[10]_i_32/I0
    SLICE_X33Y65         LUT1 (Prop_lut1_I0_O)        0.306    59.533 r  Render_0/Render_Menu/num_menu_addr[10]_i_32/O
                         net (fo=1, routed)           0.000    59.533    Render_0/Render_Menu/num_menu_addr[10]_i_32_n_0
    SLICE_X33Y65                                                      r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_20/S[2]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    59.847 r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_20/CO[2]
                         net (fo=10, routed)          0.663    60.510    VGA_Ctrl_0/num_menu_addr_reg[1]_1[0]
    SLICE_X38Y66                                                      r  VGA_Ctrl_0/num_menu_addr[1]_i_2/I1
    SLICE_X38Y66         LUT4 (Prop_lut4_I1_O)        0.313    60.823 r  VGA_Ctrl_0/num_menu_addr[1]_i_2/O
                         net (fo=1, routed)           0.584    61.408    VGA_Ctrl_0/num_menu_addr[1]_i_2_n_0
    SLICE_X42Y66                                                      r  VGA_Ctrl_0/num_menu_addr[1]_i_1/I0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    61.532 r  VGA_Ctrl_0/num_menu_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    61.532    Render_0/Render_Menu/num_menu_addr_reg[10]_0[1]
    SLICE_X42Y66         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440    44.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367    45.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993    47.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.430    48.662    Render_0/Render_Menu/display_cnt_BUFG[1]
    SLICE_X42Y66         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[1]/C
                         clock pessimism              0.681    49.343    
                         clock uncertainty           -0.035    49.308    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.081    49.389    Render_0/Render_Menu/num_menu_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         49.389    
                         arrival time                         -61.532    
  -------------------------------------------------------------------
                         slack                                -12.143    

Slack (VIOLATED) :        -12.124ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/av_cnt_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Start/FPCAT_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        32.058ns  (logic 15.726ns (49.055%)  route 16.332ns (50.945%))
  Logic Levels:           43  (CARRY4=28 LUT2=2 LUT3=6 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.737ns = ( 48.737 - 40.000 ) 
    Source Clock Delay      (SCD):    9.481ns = ( 29.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282    27.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     f  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.913 f  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.567    29.481    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X43Y48         FDRE                                         r  VGA_Ctrl_0/av_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.459    29.940 r  VGA_Ctrl_0/av_cnt_reg[6]/Q
                         net (fo=112, routed)         1.335    31.275    VGA_Ctrl_0/av_cnt_reg[8]_0[6]
    SLICE_X48Y47                                                      r  VGA_Ctrl_0/FPCAT_addr[3]_i_622/I0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    31.399 r  VGA_Ctrl_0/FPCAT_addr[3]_i_622/O
                         net (fo=42, routed)          0.789    32.188    VGA_Ctrl_0/Render_0/Render_Start/FPCAT_addr4__0[7]
    SLICE_X49Y47                                                      r  VGA_Ctrl_0/FPCAT_addr[3]_i_958/I1
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124    32.312 r  VGA_Ctrl_0/FPCAT_addr[3]_i_958/O
                         net (fo=1, routed)           0.000    32.312    VGA_Ctrl_0/FPCAT_addr[3]_i_958_n_0
    SLICE_X49Y47                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_877/S[1]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.862 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_877/CO[3]
                         net (fo=1, routed)           0.000    32.862    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_877_n_0
    SLICE_X49Y48                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_773/CI
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.976 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_773/CO[3]
                         net (fo=1, routed)           0.000    32.976    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_773_n_0
    SLICE_X49Y49                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_623/CI
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.133 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_623/CO[1]
                         net (fo=25, routed)          0.564    33.698    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_623_n_2
    SLICE_X50Y51                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_188/CYINIT
    SLICE_X50Y51         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    34.511 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_188/CO[2]
                         net (fo=6, routed)           0.490    35.000    VGA_Ctrl_0/FPCAT_addr_reg[10]_i_188_n_1
    SLICE_X53Y53                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_187/CYINIT
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    35.778 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_187/CO[2]
                         net (fo=4, routed)           0.377    36.156    VGA_Ctrl_0/FPCAT_addr_reg[10]_i_187_n_1
    SLICE_X55Y53                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_799/CYINIT
    SLICE_X55Y53         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    36.937 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_799/CO[2]
                         net (fo=36, routed)          0.840    37.777    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_799_n_1
    SLICE_X54Y53                                                      r  VGA_Ctrl_0/FPCAT_addr[10]_i_150/I1
    SLICE_X54Y53         LUT4 (Prop_lut4_I1_O)        0.313    38.090 r  VGA_Ctrl_0/FPCAT_addr[10]_i_150/O
                         net (fo=1, routed)           0.000    38.090    VGA_Ctrl_0/FPCAT_addr[10]_i_150_n_0
    SLICE_X54Y53                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_111/S[2]
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    38.470 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000    38.470    VGA_Ctrl_0/FPCAT_addr_reg[10]_i_111_n_0
    SLICE_X54Y54                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_804/CI
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.587 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_804/CO[3]
                         net (fo=1, routed)           0.000    38.587    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_804_n_0
    SLICE_X54Y55                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_660/CI
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.704 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_660/CO[3]
                         net (fo=1, routed)           0.000    38.704    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_660_n_0
    SLICE_X54Y56                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_417/CI
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.923 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_417/O[0]
                         net (fo=5, routed)           0.702    39.624    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_417_n_7
    SLICE_X55Y56                                                      r  VGA_Ctrl_0/FPCAT_addr[3]_i_411/I4
    SLICE_X55Y56         LUT6 (Prop_lut6_I4_O)        0.295    39.919 r  VGA_Ctrl_0/FPCAT_addr[3]_i_411/O
                         net (fo=1, routed)           0.614    40.534    VGA_Ctrl_0/FPCAT_addr[3]_i_411_n_0
    SLICE_X51Y56                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_199/DI[1]
    SLICE_X51Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.041 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    41.041    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_199_n_0
    SLICE_X51Y57                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_85/CI
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.375 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_85/O[1]
                         net (fo=7, routed)           0.645    42.020    VGA_Ctrl_0_n_719
    SLICE_X49Y57                                                      r  FPCAT_addr[3]_i_194/I1
    SLICE_X49Y57         LUT2 (Prop_lut2_I1_O)        0.303    42.323 r  FPCAT_addr[3]_i_194/O
                         net (fo=1, routed)           0.000    42.323    FPCAT_addr[3]_i_194_n_0
    SLICE_X49Y57                                                      r  FPCAT_addr_reg[3]_i_83/S[3]
    SLICE_X49Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.724 r  FPCAT_addr_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.724    FPCAT_addr_reg[3]_i_83_n_0
    SLICE_X49Y58                                                      r  FPCAT_addr_reg[3]_i_29/CI
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.946 r  FPCAT_addr_reg[3]_i_29/O[0]
                         net (fo=3, routed)           0.767    43.713    VGA_Ctrl_0/FPCAT_addr[3]_i_27_0[0]
    SLICE_X48Y57                                                      r  VGA_Ctrl_0/FPCAT_addr[3]_i_95/I2
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.299    44.012 r  VGA_Ctrl_0/FPCAT_addr[3]_i_95/O
                         net (fo=1, routed)           0.000    44.012    VGA_Ctrl_0/FPCAT_addr[3]_i_95_n_0
    SLICE_X48Y57                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_31/S[1]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.562 r  VGA_Ctrl_0/FPCAT_addr_reg[3]_i_31/CO[3]
                         net (fo=30, routed)          1.116    45.678    VGA_Ctrl_0/FPCAT_addr_reg[3]_i_31_n_0
    SLICE_X51Y60                                                      r  VGA_Ctrl_0/FPCAT_addr[3]_i_73/I3
    SLICE_X51Y60         LUT5 (Prop_lut5_I3_O)        0.124    45.802 r  VGA_Ctrl_0/FPCAT_addr[3]_i_73/O
                         net (fo=3, routed)           0.811    46.613    VGA_Ctrl_0/Render_0/Render_Start/FPCAT_addr3[1]
    SLICE_X53Y61                                                      r  VGA_Ctrl_0/FPCAT_addr[10]_i_38/I0
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.124    46.737 r  VGA_Ctrl_0/FPCAT_addr[10]_i_38/O
                         net (fo=1, routed)           0.000    46.737    VGA_Ctrl_0/FPCAT_addr[10]_i_38_n_0
    SLICE_X53Y61                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_14/S[1]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.287 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.287    VGA_Ctrl_0/FPCAT_addr_reg[10]_i_14_n_0
    SLICE_X53Y62                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_13/CI
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.621 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_13/O[1]
                         net (fo=2, routed)           0.584    48.205    VGA_Ctrl_0/Render_0/Render_Start/FPCAT_addr20_in[12]
    SLICE_X55Y60                                                      r  VGA_Ctrl_0/FPCAT_addr[10]_i_16/I0
    SLICE_X55Y60         LUT6 (Prop_lut6_I0_O)        0.303    48.508 r  VGA_Ctrl_0/FPCAT_addr[10]_i_16/O
                         net (fo=1, routed)           0.000    48.508    VGA_Ctrl_0/FPCAT_addr[10]_i_16_n_0
    SLICE_X55Y60                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_7/S[2]
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.906 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    48.906    VGA_Ctrl_0/FPCAT_addr_reg[10]_i_7_n_0
    SLICE_X55Y61                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_52/CI
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.020 r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.020    VGA_Ctrl_0/FPCAT_addr_reg[7]_i_52_n_0
    SLICE_X55Y62                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_51/CI
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.333 r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_51/O[3]
                         net (fo=17, routed)          0.691    50.024    Render_Start/FPCAT_addr1[21]
    SLICE_X54Y63                                                      r  FPCAT_addr[7]_i_214/I0
    SLICE_X54Y63         LUT3 (Prop_lut3_I0_O)        0.306    50.330 r  FPCAT_addr[7]_i_214/O
                         net (fo=1, routed)           0.696    51.026    VGA_Ctrl_0/FPCAT_addr[7]_i_124[0]
    SLICE_X56Y59                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_138/DI[0]
    SLICE_X56Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    51.576 r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    51.576    VGA_Ctrl_0/FPCAT_addr_reg[7]_i_138_n_0
    SLICE_X56Y60                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_137/CI
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.795 r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_137/O[0]
                         net (fo=3, routed)           0.490    52.284    VGA_Ctrl_0_n_915
    SLICE_X54Y63                                                      r  FPCAT_addr[7]_i_83/I2
    SLICE_X54Y63         LUT3 (Prop_lut3_I2_O)        0.295    52.579 r  FPCAT_addr[7]_i_83/O
                         net (fo=1, routed)           0.829    53.409    VGA_Ctrl_0/FPCAT_addr[7]_i_31[1]
    SLICE_X58Y59                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_37/DI[1]
    SLICE_X58Y59         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    53.946 r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_37/O[2]
                         net (fo=3, routed)           0.605    54.550    VGA_Ctrl_0_n_983
    SLICE_X61Y61                                                      r  FPCAT_addr[7]_i_19/I1
    SLICE_X61Y61         LUT3 (Prop_lut3_I1_O)        0.302    54.852 r  FPCAT_addr[7]_i_19/O
                         net (fo=1, routed)           0.671    55.523    VGA_Ctrl_0/FPCAT_addr_reg[7]_i_9[0]
    SLICE_X61Y58                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_11/DI[0]
    SLICE_X61Y58         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    56.079 r  VGA_Ctrl_0/FPCAT_addr_reg[7]_i_11/O[2]
                         net (fo=7, routed)           0.893    56.972    VGA_Ctrl_0_n_995
    SLICE_X62Y58                                                      r  FPCAT_addr[7]_i_12/I1
    SLICE_X62Y58         LUT3 (Prop_lut3_I1_O)        0.302    57.274 r  FPCAT_addr[7]_i_12/O
                         net (fo=1, routed)           0.000    57.274    FPCAT_addr[7]_i_12_n_0
    SLICE_X62Y58                                                      r  FPCAT_addr_reg[7]_i_9/S[3]
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.675 r  FPCAT_addr_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.675    FPCAT_addr_reg[7]_i_9_n_0
    SLICE_X62Y59                                                      r  FPCAT_addr_reg[10]_i_23/CI
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    58.009 r  FPCAT_addr_reg[10]_i_23/O[1]
                         net (fo=1, routed)           0.441    58.451    FPCAT_addr_reg[10]_i_23_n_6
    SLICE_X63Y61                                                      r  FPCAT_addr[10]_i_11/I1
    SLICE_X63Y61         LUT2 (Prop_lut2_I1_O)        0.303    58.754 r  FPCAT_addr[10]_i_11/O
                         net (fo=1, routed)           0.000    58.754    VGA_Ctrl_0/FPCAT_addr_reg[10][1]
    SLICE_X63Y61                                                      r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_3/S[1]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.334 r  VGA_Ctrl_0/FPCAT_addr_reg[10]_i_3/O[2]
                         net (fo=2, routed)           0.594    59.928    Render_0/Render_Start/FPCAT_addr_reg[10]_i_2_0[2]
    SLICE_X62Y63                                                      r  Render_0/Render_Start/FPCAT_addr_reg[10]_i_2/S[2]
    SLICE_X62Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    60.628 r  Render_0/Render_Start/FPCAT_addr_reg[10]_i_2/CO[3]
                         net (fo=7, routed)           0.786    61.414    Render_0/Render_Start/FPCAT_addr_reg[10]_i_2_n_0
    SLICE_X63Y62                                                      r  Render_0/Render_Start/FPCAT_addr[7]_i_1/I1
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.124    61.538 r  Render_0/Render_Start/FPCAT_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    61.538    Render_0/Render_Start/FPCAT_addr[7]_i_1_n_0
    SLICE_X63Y62         FDRE                                         r  Render_0/Render_Start/FPCAT_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440    44.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367    45.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993    47.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.505    48.737    Render_0/Render_Start/display_cnt_BUFG[1]
    SLICE_X63Y62         FDRE                                         r  Render_0/Render_Start/FPCAT_addr_reg[7]/C
                         clock pessimism              0.681    49.418    
                         clock uncertainty           -0.035    49.383    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)        0.032    49.415    Render_0/Render_Start/FPCAT_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         49.415    
                         arrival time                         -61.538    
  -------------------------------------------------------------------
                         slack                                -12.124    

Slack (VIOLATED) :        -12.119ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/ah_cnt_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Menu/num_menu_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        31.973ns  (logic 14.778ns (46.220%)  route 17.195ns (53.780%))
  Logic Levels:           45  (CARRY4=28 LUT1=1 LUT2=4 LUT3=5 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.662ns = ( 48.662 - 40.000 ) 
    Source Clock Delay      (SCD):    9.483ns = ( 29.483 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282    27.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     f  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.913 f  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.569    29.483    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X57Y39         FDRE                                         r  VGA_Ctrl_0/ah_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.459    29.942 r  VGA_Ctrl_0/ah_cnt_reg[5]/Q
                         net (fo=157, routed)         1.059    31.001    VGA_Ctrl_0/ah_cnt[5]
    SLICE_X40Y39                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_34/I5
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.125 r  VGA_Ctrl_0/num_menu_addr[0]_i_34/O
                         net (fo=8, routed)           0.752    31.877    VGA_Ctrl_0/num_menu_addr[0]_i_34_n_0
    SLICE_X41Y36                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_371/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.124    32.001 r  VGA_Ctrl_0/num_menu_addr[0]_i_371/O
                         net (fo=29, routed)          0.743    32.744    VGA_Ctrl_0/num_menu_addr[0]_i_371_n_0
    SLICE_X41Y36                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_192/I0
    SLICE_X41Y36         LUT3 (Prop_lut3_I0_O)        0.124    32.868 r  VGA_Ctrl_0/num_menu_addr[0]_i_192/O
                         net (fo=5, routed)           0.581    33.449    VGA_Ctrl_0/num_menu_addr[0]_i_192_n_0
    SLICE_X36Y36                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_770/DI[1]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.956 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    33.956    VGA_Ctrl_0/num_menu_addr_reg[0]_i_770_n_0
    SLICE_X36Y37                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_669/CI
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.178 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_669/O[0]
                         net (fo=2, routed)           0.566    34.743    Render_0/Render_Menu/num_menu_addr_reg[0]_i_668_0[3]
    SLICE_X37Y35                                                      r  Render_0/Render_Menu/num_menu_addr[0]_i_771/I0
    SLICE_X37Y35         LUT2 (Prop_lut2_I0_O)        0.299    35.042 r  Render_0/Render_Menu/num_menu_addr[0]_i_771/O
                         net (fo=1, routed)           0.000    35.042    VGA_Ctrl_0/num_menu_addr[0]_i_517_0[3]
    SLICE_X37Y35                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_668/S[3]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.443 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    35.443    VGA_Ctrl_0/num_menu_addr_reg[0]_i_668_n_0
    SLICE_X37Y36                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_518/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.557 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    35.557    VGA_Ctrl_0/num_menu_addr_reg[0]_i_518_n_0
    SLICE_X37Y37                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_358/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.891 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_358/O[1]
                         net (fo=4, routed)           0.936    36.827    VGA_Ctrl_0/num_menu_addr_reg[0]_i_358_n_6
    SLICE_X38Y42                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_162/I1
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.303    37.130 r  VGA_Ctrl_0/num_menu_addr[0]_i_162/O
                         net (fo=2, routed)           0.688    37.818    VGA_Ctrl_0/num_menu_addr[0]_i_162_n_0
    SLICE_X39Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_70/DI[0]
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.344 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    38.344    VGA_Ctrl_0/num_menu_addr_reg[0]_i_70_n_0
    SLICE_X39Y45                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_23/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.458 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.458    VGA_Ctrl_0/num_menu_addr_reg[0]_i_23_n_0
    SLICE_X39Y46                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_10/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.572 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.572    VGA_Ctrl_0/num_menu_addr_reg[0]_i_10_n_0
    SLICE_X39Y47                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_44/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.686 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.686    VGA_Ctrl_0/num_menu_addr_reg[0]_i_44_n_0
    SLICE_X39Y48                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_104/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.020 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_104/O[1]
                         net (fo=11, routed)          0.882    39.902    Render_0/Render_Menu/num_menu_addr[0]_i_695[1]
    SLICE_X40Y43                                                      r  Render_0/Render_Menu/num_menu_addr[0]_i_382/I0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.303    40.205 r  Render_0/Render_Menu/num_menu_addr[0]_i_382/O
                         net (fo=1, routed)           0.000    40.205    Render_0/Render_Menu/num_menu_addr[0]_i_382_n_0
    SLICE_X40Y43                                                      r  Render_0/Render_Menu/num_menu_addr_reg[0]_i_205/S[0]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.737 r  Render_0/Render_Menu/num_menu_addr_reg[0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    40.737    VGA_Ctrl_0/num_menu_addr[0]_i_550_0[0]
    SLICE_X40Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_91/CI
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.894 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_91/CO[1]
                         net (fo=4, routed)           0.617    41.511    VGA_Ctrl_0/num_menu_addr_reg[0]_i_91_n_2
    SLICE_X40Y45                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_32/CYINIT
    SLICE_X40Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    42.308 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_32/CO[2]
                         net (fo=32, routed)          0.609    42.917    VGA_Ctrl_0/num_menu_addr_reg[0]_i_32_n_1
    SLICE_X39Y50                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_11/CYINIT
    SLICE_X39Y50         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    43.698 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_11/CO[2]
                         net (fo=73, routed)          0.866    44.564    VGA_Ctrl_0/num_menu_addr_reg[0]_i_11_n_1
    SLICE_X41Y52                                                      r  VGA_Ctrl_0/num_menu_addr[0]_i_40/I1
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.313    44.877 r  VGA_Ctrl_0/num_menu_addr[0]_i_40/O
                         net (fo=1, routed)           0.000    44.877    VGA_Ctrl_0/num_menu_addr[0]_i_40_n_0
    SLICE_X41Y52                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_13/S[3]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.278 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_13/CO[3]
                         net (fo=72, routed)          0.888    46.166    VGA_Ctrl_0/num_menu_addr_reg[0]_i_13_n_0
    SLICE_X39Y51                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_105/I2
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.124    46.290 r  VGA_Ctrl_0/num_menu_addr[10]_i_105/O
                         net (fo=29, routed)          1.440    47.729    VGA_Ctrl_0/num_menu_addr[10]_i_105_n_0
    SLICE_X31Y56                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_70/I2
    SLICE_X31Y56         LUT6 (Prop_lut6_I2_O)        0.124    47.853 r  VGA_Ctrl_0/num_menu_addr[10]_i_70/O
                         net (fo=1, routed)           0.000    47.853    VGA_Ctrl_0/num_menu_addr[10]_i_70_n_0
    SLICE_X31Y56                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_33/S[1]
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.403 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.403    VGA_Ctrl_0/num_menu_addr_reg[10]_i_33_n_0
    SLICE_X31Y57                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_471/CI
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.716 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_471/O[3]
                         net (fo=27, routed)          0.565    49.282    VGA_Ctrl_0_n_1328
    SLICE_X34Y57                                                      r  num_menu_addr[0]_i_747/I0
    SLICE_X34Y57         LUT3 (Prop_lut3_I0_O)        0.306    49.588 r  num_menu_addr[0]_i_747/O
                         net (fo=1, routed)           0.689    50.277    VGA_Ctrl_0/num_menu_addr[0]_i_639[3]
    SLICE_X30Y57                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_642/DI[3]
    SLICE_X30Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    50.673 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    50.673    VGA_Ctrl_0/num_menu_addr_reg[0]_i_642_n_0
    SLICE_X30Y58                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_484/CI
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.790 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    50.790    VGA_Ctrl_0/num_menu_addr_reg[0]_i_484_n_0
    SLICE_X30Y59                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_322/CI
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.029 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_322/O[2]
                         net (fo=3, routed)           0.783    51.812    VGA_Ctrl_0_n_1357
    SLICE_X31Y65                                                      r  num_menu_addr[0]_i_150/I0
    SLICE_X31Y65         LUT3 (Prop_lut3_I0_O)        0.301    52.113 r  num_menu_addr[0]_i_150/O
                         net (fo=1, routed)           0.777    52.889    VGA_Ctrl_0/num_menu_addr_reg[0]_i_22_0[0]
    SLICE_X29Y70                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_61/DI[0]
    SLICE_X29Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    53.415 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.415    VGA_Ctrl_0/num_menu_addr_reg[0]_i_61_n_0
    SLICE_X29Y71                                                      r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_22/CI
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.728 r  VGA_Ctrl_0/num_menu_addr_reg[0]_i_22/O[3]
                         net (fo=10, routed)          1.075    54.804    VGA_Ctrl_0_n_1429
    SLICE_X30Y67                                                      r  num_menu_addr[7]_i_57/I2
    SLICE_X30Y67         LUT4 (Prop_lut4_I2_O)        0.306    55.110 r  num_menu_addr[7]_i_57/O
                         net (fo=1, routed)           0.000    55.110    num_menu_addr[7]_i_57_n_0
    SLICE_X30Y67                                                      r  num_menu_addr_reg[7]_i_30/S[1]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.643 r  num_menu_addr_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.643    num_menu_addr_reg[7]_i_30_n_0
    SLICE_X30Y68                                                      r  num_menu_addr_reg[10]_i_191/CI
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.862 r  num_menu_addr_reg[10]_i_191/O[0]
                         net (fo=1, routed)           0.488    56.350    num_menu_addr_reg[10]_i_191_n_7
    SLICE_X31Y66                                                      r  num_menu_addr[10]_i_128/I1
    SLICE_X31Y66         LUT2 (Prop_lut2_I1_O)        0.295    56.645 r  num_menu_addr[10]_i_128/O
                         net (fo=1, routed)           0.000    56.645    num_menu_addr[10]_i_128_n_0
    SLICE_X31Y66                                                      r  num_menu_addr_reg[10]_i_81/S[3]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.046 r  num_menu_addr_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.046    num_menu_addr_reg[10]_i_81_n_0
    SLICE_X31Y67                                                      r  num_menu_addr_reg[10]_i_80/CI
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.268 r  num_menu_addr_reg[10]_i_80/O[0]
                         net (fo=1, routed)           0.440    57.708    Render_0/Render_Menu/num_menu_addr_reg[10]_i_21_2[0]
    SLICE_X32Y65                                                      r  Render_0/Render_Menu/num_menu_addr[10]_i_37/I1
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.299    58.007 r  Render_0/Render_Menu/num_menu_addr[10]_i_37/O
                         net (fo=1, routed)           0.000    58.007    VGA_Ctrl_0/num_menu_addr[8]_i_9[1]
    SLICE_X32Y65                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_21/S[1]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.647 f  VGA_Ctrl_0/num_menu_addr_reg[10]_i_21/O[3]
                         net (fo=1, routed)           0.580    59.227    Render_0/Render_Menu/num_menu_addr_reg[10]_i_20_0[3]
    SLICE_X33Y65                                                      f  Render_0/Render_Menu/num_menu_addr[10]_i_32/I0
    SLICE_X33Y65         LUT1 (Prop_lut1_I0_O)        0.306    59.533 r  Render_0/Render_Menu/num_menu_addr[10]_i_32/O
                         net (fo=1, routed)           0.000    59.533    Render_0/Render_Menu/num_menu_addr[10]_i_32_n_0
    SLICE_X33Y65                                                      r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_20/S[2]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    59.847 r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_20/CO[2]
                         net (fo=10, routed)          0.776    60.624    VGA_Ctrl_0/num_menu_addr_reg[1]_1[0]
    SLICE_X42Y65                                                      r  VGA_Ctrl_0/num_menu_addr[8]_i_2/I1
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.313    60.937 r  VGA_Ctrl_0/num_menu_addr[8]_i_2/O
                         net (fo=1, routed)           0.395    61.332    VGA_Ctrl_0/num_menu_addr[8]_i_2_n_0
    SLICE_X41Y66                                                      r  VGA_Ctrl_0/num_menu_addr[8]_i_1/I0
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124    61.456 r  VGA_Ctrl_0/num_menu_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    61.456    Render_0/Render_Menu/num_menu_addr_reg[10]_0[8]
    SLICE_X41Y66         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440    44.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367    45.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993    47.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.430    48.662    Render_0/Render_Menu/display_cnt_BUFG[1]
    SLICE_X41Y66         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[8]/C
                         clock pessimism              0.681    49.343    
                         clock uncertainty           -0.035    49.308    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.029    49.337    Render_0/Render_Menu/num_menu_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         49.337    
                         arrival time                         -61.456    
  -------------------------------------------------------------------
                         slack                                -12.119    

Slack (VIOLATED) :        -12.085ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/av_cnt_reg[4]_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Menu/num_menu_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        31.942ns  (logic 15.573ns (48.754%)  route 16.369ns (51.246%))
  Logic Levels:           48  (CARRY4=33 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.662ns = ( 48.662 - 40.000 ) 
    Source Clock Delay      (SCD):    9.482ns = ( 29.482 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282    27.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     f  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.913 f  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.568    29.482    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X46Y48         FDRE                                         r  VGA_Ctrl_0/av_cnt_reg[4]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.524    30.006 f  VGA_Ctrl_0/av_cnt_reg[4]_replica/Q
                         net (fo=44, routed)          1.084    31.089    VGA_Ctrl_0/av_cnt_reg[8]_0[4]_repN
    SLICE_X38Y46                                                      f  VGA_Ctrl_0/num_menu_addr[7]_i_89/I4
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124    31.213 f  VGA_Ctrl_0/num_menu_addr[7]_i_89/O
                         net (fo=2, routed)           0.453    31.667    VGA_Ctrl_0/num_menu_addr[7]_i_89_n_0
    SLICE_X35Y46                                                      f  VGA_Ctrl_0/num_menu_addr[7]_i_42/I1
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124    31.791 r  VGA_Ctrl_0/num_menu_addr[7]_i_42/O
                         net (fo=181, routed)         1.030    32.820    VGA_Ctrl_0/num_menu_addr[10]_i_140_n_0
    SLICE_X35Y38                                                      r  VGA_Ctrl_0/num_menu_addr[7]_i_284/I1
    SLICE_X35Y38         LUT3 (Prop_lut3_I1_O)        0.124    32.944 r  VGA_Ctrl_0/num_menu_addr[7]_i_284/O
                         net (fo=5, routed)           0.357    33.301    VGA_Ctrl_0/num_menu_addr[7]_i_284_n_0
    SLICE_X34Y40                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_698/DI[2]
    SLICE_X34Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    33.705 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_698/CO[3]
                         net (fo=1, routed)           0.000    33.705    VGA_Ctrl_0/num_menu_addr_reg[7]_i_698_n_0
    SLICE_X34Y41                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_636/CI
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.924 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_636/O[0]
                         net (fo=2, routed)           0.778    34.702    VGA_Ctrl_0/num_menu_addr[7]_i_704_0[3]
    SLICE_X33Y39                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_635/DI[3]
    SLICE_X33Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    35.258 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_635/CO[3]
                         net (fo=1, routed)           0.000    35.258    VGA_Ctrl_0/num_menu_addr_reg[7]_i_635_n_0
    SLICE_X33Y40                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_558/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.372 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_558/CO[3]
                         net (fo=1, routed)           0.000    35.372    VGA_Ctrl_0/num_menu_addr_reg[7]_i_558_n_0
    SLICE_X33Y41                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_409/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.486 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_409/CO[3]
                         net (fo=5, routed)           1.041    36.527    VGA_Ctrl_0/num_menu_addr_reg[7]_i_409_n_0
    SLICE_X30Y42                                                      r  VGA_Ctrl_0/num_menu_addr[7]_i_412/I0
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    36.651 r  VGA_Ctrl_0/num_menu_addr[7]_i_412/O
                         net (fo=1, routed)           0.576    37.227    VGA_Ctrl_0/num_menu_addr[7]_i_412_n_0
    SLICE_X35Y41                                                      r  VGA_Ctrl_0/num_menu_addr[7]_i_255/I1
    SLICE_X35Y41         LUT6 (Prop_lut6_I1_O)        0.124    37.351 r  VGA_Ctrl_0/num_menu_addr[7]_i_255/O
                         net (fo=1, routed)           0.000    37.351    VGA_Ctrl_0/num_menu_addr[7]_i_255_n_0
    SLICE_X35Y41                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_148/S[2]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.749 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    37.749    VGA_Ctrl_0/num_menu_addr_reg[7]_i_148_n_0
    SLICE_X35Y42                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_92/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    37.863    VGA_Ctrl_0/num_menu_addr_reg[7]_i_92_n_0
    SLICE_X35Y43                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_44/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.977 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.977    VGA_Ctrl_0/num_menu_addr_reg[7]_i_44_n_0
    SLICE_X35Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_78/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.290 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_78/O[3]
                         net (fo=7, routed)           0.777    39.066    VGA_Ctrl_0_n_1170
    SLICE_X37Y42                                                      r  num_menu_addr[7]_i_549/I1
    SLICE_X37Y42         LUT2 (Prop_lut2_I1_O)        0.306    39.372 r  num_menu_addr[7]_i_549/O
                         net (fo=1, routed)           0.000    39.372    num_menu_addr[7]_i_549_n_0
    SLICE_X37Y42                                                      r  num_menu_addr_reg[7]_i_394/S[0]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.904 r  num_menu_addr_reg[7]_i_394/CO[3]
                         net (fo=1, routed)           0.000    39.904    num_menu_addr_reg[7]_i_394_n_0
    SLICE_X37Y43                                                      r  num_menu_addr_reg[7]_i_247/CI
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.018 r  num_menu_addr_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    40.018    VGA_Ctrl_0/num_menu_addr[7]_i_544_0[0]
    SLICE_X37Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_146/CI
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.175 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_146/CO[1]
                         net (fo=4, routed)           0.485    40.660    VGA_Ctrl_0/num_menu_addr_reg[7]_i_146_n_2
    SLICE_X38Y44                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_90/CYINIT
    SLICE_X38Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    41.473 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_90/CO[2]
                         net (fo=32, routed)          0.764    42.237    VGA_Ctrl_0/num_menu_addr_reg[7]_i_90_n_1
    SLICE_X38Y50                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_43/CYINIT
    SLICE_X38Y50         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    43.031 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_43/CO[2]
                         net (fo=18, routed)          0.830    43.862    VGA_Ctrl_0/num_menu_addr_reg[7]_i_43_n_1
    SLICE_X37Y52                                                      r  VGA_Ctrl_0/num_menu_addr[7]_i_85/I1
    SLICE_X37Y52         LUT3 (Prop_lut3_I1_O)        0.310    44.172 r  VGA_Ctrl_0/num_menu_addr[7]_i_85/O
                         net (fo=1, routed)           0.000    44.172    VGA_Ctrl_0/num_menu_addr[7]_i_85_n_0
    SLICE_X37Y52                                                      r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_41/S[3]
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.573 r  VGA_Ctrl_0/num_menu_addr_reg[7]_i_41/CO[3]
                         net (fo=17, routed)          0.878    45.450    VGA_Ctrl_0/num_menu_addr_reg[7]_i_41_n_0
    SLICE_X40Y53                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_168/I3
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124    45.574 r  VGA_Ctrl_0/num_menu_addr[10]_i_168/O
                         net (fo=1, routed)           0.572    46.146    VGA_Ctrl_0/Render_0/Render_Menu/num_menu_addr4[2]
    SLICE_X38Y54                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_110/DI[1]
    SLICE_X38Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    46.666 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    46.666    VGA_Ctrl_0/num_menu_addr_reg[10]_i_110_n_0
    SLICE_X38Y55                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_103/CI
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    46.989 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_103/O[1]
                         net (fo=4, routed)           0.617    47.606    VGA_Ctrl_0/Render_0/Render_Menu/num_menu_addr30_in[7]
    SLICE_X41Y53                                                      r  VGA_Ctrl_0/num_menu_addr[10]_i_55/I0
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.306    47.912 r  VGA_Ctrl_0/num_menu_addr[10]_i_55/O
                         net (fo=1, routed)           0.475    48.387    VGA_Ctrl_0/num_menu_addr[10]_i_55_n_0
    SLICE_X36Y52                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_25/DI[2]
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    48.785 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.785    VGA_Ctrl_0/num_menu_addr_reg[10]_i_25_n_0
    SLICE_X36Y53                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_24/CI
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.899 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.899    VGA_Ctrl_0/num_menu_addr_reg[10]_i_24_n_0
    SLICE_X36Y54                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_260/CI
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.013 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    49.013    VGA_Ctrl_0/num_menu_addr_reg[3]_i_260_n_0
    SLICE_X36Y55                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_261/CI
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.127 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    49.127    VGA_Ctrl_0/num_menu_addr_reg[3]_i_261_n_0
    SLICE_X36Y56                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_258/CI
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    49.461 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_258/O[1]
                         net (fo=23, routed)          0.853    50.313    Render_Menu/num_menu_addr1[22]
    SLICE_X36Y60                                                      r  num_menu_addr[3]_i_285/I0
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.303    50.616 r  num_menu_addr[3]_i_285/O
                         net (fo=1, routed)           0.519    51.136    VGA_Ctrl_0/num_menu_addr[3]_i_145[1]
    SLICE_X37Y60                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_148/DI[1]
    SLICE_X37Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.643 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    51.643    VGA_Ctrl_0/num_menu_addr_reg[3]_i_148_n_0
    SLICE_X37Y61                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_70/CI
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    51.757    VGA_Ctrl_0/num_menu_addr_reg[3]_i_70_n_0
    SLICE_X37Y62                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_57/CI
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.091 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_57/O[1]
                         net (fo=3, routed)           0.860    52.951    VGA_Ctrl_0_n_1633
    SLICE_X35Y66                                                      r  num_menu_addr[3]_i_29/I0
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.303    53.254 r  num_menu_addr[3]_i_29/O
                         net (fo=1, routed)           0.477    53.731    VGA_Ctrl_0/num_menu_addr_reg[10]_i_63[3]
    SLICE_X36Y66                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_17/DI[3]
    SLICE_X36Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.116 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.116    VGA_Ctrl_0/num_menu_addr_reg[3]_i_17_n_0
    SLICE_X36Y67                                                      r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_16/CI
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.450 r  VGA_Ctrl_0/num_menu_addr_reg[3]_i_16/O[1]
                         net (fo=11, routed)          0.808    55.258    VGA_Ctrl_0_n_1699
    SLICE_X37Y65                                                      r  num_menu_addr[7]_i_50/I1
    SLICE_X37Y65         LUT4 (Prop_lut4_I1_O)        0.303    55.561 r  num_menu_addr[7]_i_50/O
                         net (fo=1, routed)           0.000    55.561    num_menu_addr[7]_i_50_n_0
    SLICE_X37Y65                                                      r  num_menu_addr_reg[7]_i_29/S[1]
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.111 r  num_menu_addr_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.111    num_menu_addr_reg[7]_i_29_n_0
    SLICE_X37Y66                                                      r  num_menu_addr_reg[10]_i_173/CI
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.333 r  num_menu_addr_reg[10]_i_173/O[0]
                         net (fo=1, routed)           0.453    56.786    num_menu_addr_reg[10]_i_173_n_7
    SLICE_X38Y64                                                      r  num_menu_addr[10]_i_118/I1
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.299    57.085 r  num_menu_addr[10]_i_118/O
                         net (fo=1, routed)           0.000    57.085    num_menu_addr[10]_i_118_n_0
    SLICE_X38Y64                                                      r  num_menu_addr_reg[10]_i_63/S[3]
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    57.461 r  num_menu_addr_reg[10]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.461    num_menu_addr_reg[10]_i_63_n_0
    SLICE_X38Y65                                                      r  num_menu_addr_reg[10]_i_62/CI
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    57.680 r  num_menu_addr_reg[10]_i_62/O[0]
                         net (fo=1, routed)           0.484    58.164    Render_0/Render_Menu/num_menu_addr_reg[10]_i_9_1[0]
    SLICE_X39Y65                                                      r  Render_0/Render_Menu/num_menu_addr[10]_i_28/I1
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.295    58.459 r  Render_0/Render_Menu/num_menu_addr[10]_i_28/O
                         net (fo=1, routed)           0.000    58.459    VGA_Ctrl_0/num_menu_addr_reg[10]_0[1]
    SLICE_X39Y65                                                      r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_9/S[1]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.039 r  VGA_Ctrl_0/num_menu_addr_reg[10]_i_9/O[2]
                         net (fo=2, routed)           0.528    59.567    Render_0/Render_Menu/num_menu_addr_reg[10]_i_10_0[2]
    SLICE_X40Y66                                                      r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_10/S[1]
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.872    60.439 r  Render_0/Render_Menu/num_menu_addr_reg[10]_i_10/CO[2]
                         net (fo=10, routed)          0.672    61.110    VGA_Ctrl_0/num_menu_addr_reg[1][0]
    SLICE_X43Y66                                                      r  VGA_Ctrl_0/num_menu_addr[5]_i_1/I5
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.313    61.423 r  VGA_Ctrl_0/num_menu_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    61.423    Render_0/Render_Menu/num_menu_addr_reg[10]_0[5]
    SLICE_X43Y66         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440    44.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367    45.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993    47.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.430    48.662    Render_0/Render_Menu/display_cnt_BUFG[1]
    SLICE_X43Y66         FDRE                                         r  Render_0/Render_Menu/num_menu_addr_reg[5]/C
                         clock pessimism              0.681    49.343    
                         clock uncertainty           -0.035    49.308    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.031    49.339    Render_0/Render_Menu/num_menu_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         49.339    
                         arrival time                         -61.423    
  -------------------------------------------------------------------
                         slack                                -12.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_hacker_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.072%)  route 0.159ns (52.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.926ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.565     3.231    Render_0/Render_Play/display_cnt_BUFG[1]
    SLICE_X48Y8          FDRE                                         r  Render_0/Render_Play/frame_hacker_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141     3.372 r  Render_0/Render_Play/frame_hacker_addr_reg[1]/Q
                         net (fo=2, routed)           0.159     3.530    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y3          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.878     4.217    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y3          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.926     3.290    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     3.473    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_hacker_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.003%)  route 0.159ns (52.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.926ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.565     3.231    Render_0/Render_Play/display_cnt_BUFG[1]
    SLICE_X48Y9          FDRE                                         r  Render_0/Render_Play/frame_hacker_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141     3.372 r  Render_0/Render_Play/frame_hacker_addr_reg[6]/Q
                         net (fo=2, routed)           0.159     3.531    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y3          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.878     4.217    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y3          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.926     3.290    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     3.473    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_hacker_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.072%)  route 0.159ns (52.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.926ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.565     3.231    Render_0/Render_Play/display_cnt_BUFG[1]
    SLICE_X48Y8          FDRE                                         r  Render_0/Render_Play/frame_hacker_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141     3.372 r  Render_0/Render_Play/frame_hacker_addr_reg[1]/Q
                         net (fo=2, routed)           0.159     3.530    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y3          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.877     4.216    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y3          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.926     3.289    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.472    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_hacker_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.759%)  route 0.161ns (53.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.926ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.565     3.231    Render_0/Render_Play/display_cnt_BUFG[1]
    SLICE_X48Y9          FDRE                                         r  Render_0/Render_Play/frame_hacker_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141     3.372 r  Render_0/Render_Play/frame_hacker_addr_reg[6]/Q
                         net (fo=2, routed)           0.161     3.532    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y3          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.877     4.216    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y3          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.926     3.289    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.472    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_hacker_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.077%)  route 0.165ns (53.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.926ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.565     3.231    Render_0/Render_Play/display_cnt_BUFG[1]
    SLICE_X48Y8          FDRE                                         r  Render_0/Render_Play/frame_hacker_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141     3.372 r  Render_0/Render_Play/frame_hacker_addr_reg[0]/Q
                         net (fo=2, routed)           0.165     3.537    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y3          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.877     4.216    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y3          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.926     3.289    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.472    Render_0/Render_Play/mem_Frame_Hacker_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.537    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_CY_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.069%)  route 0.157ns (48.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.219ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.925ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.569     3.235    Render_0/Render_Play/display_cnt_BUFG[1]
    SLICE_X56Y2          FDRE                                         r  Render_0/Render_Play/frame_CY_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     3.399 r  Render_0/Render_Play/frame_CY_addr_reg[7]/Q
                         net (fo=2, routed)           0.157     3.556    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.880     4.219    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.925     3.293    
    RAMB18_X2Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     3.476    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.476    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_CY_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.849%)  route 0.159ns (49.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.218ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.925ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.569     3.235    Render_0/Render_Play/display_cnt_BUFG[1]
    SLICE_X56Y2          FDRE                                         r  Render_0/Render_Play/frame_CY_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     3.399 r  Render_0/Render_Play/frame_CY_addr_reg[6]/Q
                         net (fo=2, routed)           0.159     3.557    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.879     4.218    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.925     3.292    
    RAMB18_X2Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.475    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_CY_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.822%)  route 0.159ns (49.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.218ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.925ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.569     3.235    Render_0/Render_Play/display_cnt_BUFG[1]
    SLICE_X56Y2          FDRE                                         r  Render_0/Render_Play/frame_CY_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     3.399 r  Render_0/Render_Play/frame_CY_addr_reg[7]/Q
                         net (fo=2, routed)           0.159     3.558    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.879     4.218    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.925     3.292    
    RAMB18_X2Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.475    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_CY_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.601%)  route 0.160ns (49.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.218ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.925ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.569     3.235    Render_0/Render_Play/display_cnt_BUFG[1]
    SLICE_X56Y2          FDRE                                         r  Render_0/Render_Play/frame_CY_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     3.399 r  Render_0/Render_Play/frame_CY_addr_reg[4]/Q
                         net (fo=2, routed)           0.160     3.559    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.879     4.218    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.925     3.292    
    RAMB18_X2Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.475    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/tower_enemy_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Tower_Enemy/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.948%)  route 0.203ns (59.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.925ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.559     3.225    Render_0/Render_Play/display_cnt_BUFG[1]
    SLICE_X57Y20         FDRE                                         r  Render_0/Render_Play/tower_enemy_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     3.366 r  Render_0/Render_Play/tower_enemy_addr_reg[5]/Q
                         net (fo=1, routed)           0.203     3.569    Render_0/Render_Play/mem_Tower_Enemy/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y8          RAMB18E1                                     r  Render_0/Render_Play/mem_Tower_Enemy/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.864     4.203    Render_0/Render_Play/mem_Tower_Enemy/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  Render_0/Render_Play/mem_Tower_Enemy/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.925     3.277    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.460    Render_0/Render_Play/mem_Tower_Enemy/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clk_Div_4/num_reg[1]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y2   Game_Engine_0/mem_EQ1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y2   Game_Engine_0/mem_EQ1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y3   Game_Engine_0/mem_EQ2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y3   Game_Engine_0/mem_EQ2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y0   Game_Engine_0/mem_EQ3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y0   Game_Engine_0/mem_EQ3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y6   Render_0/Render_Menu/mem_LEVEL_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y6   Render_0/Render_Menu/mem_LEVEL_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y1   Render_0/Render_Menu/mem_LEVEL_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y1   Render_0/Render_Menu/mem_LEVEL_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y19  FSM_sequential_scene_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y19  FSM_sequential_scene_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y19  FSM_sequential_scene_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y19  FSM_sequential_scene_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y19  FSM_sequential_scene_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y19  FSM_sequential_scene_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y26  Game_Engine_0/Army_Instance_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y26  Game_Engine_0/Army_Instance_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y32  Game_Engine_0/Army_Instance_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y32  Game_Engine_0/Army_Instance_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y19  FSM_sequential_scene_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y19  FSM_sequential_scene_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y19  FSM_sequential_scene_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y19  FSM_sequential_scene_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y19  FSM_sequential_scene_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y19  FSM_sequential_scene_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y26  Game_Engine_0/Army_Instance_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y26  Game_Engine_0/Army_Instance_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y32  Game_Engine_0/Army_Instance_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y32  Game_Engine_0/Army_Instance_reg[0][10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_25MHz

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_scene_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.948ns  (logic 1.306ns (18.797%)  route 5.642ns (81.203%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        3.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.675ns
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.556     5.077    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Mouse_Ctrl_0/MC1/xpos_reg[9]/Q
                         net (fo=13, routed)          1.156     6.689    Mouse_Ctrl_0/MC1/Q[5]
    SLICE_X39Y30                                                      r  Mouse_Ctrl_0/MC1/purseUpgrade_i_4/I1
    SLICE_X39Y30         LUT2 (Prop_lut2_I1_O)        0.152     6.841 f  Mouse_Ctrl_0/MC1/purseUpgrade_i_4/O
                         net (fo=3, routed)           0.886     7.727    Mouse_Ctrl_0/MC1/purseUpgrade_i_4_n_0
    SLICE_X38Y31                                                      f  Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_7/I0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.326     8.053 f  Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_7/O
                         net (fo=2, routed)           0.949     9.002    Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_7_n_0
    SLICE_X39Y30                                                      f  Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_4/I3
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.126 r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_4/O
                         net (fo=3, routed)           1.684    10.811    Mouse_Ctrl_0/MC1/p_46_in
    SLICE_X54Y22                                                      r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_3/I3
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.935 f  Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_3/O
                         net (fo=1, routed)           0.967    11.901    Game_Engine_0/FSM_sequential_scene_reg[0]_1
    SLICE_X56Y19                                                      f  Game_Engine_0/FSM_sequential_scene[0]_i_1/I4
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    12.025 r  Game_Engine_0/FSM_sequential_scene[0]_i_1/O
                         net (fo=1, routed)           0.000    12.025    Game_Engine_0_n_253
    SLICE_X56Y19         FDRE                                         r  FSM_sequential_scene_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.442     8.675    display_cnt_BUFG[1]
    SLICE_X56Y19         FDRE                                         r  FSM_sequential_scene_reg[0]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_scene_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.449ns  (logic 1.138ns (17.646%)  route 5.311ns (82.354%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        3.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.675ns
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.547     5.068    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  Mouse_Ctrl_0/MC1/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  Mouse_Ctrl_0/MC1/ypos_reg[2]/Q
                         net (fo=12, routed)          1.008     6.594    Mouse_Ctrl_0/MC1/ypos_reg[7]_2[2]
    SLICE_X34Y26                                                      f  Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_15/I0
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.718 f  Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_15/O
                         net (fo=1, routed)           1.080     7.798    Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_15_n_0
    SLICE_X34Y29                                                      f  Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_7/I5
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.922 r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_7/O
                         net (fo=5, routed)           1.713     9.635    Mouse_Ctrl_0/MC1/ypos_reg[6]_0
    SLICE_X55Y22                                                      r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[1]_i_3/I0
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.759 r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[1]_i_3/O
                         net (fo=2, routed)           0.840    10.599    Game_Engine_0/FSM_sequential_scene_reg[1]
    SLICE_X56Y19                                                      r  Game_Engine_0/FSM_sequential_scene[1]_i_2/I0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.723 r  Game_Engine_0/FSM_sequential_scene[1]_i_2/O
                         net (fo=1, routed)           0.670    11.393    Game_Engine_0/FSM_sequential_scene[1]_i_2_n_0
    SLICE_X56Y19                                                      r  Game_Engine_0/FSM_sequential_scene[1]_i_1/I0
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124    11.517 r  Game_Engine_0/FSM_sequential_scene[1]_i_1/O
                         net (fo=1, routed)           0.000    11.517    Game_Engine_0_n_252
    SLICE_X56Y19         FDRE                                         r  FSM_sequential_scene_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.442     8.675    display_cnt_BUFG[1]
    SLICE_X56Y19         FDRE                                         r  FSM_sequential_scene_reg[1]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/gameState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.267ns  (logic 1.138ns (18.157%)  route 5.129ns (81.843%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.736ns
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.547     5.068    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  Mouse_Ctrl_0/MC1/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  Mouse_Ctrl_0/MC1/ypos_reg[2]/Q
                         net (fo=12, routed)          1.008     6.594    Mouse_Ctrl_0/MC1/ypos_reg[7]_2[2]
    SLICE_X34Y26                                                      f  Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_15/I0
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.718 f  Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_15/O
                         net (fo=1, routed)           1.080     7.798    Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_15_n_0
    SLICE_X34Y29                                                      f  Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_7/I5
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.922 r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_7/O
                         net (fo=5, routed)           1.713     9.635    Mouse_Ctrl_0/MC1/ypos_reg[6]_0
    SLICE_X55Y22                                                      r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[1]_i_3/I0
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.759 r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[1]_i_3/O
                         net (fo=2, routed)           0.677    10.436    Mouse_Ctrl_0/MC1/pb_1p_reg
    SLICE_X55Y22                                                      r  Mouse_Ctrl_0/MC1/gameState[0]_i_4/I2
    SLICE_X55Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.560 r  Mouse_Ctrl_0/MC1/gameState[0]_i_4/O
                         net (fo=1, routed)           0.652    11.212    Game_Engine_0/gameState_reg[0]_0
    SLICE_X59Y23                                                      r  Game_Engine_0/gameState[0]_i_1/I5
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.336 r  Game_Engine_0/gameState[0]_i_1/O
                         net (fo=1, routed)           0.000    11.336    Game_Engine_0/gameState[0]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.503     8.736    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_scene_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.812ns  (logic 1.328ns (22.850%)  route 4.484ns (77.150%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.675ns
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.551     5.072    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  Mouse_Ctrl_0/MC1/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  Mouse_Ctrl_0/MC1/ypos_reg[5]/Q
                         net (fo=13, routed)          0.855     6.383    Mouse_Ctrl_0/MC1/ypos_reg[7]_2[5]
    SLICE_X34Y29                                                      f  Mouse_Ctrl_0/MC1/towerFire_i_7/I0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.146     6.529 f  Mouse_Ctrl_0/MC1/towerFire_i_7/O
                         net (fo=2, routed)           0.735     7.264    Mouse_Ctrl_0/MC1/towerFire_i_7_n_0
    SLICE_X37Y28                                                      f  Mouse_Ctrl_0/MC1/towerFire_i_4/I5
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.328     7.592 f  Mouse_Ctrl_0/MC1/towerFire_i_4/O
                         net (fo=3, routed)           0.747     8.339    Mouse_Ctrl_0/MC1/ypos_reg[9]_2
    SLICE_X38Y28                                                      f  Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_6/I4
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.463 r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_6/O
                         net (fo=5, routed)           1.391     9.855    Mouse_Ctrl_0/MC1/ypos_reg[7]_0
    SLICE_X54Y22                                                      r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_3/I0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[2]_i_3/O
                         net (fo=1, routed)           0.755    10.734    Game_Engine_0/next_scene[0]
    SLICE_X56Y19                                                      r  Game_Engine_0/FSM_sequential_scene[2]_i_1/I2
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.150    10.884 r  Game_Engine_0/FSM_sequential_scene[2]_i_1/O
                         net (fo=1, routed)           0.000    10.884    Game_Engine_0_n_254
    SLICE_X56Y19         FDRE                                         r  FSM_sequential_scene_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.442     8.675    display_cnt_BUFG[1]
    SLICE_X56Y19         FDRE                                         r  FSM_sequential_scene_reg[2]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/purseUpgrade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.178ns  (logic 1.178ns (22.749%)  route 4.000ns (77.251%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.680ns
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.551     5.072    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  Mouse_Ctrl_0/MC1/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  Mouse_Ctrl_0/MC1/ypos_reg[5]/Q
                         net (fo=13, routed)          0.855     6.383    Mouse_Ctrl_0/MC1/ypos_reg[7]_2[5]
    SLICE_X34Y29                                                      r  Mouse_Ctrl_0/MC1/towerFire_i_7/I0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.146     6.529 r  Mouse_Ctrl_0/MC1/towerFire_i_7/O
                         net (fo=2, routed)           0.735     7.264    Mouse_Ctrl_0/MC1/towerFire_i_7_n_0
    SLICE_X37Y28                                                      r  Mouse_Ctrl_0/MC1/towerFire_i_4/I5
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.328     7.592 r  Mouse_Ctrl_0/MC1/towerFire_i_4/O
                         net (fo=3, routed)           0.944     8.537    Mouse_Ctrl_0/MC1/ypos_reg[9]_2
    SLICE_X39Y32                                                      r  Mouse_Ctrl_0/MC1/purseUpgrade_i_2/I0
    SLICE_X39Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.661 r  Mouse_Ctrl_0/MC1/purseUpgrade_i_2/O
                         net (fo=1, routed)           1.466    10.127    Game_Engine_0/genArmy_reg[6]_0[0]
    SLICE_X48Y37                                                      r  Game_Engine_0/purseUpgrade_i_1/I5
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.124    10.251 r  Game_Engine_0/purseUpgrade_i_1/O
                         net (fo=1, routed)           0.000    10.251    Game_Engine_0/purseUpgrade_i_1_n_0
    SLICE_X48Y37         FDRE                                         r  Game_Engine_0/purseUpgrade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.447     8.680    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X48Y37         FDRE                                         r  Game_Engine_0/purseUpgrade_reg/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.994ns  (logic 1.306ns (26.149%)  route 3.688ns (73.851%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        3.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.673ns
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.556     5.077    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Mouse_Ctrl_0/MC1/xpos_reg[9]/Q
                         net (fo=13, routed)          1.156     6.689    Mouse_Ctrl_0/MC1/Q[5]
    SLICE_X39Y30                                                      f  Mouse_Ctrl_0/MC1/purseUpgrade_i_4/I1
    SLICE_X39Y30         LUT2 (Prop_lut2_I1_O)        0.152     6.841 r  Mouse_Ctrl_0/MC1/purseUpgrade_i_4/O
                         net (fo=3, routed)           0.886     7.727    Mouse_Ctrl_0/MC1/purseUpgrade_i_4_n_0
    SLICE_X38Y31                                                      r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_7/I0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.326     8.053 r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_7/O
                         net (fo=2, routed)           0.583     8.636    Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_7_n_0
    SLICE_X39Y31                                                      r  Mouse_Ctrl_0/MC1/genArmy[4]_i_3/I1
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.760 r  Mouse_Ctrl_0/MC1/genArmy[4]_i_3/O
                         net (fo=2, routed)           0.417     9.178    Game_Engine_0/genArmy_reg[0]_0
    SLICE_X39Y33                                                      r  Game_Engine_0/genArmy[0]_i_2/I0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.302 r  Game_Engine_0/genArmy[0]_i_2/O
                         net (fo=1, routed)           0.646     9.948    Game_Engine_0/effectiveClick[1]
    SLICE_X41Y33                                                      r  Game_Engine_0/genArmy[0]_i_1/I5
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.072 r  Game_Engine_0/genArmy[0]_i_1/O
                         net (fo=1, routed)           0.000    10.072    Game_Engine_0/genArmy[0]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  Game_Engine_0/genArmy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.440     8.673    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X41Y33         FDRE                                         r  Game_Engine_0/genArmy_reg[0]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.178ns (24.384%)  route 3.653ns (75.616%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.674ns
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.552     5.073    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  Mouse_Ctrl_0/MC1/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  Mouse_Ctrl_0/MC1/ypos_reg[8]/Q
                         net (fo=13, routed)          1.633     7.162    Mouse_Ctrl_0/MC1/ypos_reg_n_0_[8]
    SLICE_X38Y28                                                      f  Mouse_Ctrl_0/MC1/genArmy[7]_i_11/I2
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.146     7.308 r  Mouse_Ctrl_0/MC1/genArmy[7]_i_11/O
                         net (fo=1, routed)           0.286     7.593    Mouse_Ctrl_0/MC1/genArmy[7]_i_11_n_0
    SLICE_X37Y28                                                      r  Mouse_Ctrl_0/MC1/genArmy[7]_i_6/I4
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.328     7.921 f  Mouse_Ctrl_0/MC1/genArmy[7]_i_6/O
                         net (fo=4, routed)           1.068     8.989    Game_Engine_0/genArmy_reg[5]_0
    SLICE_X41Y34                                                      f  Game_Engine_0/genArmy[7]_i_2/I4
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.124     9.113 r  Game_Engine_0/genArmy[7]_i_2/O
                         net (fo=1, routed)           0.667     9.780    Game_Engine_0/effectiveClick[8]
    SLICE_X41Y34                                                      r  Game_Engine_0/genArmy[7]_i_1/I5
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.904 r  Game_Engine_0/genArmy[7]_i_1/O
                         net (fo=1, routed)           0.000     9.904    Game_Engine_0/genArmy[7]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  Game_Engine_0/genArmy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.441     8.674    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X41Y34         FDRE                                         r  Game_Engine_0/genArmy_reg[7]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.781ns  (logic 1.580ns (33.046%)  route 3.201ns (66.954%))
  Logic Levels:           5  (LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.671ns
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.553     5.074    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  Mouse_Ctrl_0/MC1/xpos_reg[0]/Q
                         net (fo=25, routed)          0.893     6.424    Mouse_Ctrl_0/MC1/Q[0]
    SLICE_X39Y30                                                      f  Mouse_Ctrl_0/MC1/genArmy[7]_i_13/I2
    SLICE_X39Y30         LUT5 (Prop_lut5_I2_O)        0.152     6.576 f  Mouse_Ctrl_0/MC1/genArmy[7]_i_13/O
                         net (fo=1, routed)           0.833     7.409    Mouse_Ctrl_0/MC1/genArmy[7]_i_13_n_0
    SLICE_X41Y29                                                      f  Mouse_Ctrl_0/MC1/genArmy[7]_i_8/I4
    SLICE_X41Y29         LUT5 (Prop_lut5_I4_O)        0.332     7.741 r  Mouse_Ctrl_0/MC1/genArmy[7]_i_8/O
                         net (fo=1, routed)           0.000     7.741    Mouse_Ctrl_0/MC1/genArmy[7]_i_8_n_0
    SLICE_X41Y29                                                      r  Mouse_Ctrl_0/MC1/genArmy_reg[7]_i_3/I1
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     7.958 r  Mouse_Ctrl_0/MC1/genArmy_reg[7]_i_3/O
                         net (fo=2, routed)           0.669     8.626    Game_Engine_0/genArmy_reg[3]_0
    SLICE_X39Y34                                                      r  Game_Engine_0/genArmy[3]_i_2/I0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.299     8.925 r  Game_Engine_0/genArmy[3]_i_2/O
                         net (fo=1, routed)           0.806     9.731    Game_Engine_0/effectiveClick[4]
    SLICE_X39Y33                                                      r  Game_Engine_0/genArmy[3]_i_1/I5
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.855 r  Game_Engine_0/genArmy[3]_i_1/O
                         net (fo=1, routed)           0.000     9.855    Game_Engine_0/genArmy[3]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  Game_Engine_0/genArmy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.438     8.671    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X39Y33         FDRE                                         r  Game_Engine_0/genArmy_reg[3]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.663ns  (logic 1.178ns (25.264%)  route 3.485ns (74.736%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.670ns
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.552     5.073    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  Mouse_Ctrl_0/MC1/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  Mouse_Ctrl_0/MC1/ypos_reg[8]/Q
                         net (fo=13, routed)          1.633     7.162    Mouse_Ctrl_0/MC1/ypos_reg_n_0_[8]
    SLICE_X38Y28                                                      f  Mouse_Ctrl_0/MC1/genArmy[7]_i_11/I2
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.146     7.308 r  Mouse_Ctrl_0/MC1/genArmy[7]_i_11/O
                         net (fo=1, routed)           0.286     7.593    Mouse_Ctrl_0/MC1/genArmy[7]_i_11_n_0
    SLICE_X37Y28                                                      r  Mouse_Ctrl_0/MC1/genArmy[7]_i_6/I4
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.328     7.921 f  Mouse_Ctrl_0/MC1/genArmy[7]_i_6/O
                         net (fo=4, routed)           1.164     9.085    Game_Engine_0/genArmy_reg[5]_0
    SLICE_X38Y33                                                      f  Game_Engine_0/genArmy[5]_i_2/I5
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.209 r  Game_Engine_0/genArmy[5]_i_2/O
                         net (fo=1, routed)           0.402     9.612    Game_Engine_0/effectiveClick[6]
    SLICE_X39Y32                                                      r  Game_Engine_0/genArmy[5]_i_1/I5
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.736 r  Game_Engine_0/genArmy[5]_i_1/O
                         net (fo=1, routed)           0.000     9.736    Game_Engine_0/genArmy[5]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  Game_Engine_0/genArmy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.437     8.670    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X39Y32         FDRE                                         r  Game_Engine_0/genArmy_reg[5]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.644ns  (logic 1.076ns (23.169%)  route 3.568ns (76.831%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        3.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.670ns
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.553     5.074    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  Mouse_Ctrl_0/MC1/xpos_reg[0]/Q
                         net (fo=25, routed)          1.214     6.745    Mouse_Ctrl_0/MC1/Q[0]
    SLICE_X43Y30                                                      f  Mouse_Ctrl_0/MC1/genArmy[6]_i_8/I1
    SLICE_X43Y30         LUT3 (Prop_lut3_I1_O)        0.124     6.869 r  Mouse_Ctrl_0/MC1/genArmy[6]_i_8/O
                         net (fo=1, routed)           0.795     7.664    Mouse_Ctrl_0/MC1/genArmy[6]_i_8_n_0
    SLICE_X42Y30                                                      r  Mouse_Ctrl_0/MC1/genArmy[6]_i_5/I4
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.788 r  Mouse_Ctrl_0/MC1/genArmy[6]_i_5/O
                         net (fo=1, routed)           0.162     7.950    Mouse_Ctrl_0/MC1/genArmy[6]_i_5_n_0
    SLICE_X42Y30                                                      r  Mouse_Ctrl_0/MC1/genArmy[6]_i_3/I0
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.074 r  Mouse_Ctrl_0/MC1/genArmy[6]_i_3/O
                         net (fo=2, routed)           0.831     8.905    Mouse_Ctrl_0/MC1/xpos_reg[9]_3
    SLICE_X37Y33                                                      r  Mouse_Ctrl_0/MC1/genArmy[6]_i_2/I0
    SLICE_X37Y33         LUT3 (Prop_lut3_I0_O)        0.124     9.029 r  Mouse_Ctrl_0/MC1/genArmy[6]_i_2/O
                         net (fo=1, routed)           0.565     9.594    Game_Engine_0/genArmy_reg[6]_0[1]
    SLICE_X38Y32                                                      r  Game_Engine_0/genArmy[6]_i_1/I5
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.718 r  Game_Engine_0/genArmy[6]_i_1/O
                         net (fo=1, routed)           0.000     9.718    Game_Engine_0/genArmy[6]_i_1_n_0
    SLICE_X38Y32         FDRE                                         r  Game_Engine_0/genArmy_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.437     8.670    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X38Y32         FDRE                                         r  Game_Engine_0/genArmy_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/DB_L/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.962%)  route 0.346ns (71.038%))
  Logic Levels:           0  
  Clock Path Skew:        2.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.560     1.443    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  Mouse_Ctrl_0/MC1/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Mouse_Ctrl_0/MC1/left_reg/Q
                         net (fo=1, routed)           0.346     1.930    Mouse_Ctrl_0/DB_L/D[0]
    SLICE_X34Y38         FDRE                                         r  Mouse_Ctrl_0/DB_L/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.829     4.167    Mouse_Ctrl_0/DB_L/display_cnt_BUFG[1]
    SLICE_X34Y38         FDRE                                         r  Mouse_Ctrl_0/DB_L/DFF_reg[0]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.276ns (36.442%)  route 0.481ns (63.558%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.556     1.439    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Mouse_Ctrl_0/MC1/xpos_reg[7]/Q
                         net (fo=22, routed)          0.251     1.831    Mouse_Ctrl_0/MC1/xpos_reg_n_0_[7]
    SLICE_X39Y31                                                      r  Mouse_Ctrl_0/MC1/genArmy[4]_i_3/I5
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.876 r  Mouse_Ctrl_0/MC1/genArmy[4]_i_3/O
                         net (fo=2, routed)           0.179     2.055    Game_Engine_0/genArmy_reg[0]_0
    SLICE_X41Y34                                                      r  Game_Engine_0/genArmy[4]_i_2/I0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.100 r  Game_Engine_0/genArmy[4]_i_2/O
                         net (fo=1, routed)           0.051     2.151    Game_Engine_0/effectiveClick[5]
    SLICE_X41Y34                                                      r  Game_Engine_0/genArmy[4]_i_1/I5
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.196 r  Game_Engine_0/genArmy[4]_i_1/O
                         net (fo=1, routed)           0.000     2.196    Game_Engine_0/genArmy[4]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  Game_Engine_0/genArmy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.827     4.165    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X41Y34         FDRE                                         r  Game_Engine_0/genArmy_reg[4]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.276ns (34.696%)  route 0.519ns (65.304%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.557     1.440    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  Mouse_Ctrl_0/MC1/xpos_reg[9]/Q
                         net (fo=13, routed)          0.233     1.814    Mouse_Ctrl_0/MC1/Q[5]
    SLICE_X38Y32                                                      f  Mouse_Ctrl_0/MC1/genArmy[5]_i_3/I3
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  Mouse_Ctrl_0/MC1/genArmy[5]_i_3/O
                         net (fo=2, routed)           0.150     2.009    Game_Engine_0/genArmy_reg[1]_0
    SLICE_X38Y33                                                      r  Game_Engine_0/genArmy[5]_i_2/I0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.054 r  Game_Engine_0/genArmy[5]_i_2/O
                         net (fo=1, routed)           0.136     2.191    Game_Engine_0/effectiveClick[6]
    SLICE_X39Y32                                                      r  Game_Engine_0/genArmy[5]_i_1/I5
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.045     2.236 r  Game_Engine_0/genArmy[5]_i_1/O
                         net (fo=1, routed)           0.000     2.236    Game_Engine_0/genArmy[5]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  Game_Engine_0/genArmy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.824     4.162    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X39Y32         FDRE                                         r  Game_Engine_0/genArmy_reg[5]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.276ns (32.052%)  route 0.585ns (67.948%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.163ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.557     1.440    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  Mouse_Ctrl_0/MC1/xpos_reg[9]/Q
                         net (fo=13, routed)          0.233     1.814    Mouse_Ctrl_0/MC1/Q[5]
    SLICE_X38Y32                                                      f  Mouse_Ctrl_0/MC1/genArmy[5]_i_3/I3
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  Mouse_Ctrl_0/MC1/genArmy[5]_i_3/O
                         net (fo=2, routed)           0.257     2.116    Game_Engine_0/genArmy_reg[1]_0
    SLICE_X38Y33                                                      r  Game_Engine_0/genArmy[1]_i_2/I0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.045     2.161 r  Game_Engine_0/genArmy[1]_i_2/O
                         net (fo=1, routed)           0.095     2.256    Game_Engine_0/effectiveClick[2]
    SLICE_X37Y33                                                      r  Game_Engine_0/genArmy[1]_i_1/I5
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.301 r  Game_Engine_0/genArmy[1]_i_1/O
                         net (fo=1, routed)           0.000     2.301    Game_Engine_0/genArmy[1]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  Game_Engine_0/genArmy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.825     4.163    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X37Y33         FDRE                                         r  Game_Engine_0/genArmy_reg[1]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/towerFire_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.923%)  route 0.660ns (74.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.164ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.554     1.437    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  Mouse_Ctrl_0/MC1/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Mouse_Ctrl_0/MC1/ypos_reg[9]/Q
                         net (fo=10, routed)          0.287     1.865    Mouse_Ctrl_0/MC1/ypos_reg_n_0_[9]
    SLICE_X37Y28                                                      r  Mouse_Ctrl_0/MC1/towerFire_i_4/I0
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.910 r  Mouse_Ctrl_0/MC1/towerFire_i_4/O
                         net (fo=3, routed)           0.373     2.283    Game_Engine_0/towerFire_reg_1
    SLICE_X41Y33                                                      r  Game_Engine_0/towerFire_i_1/I5
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.328 r  Game_Engine_0/towerFire_i_1/O
                         net (fo=1, routed)           0.000     2.328    Game_Engine_0/towerFire_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  Game_Engine_0/towerFire_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.826     4.164    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X41Y33         FDRE                                         r  Game_Engine_0/towerFire_reg/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.276ns (30.747%)  route 0.622ns (69.253%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.164ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.556     1.439    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Mouse_Ctrl_0/MC1/xpos_reg[7]/Q
                         net (fo=22, routed)          0.251     1.831    Mouse_Ctrl_0/MC1/xpos_reg_n_0_[7]
    SLICE_X39Y31                                                      r  Mouse_Ctrl_0/MC1/genArmy[4]_i_3/I5
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.876 r  Mouse_Ctrl_0/MC1/genArmy[4]_i_3/O
                         net (fo=2, routed)           0.153     2.030    Game_Engine_0/genArmy_reg[0]_0
    SLICE_X39Y33                                                      r  Game_Engine_0/genArmy[0]_i_2/I0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.075 r  Game_Engine_0/genArmy[0]_i_2/O
                         net (fo=1, routed)           0.217     2.292    Game_Engine_0/effectiveClick[1]
    SLICE_X41Y33                                                      r  Game_Engine_0/genArmy[0]_i_1/I5
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.337 r  Game_Engine_0/genArmy[0]_i_1/O
                         net (fo=1, routed)           0.000     2.337    Game_Engine_0/genArmy[0]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  Game_Engine_0/genArmy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.826     4.164    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X41Y33         FDRE                                         r  Game_Engine_0/genArmy_reg[0]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.276ns (28.432%)  route 0.695ns (71.568%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.163ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.553     1.436    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  Mouse_Ctrl_0/MC1/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Mouse_Ctrl_0/MC1/ypos_reg[4]/Q
                         net (fo=14, routed)          0.239     1.816    Mouse_Ctrl_0/MC1/ypos_reg[7]_2[4]
    SLICE_X35Y29                                                      r  Mouse_Ctrl_0/MC1/genArmy[3]_i_4/I3
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.861 f  Mouse_Ctrl_0/MC1/genArmy[3]_i_4/O
                         net (fo=4, routed)           0.301     2.162    Game_Engine_0/genArmy_reg[1]_1
    SLICE_X37Y33                                                      f  Game_Engine_0/genArmy[2]_i_2/I4
    SLICE_X37Y33         LUT5 (Prop_lut5_I4_O)        0.045     2.207 r  Game_Engine_0/genArmy[2]_i_2/O
                         net (fo=1, routed)           0.155     2.362    Game_Engine_0/effectiveClick[3]
    SLICE_X37Y33                                                      r  Game_Engine_0/genArmy[2]_i_1/I5
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.407 r  Game_Engine_0/genArmy[2]_i_1/O
                         net (fo=1, routed)           0.000     2.407    Game_Engine_0/genArmy[2]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  Game_Engine_0/genArmy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.825     4.163    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X37Y33         FDRE                                         r  Game_Engine_0/genArmy_reg[2]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.401ns (36.481%)  route 0.698ns (63.519%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.556     1.439    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Mouse_Ctrl_0/MC1/xpos_reg[6]/Q
                         net (fo=23, routed)          0.240     1.820    Mouse_Ctrl_0/MC1/xpos_reg_n_0_[6]
    SLICE_X41Y29                                                      r  Mouse_Ctrl_0/MC1/genArmy[7]_i_7/I1
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  Mouse_Ctrl_0/MC1/genArmy[7]_i_7/O
                         net (fo=1, routed)           0.000     1.865    Mouse_Ctrl_0/MC1/genArmy[7]_i_7_n_0
    SLICE_X41Y29                                                      r  Mouse_Ctrl_0/MC1/genArmy_reg[7]_i_3/I0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I0_O)      0.062     1.927 r  Mouse_Ctrl_0/MC1/genArmy_reg[7]_i_3/O
                         net (fo=2, routed)           0.238     2.165    Game_Engine_0/genArmy_reg[3]_0
    SLICE_X41Y34                                                      r  Game_Engine_0/genArmy[7]_i_2/I0
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.108     2.273 r  Game_Engine_0/genArmy[7]_i_2/O
                         net (fo=1, routed)           0.220     2.493    Game_Engine_0/effectiveClick[8]
    SLICE_X41Y34                                                      r  Game_Engine_0/genArmy[7]_i_1/I5
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.538 r  Game_Engine_0/genArmy[7]_i_1/O
                         net (fo=1, routed)           0.000     2.538    Game_Engine_0/genArmy[7]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  Game_Engine_0/genArmy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.827     4.165    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X41Y34         FDRE                                         r  Game_Engine_0/genArmy_reg[7]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.321ns (28.704%)  route 0.797ns (71.296%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        2.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.556     1.439    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  Mouse_Ctrl_0/MC1/xpos_reg[5]/Q
                         net (fo=27, routed)          0.266     1.846    Mouse_Ctrl_0/MC1/Q[4]
    SLICE_X42Y30                                                      f  Mouse_Ctrl_0/MC1/genArmy[6]_i_5/I2
    SLICE_X42Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  Mouse_Ctrl_0/MC1/genArmy[6]_i_5/O
                         net (fo=1, routed)           0.054     1.945    Mouse_Ctrl_0/MC1/genArmy[6]_i_5_n_0
    SLICE_X42Y30                                                      r  Mouse_Ctrl_0/MC1/genArmy[6]_i_3/I0
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.990 r  Mouse_Ctrl_0/MC1/genArmy[6]_i_3/O
                         net (fo=2, routed)           0.291     2.281    Mouse_Ctrl_0/MC1/xpos_reg[9]_3
    SLICE_X37Y33                                                      r  Mouse_Ctrl_0/MC1/genArmy[6]_i_2/I0
    SLICE_X37Y33         LUT3 (Prop_lut3_I0_O)        0.045     2.326 r  Mouse_Ctrl_0/MC1/genArmy[6]_i_2/O
                         net (fo=1, routed)           0.186     2.512    Game_Engine_0/genArmy_reg[6]_0[1]
    SLICE_X38Y32                                                      r  Game_Engine_0/genArmy[6]_i_1/I5
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.045     2.557 r  Game_Engine_0/genArmy[6]_i_1/O
                         net (fo=1, routed)           0.000     2.557    Game_Engine_0/genArmy[6]_i_1_n_0
    SLICE_X38Y32         FDRE                                         r  Game_Engine_0/genArmy_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.824     4.162    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X38Y32         FDRE                                         r  Game_Engine_0/genArmy_reg[6]/C

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/purseUpgrade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.231ns (20.180%)  route 0.914ns (79.820%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.170ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.556     1.439    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  Mouse_Ctrl_0/MC1/xpos_reg[7]/Q
                         net (fo=22, routed)          0.311     1.891    Mouse_Ctrl_0/MC1/xpos_reg_n_0_[7]
    SLICE_X39Y32                                                      f  Mouse_Ctrl_0/MC1/purseUpgrade_i_2/I4
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.936 r  Mouse_Ctrl_0/MC1/purseUpgrade_i_2/O
                         net (fo=1, routed)           0.603     2.539    Game_Engine_0/genArmy_reg[6]_0[0]
    SLICE_X48Y37                                                      r  Game_Engine_0/purseUpgrade_i_1/I5
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.584 r  Game_Engine_0/purseUpgrade_i_1/O
                         net (fo=1, routed)           0.000     2.584    Game_Engine_0/purseUpgrade_i_1_n_0
    SLICE_X48Y37         FDRE                                         r  Game_Engine_0/purseUpgrade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.832     4.170    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X48Y37         FDRE                                         r  Game_Engine_0/purseUpgrade_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25MHz
  To Clock:  sys_clk_pin

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_v_cnt_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.862ns  (logic 0.372ns (13.000%)  route 2.490ns (87.000%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.535ns = ( 25.535 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.441    25.976    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X47Y17                                                      f  VGA_Ctrl_0/d_v_cnt[5]_i_2/I3
    SLICE_X47Y17         LUT6 (Prop_lut6_I3_O)        0.124    26.100 r  VGA_Ctrl_0/d_v_cnt[5]_i_2/O
                         net (fo=6, routed)           0.907    27.007    VGA_Ctrl_0/d_v_cnt[5]_i_2_n_0
    SLICE_X53Y17                                                      r  VGA_Ctrl_0/d_v_cnt[8]_i_2/I2
    SLICE_X53Y17         LUT6 (Prop_lut6_I2_O)        0.124    27.131 r  VGA_Ctrl_0/d_v_cnt[8]_i_2/O
                         net (fo=3, routed)           1.142    28.273    VGA_Ctrl_0/d_v_cnt[8]_i_2_n_0
    SLICE_X56Y13                                                      r  VGA_Ctrl_0/d_v_cnt[8]_i_1/I5
    SLICE_X56Y13         LUT6 (Prop_lut6_I5_O)        0.124    28.397 r  VGA_Ctrl_0/d_v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    28.397    VGA_Ctrl_0/d_v_cnt[8]_i_1_n_0
    SLICE_X56Y13         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.448     9.789    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_v_cnt_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.778ns  (logic 0.372ns (13.393%)  route 2.406ns (86.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 9.790 - 5.000 ) 
    Source Clock Delay      (SCD):    5.535ns = ( 25.535 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.441    25.976    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X47Y17                                                      f  VGA_Ctrl_0/d_v_cnt[5]_i_2/I3
    SLICE_X47Y17         LUT6 (Prop_lut6_I3_O)        0.124    26.100 r  VGA_Ctrl_0/d_v_cnt[5]_i_2/O
                         net (fo=6, routed)           0.907    27.007    VGA_Ctrl_0/d_v_cnt[5]_i_2_n_0
    SLICE_X53Y17                                                      r  VGA_Ctrl_0/d_v_cnt[8]_i_2/I2
    SLICE_X53Y17         LUT6 (Prop_lut6_I2_O)        0.124    27.131 r  VGA_Ctrl_0/d_v_cnt[8]_i_2/O
                         net (fo=3, routed)           1.058    28.189    VGA_Ctrl_0/d_v_cnt[8]_i_2_n_0
    SLICE_X57Y12                                                      r  VGA_Ctrl_0/d_v_cnt[6]_i_1/I5
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124    28.313 r  VGA_Ctrl_0/d_v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    28.313    VGA_Ctrl_0/d_v_cnt[6]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.449     9.790    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_v_cnt_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.555ns  (logic 0.372ns (14.562%)  route 2.183ns (85.438%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 9.790 - 5.000 ) 
    Source Clock Delay      (SCD):    5.535ns = ( 25.535 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.441    25.976    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X47Y17                                                      f  VGA_Ctrl_0/d_v_cnt[5]_i_2/I3
    SLICE_X47Y17         LUT6 (Prop_lut6_I3_O)        0.124    26.100 r  VGA_Ctrl_0/d_v_cnt[5]_i_2/O
                         net (fo=6, routed)           0.907    27.007    VGA_Ctrl_0/d_v_cnt[5]_i_2_n_0
    SLICE_X53Y17                                                      r  VGA_Ctrl_0/d_v_cnt[8]_i_2/I2
    SLICE_X53Y17         LUT6 (Prop_lut6_I2_O)        0.124    27.131 r  VGA_Ctrl_0/d_v_cnt[8]_i_2/O
                         net (fo=3, routed)           0.835    27.966    VGA_Ctrl_0/d_v_cnt[8]_i_2_n_0
    SLICE_X57Y12                                                      r  VGA_Ctrl_0/d_v_cnt[7]_i_1/I0
    SLICE_X57Y12         LUT6 (Prop_lut6_I0_O)        0.124    28.090 r  VGA_Ctrl_0/d_v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    28.090    VGA_Ctrl_0/d_v_cnt[7]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.449     9.790    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_v_cnt_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.554ns  (logic 0.244ns (9.553%)  route 2.310ns (90.447%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.535ns = ( 25.535 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.441    25.976    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X47Y17                                                      f  VGA_Ctrl_0/d_v_cnt[5]_i_2/I3
    SLICE_X47Y17         LUT6 (Prop_lut6_I3_O)        0.124    26.100 r  VGA_Ctrl_0/d_v_cnt[5]_i_2/O
                         net (fo=6, routed)           1.058    27.158    VGA_Ctrl_0/d_v_cnt[5]_i_2_n_0
    SLICE_X57Y14                                                      r  VGA_Ctrl_0/d_v_cnt[4]_i_1/I2
    SLICE_X57Y14         LUT5 (Prop_lut5_I2_O)        0.120    27.278 r  VGA_Ctrl_0/d_v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.812    28.089    VGA_Ctrl_0/d_v_cnt[4]_i_1_n_0
    SLICE_X55Y14         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.447     9.788    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_v_cnt_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.377ns  (logic 0.248ns (10.432%)  route 2.129ns (89.568%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.535ns = ( 25.535 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.441    25.976    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X47Y17                                                      f  VGA_Ctrl_0/d_v_cnt[5]_i_2/I3
    SLICE_X47Y17         LUT6 (Prop_lut6_I3_O)        0.124    26.100 r  VGA_Ctrl_0/d_v_cnt[5]_i_2/O
                         net (fo=6, routed)           0.690    26.790    VGA_Ctrl_0/d_v_cnt[5]_i_2_n_0
    SLICE_X47Y17                                                      r  VGA_Ctrl_0/d_v_cnt[1]_i_1/I1
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124    26.914 r  VGA_Ctrl_0/d_v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.999    27.913    VGA_Ctrl_0/d_v_cnt[1]_i_1_n_0
    SLICE_X55Y15         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.446     9.787    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X55Y15         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_h_cnt_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.316ns  (logic 1.104ns (47.667%)  route 1.212ns (52.333%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.535ns = ( 25.535 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.212    26.747    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X48Y21                                                      f  VGA_Ctrl_0/d_h_cnt[3]_i_6/I5
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    26.871 r  VGA_Ctrl_0/d_h_cnt[3]_i_6/O
                         net (fo=1, routed)           0.000    26.871    VGA_Ctrl_0/d_h_cnt[3]_i_6_n_0
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/S[0]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.403 r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.403    VGA_Ctrl_0/d_h_cnt_reg[3]_i_1_n_0
    SLICE_X48Y22                                                      r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/CI
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.517 r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.517    VGA_Ctrl_0/d_h_cnt_reg[7]_i_1_n_0
    SLICE_X48Y23                                                      r  VGA_Ctrl_0/d_h_cnt_reg[9]_i_1/CI
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.851 r  VGA_Ctrl_0/d_h_cnt_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.851    VGA_Ctrl_0/d_h_cnt_reg[9]_i_1_n_6
    SLICE_X48Y23         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.436     9.777    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_h_cnt_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.205ns  (logic 0.993ns (45.033%)  route 1.212ns (54.967%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.535ns = ( 25.535 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.212    26.747    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X48Y21                                                      f  VGA_Ctrl_0/d_h_cnt[3]_i_6/I5
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    26.871 r  VGA_Ctrl_0/d_h_cnt[3]_i_6/O
                         net (fo=1, routed)           0.000    26.871    VGA_Ctrl_0/d_h_cnt[3]_i_6_n_0
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/S[0]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.403 r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.403    VGA_Ctrl_0/d_h_cnt_reg[3]_i_1_n_0
    SLICE_X48Y22                                                      r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/CI
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.517 r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.517    VGA_Ctrl_0/d_h_cnt_reg[7]_i_1_n_0
    SLICE_X48Y23                                                      r  VGA_Ctrl_0/d_h_cnt_reg[9]_i_1/CI
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.740 r  VGA_Ctrl_0/d_h_cnt_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    27.740    VGA_Ctrl_0/d_h_cnt_reg[9]_i_1_n_7
    SLICE_X48Y23         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.436     9.777    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_h_cnt_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.202ns  (logic 0.990ns (44.958%)  route 1.212ns (55.042%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 9.778 - 5.000 ) 
    Source Clock Delay      (SCD):    5.535ns = ( 25.535 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.212    26.747    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X48Y21                                                      f  VGA_Ctrl_0/d_h_cnt[3]_i_6/I5
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    26.871 r  VGA_Ctrl_0/d_h_cnt[3]_i_6/O
                         net (fo=1, routed)           0.000    26.871    VGA_Ctrl_0/d_h_cnt[3]_i_6_n_0
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/S[0]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.403 r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.403    VGA_Ctrl_0/d_h_cnt_reg[3]_i_1_n_0
    SLICE_X48Y22                                                      r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/CI
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.737 r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.737    VGA_Ctrl_0/d_h_cnt_reg[7]_i_1_n_6
    SLICE_X48Y22         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.437     9.778    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_h_cnt_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.181ns  (logic 0.969ns (44.428%)  route 1.212ns (55.572%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 9.778 - 5.000 ) 
    Source Clock Delay      (SCD):    5.535ns = ( 25.535 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.212    26.747    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X48Y21                                                      f  VGA_Ctrl_0/d_h_cnt[3]_i_6/I5
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    26.871 r  VGA_Ctrl_0/d_h_cnt[3]_i_6/O
                         net (fo=1, routed)           0.000    26.871    VGA_Ctrl_0/d_h_cnt[3]_i_6_n_0
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/S[0]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.403 r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.403    VGA_Ctrl_0/d_h_cnt_reg[3]_i_1_n_0
    SLICE_X48Y22                                                      r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/CI
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.716 r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    27.716    VGA_Ctrl_0/d_h_cnt_reg[7]_i_1_n_4
    SLICE_X48Y22         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.437     9.778    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_h_cnt_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.107ns  (logic 0.895ns (42.476%)  route 1.212ns (57.524%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 9.778 - 5.000 ) 
    Source Clock Delay      (SCD):    5.535ns = ( 25.535 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558    25.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456    25.535 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.212    26.747    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X48Y21                                                      f  VGA_Ctrl_0/d_h_cnt[3]_i_6/I5
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    26.871 r  VGA_Ctrl_0/d_h_cnt[3]_i_6/O
                         net (fo=1, routed)           0.000    26.871    VGA_Ctrl_0/d_h_cnt[3]_i_6_n_0
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/S[0]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.403 r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.403    VGA_Ctrl_0/d_h_cnt_reg[3]_i_1_n_0
    SLICE_X48Y22                                                      r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/CI
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.642 r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    27.642    VGA_Ctrl_0/d_h_cnt_reg[7]_i_1_n_5
    SLICE_X48Y22         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.437     9.778    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[6]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Clk_Div_4/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.045ns (18.770%)  route 0.195ns (81.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.195     1.777    Clk_Div_4/Q[1]
    SLICE_X47Y17                                                      r  Clk_Div_4/num[1]_i_1/I1
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  Clk_Div_4/num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    Clk_Div_4/next_num[1]
    SLICE_X47Y17         FDRE                                         r  Clk_Div_4/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  Clk_Div_4/num_reg[1]/C

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_h_cnt_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.110ns (20.244%)  route 0.433ns (79.756%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 6.951 - 5.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.433     2.016    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt[3]_i_5/I5
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.061 r  VGA_Ctrl_0/d_h_cnt[3]_i_5/O
                         net (fo=1, routed)           0.000     2.061    VGA_Ctrl_0/d_h_cnt[3]_i_5_n_0
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/S[1]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.126 r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.126    VGA_Ctrl_0/d_h_cnt_reg[3]_i_1_n_6
    SLICE_X48Y21         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.824     6.951    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_h_cnt_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.197ns (31.251%)  route 0.433ns (68.749%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 6.951 - 5.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.433     2.016    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt[3]_i_5/I5
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.061 r  VGA_Ctrl_0/d_h_cnt[3]_i_5/O
                         net (fo=1, routed)           0.000     2.061    VGA_Ctrl_0/d_h_cnt[3]_i_5_n_0
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/S[1]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.213 r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.213    VGA_Ctrl_0/d_h_cnt_reg[3]_i_1_n_5
    SLICE_X48Y21         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.824     6.951    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_h_cnt_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.115ns (18.052%)  route 0.522ns (81.948%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 6.951 - 5.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.522     2.104    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt[3]_i_6/I5
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  VGA_Ctrl_0/d_h_cnt[3]_i_6/O
                         net (fo=1, routed)           0.000     2.149    VGA_Ctrl_0/d_h_cnt[3]_i_6_n_0
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/S[0]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.219 r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.219    VGA_Ctrl_0/d_h_cnt_reg[3]_i_1_n_7
    SLICE_X48Y21         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.824     6.951    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_v_cnt_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.045ns (7.025%)  route 0.596ns (92.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.596     2.178    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X57Y14                                                      r  VGA_Ctrl_0/d_v_cnt[0]_i_1/I3
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.045     2.223 r  VGA_Ctrl_0/d_v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.223    VGA_Ctrl_0/d_v_cnt[0]_i_1_n_0
    SLICE_X57Y14         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.832     6.959    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  VGA_Ctrl_0/d_v_cnt_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_h_cnt_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.217ns (33.365%)  route 0.433ns (66.635%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 6.951 - 5.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.433     2.016    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt[3]_i_5/I5
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.061 r  VGA_Ctrl_0/d_h_cnt[3]_i_5/O
                         net (fo=1, routed)           0.000     2.061    VGA_Ctrl_0/d_h_cnt[3]_i_5_n_0
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/S[1]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     2.233 r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.233    VGA_Ctrl_0/d_h_cnt_reg[3]_i_1_n_4
    SLICE_X48Y21         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.824     6.951    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/d_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.045ns (6.688%)  route 0.628ns (93.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.447     2.030    Render_0/Render_Play/d_cnt_reg[1]_1[0]
    SLICE_X51Y14                                                      r  Render_0/Render_Play/d_cnt[1]_i_1/I0
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.045     2.075 r  Render_0/Render_Play/d_cnt[1]_i_1/O
                         net (fo=1, routed)           0.180     2.255    Render_0/Render_Play/d_cnt[1]_i_1_n_0
    SLICE_X53Y14         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.832     1.959    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[1]/C

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_h_cnt_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.254ns (36.952%)  route 0.433ns (63.048%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 6.950 - 5.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.433     2.016    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt[3]_i_5/I5
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.061 r  VGA_Ctrl_0/d_h_cnt[3]_i_5/O
                         net (fo=1, routed)           0.000     2.061    VGA_Ctrl_0/d_h_cnt[3]_i_5_n_0
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/S[1]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.216 r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.216    VGA_Ctrl_0/d_h_cnt_reg[3]_i_1_n_0
    SLICE_X48Y22                                                      r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/CI
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.270 r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.270    VGA_Ctrl_0/d_h_cnt_reg[7]_i_1_n_7
    SLICE_X48Y22         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.823     6.950    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_h_cnt_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.265ns (37.945%)  route 0.433ns (62.055%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 6.950 - 5.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.433     2.016    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt[3]_i_5/I5
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.061 r  VGA_Ctrl_0/d_h_cnt[3]_i_5/O
                         net (fo=1, routed)           0.000     2.061    VGA_Ctrl_0/d_h_cnt[3]_i_5_n_0
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/S[1]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.216 r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.216    VGA_Ctrl_0/d_h_cnt_reg[3]_i_1_n_0
    SLICE_X48Y22                                                      r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/CI
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.281 r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.281    VGA_Ctrl_0/d_h_cnt_reg[7]_i_1_n_5
    SLICE_X48Y22         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.823     6.950    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/d_h_cnt_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.290ns (40.090%)  route 0.433ns (59.910%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 6.950 - 5.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           0.433     2.016    VGA_Ctrl_0/d_v_cnt_reg[0]_2[1]
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt[3]_i_5/I5
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.061 r  VGA_Ctrl_0/d_h_cnt[3]_i_5/O
                         net (fo=1, routed)           0.000     2.061    VGA_Ctrl_0/d_h_cnt[3]_i_5_n_0
    SLICE_X48Y21                                                      r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/S[1]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.216 r  VGA_Ctrl_0/d_h_cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.216    VGA_Ctrl_0/d_h_cnt_reg[3]_i_1_n_0
    SLICE_X48Y22                                                      r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/CI
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.306 r  VGA_Ctrl_0/d_h_cnt_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.306    VGA_Ctrl_0/d_h_cnt_reg[7]_i_1_n_6
    SLICE_X48Y22         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.823     6.950    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  VGA_Ctrl_0/d_h_cnt_reg[5]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.066ns  (logic 0.577ns (18.820%)  route 2.489ns (81.180%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.405     3.066    Game_Engine_0/clk_6
    SLICE_X58Y0          FDRE                                         r  Game_Engine_0/game_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.066ns  (logic 0.577ns (18.820%)  route 2.489ns (81.180%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.405     3.066    Game_Engine_0/clk_6
    SLICE_X58Y0          FDRE                                         r  Game_Engine_0/game_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.066ns  (logic 0.577ns (18.820%)  route 2.489ns (81.180%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.405     3.066    Game_Engine_0/clk_6
    SLICE_X58Y0          FDRE                                         r  Game_Engine_0/game_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.066ns  (logic 0.577ns (18.820%)  route 2.489ns (81.180%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.405     3.066    Game_Engine_0/clk_6
    SLICE_X58Y0          FDRE                                         r  Game_Engine_0/game_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.926ns  (logic 0.577ns (19.719%)  route 2.349ns (80.281%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.265     2.926    Game_Engine_0/clk_6
    SLICE_X58Y1          FDRE                                         r  Game_Engine_0/game_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.926ns  (logic 0.577ns (19.719%)  route 2.349ns (80.281%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.265     2.926    Game_Engine_0/clk_6
    SLICE_X58Y1          FDRE                                         r  Game_Engine_0/game_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.926ns  (logic 0.577ns (19.719%)  route 2.349ns (80.281%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.265     2.926    Game_Engine_0/clk_6
    SLICE_X58Y1          FDRE                                         r  Game_Engine_0/game_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.926ns  (logic 0.577ns (19.719%)  route 2.349ns (80.281%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.265     2.926    Game_Engine_0/clk_6
    SLICE_X58Y1          FDRE                                         r  Game_Engine_0/game_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.776ns  (logic 0.577ns (20.783%)  route 2.199ns (79.217%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.116     2.776    Game_Engine_0/clk_6
    SLICE_X58Y2          FDRE                                         r  Game_Engine_0/game_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.776ns  (logic 0.577ns (20.783%)  route 2.199ns (79.217%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.116     2.776    Game_Engine_0/clk_6
    SLICE_X58Y2          FDRE                                         r  Game_Engine_0/game_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Game_Engine_0/game_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.251ns (66.653%)  route 0.126ns (33.347%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDRE                         0.000     0.000 r  Game_Engine_0/game_cnt_reg[1]/C
    SLICE_X58Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Game_Engine_0/game_cnt_reg[1]/Q
                         net (fo=3, routed)           0.126     0.267    Game_Engine_0/game_cnt_reg[1]
    SLICE_X58Y0                                                       r  Game_Engine_0/game_cnt_reg[0]_i_1/S[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.377 r  Game_Engine_0/game_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.377    Game_Engine_0/game_cnt_reg[0]_i_1_n_6
    SLICE_X58Y0          FDRE                                         r  Game_Engine_0/game_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/game_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.252ns (66.423%)  route 0.127ns (33.577%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDRE                         0.000     0.000 r  Game_Engine_0/game_cnt_reg[2]/C
    SLICE_X58Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Game_Engine_0/game_cnt_reg[2]/Q
                         net (fo=3, routed)           0.127     0.268    Game_Engine_0/game_cnt_reg[2]
    SLICE_X58Y0                                                       r  Game_Engine_0/game_cnt_reg[0]_i_1/S[2]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.379 r  Game_Engine_0/game_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.379    Game_Engine_0/game_cnt_reg[0]_i_1_n_5
    SLICE_X58Y0          FDRE                                         r  Game_Engine_0/game_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/game_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE                         0.000     0.000 r  Game_Engine_0/game_cnt_reg[10]/C
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Game_Engine_0/game_cnt_reg[10]/Q
                         net (fo=3, routed)           0.134     0.275    Game_Engine_0/game_cnt_reg[10]
    SLICE_X58Y2                                                       r  Game_Engine_0/game_cnt_reg[8]_i_1/S[2]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  Game_Engine_0/game_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    Game_Engine_0/game_cnt_reg[8]_i_1_n_5
    SLICE_X58Y2          FDRE                                         r  Game_Engine_0/game_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/game_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.285ns (69.110%)  route 0.127ns (30.890%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDRE                         0.000     0.000 r  Game_Engine_0/game_cnt_reg[2]/C
    SLICE_X58Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Game_Engine_0/game_cnt_reg[2]/Q
                         net (fo=3, routed)           0.127     0.268    Game_Engine_0/game_cnt_reg[2]
    SLICE_X58Y0                                                       r  Game_Engine_0/game_cnt_reg[0]_i_1/S[2]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.412 r  Game_Engine_0/game_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.412    Game_Engine_0/game_cnt_reg[0]_i_1_n_4
    SLICE_X58Y0          FDRE                                         r  Game_Engine_0/game_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/game_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE                         0.000     0.000 r  Game_Engine_0/game_cnt_reg[10]/C
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Game_Engine_0/game_cnt_reg[10]/Q
                         net (fo=3, routed)           0.134     0.275    Game_Engine_0/game_cnt_reg[10]
    SLICE_X58Y2                                                       r  Game_Engine_0/game_cnt_reg[8]_i_1/S[2]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.419 r  Game_Engine_0/game_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    Game_Engine_0/game_cnt_reg[8]_i_1_n_4
    SLICE_X58Y2          FDRE                                         r  Game_Engine_0/game_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_Divisor_6/num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.189ns (44.499%)  route 0.236ns (55.501%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Clk_Divisor_6/num_reg[1]/Q
                         net (fo=4, routed)           0.236     0.382    Clk_Divisor_6/num_reg_n_0_[1]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/num[2]_i_1/I0
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.043     0.425 r  Clk_Divisor_6/num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.425    Clk_Divisor_6/num[2]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  Clk_Divisor_6/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_Divisor_6/num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.191ns (44.760%)  route 0.236ns (55.240%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Clk_Divisor_6/num_reg[1]/Q
                         net (fo=4, routed)           0.236     0.382    Clk_Divisor_6/num_reg_n_0_[1]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/num[1]_i_1/I0
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.427 r  Clk_Divisor_6/num[1]_i_1/O
                         net (fo=1, routed)           0.000     0.427    Clk_Divisor_6/num[1]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  Clk_Divisor_6/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_Divisor_6/num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.191ns (44.057%)  route 0.243ns (55.943%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           0.243     0.389    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      f  Clk_Divisor_6/num[0]_i_1/I0
    SLICE_X58Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.434 r  Clk_Divisor_6/num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.434    Clk_Divisor_6/num[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  Clk_Divisor_6/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/game_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE                         0.000     0.000 r  Game_Engine_0/game_cnt_reg[9]/C
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Game_Engine_0/game_cnt_reg[9]/Q
                         net (fo=3, routed)           0.183     0.324    Game_Engine_0/game_cnt_reg[9]
    SLICE_X58Y2                                                       r  Game_Engine_0/game_cnt_reg[8]_i_1/S[1]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.434 r  Game_Engine_0/game_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.434    Game_Engine_0/game_cnt_reg[8]_i_1_n_6
    SLICE_X58Y2          FDRE                                         r  Game_Engine_0/game_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/game_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/game_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.251ns (57.760%)  route 0.184ns (42.240%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE                         0.000     0.000 r  Game_Engine_0/game_cnt_reg[5]/C
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Game_Engine_0/game_cnt_reg[5]/Q
                         net (fo=3, routed)           0.184     0.325    Game_Engine_0/game_cnt_reg[5]
    SLICE_X58Y1                                                       r  Game_Engine_0/game_cnt_reg[4]_i_1/S[1]
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.435 r  Game_Engine_0/game_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.435    Game_Engine_0/game_cnt_reg[4]_i_1_n_6
    SLICE_X58Y1          FDRE                                         r  Game_Engine_0/game_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25MHz
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl_0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.829ns  (logic 6.951ns (29.171%)  route 16.878ns (70.829%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558     5.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282     7.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.913 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.553     9.467    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X42Y20         FDRE                                         r  VGA_Ctrl_0/pixel_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     9.985 f  VGA_Ctrl_0/pixel_cnt_reg[8]/Q
                         net (fo=117, routed)         2.712    12.697    VGA_Ctrl_0/pixel_cnt_reg[8]
    SLICE_X47Y25                                                      f  VGA_Ctrl_0/i__carry_i_1__0/I2
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.124    12.821 r  VGA_Ctrl_0/i__carry_i_1__0/O
                         net (fo=38, routed)          2.807    15.629    Game_Engine_0/h_cnt[3]
    SLICE_X51Y30                                                      r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/I1
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.753 r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    15.753    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86_1[1]
    SLICE_X51Y30                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/S[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.303 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.303    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137_n_0
    SLICE_X51Y31                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.574 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CO[0]
                         net (fo=1, routed)           1.153    17.727    Render_0/Render_Play/pixel6123_in
    SLICE_X38Y28                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/I4
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.373    18.100 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/O
                         net (fo=5, routed)           1.285    19.385    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I1
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.152    19.537 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    20.711    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    21.065 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.811    21.875    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X33Y24                                                      f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/I1
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.348    22.223 f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=5, routed)           1.577    23.800    Render_0/Render_Play/army_value_reg[6][1]_0
    SLICE_X54Y19                                                      f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_3/I0
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.124    23.924 r  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.573    24.497    VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_1_0[1]
    SLICE_X55Y19                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_2/I4
    SLICE_X55Y19         LUT6 (Prop_lut6_I4_O)        0.124    24.621 r  VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.128    25.749    VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_2_n_0
    SLICE_X54Y23                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_1/I1
    SLICE_X54Y23         LUT4 (Prop_lut4_I1_O)        0.153    25.902 r  VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.657    29.560    vgaGreen_OBUF[2]
    G17                                                               r  vgaGreen_OBUF[2]_inst/I
    G17                  OBUF (Prop_obuf_I_O)         3.736    33.296 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.296    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.753ns  (logic 6.710ns (28.248%)  route 17.043ns (71.752%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558     5.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282     7.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.913 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.553     9.467    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X42Y20         FDRE                                         r  VGA_Ctrl_0/pixel_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     9.985 f  VGA_Ctrl_0/pixel_cnt_reg[8]/Q
                         net (fo=117, routed)         2.712    12.697    VGA_Ctrl_0/pixel_cnt_reg[8]
    SLICE_X47Y25                                                      f  VGA_Ctrl_0/i__carry_i_1__0/I2
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.124    12.821 r  VGA_Ctrl_0/i__carry_i_1__0/O
                         net (fo=38, routed)          2.807    15.629    Game_Engine_0/h_cnt[3]
    SLICE_X51Y30                                                      r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/I1
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.753 r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    15.753    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86_1[1]
    SLICE_X51Y30                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/S[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.303 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.303    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137_n_0
    SLICE_X51Y31                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.574 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CO[0]
                         net (fo=1, routed)           1.153    17.727    Render_0/Render_Play/pixel6123_in
    SLICE_X38Y28                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/I4
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.373    18.100 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/O
                         net (fo=5, routed)           1.285    19.385    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I1
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.152    19.537 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    20.711    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    21.065 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.980    22.044    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X32Y23                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/I2
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.348    22.392 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           1.470    23.862    VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3_0
    SLICE_X52Y19                                                      r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_4/I4
    SLICE_X52Y19         LUT6 (Prop_lut6_I4_O)        0.124    23.986 r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=2, routed)           0.956    24.942    VGA_Ctrl_0/Render_0/pixel_play[10]
    SLICE_X54Y22                                                      r  VGA_Ctrl_0/vgaRed_OBUF[0]_inst_i_2/I4
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    25.066 r  VGA_Ctrl_0/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.848    25.914    VGA_Ctrl_0/vgaRed_OBUF[0]_inst_i_2_n_0
    SLICE_X52Y22                                                      r  VGA_Ctrl_0/vgaRed_OBUF[0]_inst_i_1/I1
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124    26.038 r  VGA_Ctrl_0/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.658    29.696    vgaRed_OBUF[0]
    G19                                                               r  vgaRed_OBUF[0]_inst/I
    G19                  OBUF (Prop_obuf_I_O)         3.524    33.220 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.220    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.745ns  (logic 6.937ns (29.214%)  route 16.808ns (70.786%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558     5.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282     7.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.913 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.553     9.467    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X42Y20         FDRE                                         r  VGA_Ctrl_0/pixel_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     9.985 f  VGA_Ctrl_0/pixel_cnt_reg[8]/Q
                         net (fo=117, routed)         2.712    12.697    VGA_Ctrl_0/pixel_cnt_reg[8]
    SLICE_X47Y25                                                      f  VGA_Ctrl_0/i__carry_i_1__0/I2
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.124    12.821 r  VGA_Ctrl_0/i__carry_i_1__0/O
                         net (fo=38, routed)          2.807    15.629    Game_Engine_0/h_cnt[3]
    SLICE_X51Y30                                                      r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/I1
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.753 r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    15.753    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86_1[1]
    SLICE_X51Y30                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/S[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.303 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.303    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137_n_0
    SLICE_X51Y31                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.574 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CO[0]
                         net (fo=1, routed)           1.153    17.727    Render_0/Render_Play/pixel6123_in
    SLICE_X38Y28                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/I4
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.373    18.100 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/O
                         net (fo=5, routed)           1.285    19.385    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I1
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.152    19.537 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    20.711    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    21.065 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.811    21.875    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X33Y24                                                      f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/I1
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.348    22.223 f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=5, routed)           1.927    24.151    VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_2_0
    SLICE_X55Y19                                                      f  VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_7/I1
    SLICE_X55Y19         LUT4 (Prop_lut4_I1_O)        0.152    24.303 r  VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           1.007    25.310    VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_7_n_0
    SLICE_X55Y21                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_2/I3
    SLICE_X55Y21         LUT6 (Prop_lut6_I3_O)        0.326    25.636 r  VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.263    25.899    VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y21                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_1/I1
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    26.023 r  VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.668    29.691    vgaGreen_OBUF[0]
    J17                                                               r  vgaGreen_OBUF[0]_inst/I
    J17                  OBUF (Prop_obuf_I_O)         3.521    33.212 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.212    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.727ns  (logic 6.714ns (28.299%)  route 17.012ns (71.701%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558     5.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282     7.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.913 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.553     9.467    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X42Y20         FDRE                                         r  VGA_Ctrl_0/pixel_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     9.985 f  VGA_Ctrl_0/pixel_cnt_reg[8]/Q
                         net (fo=117, routed)         2.712    12.697    VGA_Ctrl_0/pixel_cnt_reg[8]
    SLICE_X47Y25                                                      f  VGA_Ctrl_0/i__carry_i_1__0/I2
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.124    12.821 r  VGA_Ctrl_0/i__carry_i_1__0/O
                         net (fo=38, routed)          2.807    15.629    Game_Engine_0/h_cnt[3]
    SLICE_X51Y30                                                      r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/I1
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.753 r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    15.753    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86_1[1]
    SLICE_X51Y30                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/S[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.303 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.303    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137_n_0
    SLICE_X51Y31                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.574 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CO[0]
                         net (fo=1, routed)           1.153    17.727    Render_0/Render_Play/pixel6123_in
    SLICE_X38Y28                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/I4
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.373    18.100 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/O
                         net (fo=5, routed)           1.285    19.385    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X33Y26                                                      r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I1
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.152    19.537 f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    20.711    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_7/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.326    21.037 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_7/O
                         net (fo=5, routed)           1.462    22.499    VGA_Ctrl_0/vgaBlue_OBUF[0]_inst_i_3_0
    SLICE_X52Y19                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_5/I1
    SLICE_X52Y19         LUT2 (Prop_lut2_I1_O)        0.124    22.623 f  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.979    23.603    VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_5_n_0
    SLICE_X52Y20                                                      f  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_3/I4
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    23.727 r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.603    24.330    VGA_Ctrl_0/Render_0/pixel_play[7]
    SLICE_X54Y20                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_2/I4
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    24.454 r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.971    25.425    VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X52Y23                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_1/I1
    SLICE_X52Y23         LUT4 (Prop_lut4_I1_O)        0.150    25.575 r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.864    29.439    vgaGreen_OBUF[3]
    D17                                                               r  vgaGreen_OBUF[3]_inst/I
    D17                  OBUF (Prop_obuf_I_O)         3.754    33.193 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.193    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.680ns  (logic 6.711ns (28.339%)  route 16.970ns (71.661%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558     5.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282     7.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.913 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.553     9.467    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X42Y20         FDRE                                         r  VGA_Ctrl_0/pixel_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     9.985 f  VGA_Ctrl_0/pixel_cnt_reg[8]/Q
                         net (fo=117, routed)         2.712    12.697    VGA_Ctrl_0/pixel_cnt_reg[8]
    SLICE_X47Y25                                                      f  VGA_Ctrl_0/i__carry_i_1__0/I2
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.124    12.821 r  VGA_Ctrl_0/i__carry_i_1__0/O
                         net (fo=38, routed)          2.807    15.629    Game_Engine_0/h_cnt[3]
    SLICE_X51Y30                                                      r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/I1
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.753 r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    15.753    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86_1[1]
    SLICE_X51Y30                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/S[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.303 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.303    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137_n_0
    SLICE_X51Y31                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.574 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CO[0]
                         net (fo=1, routed)           1.153    17.727    Render_0/Render_Play/pixel6123_in
    SLICE_X38Y28                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/I4
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.373    18.100 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/O
                         net (fo=5, routed)           1.285    19.385    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I1
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.152    19.537 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    20.711    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    21.065 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.811    21.875    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X33Y24                                                      f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/I1
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.348    22.223 f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=5, routed)           1.627    23.850    Render_0/Render_Play/army_value_reg[6][1]_0
    SLICE_X53Y19                                                      f  Render_0/Render_Play/vgaBlue_OBUF[3]_inst_i_3/I0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    23.974 r  Render_0/Render_Play/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.955    24.929    VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_1_0[0]
    SLICE_X54Y20                                                      r  VGA_Ctrl_0/vgaBlue_OBUF[3]_inst_i_2/I4
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    25.053 r  VGA_Ctrl_0/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.952    26.006    VGA_Ctrl_0/vgaBlue_OBUF[3]_inst_i_2_n_0
    SLICE_X54Y23                                                      r  VGA_Ctrl_0/vgaBlue_OBUF[3]_inst_i_1/I1
    SLICE_X54Y23         LUT4 (Prop_lut4_I1_O)        0.124    26.130 r  VGA_Ctrl_0/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.493    29.622    vgaBlue_OBUF[3]
    J18                                                               r  vgaBlue_OBUF[3]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         3.525    33.147 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.147    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.394ns  (logic 6.906ns (29.520%)  route 16.488ns (70.480%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558     5.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282     7.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.913 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.553     9.467    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X42Y20         FDRE                                         r  VGA_Ctrl_0/pixel_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     9.985 f  VGA_Ctrl_0/pixel_cnt_reg[8]/Q
                         net (fo=117, routed)         2.712    12.697    VGA_Ctrl_0/pixel_cnt_reg[8]
    SLICE_X47Y25                                                      f  VGA_Ctrl_0/i__carry_i_1__0/I2
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.124    12.821 r  VGA_Ctrl_0/i__carry_i_1__0/O
                         net (fo=38, routed)          2.807    15.629    Game_Engine_0/h_cnt[3]
    SLICE_X51Y30                                                      r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/I1
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.753 r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    15.753    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86_1[1]
    SLICE_X51Y30                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/S[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.303 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.303    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137_n_0
    SLICE_X51Y31                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.574 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CO[0]
                         net (fo=1, routed)           1.153    17.727    Render_0/Render_Play/pixel6123_in
    SLICE_X38Y28                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/I4
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.373    18.100 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/O
                         net (fo=5, routed)           1.285    19.385    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I1
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.152    19.537 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    20.711    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    21.065 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.980    22.044    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X32Y23                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/I2
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.348    22.392 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           1.470    23.862    VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3_0
    SLICE_X52Y19                                                      r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_4/I4
    SLICE_X52Y19         LUT6 (Prop_lut6_I4_O)        0.124    23.986 r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=2, routed)           0.793    24.779    VGA_Ctrl_0/Render_0/pixel_play[10]
    SLICE_X52Y22                                                      r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_2/I4
    SLICE_X52Y22         LUT6 (Prop_lut6_I4_O)        0.124    24.903 r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.483    25.387    VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y22                                                      r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_1/I1
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.116    25.503 r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.630    29.133    vgaRed_OBUF[2]
    J19                                                               r  vgaRed_OBUF[2]_inst/I
    J19                  OBUF (Prop_obuf_I_O)         3.728    32.861 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.861    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.389ns  (logic 6.689ns (28.600%)  route 16.700ns (71.400%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558     5.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282     7.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.913 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.553     9.467    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X42Y20         FDRE                                         r  VGA_Ctrl_0/pixel_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     9.985 f  VGA_Ctrl_0/pixel_cnt_reg[8]/Q
                         net (fo=117, routed)         2.712    12.697    VGA_Ctrl_0/pixel_cnt_reg[8]
    SLICE_X47Y25                                                      f  VGA_Ctrl_0/i__carry_i_1__0/I2
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.124    12.821 r  VGA_Ctrl_0/i__carry_i_1__0/O
                         net (fo=38, routed)          2.807    15.629    Game_Engine_0/h_cnt[3]
    SLICE_X51Y30                                                      r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/I1
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.753 r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    15.753    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86_1[1]
    SLICE_X51Y30                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/S[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.303 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.303    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137_n_0
    SLICE_X51Y31                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.574 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CO[0]
                         net (fo=1, routed)           1.153    17.727    Render_0/Render_Play/pixel6123_in
    SLICE_X38Y28                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/I4
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.373    18.100 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/O
                         net (fo=5, routed)           1.285    19.385    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I1
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.152    19.537 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    20.711    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    21.065 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.811    21.875    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X33Y24                                                      f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/I1
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.348    22.223 f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=5, routed)           1.784    24.007    Render_0/Render_Play/army_value_reg[6][1]_0
    SLICE_X55Y20                                                      f  Render_0/Render_Play/vgaBlue_OBUF[1]_inst_i_5/I1
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.124    24.131 r  Render_0/Render_Play/vgaBlue_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.406    24.538    VGA_Ctrl_0/vgaBlue_OBUF[1]_inst_i_1_0
    SLICE_X55Y21                                                      r  VGA_Ctrl_0/vgaBlue_OBUF[1]_inst_i_2/I3
    SLICE_X55Y21         LUT6 (Prop_lut6_I3_O)        0.124    24.662 r  VGA_Ctrl_0/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.877    25.538    VGA_Ctrl_0/vgaBlue_OBUF[1]_inst_i_2_n_0
    SLICE_X55Y21                                                      r  VGA_Ctrl_0/vgaBlue_OBUF[1]_inst_i_1/I1
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    25.662 r  VGA_Ctrl_0/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.691    29.353    vgaBlue_OBUF[1]
    L18                                                               r  vgaBlue_OBUF[1]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         3.503    32.856 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.856    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.387ns  (logic 6.944ns (29.694%)  route 16.443ns (70.306%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558     5.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282     7.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.913 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.553     9.467    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X42Y20         FDRE                                         r  VGA_Ctrl_0/pixel_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     9.985 f  VGA_Ctrl_0/pixel_cnt_reg[8]/Q
                         net (fo=117, routed)         2.712    12.697    VGA_Ctrl_0/pixel_cnt_reg[8]
    SLICE_X47Y25                                                      f  VGA_Ctrl_0/i__carry_i_1__0/I2
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.124    12.821 r  VGA_Ctrl_0/i__carry_i_1__0/O
                         net (fo=38, routed)          2.807    15.629    Game_Engine_0/h_cnt[3]
    SLICE_X51Y30                                                      r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/I1
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.753 r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    15.753    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86_1[1]
    SLICE_X51Y30                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/S[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.303 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.303    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137_n_0
    SLICE_X51Y31                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.574 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CO[0]
                         net (fo=1, routed)           1.153    17.727    Render_0/Render_Play/pixel6123_in
    SLICE_X38Y28                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/I4
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.373    18.100 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/O
                         net (fo=5, routed)           1.285    19.385    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I1
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.152    19.537 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    20.711    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    21.065 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.980    22.044    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X32Y23                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/I2
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.348    22.392 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.978    23.370    VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3_0
    SLICE_X52Y19                                                      r  VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_5/I3
    SLICE_X52Y19         LUT6 (Prop_lut6_I3_O)        0.124    23.494 r  VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.816    24.310    VGA_Ctrl_0/Render_0/pixel_play[11]
    SLICE_X55Y19                                                      r  VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3/I4
    SLICE_X55Y19         LUT6 (Prop_lut6_I4_O)        0.124    24.434 r  VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.970    25.404    VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y23                                                      r  VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_1/I1
    SLICE_X54Y23         LUT4 (Prop_lut4_I1_O)        0.149    25.553 r  VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.567    29.120    vgaRed_OBUF[3]
    N19                                                               r  vgaRed_OBUF[3]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         3.733    32.854 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.854    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.108ns  (logic 6.665ns (28.844%)  route 16.443ns (71.156%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558     5.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282     7.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.913 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.553     9.467    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X42Y20         FDRE                                         r  VGA_Ctrl_0/pixel_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     9.985 f  VGA_Ctrl_0/pixel_cnt_reg[8]/Q
                         net (fo=117, routed)         2.712    12.697    VGA_Ctrl_0/pixel_cnt_reg[8]
    SLICE_X47Y25                                                      f  VGA_Ctrl_0/i__carry_i_1__0/I2
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.124    12.821 r  VGA_Ctrl_0/i__carry_i_1__0/O
                         net (fo=38, routed)          2.807    15.629    Game_Engine_0/h_cnt[3]
    SLICE_X51Y30                                                      r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/I1
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.753 r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    15.753    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86_1[1]
    SLICE_X51Y30                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/S[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.303 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.303    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137_n_0
    SLICE_X51Y31                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.574 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CO[0]
                         net (fo=1, routed)           1.153    17.727    Render_0/Render_Play/pixel6123_in
    SLICE_X38Y28                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/I4
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.373    18.100 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/O
                         net (fo=5, routed)           1.285    19.385    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X33Y26                                                      r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I1
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.152    19.537 f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    20.711    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_7/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.326    21.037 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_7/O
                         net (fo=5, routed)           1.462    22.499    VGA_Ctrl_0/vgaBlue_OBUF[0]_inst_i_3_0
    SLICE_X52Y19                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_5/I1
    SLICE_X52Y19         LUT2 (Prop_lut2_I1_O)        0.124    22.623 f  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.840    23.464    VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_5_n_0
    SLICE_X52Y20                                                      f  VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_3/I4
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    23.588 r  VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.566    24.153    VGA_Ctrl_0/Render_0/pixel_play[5]
    SLICE_X52Y22                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_2/I4
    SLICE_X52Y22         LUT6 (Prop_lut6_I4_O)        0.124    24.277 r  VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.803    25.080    VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_2_n_0
    SLICE_X52Y23                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_1/I1
    SLICE_X52Y23         LUT4 (Prop_lut4_I1_O)        0.146    25.226 r  VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.639    28.866    vgaGreen_OBUF[1]
    H17                                                               r  vgaGreen_OBUF[1]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         3.709    32.575 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.575    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.105ns  (logic 6.705ns (29.021%)  route 16.400ns (70.979%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.558     5.079    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           2.282     7.817    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.913 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.553     9.467    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X42Y20         FDRE                                         r  VGA_Ctrl_0/pixel_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     9.985 f  VGA_Ctrl_0/pixel_cnt_reg[8]/Q
                         net (fo=117, routed)         2.712    12.697    VGA_Ctrl_0/pixel_cnt_reg[8]
    SLICE_X47Y25                                                      f  VGA_Ctrl_0/i__carry_i_1__0/I2
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.124    12.821 r  VGA_Ctrl_0/i__carry_i_1__0/O
                         net (fo=38, routed)          2.807    15.629    Game_Engine_0/h_cnt[3]
    SLICE_X51Y30                                                      r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/I1
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.753 r  Game_Engine_0/vgaRed_OBUF[3]_inst_i_263/O
                         net (fo=1, routed)           0.000    15.753    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86_1[1]
    SLICE_X51Y30                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/S[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.303 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.303    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_137_n_0
    SLICE_X51Y31                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.574 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_86/CO[0]
                         net (fo=1, routed)           1.153    17.727    Render_0/Render_Play/pixel6123_in
    SLICE_X38Y28                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/I4
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.373    18.100 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61/O
                         net (fo=5, routed)           1.285    19.385    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I1
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.152    19.537 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    20.711    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    21.065 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.980    22.044    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X32Y23                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/I2
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.348    22.392 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.966    23.358    VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3_0
    SLICE_X53Y19                                                      r  VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_4/I4
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    23.482 r  VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.465    23.948    VGA_Ctrl_0/Render_0/pixel_play[9]
    SLICE_X54Y21                                                      r  VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_2/I4
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    24.072 r  VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.029    25.101    VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y23                                                      r  VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_1/I1
    SLICE_X54Y23         LUT4 (Prop_lut4_I1_O)        0.124    25.225 r  VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.827    29.052    vgaRed_OBUF[1]
    H19                                                               r  vgaRed_OBUF[1]_inst/I
    H19                  OBUF (Prop_obuf_I_O)         3.519    32.572 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.572    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Game_Engine_0/gameState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.177ns  (logic 0.186ns (15.809%)  route 0.991ns (84.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.582     3.248    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     3.389 r  Game_Engine_0/gameState_reg[0]/Q
                         net (fo=86, routed)          0.337     3.726    Game_Engine_0/gameState[0]
    SLICE_X63Y22                                                      r  Game_Engine_0/towerBlood_A[6]_i_2/I3
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.045     3.771 r  Game_Engine_0/towerBlood_A[6]_i_2/O
                         net (fo=25, routed)          0.654     4.424    Game_Engine_0/towerBlood_A[6]_i_2_n_0
    SLICE_X58Y1          FDRE                                         r  Game_Engine_0/game_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/gameState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.177ns  (logic 0.186ns (15.809%)  route 0.991ns (84.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.582     3.248    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     3.389 r  Game_Engine_0/gameState_reg[0]/Q
                         net (fo=86, routed)          0.337     3.726    Game_Engine_0/gameState[0]
    SLICE_X63Y22                                                      r  Game_Engine_0/towerBlood_A[6]_i_2/I3
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.045     3.771 r  Game_Engine_0/towerBlood_A[6]_i_2/O
                         net (fo=25, routed)          0.654     4.424    Game_Engine_0/towerBlood_A[6]_i_2_n_0
    SLICE_X58Y1          FDRE                                         r  Game_Engine_0/game_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/gameState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.177ns  (logic 0.186ns (15.809%)  route 0.991ns (84.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.582     3.248    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     3.389 r  Game_Engine_0/gameState_reg[0]/Q
                         net (fo=86, routed)          0.337     3.726    Game_Engine_0/gameState[0]
    SLICE_X63Y22                                                      r  Game_Engine_0/towerBlood_A[6]_i_2/I3
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.045     3.771 r  Game_Engine_0/towerBlood_A[6]_i_2/O
                         net (fo=25, routed)          0.654     4.424    Game_Engine_0/towerBlood_A[6]_i_2_n_0
    SLICE_X58Y1          FDRE                                         r  Game_Engine_0/game_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/gameState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.177ns  (logic 0.186ns (15.809%)  route 0.991ns (84.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.582     3.248    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     3.389 r  Game_Engine_0/gameState_reg[0]/Q
                         net (fo=86, routed)          0.337     3.726    Game_Engine_0/gameState[0]
    SLICE_X63Y22                                                      r  Game_Engine_0/towerBlood_A[6]_i_2/I3
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.045     3.771 r  Game_Engine_0/towerBlood_A[6]_i_2/O
                         net (fo=25, routed)          0.654     4.424    Game_Engine_0/towerBlood_A[6]_i_2_n_0
    SLICE_X58Y1          FDRE                                         r  Game_Engine_0/game_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/gameState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.230ns  (logic 0.186ns (15.116%)  route 1.044ns (84.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.582     3.248    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     3.389 r  Game_Engine_0/gameState_reg[0]/Q
                         net (fo=86, routed)          0.337     3.726    Game_Engine_0/gameState[0]
    SLICE_X63Y22                                                      r  Game_Engine_0/towerBlood_A[6]_i_2/I3
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.045     3.771 r  Game_Engine_0/towerBlood_A[6]_i_2/O
                         net (fo=25, routed)          0.708     4.478    Game_Engine_0/towerBlood_A[6]_i_2_n_0
    SLICE_X58Y0          FDRE                                         r  Game_Engine_0/game_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/gameState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.230ns  (logic 0.186ns (15.116%)  route 1.044ns (84.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.582     3.248    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     3.389 r  Game_Engine_0/gameState_reg[0]/Q
                         net (fo=86, routed)          0.337     3.726    Game_Engine_0/gameState[0]
    SLICE_X63Y22                                                      r  Game_Engine_0/towerBlood_A[6]_i_2/I3
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.045     3.771 r  Game_Engine_0/towerBlood_A[6]_i_2/O
                         net (fo=25, routed)          0.708     4.478    Game_Engine_0/towerBlood_A[6]_i_2_n_0
    SLICE_X58Y0          FDRE                                         r  Game_Engine_0/game_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/gameState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.230ns  (logic 0.186ns (15.116%)  route 1.044ns (84.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.582     3.248    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     3.389 r  Game_Engine_0/gameState_reg[0]/Q
                         net (fo=86, routed)          0.337     3.726    Game_Engine_0/gameState[0]
    SLICE_X63Y22                                                      r  Game_Engine_0/towerBlood_A[6]_i_2/I3
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.045     3.771 r  Game_Engine_0/towerBlood_A[6]_i_2/O
                         net (fo=25, routed)          0.708     4.478    Game_Engine_0/towerBlood_A[6]_i_2_n_0
    SLICE_X58Y0          FDRE                                         r  Game_Engine_0/game_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/gameState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.230ns  (logic 0.186ns (15.116%)  route 1.044ns (84.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.582     3.248    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     3.389 r  Game_Engine_0/gameState_reg[0]/Q
                         net (fo=86, routed)          0.337     3.726    Game_Engine_0/gameState[0]
    SLICE_X63Y22                                                      r  Game_Engine_0/towerBlood_A[6]_i_2/I3
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.045     3.771 r  Game_Engine_0/towerBlood_A[6]_i_2/O
                         net (fo=25, routed)          0.708     4.478    Game_Engine_0/towerBlood_A[6]_i_2_n_0
    SLICE_X58Y0          FDRE                                         r  Game_Engine_0/game_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/gameState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.334ns  (logic 0.186ns (13.940%)  route 1.148ns (86.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.582     3.248    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     3.389 r  Game_Engine_0/gameState_reg[0]/Q
                         net (fo=86, routed)          0.337     3.726    Game_Engine_0/gameState[0]
    SLICE_X63Y22                                                      r  Game_Engine_0/towerBlood_A[6]_i_2/I3
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.045     3.771 r  Game_Engine_0/towerBlood_A[6]_i_2/O
                         net (fo=25, routed)          0.812     4.582    Game_Engine_0/towerBlood_A[6]_i_2_n_0
    SLICE_X58Y2          FDRE                                         r  Game_Engine_0/game_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/gameState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.334ns  (logic 0.186ns (13.940%)  route 1.148ns (86.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.558     1.441    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.058     2.640    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.666 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.582     3.248    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     3.389 r  Game_Engine_0/gameState_reg[0]/Q
                         net (fo=86, routed)          0.337     3.726    Game_Engine_0/gameState[0]
    SLICE_X63Y22                                                      r  Game_Engine_0/towerBlood_A[6]_i_2/I3
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.045     3.771 r  Game_Engine_0/towerBlood_A[6]_i_2/O
                         net (fo=25, routed)          0.812     4.582    Game_Engine_0/towerBlood_A[6]_i_2_n_0
    SLICE_X58Y2          FDRE                                         r  Game_Engine_0/game_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Render_0/Render_Play/army_value_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.951ns  (logic 5.757ns (32.070%)  route 12.194ns (67.930%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.546     5.067    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  Render_0/Render_Play/army_value_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 f  Render_0/Render_Play/army_value_reg[4][1]/Q
                         net (fo=2, routed)           0.791     6.376    Render_0/Render_Play/army_value_reg_n_0_[4][1]
    SLICE_X34Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/I0
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.500 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           1.301     7.802    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91_n_0
    SLICE_X41Y29                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/I5
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.926 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/O
                         net (fo=3, routed)           1.182     9.108    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I2
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.152     9.260 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    10.434    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    10.788 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.811    11.598    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X33Y24                                                      f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/I1
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.348    11.946 f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=5, routed)           1.577    13.523    Render_0/Render_Play/army_value_reg[6][1]_0
    SLICE_X54Y19                                                      f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_3/I0
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.647 r  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.573    14.220    VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_1_0[1]
    SLICE_X55Y19                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_2/I4
    SLICE_X55Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.344 r  VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.128    15.472    VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_2_n_0
    SLICE_X54Y23                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_1/I1
    SLICE_X54Y23         LUT4 (Prop_lut4_I1_O)        0.153    15.625 r  VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.657    19.283    vgaGreen_OBUF[2]
    G17                                                               r  vgaGreen_OBUF[2]_inst/I
    G17                  OBUF (Prop_obuf_I_O)         3.736    23.019 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.019    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Render_0/Render_Play/army_value_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.875ns  (logic 5.516ns (30.856%)  route 12.360ns (69.144%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.546     5.067    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  Render_0/Render_Play/army_value_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 f  Render_0/Render_Play/army_value_reg[4][1]/Q
                         net (fo=2, routed)           0.791     6.376    Render_0/Render_Play/army_value_reg_n_0_[4][1]
    SLICE_X34Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/I0
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.500 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           1.301     7.802    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91_n_0
    SLICE_X41Y29                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/I5
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.926 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/O
                         net (fo=3, routed)           1.182     9.108    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I2
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.152     9.260 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    10.434    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    10.788 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.980    11.767    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X32Y23                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/I2
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.348    12.115 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           1.470    13.585    VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3_0
    SLICE_X52Y19                                                      r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_4/I4
    SLICE_X52Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.709 r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=2, routed)           0.956    14.665    VGA_Ctrl_0/Render_0/pixel_play[10]
    SLICE_X54Y22                                                      r  VGA_Ctrl_0/vgaRed_OBUF[0]_inst_i_2/I4
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    14.789 r  VGA_Ctrl_0/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.848    15.637    VGA_Ctrl_0/vgaRed_OBUF[0]_inst_i_2_n_0
    SLICE_X52Y22                                                      r  VGA_Ctrl_0/vgaRed_OBUF[0]_inst_i_1/I1
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124    15.761 r  VGA_Ctrl_0/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.658    19.419    vgaRed_OBUF[0]
    G19                                                               r  vgaRed_OBUF[0]_inst/I
    G19                  OBUF (Prop_obuf_I_O)         3.524    22.943 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.943    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Render_0/Render_Play/army_value_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.867ns  (logic 5.743ns (32.142%)  route 12.124ns (67.858%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.546     5.067    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  Render_0/Render_Play/army_value_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 f  Render_0/Render_Play/army_value_reg[4][1]/Q
                         net (fo=2, routed)           0.791     6.376    Render_0/Render_Play/army_value_reg_n_0_[4][1]
    SLICE_X34Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/I0
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.500 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           1.301     7.802    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91_n_0
    SLICE_X41Y29                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/I5
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.926 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/O
                         net (fo=3, routed)           1.182     9.108    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I2
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.152     9.260 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    10.434    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    10.788 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.811    11.598    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X33Y24                                                      f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/I1
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.348    11.946 f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=5, routed)           1.927    13.874    VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_2_0
    SLICE_X55Y19                                                      f  VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_7/I1
    SLICE_X55Y19         LUT4 (Prop_lut4_I1_O)        0.152    14.026 r  VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           1.007    15.033    VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_7_n_0
    SLICE_X55Y21                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_2/I3
    SLICE_X55Y21         LUT6 (Prop_lut6_I3_O)        0.326    15.359 r  VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.263    15.622    VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y21                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_1/I1
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.746 r  VGA_Ctrl_0/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.668    19.414    vgaGreen_OBUF[0]
    J17                                                               r  vgaGreen_OBUF[0]_inst/I
    J17                  OBUF (Prop_obuf_I_O)         3.521    22.935 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.935    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Render_0/Render_Play/army_value_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.849ns  (logic 5.520ns (30.929%)  route 12.329ns (69.071%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.546     5.067    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  Render_0/Render_Play/army_value_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 r  Render_0/Render_Play/army_value_reg[4][1]/Q
                         net (fo=2, routed)           0.791     6.376    Render_0/Render_Play/army_value_reg_n_0_[4][1]
    SLICE_X34Y26                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/I0
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           1.301     7.802    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91_n_0
    SLICE_X41Y29                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/I5
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/O
                         net (fo=3, routed)           1.182     9.108    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62_n_0
    SLICE_X33Y26                                                      r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I2
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.152     9.260 f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    10.434    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_7/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.326    10.760 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_7/O
                         net (fo=5, routed)           1.462    12.222    VGA_Ctrl_0/vgaBlue_OBUF[0]_inst_i_3_0
    SLICE_X52Y19                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_5/I1
    SLICE_X52Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.346 f  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.979    13.326    VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_5_n_0
    SLICE_X52Y20                                                      f  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_3/I4
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    13.450 r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.603    14.053    VGA_Ctrl_0/Render_0/pixel_play[7]
    SLICE_X54Y20                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_2/I4
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    14.177 r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.971    15.148    VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X52Y23                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_1/I1
    SLICE_X52Y23         LUT4 (Prop_lut4_I1_O)        0.150    15.298 r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.864    19.162    vgaGreen_OBUF[3]
    D17                                                               r  vgaGreen_OBUF[3]_inst/I
    D17                  OBUF (Prop_obuf_I_O)         3.754    22.916 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.916    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Render_0/Render_Play/army_value_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.803ns  (logic 5.517ns (30.988%)  route 12.286ns (69.012%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.546     5.067    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  Render_0/Render_Play/army_value_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 f  Render_0/Render_Play/army_value_reg[4][1]/Q
                         net (fo=2, routed)           0.791     6.376    Render_0/Render_Play/army_value_reg_n_0_[4][1]
    SLICE_X34Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/I0
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.500 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           1.301     7.802    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91_n_0
    SLICE_X41Y29                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/I5
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.926 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/O
                         net (fo=3, routed)           1.182     9.108    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I2
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.152     9.260 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    10.434    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    10.788 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.811    11.598    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X33Y24                                                      f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/I1
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.348    11.946 f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=5, routed)           1.627    13.573    Render_0/Render_Play/army_value_reg[6][1]_0
    SLICE_X53Y19                                                      f  Render_0/Render_Play/vgaBlue_OBUF[3]_inst_i_3/I0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.697 r  Render_0/Render_Play/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.955    14.652    VGA_Ctrl_0/vgaGreen_OBUF[2]_inst_i_1_0[0]
    SLICE_X54Y20                                                      r  VGA_Ctrl_0/vgaBlue_OBUF[3]_inst_i_2/I4
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    14.776 r  VGA_Ctrl_0/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.952    15.729    VGA_Ctrl_0/vgaBlue_OBUF[3]_inst_i_2_n_0
    SLICE_X54Y23                                                      r  VGA_Ctrl_0/vgaBlue_OBUF[3]_inst_i_1/I1
    SLICE_X54Y23         LUT4 (Prop_lut4_I1_O)        0.124    15.853 r  VGA_Ctrl_0/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.493    19.345    vgaBlue_OBUF[3]
    J18                                                               r  vgaBlue_OBUF[3]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         3.525    22.870 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.870    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Render_0/Render_Play/army_value_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.517ns  (logic 5.712ns (32.609%)  route 11.805ns (67.391%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.546     5.067    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  Render_0/Render_Play/army_value_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 f  Render_0/Render_Play/army_value_reg[4][1]/Q
                         net (fo=2, routed)           0.791     6.376    Render_0/Render_Play/army_value_reg_n_0_[4][1]
    SLICE_X34Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/I0
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.500 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           1.301     7.802    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91_n_0
    SLICE_X41Y29                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/I5
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.926 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/O
                         net (fo=3, routed)           1.182     9.108    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I2
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.152     9.260 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    10.434    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    10.788 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.980    11.767    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X32Y23                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/I2
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.348    12.115 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           1.470    13.585    VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3_0
    SLICE_X52Y19                                                      r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_4/I4
    SLICE_X52Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.709 r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=2, routed)           0.793    14.502    VGA_Ctrl_0/Render_0/pixel_play[10]
    SLICE_X52Y22                                                      r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_2/I4
    SLICE_X52Y22         LUT6 (Prop_lut6_I4_O)        0.124    14.626 r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.483    15.110    VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y22                                                      r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_1/I1
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.116    15.226 r  VGA_Ctrl_0/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.630    18.856    vgaRed_OBUF[2]
    J19                                                               r  vgaRed_OBUF[2]_inst/I
    J19                  OBUF (Prop_obuf_I_O)         3.728    22.584 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.584    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Render_0/Render_Play/army_value_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.512ns  (logic 5.495ns (31.381%)  route 12.017ns (68.619%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.546     5.067    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  Render_0/Render_Play/army_value_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 f  Render_0/Render_Play/army_value_reg[4][1]/Q
                         net (fo=2, routed)           0.791     6.376    Render_0/Render_Play/army_value_reg_n_0_[4][1]
    SLICE_X34Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/I0
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.500 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           1.301     7.802    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91_n_0
    SLICE_X41Y29                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/I5
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.926 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/O
                         net (fo=3, routed)           1.182     9.108    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I2
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.152     9.260 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    10.434    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    10.788 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.811    11.598    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X33Y24                                                      f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/I1
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.348    11.946 f  Render_0/Render_Play/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=5, routed)           1.784    13.730    Render_0/Render_Play/army_value_reg[6][1]_0
    SLICE_X55Y20                                                      f  Render_0/Render_Play/vgaBlue_OBUF[1]_inst_i_5/I1
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.124    13.854 r  Render_0/Render_Play/vgaBlue_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.406    14.260    VGA_Ctrl_0/vgaBlue_OBUF[1]_inst_i_1_0
    SLICE_X55Y21                                                      r  VGA_Ctrl_0/vgaBlue_OBUF[1]_inst_i_2/I3
    SLICE_X55Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.384 r  VGA_Ctrl_0/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.877    15.261    VGA_Ctrl_0/vgaBlue_OBUF[1]_inst_i_2_n_0
    SLICE_X55Y21                                                      r  VGA_Ctrl_0/vgaBlue_OBUF[1]_inst_i_1/I1
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.385 r  VGA_Ctrl_0/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.691    19.076    vgaBlue_OBUF[1]
    L18                                                               r  vgaBlue_OBUF[1]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         3.503    22.579 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.579    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Render_0/Render_Play/army_value_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.509ns  (logic 5.750ns (32.842%)  route 11.759ns (67.158%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.546     5.067    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  Render_0/Render_Play/army_value_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 f  Render_0/Render_Play/army_value_reg[4][1]/Q
                         net (fo=2, routed)           0.791     6.376    Render_0/Render_Play/army_value_reg_n_0_[4][1]
    SLICE_X34Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/I0
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.500 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           1.301     7.802    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91_n_0
    SLICE_X41Y29                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/I5
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.926 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/O
                         net (fo=3, routed)           1.182     9.108    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I2
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.152     9.260 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    10.434    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    10.788 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.980    11.767    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X32Y23                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/I2
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.348    12.115 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.978    13.093    VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3_0
    SLICE_X52Y19                                                      r  VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_5/I3
    SLICE_X52Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.816    14.033    VGA_Ctrl_0/Render_0/pixel_play[11]
    SLICE_X55Y19                                                      r  VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3/I4
    SLICE_X55Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.157 r  VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.970    15.127    VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y23                                                      r  VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_1/I1
    SLICE_X54Y23         LUT4 (Prop_lut4_I1_O)        0.149    15.276 r  VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.567    18.843    vgaRed_OBUF[3]
    N19                                                               r  vgaRed_OBUF[3]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         3.733    22.577 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.577    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Render_0/Render_Play/army_value_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.231ns  (logic 5.471ns (31.754%)  route 11.759ns (68.246%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.546     5.067    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  Render_0/Render_Play/army_value_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 r  Render_0/Render_Play/army_value_reg[4][1]/Q
                         net (fo=2, routed)           0.791     6.376    Render_0/Render_Play/army_value_reg_n_0_[4][1]
    SLICE_X34Y26                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/I0
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           1.301     7.802    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91_n_0
    SLICE_X41Y29                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/I5
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/O
                         net (fo=3, routed)           1.182     9.108    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62_n_0
    SLICE_X33Y26                                                      r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I2
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.152     9.260 f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    10.434    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_7/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.326    10.760 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_7/O
                         net (fo=5, routed)           1.462    12.222    VGA_Ctrl_0/vgaBlue_OBUF[0]_inst_i_3_0
    SLICE_X52Y19                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_5/I1
    SLICE_X52Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.346 f  VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.840    13.186    VGA_Ctrl_0/vgaGreen_OBUF[3]_inst_i_5_n_0
    SLICE_X52Y20                                                      f  VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_3/I4
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    13.310 r  VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.566    13.876    VGA_Ctrl_0/Render_0/pixel_play[5]
    SLICE_X52Y22                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_2/I4
    SLICE_X52Y22         LUT6 (Prop_lut6_I4_O)        0.124    14.000 r  VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.803    14.803    VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_2_n_0
    SLICE_X52Y23                                                      r  VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_1/I1
    SLICE_X52Y23         LUT4 (Prop_lut4_I1_O)        0.146    14.949 r  VGA_Ctrl_0/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.639    18.589    vgaGreen_OBUF[1]
    H17                                                               r  vgaGreen_OBUF[1]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         3.709    22.298 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.298    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Render_0/Render_Play/army_value_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.227ns  (logic 5.511ns (31.992%)  route 11.716ns (68.008%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.546     5.067    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  Render_0/Render_Play/army_value_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 f  Render_0/Render_Play/army_value_reg[4][1]/Q
                         net (fo=2, routed)           0.791     6.376    Render_0/Render_Play/army_value_reg_n_0_[4][1]
    SLICE_X34Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/I0
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.500 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91/O
                         net (fo=1, routed)           1.301     7.802    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_91_n_0
    SLICE_X41Y29                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/I5
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.926 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62/O
                         net (fo=3, routed)           1.182     9.108    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_62_n_0
    SLICE_X33Y26                                                      f  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/I2
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.152     9.260 r  Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13/O
                         net (fo=7, routed)           1.174    10.434    Render_0/Render_Play/vgaRed_OBUF[1]_inst_i_13_n_0
    SLICE_X34Y24                                                      r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/I4
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.354    10.788 f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40/O
                         net (fo=2, routed)           0.980    11.767    Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_40_n_0
    SLICE_X32Y23                                                      f  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/I2
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.348    12.115 r  Render_0/Render_Play/vgaRed_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.966    13.081    VGA_Ctrl_0/vgaRed_OBUF[3]_inst_i_3_0
    SLICE_X53Y19                                                      r  VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_4/I4
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.205 r  VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.465    13.671    VGA_Ctrl_0/Render_0/pixel_play[9]
    SLICE_X54Y21                                                      r  VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_2/I4
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.795 r  VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.029    14.824    VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y23                                                      r  VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_1/I1
    SLICE_X54Y23         LUT4 (Prop_lut4_I1_O)        0.124    14.948 r  VGA_Ctrl_0/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.827    18.775    vgaRed_OBUF[1]
    H19                                                               r  vgaRed_OBUF[1]_inst/I
    H19                  OBUF (Prop_obuf_I_O)         3.519    22.294 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.294    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Seven_Segment_0/digit_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.345ns (73.199%)  route 0.492ns (26.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.562     1.445    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X57Y32         FDPE                                         r  Seven_Segment_0/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  Seven_Segment_0/digit_reg[0]/Q
                         net (fo=1, routed)           0.492     2.079    digit_OBUF[0]
    U2                                                                r  digit_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.283 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.283    digit[0]
    U2                                                                r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_0/digit_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.365ns (73.403%)  route 0.495ns (26.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.562     1.445    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X57Y32         FDPE                                         r  Seven_Segment_0/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  Seven_Segment_0/digit_reg[2]/Q
                         net (fo=1, routed)           0.495     2.081    digit_OBUF[2]
    V4                                                                r  digit_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.305 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.305    digit[2]
    V4                                                                r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_0/digit_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.382ns (73.306%)  route 0.503ns (26.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.562     1.445    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X57Y32         FDPE                                         r  Seven_Segment_0/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.573 r  Seven_Segment_0/digit_reg[1]/Q
                         net (fo=1, routed)           0.503     2.076    digit_OBUF[1]
    U4                                                                r  digit_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         1.254     3.331 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.331    digit[1]
    U4                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_0/digit_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.392ns (66.351%)  route 0.706ns (33.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.562     1.445    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X57Y32         FDPE                                         r  Seven_Segment_0/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.573 r  Seven_Segment_0/digit_reg[3]/Q
                         net (fo=1, routed)           0.706     2.279    digit_OBUF[3]
    W4                                                                r  digit_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.544 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.544    digit[3]
    W4                                                                r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_0/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.398ns (55.915%)  route 1.102ns (44.085%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.560     1.443    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X44Y35         FDCE                                         r  Seven_Segment_0/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  Seven_Segment_0/display_num_reg[3]/Q
                         net (fo=7, routed)           0.161     1.745    Seven_Segment_0/display_num[3]
    SLICE_X46Y35                                                      r  Seven_Segment_0/display_OBUF[0]_inst_i_1/I0
    SLICE_X46Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.790 r  Seven_Segment_0/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.941     2.731    display_OBUF[0]
    W7                                                                r  display_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.943 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.943    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_0/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.485ns (58.433%)  route 1.056ns (41.567%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.560     1.443    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X44Y35         FDCE                                         r  Seven_Segment_0/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  Seven_Segment_0/display_num_reg[3]/Q
                         net (fo=7, routed)           0.161     1.745    Seven_Segment_0/display_num[3]
    SLICE_X46Y35                                                      r  Seven_Segment_0/display_OBUF[1]_inst_i_1/I0
    SLICE_X46Y35         LUT4 (Prop_lut4_I0_O)        0.048     1.793 r  Seven_Segment_0/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.895     2.689    display_OBUF[1]
    W6                                                                r  display_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         1.296     3.985 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.985    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_0/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.422ns (55.894%)  route 1.122ns (44.106%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.560     1.443    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X44Y35         FDCE                                         r  Seven_Segment_0/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  Seven_Segment_0/display_num_reg[3]/Q
                         net (fo=7, routed)           0.237     1.821    Seven_Segment_0/display_num[3]
    SLICE_X46Y35                                                      r  Seven_Segment_0/display_OBUF[2]_inst_i_1/I0
    SLICE_X46Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.866 r  Seven_Segment_0/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.885     2.751    display_OBUF[2]
    U8                                                                r  display_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.987 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.987    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_0/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.407ns (55.122%)  route 1.145ns (44.878%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.560     1.443    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X44Y36         FDCE                                         r  Seven_Segment_0/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  Seven_Segment_0/display_num_reg[0]/Q
                         net (fo=7, routed)           0.204     1.788    Seven_Segment_0/display_num[0]
    SLICE_X46Y35                                                      r  Seven_Segment_0/display_OBUF[4]_inst_i_1/I3
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.833 r  Seven_Segment_0/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.942     2.775    display_OBUF[4]
    U5                                                                r  display_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.995 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.995    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_0/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.418ns (53.341%)  route 1.241ns (46.659%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.560     1.443    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X44Y36         FDCE                                         r  Seven_Segment_0/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  Seven_Segment_0/display_num_reg[2]/Q
                         net (fo=7, routed)           0.125     1.709    Seven_Segment_0/display_num[2]
    SLICE_X46Y35                                                      r  Seven_Segment_0/display_OBUF[6]_inst_i_1/I2
    SLICE_X46Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.754 r  Seven_Segment_0/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.116     2.870    display_OBUF[6]
    U7                                                                r  display_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.102 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.102    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_0/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.493ns (55.848%)  route 1.181ns (44.152%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.560     1.443    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X44Y35         FDCE                                         r  Seven_Segment_0/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  Seven_Segment_0/display_num_reg[3]/Q
                         net (fo=7, routed)           0.237     1.821    Seven_Segment_0/display_num[3]
    SLICE_X46Y35                                                      r  Seven_Segment_0/display_OBUF[3]_inst_i_1/I0
    SLICE_X46Y35         LUT4 (Prop_lut4_I0_O)        0.043     1.864 r  Seven_Segment_0/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.944     2.808    display_OBUF[3]
    V8                                                                r  display_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.117 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.117    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25MHz

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Game_Engine_0/game_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/gameState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.825ns  (logic 2.064ns (26.377%)  route 5.761ns (73.623%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE                         0.000     0.000 r  Game_Engine_0/game_cnt_reg[5]/C
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Game_Engine_0/game_cnt_reg[5]/Q
                         net (fo=3, routed)           1.102     1.558    Game_Engine_0/game_cnt_reg[5]
    SLICE_X59Y2                                                       r  Game_Engine_0/counter2[5]_i_36/I1
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  Game_Engine_0/counter2[5]_i_36/O
                         net (fo=1, routed)           0.000     1.682    Game_Engine_0/counter2[5]_i_36_n_0
    SLICE_X59Y2                                                       r  Game_Engine_0/counter2_reg[5]_i_16/S[2]
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.080 r  Game_Engine_0/counter2_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.080    Game_Engine_0/counter2_reg[5]_i_16_n_0
    SLICE_X59Y3                                                       r  Game_Engine_0/counter2_reg[5]_i_10/CI
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.237 r  Game_Engine_0/counter2_reg[5]_i_10/CO[1]
                         net (fo=3, routed)           1.990     4.227    Game_Engine_0/next_gameState3
    SLICE_X60Y25                                                      r  Game_Engine_0/gameState[3]_i_6/I2
    SLICE_X60Y25         LUT3 (Prop_lut3_I2_O)        0.353     4.580 r  Game_Engine_0/gameState[3]_i_6/O
                         net (fo=1, routed)           0.452     5.033    Game_Engine_0/gameState[3]_i_6_n_0
    SLICE_X60Y25                                                      r  Game_Engine_0/gameState[3]_i_5/I0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.328     5.361 r  Game_Engine_0/gameState[3]_i_5/O
                         net (fo=1, routed)           0.627     5.987    Game_Engine_0/gameState[3]_i_5_n_0
    SLICE_X58Y23                                                      r  Game_Engine_0/gameState[3]_i_2/I1
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.111 r  Game_Engine_0/gameState[3]_i_2/O
                         net (fo=4, routed)           1.211     7.322    Game_Engine_0/gameState__0
    SLICE_X56Y21                                                      r  Game_Engine_0/gameState[1]_i_1/I1
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.446 r  Game_Engine_0/gameState[1]_i_1/O
                         net (fo=1, routed)           0.379     7.825    Game_Engine_0/gameState[1]_i_1_n_0
    SLICE_X56Y21         FDRE                                         r  Game_Engine_0/gameState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.441     8.674    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X56Y21         FDRE                                         r  Game_Engine_0/gameState_reg[1]/C

Slack:                    inf
  Source:                 Game_Engine_0/game_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/gameState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.215ns  (logic 2.064ns (28.606%)  route 5.151ns (71.394%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE                         0.000     0.000 r  Game_Engine_0/game_cnt_reg[5]/C
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Game_Engine_0/game_cnt_reg[5]/Q
                         net (fo=3, routed)           1.102     1.558    Game_Engine_0/game_cnt_reg[5]
    SLICE_X59Y2                                                       r  Game_Engine_0/counter2[5]_i_36/I1
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  Game_Engine_0/counter2[5]_i_36/O
                         net (fo=1, routed)           0.000     1.682    Game_Engine_0/counter2[5]_i_36_n_0
    SLICE_X59Y2                                                       r  Game_Engine_0/counter2_reg[5]_i_16/S[2]
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.080 r  Game_Engine_0/counter2_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.080    Game_Engine_0/counter2_reg[5]_i_16_n_0
    SLICE_X59Y3                                                       r  Game_Engine_0/counter2_reg[5]_i_10/CI
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.237 r  Game_Engine_0/counter2_reg[5]_i_10/CO[1]
                         net (fo=3, routed)           1.990     4.227    Game_Engine_0/next_gameState3
    SLICE_X60Y25                                                      r  Game_Engine_0/gameState[3]_i_6/I2
    SLICE_X60Y25         LUT3 (Prop_lut3_I2_O)        0.353     4.580 r  Game_Engine_0/gameState[3]_i_6/O
                         net (fo=1, routed)           0.452     5.033    Game_Engine_0/gameState[3]_i_6_n_0
    SLICE_X60Y25                                                      r  Game_Engine_0/gameState[3]_i_5/I0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.328     5.361 r  Game_Engine_0/gameState[3]_i_5/O
                         net (fo=1, routed)           0.627     5.987    Game_Engine_0/gameState[3]_i_5_n_0
    SLICE_X58Y23                                                      r  Game_Engine_0/gameState[3]_i_2/I1
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.111 r  Game_Engine_0/gameState[3]_i_2/O
                         net (fo=4, routed)           0.601     6.712    Game_Engine_0/gameState__0
    SLICE_X59Y23                                                      r  Game_Engine_0/gameState[2]_i_1/I1
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  Game_Engine_0/gameState[2]_i_1/O
                         net (fo=1, routed)           0.379     7.215    Game_Engine_0/gameState[2]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.503     8.736    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[2]/C

Slack:                    inf
  Source:                 Game_Engine_0/game_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/gameState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.934ns  (logic 2.064ns (29.768%)  route 4.870ns (70.232%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE                         0.000     0.000 r  Game_Engine_0/game_cnt_reg[5]/C
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Game_Engine_0/game_cnt_reg[5]/Q
                         net (fo=3, routed)           1.102     1.558    Game_Engine_0/game_cnt_reg[5]
    SLICE_X59Y2                                                       r  Game_Engine_0/counter2[5]_i_36/I1
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  Game_Engine_0/counter2[5]_i_36/O
                         net (fo=1, routed)           0.000     1.682    Game_Engine_0/counter2[5]_i_36_n_0
    SLICE_X59Y2                                                       r  Game_Engine_0/counter2_reg[5]_i_16/S[2]
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.080 r  Game_Engine_0/counter2_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.080    Game_Engine_0/counter2_reg[5]_i_16_n_0
    SLICE_X59Y3                                                       r  Game_Engine_0/counter2_reg[5]_i_10/CI
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.237 r  Game_Engine_0/counter2_reg[5]_i_10/CO[1]
                         net (fo=3, routed)           1.990     4.227    Game_Engine_0/next_gameState3
    SLICE_X60Y25                                                      r  Game_Engine_0/gameState[3]_i_6/I2
    SLICE_X60Y25         LUT3 (Prop_lut3_I2_O)        0.353     4.580 r  Game_Engine_0/gameState[3]_i_6/O
                         net (fo=1, routed)           0.452     5.033    Game_Engine_0/gameState[3]_i_6_n_0
    SLICE_X60Y25                                                      r  Game_Engine_0/gameState[3]_i_5/I0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.328     5.361 r  Game_Engine_0/gameState[3]_i_5/O
                         net (fo=1, routed)           0.627     5.987    Game_Engine_0/gameState[3]_i_5_n_0
    SLICE_X58Y23                                                      r  Game_Engine_0/gameState[3]_i_2/I1
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.111 r  Game_Engine_0/gameState[3]_i_2/O
                         net (fo=4, routed)           0.319     6.430    Game_Engine_0/gameState__0
    SLICE_X59Y23                                                      r  Game_Engine_0/gameState[3]_i_1/I1
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.554 r  Game_Engine_0/gameState[3]_i_1/O
                         net (fo=1, routed)           0.379     6.934    Game_Engine_0/gameState[3]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.503     8.736    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[3]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/money_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.893ns  (logic 1.027ns (14.899%)  route 5.866ns (85.101%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.999     3.659    Game_Engine_0/clk_6
    SLICE_X46Y34                                                      r  Game_Engine_0/money[14]_i_3/I4
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.326     3.985 r  Game_Engine_0/money[14]_i_3/O
                         net (fo=1, routed)           0.869     4.854    Game_Engine_0/money[14]_i_3_n_0
    SLICE_X49Y33                                                      r  Game_Engine_0/money[14]_i_1/I1
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.978 r  Game_Engine_0/money[14]_i_1/O
                         net (fo=15, routed)          1.915     6.893    Game_Engine_0/next_money
    SLICE_X53Y34         FDRE                                         r  Game_Engine_0/money_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.446     8.679    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X53Y34         FDRE                                         r  Game_Engine_0/money_reg[7]/C

Slack:                    inf
  Source:                 Game_Engine_0/game_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/gameState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.838ns  (logic 2.064ns (30.183%)  route 4.774ns (69.817%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE                         0.000     0.000 r  Game_Engine_0/game_cnt_reg[5]/C
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Game_Engine_0/game_cnt_reg[5]/Q
                         net (fo=3, routed)           1.102     1.558    Game_Engine_0/game_cnt_reg[5]
    SLICE_X59Y2                                                       r  Game_Engine_0/counter2[5]_i_36/I1
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  Game_Engine_0/counter2[5]_i_36/O
                         net (fo=1, routed)           0.000     1.682    Game_Engine_0/counter2[5]_i_36_n_0
    SLICE_X59Y2                                                       r  Game_Engine_0/counter2_reg[5]_i_16/S[2]
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.080 r  Game_Engine_0/counter2_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.080    Game_Engine_0/counter2_reg[5]_i_16_n_0
    SLICE_X59Y3                                                       r  Game_Engine_0/counter2_reg[5]_i_10/CI
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.237 r  Game_Engine_0/counter2_reg[5]_i_10/CO[1]
                         net (fo=3, routed)           1.990     4.227    Game_Engine_0/next_gameState3
    SLICE_X60Y25                                                      r  Game_Engine_0/gameState[3]_i_6/I2
    SLICE_X60Y25         LUT3 (Prop_lut3_I2_O)        0.353     4.580 r  Game_Engine_0/gameState[3]_i_6/O
                         net (fo=1, routed)           0.452     5.033    Game_Engine_0/gameState[3]_i_6_n_0
    SLICE_X60Y25                                                      r  Game_Engine_0/gameState[3]_i_5/I0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.328     5.361 r  Game_Engine_0/gameState[3]_i_5/O
                         net (fo=1, routed)           0.627     5.987    Game_Engine_0/gameState[3]_i_5_n_0
    SLICE_X58Y23                                                      r  Game_Engine_0/gameState[3]_i_2/I1
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.111 r  Game_Engine_0/gameState[3]_i_2/O
                         net (fo=4, routed)           0.603     6.714    Game_Engine_0/gameState__0
    SLICE_X59Y23                                                      r  Game_Engine_0/gameState[0]_i_1/I2
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.838 r  Game_Engine_0/gameState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.838    Game_Engine_0/gameState[0]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.503     8.736    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y23         FDRE                                         r  Game_Engine_0/gameState_reg[0]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/money_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.753ns  (logic 1.027ns (15.207%)  route 5.726ns (84.793%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.999     3.659    Game_Engine_0/clk_6
    SLICE_X46Y34                                                      r  Game_Engine_0/money[14]_i_3/I4
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.326     3.985 r  Game_Engine_0/money[14]_i_3/O
                         net (fo=1, routed)           0.869     4.854    Game_Engine_0/money[14]_i_3_n_0
    SLICE_X49Y33                                                      r  Game_Engine_0/money[14]_i_1/I1
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.978 r  Game_Engine_0/money[14]_i_1/O
                         net (fo=15, routed)          1.775     6.753    Game_Engine_0/next_money
    SLICE_X53Y35         FDRE                                         r  Game_Engine_0/money_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.447     8.680    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X53Y35         FDRE                                         r  Game_Engine_0/money_reg[9]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/money_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.445ns  (logic 1.027ns (15.936%)  route 5.418ns (84.064%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.999     3.659    Game_Engine_0/clk_6
    SLICE_X46Y34                                                      r  Game_Engine_0/money[14]_i_3/I4
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.326     3.985 r  Game_Engine_0/money[14]_i_3/O
                         net (fo=1, routed)           0.869     4.854    Game_Engine_0/money[14]_i_3_n_0
    SLICE_X49Y33                                                      r  Game_Engine_0/money[14]_i_1/I1
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.978 r  Game_Engine_0/money[14]_i_1/O
                         net (fo=15, routed)          1.466     6.445    Game_Engine_0/next_money
    SLICE_X55Y36         FDRE                                         r  Game_Engine_0/money_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.447     8.680    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X55Y36         FDRE                                         r  Game_Engine_0/money_reg[12]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/money_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.302ns  (logic 1.027ns (16.296%)  route 5.275ns (83.704%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.999     3.659    Game_Engine_0/clk_6
    SLICE_X46Y34                                                      r  Game_Engine_0/money[14]_i_3/I4
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.326     3.985 r  Game_Engine_0/money[14]_i_3/O
                         net (fo=1, routed)           0.869     4.854    Game_Engine_0/money[14]_i_3_n_0
    SLICE_X49Y33                                                      r  Game_Engine_0/money[14]_i_1/I1
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.978 r  Game_Engine_0/money[14]_i_1/O
                         net (fo=15, routed)          1.324     6.302    Game_Engine_0/next_money
    SLICE_X57Y34         FDRE                                         r  Game_Engine_0/money_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.447     8.680    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X57Y34         FDRE                                         r  Game_Engine_0/money_reg[4]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/money_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 1.027ns (16.317%)  route 5.267ns (83.683%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.999     3.659    Game_Engine_0/clk_6
    SLICE_X46Y34                                                      r  Game_Engine_0/money[14]_i_3/I4
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.326     3.985 r  Game_Engine_0/money[14]_i_3/O
                         net (fo=1, routed)           0.869     4.854    Game_Engine_0/money[14]_i_3_n_0
    SLICE_X49Y33                                                      r  Game_Engine_0/money[14]_i_1/I1
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.978 r  Game_Engine_0/money[14]_i_1/O
                         net (fo=15, routed)          1.315     6.294    Game_Engine_0/next_money
    SLICE_X55Y35         FDRE                                         r  Game_Engine_0/money_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.447     8.680    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X55Y35         FDRE                                         r  Game_Engine_0/money_reg[10]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/money_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 1.027ns (16.317%)  route 5.267ns (83.683%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Clk_Divisor_6/num_reg[0]/Q
                         net (fo=5, routed)           1.084     1.543    Clk_Divisor_6/num_reg_n_0_[0]
    SLICE_X58Y23                                                      r  Clk_Divisor_6/Clk_Divisor_6//I1
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.118     1.661 r  Clk_Divisor_6/Clk_Divisor_6//O
                         net (fo=14, routed)          1.999     3.659    Game_Engine_0/clk_6
    SLICE_X46Y34                                                      r  Game_Engine_0/money[14]_i_3/I4
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.326     3.985 r  Game_Engine_0/money[14]_i_3/O
                         net (fo=1, routed)           0.869     4.854    Game_Engine_0/money[14]_i_3_n_0
    SLICE_X49Y33                                                      r  Game_Engine_0/money[14]_i_1/I1
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.978 r  Game_Engine_0/money[14]_i_1/O
                         net (fo=15, routed)          1.315     6.294    Game_Engine_0/next_money
    SLICE_X55Y35         FDRE                                         r  Game_Engine_0/money_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.367     5.148 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.993     7.142    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.233 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         1.447     8.680    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X55Y35         FDRE                                         r  Game_Engine_0/money_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/counter2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.281ns (24.459%)  route 0.868ns (75.541%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  Clk_Divisor_6/num_reg[1]/Q
                         net (fo=4, routed)           0.232     0.378    Clk_Divisor_6/num_reg_n_0_[1]
    SLICE_X58Y23                                                      f  Clk_Divisor_6/counter1[5]_i_10/I0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.423 f  Clk_Divisor_6/counter1[5]_i_10/O
                         net (fo=5, routed)           0.284     0.707    Game_Engine_0/Army_Instance_reg[3][12]_0
    SLICE_X59Y25                                                      f  Game_Engine_0/counter2[5]_i_6/I1
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.752 f  Game_Engine_0/counter2[5]_i_6/O
                         net (fo=1, routed)           0.260     1.012    Game_Engine_0/counter2[5]_i_6_n_0
    SLICE_X58Y28                                                      f  Game_Engine_0/counter2[5]_i_2/I4
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.057 r  Game_Engine_0/counter2[5]_i_2/O
                         net (fo=7, routed)           0.092     1.149    Game_Engine_0/counter2[5]_i_2_n_0
    SLICE_X58Y28         FDRE                                         r  Game_Engine_0/counter2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.852     4.190    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X58Y28         FDRE                                         r  Game_Engine_0/counter2_reg[2]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/counter2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.281ns (24.459%)  route 0.868ns (75.541%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  Clk_Divisor_6/num_reg[1]/Q
                         net (fo=4, routed)           0.232     0.378    Clk_Divisor_6/num_reg_n_0_[1]
    SLICE_X58Y23                                                      f  Clk_Divisor_6/counter1[5]_i_10/I0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.423 f  Clk_Divisor_6/counter1[5]_i_10/O
                         net (fo=5, routed)           0.284     0.707    Game_Engine_0/Army_Instance_reg[3][12]_0
    SLICE_X59Y25                                                      f  Game_Engine_0/counter2[5]_i_6/I1
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.752 f  Game_Engine_0/counter2[5]_i_6/O
                         net (fo=1, routed)           0.260     1.012    Game_Engine_0/counter2[5]_i_6_n_0
    SLICE_X58Y28                                                      f  Game_Engine_0/counter2[5]_i_2/I4
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.057 r  Game_Engine_0/counter2[5]_i_2/O
                         net (fo=7, routed)           0.092     1.149    Game_Engine_0/counter2[5]_i_2_n_0
    SLICE_X58Y28         FDRE                                         r  Game_Engine_0/counter2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.852     4.190    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X58Y28         FDRE                                         r  Game_Engine_0/counter2_reg[3]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/counter2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.281ns (24.459%)  route 0.868ns (75.541%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  Clk_Divisor_6/num_reg[1]/Q
                         net (fo=4, routed)           0.232     0.378    Clk_Divisor_6/num_reg_n_0_[1]
    SLICE_X58Y23                                                      f  Clk_Divisor_6/counter1[5]_i_10/I0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.423 f  Clk_Divisor_6/counter1[5]_i_10/O
                         net (fo=5, routed)           0.284     0.707    Game_Engine_0/Army_Instance_reg[3][12]_0
    SLICE_X59Y25                                                      f  Game_Engine_0/counter2[5]_i_6/I1
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.752 f  Game_Engine_0/counter2[5]_i_6/O
                         net (fo=1, routed)           0.260     1.012    Game_Engine_0/counter2[5]_i_6_n_0
    SLICE_X58Y28                                                      f  Game_Engine_0/counter2[5]_i_2/I4
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.057 r  Game_Engine_0/counter2[5]_i_2/O
                         net (fo=7, routed)           0.092     1.149    Game_Engine_0/counter2[5]_i_2_n_0
    SLICE_X58Y28         FDRE                                         r  Game_Engine_0/counter2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.852     4.190    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X58Y28         FDRE                                         r  Game_Engine_0/counter2_reg[4]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/counter1_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.281ns (24.056%)  route 0.887ns (75.944%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  Clk_Divisor_6/num_reg[1]/Q
                         net (fo=4, routed)           0.232     0.378    Clk_Divisor_6/num_reg_n_0_[1]
    SLICE_X58Y23                                                      f  Clk_Divisor_6/counter1[5]_i_10/I0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.423 f  Clk_Divisor_6/counter1[5]_i_10/O
                         net (fo=5, routed)           0.369     0.792    Game_Engine_0/Army_Instance_reg[3][12]_0
    SLICE_X60Y27                                                      f  Game_Engine_0/counter1[5]_i_5/I2
    SLICE_X60Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.837 f  Game_Engine_0/counter1[5]_i_5/O
                         net (fo=1, routed)           0.122     0.959    Game_Engine_0/counter1[5]_i_5_n_0
    SLICE_X60Y27                                                      f  Game_Engine_0/counter1[5]_i_2/I3
    SLICE_X60Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.004 r  Game_Engine_0/counter1[5]_i_2/O
                         net (fo=7, routed)           0.164     1.168    Game_Engine_0/counter1[5]_i_2_n_0
    SLICE_X61Y27         FDSE                                         r  Game_Engine_0/counter1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.851     4.189    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X61Y27         FDSE                                         r  Game_Engine_0/counter1_reg[0]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/counter1_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.281ns (24.056%)  route 0.887ns (75.944%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  Clk_Divisor_6/num_reg[1]/Q
                         net (fo=4, routed)           0.232     0.378    Clk_Divisor_6/num_reg_n_0_[1]
    SLICE_X58Y23                                                      f  Clk_Divisor_6/counter1[5]_i_10/I0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.423 f  Clk_Divisor_6/counter1[5]_i_10/O
                         net (fo=5, routed)           0.369     0.792    Game_Engine_0/Army_Instance_reg[3][12]_0
    SLICE_X60Y27                                                      f  Game_Engine_0/counter1[5]_i_5/I2
    SLICE_X60Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.837 f  Game_Engine_0/counter1[5]_i_5/O
                         net (fo=1, routed)           0.122     0.959    Game_Engine_0/counter1[5]_i_5_n_0
    SLICE_X60Y27                                                      f  Game_Engine_0/counter1[5]_i_2/I3
    SLICE_X60Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.004 r  Game_Engine_0/counter1[5]_i_2/O
                         net (fo=7, routed)           0.164     1.168    Game_Engine_0/counter1[5]_i_2_n_0
    SLICE_X61Y27         FDSE                                         r  Game_Engine_0/counter1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.851     4.189    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X61Y27         FDSE                                         r  Game_Engine_0/counter1_reg[1]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/counter1_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.281ns (24.056%)  route 0.887ns (75.944%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  Clk_Divisor_6/num_reg[1]/Q
                         net (fo=4, routed)           0.232     0.378    Clk_Divisor_6/num_reg_n_0_[1]
    SLICE_X58Y23                                                      f  Clk_Divisor_6/counter1[5]_i_10/I0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.423 f  Clk_Divisor_6/counter1[5]_i_10/O
                         net (fo=5, routed)           0.369     0.792    Game_Engine_0/Army_Instance_reg[3][12]_0
    SLICE_X60Y27                                                      f  Game_Engine_0/counter1[5]_i_5/I2
    SLICE_X60Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.837 f  Game_Engine_0/counter1[5]_i_5/O
                         net (fo=1, routed)           0.122     0.959    Game_Engine_0/counter1[5]_i_5_n_0
    SLICE_X60Y27                                                      f  Game_Engine_0/counter1[5]_i_2/I3
    SLICE_X60Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.004 r  Game_Engine_0/counter1[5]_i_2/O
                         net (fo=7, routed)           0.164     1.168    Game_Engine_0/counter1[5]_i_2_n_0
    SLICE_X61Y27         FDSE                                         r  Game_Engine_0/counter1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.851     4.189    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X61Y27         FDSE                                         r  Game_Engine_0/counter1_reg[2]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/counter1_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.281ns (23.783%)  route 0.901ns (76.217%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  Clk_Divisor_6/num_reg[1]/Q
                         net (fo=4, routed)           0.232     0.378    Clk_Divisor_6/num_reg_n_0_[1]
    SLICE_X58Y23                                                      f  Clk_Divisor_6/counter1[5]_i_10/I0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.423 f  Clk_Divisor_6/counter1[5]_i_10/O
                         net (fo=5, routed)           0.369     0.792    Game_Engine_0/Army_Instance_reg[3][12]_0
    SLICE_X60Y27                                                      f  Game_Engine_0/counter1[5]_i_5/I2
    SLICE_X60Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.837 f  Game_Engine_0/counter1[5]_i_5/O
                         net (fo=1, routed)           0.122     0.959    Game_Engine_0/counter1[5]_i_5_n_0
    SLICE_X60Y27                                                      f  Game_Engine_0/counter1[5]_i_2/I3
    SLICE_X60Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.004 r  Game_Engine_0/counter1[5]_i_2/O
                         net (fo=7, routed)           0.178     1.182    Game_Engine_0/counter1[5]_i_2_n_0
    SLICE_X62Y28         FDSE                                         r  Game_Engine_0/counter1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.854     4.192    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X62Y28         FDSE                                         r  Game_Engine_0/counter1_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA_Ctrl_0/vsync_i_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.221ns (18.493%)  route 0.972ns (81.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               r  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.972     1.193    VGA_Ctrl_0/rst_IBUF
    SLICE_X38Y22         FDSE                                         r  VGA_Ctrl_0/vsync_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.819     4.157    VGA_Ctrl_0/display_cnt_BUFG[1]
    SLICE_X38Y22         FDSE                                         r  VGA_Ctrl_0/vsync_i_reg/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/counter2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.281ns (23.240%)  route 0.928ns (76.760%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  Clk_Divisor_6/num_reg[1]/Q
                         net (fo=4, routed)           0.232     0.378    Clk_Divisor_6/num_reg_n_0_[1]
    SLICE_X58Y23                                                      f  Clk_Divisor_6/counter1[5]_i_10/I0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.423 f  Clk_Divisor_6/counter1[5]_i_10/O
                         net (fo=5, routed)           0.284     0.707    Game_Engine_0/Army_Instance_reg[3][12]_0
    SLICE_X59Y25                                                      f  Game_Engine_0/counter2[5]_i_6/I1
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.752 f  Game_Engine_0/counter2[5]_i_6/O
                         net (fo=1, routed)           0.260     1.012    Game_Engine_0/counter2[5]_i_6_n_0
    SLICE_X58Y28                                                      f  Game_Engine_0/counter2[5]_i_2/I4
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.057 r  Game_Engine_0/counter2[5]_i_2/O
                         net (fo=7, routed)           0.152     1.209    Game_Engine_0/counter2[5]_i_2_n_0
    SLICE_X59Y28         FDRE                                         r  Game_Engine_0/counter2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826     1.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175     2.128 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181     3.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     r  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.338 r  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.852     4.190    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y28         FDRE                                         r  Game_Engine_0/counter2_reg[5]/C

Slack:                    inf
  Source:                 Clk_Divisor_6/num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Game_Engine_0/enemy_type_addr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.281ns (23.237%)  route 0.928ns (76.763%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  Clk_Divisor_6/num_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  Clk_Divisor_6/num_reg[1]/Q
                         net (fo=4, routed)           0.232     0.378    Clk_Divisor_6/num_reg_n_0_[1]
    SLICE_X58Y23                                                      f  Clk_Divisor_6/counter1[5]_i_10/I0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.423 f  Clk_Divisor_6/counter1[5]_i_10/O
                         net (fo=5, routed)           0.385     0.808    Game_Engine_0/Army_Instance_reg[3][12]_0
    SLICE_X60Y25                                                      f  Game_Engine_0/enemy_type_addr[1]_i_4/I5
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.853 r  Game_Engine_0/enemy_type_addr[1]_i_4/O
                         net (fo=2, routed)           0.311     1.164    Game_Engine_0/enemy_type_addr[1]_i_4_n_0
    SLICE_X59Y17                                                      r  Game_Engine_0/enemy_type_addr[0]_i_1/I3
    SLICE_X59Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.209 r  Game_Engine_0/enemy_type_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.209    Game_Engine_0/enemy_type_addr[0]_i_1_n_0
    SLICE_X59Y17         FDRE                                         r  Game_Engine_0/enemy_type_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    21.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.826    21.953    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X47Y17                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.175    22.128 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=7, routed)           1.181    23.309    display_cnt[1]
    BUFGCTRL_X0Y0                                                     f  display_cnt_BUFG[1]_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.338 f  display_cnt_BUFG[1]_inst/O
                         net (fo=916, routed)         0.856    24.194    Game_Engine_0/display_cnt_BUFG[1]
    SLICE_X59Y17         FDRE                                         r  Game_Engine_0/enemy_type_addr_reg[0]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.148ns  (logic 1.572ns (21.998%)  route 5.576ns (78.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                                                               r  PS2_CLK_IOBUF_inst/IBUF/I
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           4.922     6.370    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X50Y41                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count[3]_i_1/I0
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.654     7.148    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X51Y41         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.451     4.792    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.148ns  (logic 1.572ns (21.998%)  route 5.576ns (78.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                                                               r  PS2_CLK_IOBUF_inst/IBUF/I
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           4.922     6.370    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X50Y41                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count[3]_i_1/I0
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.654     7.148    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X51Y41         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.451     4.792    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.148ns  (logic 1.572ns (21.998%)  route 5.576ns (78.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                                                               r  PS2_CLK_IOBUF_inst/IBUF/I
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           4.922     6.370    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X50Y41                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count[3]_i_1/I0
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.654     7.148    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X51Y41         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.451     4.792    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.148ns  (logic 1.572ns (21.998%)  route 5.576ns (78.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                                                               r  PS2_CLK_IOBUF_inst/IBUF/I
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           4.922     6.370    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X50Y41                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count[3]_i_1/I0
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.654     7.148    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X51Y41         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.451     4.792    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Render_0/Render_Play/d_cnt_reg[0]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.901ns  (logic 1.601ns (23.207%)  route 5.299ns (76.793%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               r  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=18, routed)          3.723     5.175    Clk_Div_4/rst_IBUF
    SLICE_X53Y18                                                      r  Clk_Div_4/d_cnt[0]_i_1/I1
    SLICE_X53Y18         LUT3 (Prop_lut3_I1_O)        0.149     5.324 r  Clk_Div_4/d_cnt[0]_i_1/O
                         net (fo=6, routed)           1.576     6.901    Render_0/Render_Play/d_cnt_reg[0]_0[0]
    SLICE_X39Y21         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[0]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.433     4.774    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[0]_replica_3/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.810ns  (logic 1.576ns (23.143%)  route 5.234ns (76.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                                                               r  PS2_DATA_IOBUF_inst/IBUF/I
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           4.732     6.184    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X33Y37                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count[3]_i_1/I0
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.308 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.502     6.810    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X35Y37         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.810ns  (logic 1.576ns (23.143%)  route 5.234ns (76.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                                                               r  PS2_DATA_IOBUF_inst/IBUF/I
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           4.732     6.184    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X33Y37                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count[3]_i_1/I0
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.308 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.502     6.810    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X35Y37         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.810ns  (logic 1.576ns (23.143%)  route 5.234ns (76.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                                                               r  PS2_DATA_IOBUF_inst/IBUF/I
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           4.732     6.184    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X33Y37                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count[3]_i_1/I0
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.308 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.502     6.810    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X35Y37         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.810ns  (logic 1.576ns (23.143%)  route 5.234ns (76.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                                                               r  PS2_DATA_IOBUF_inst/IBUF/I
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           4.732     6.184    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X33Y37                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count[3]_i_1/I0
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.308 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.502     6.810    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X35Y37         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.440     4.781    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Render_0/Render_Play/d_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.584ns  (logic 1.576ns (23.945%)  route 5.007ns (76.055%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               r  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=18, routed)          4.471     5.923    Render_0/Render_Play/rst_IBUF
    SLICE_X51Y14                                                      r  Render_0/Render_Play/d_cnt[1]_i_1/I1
    SLICE_X51Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.047 r  Render_0/Render_Play/d_cnt[1]_i_1/O
                         net (fo=1, routed)           0.536     6.584    Render_0/Render_Play/d_cnt[1]_i_1_n_0
    SLICE_X53Y14         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.447     4.788    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Seven_Segment_0/digit_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.917ns  (logic 0.221ns (11.506%)  route 1.696ns (88.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=18, routed)          1.696     1.917    Seven_Segment_0/rst_IBUF
    SLICE_X57Y32         FDPE                                         f  Seven_Segment_0/digit_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.829     1.956    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X57Y32         FDPE                                         r  Seven_Segment_0/digit_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Seven_Segment_0/digit_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.917ns  (logic 0.221ns (11.506%)  route 1.696ns (88.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=18, routed)          1.696     1.917    Seven_Segment_0/rst_IBUF
    SLICE_X57Y32         FDPE                                         f  Seven_Segment_0/digit_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.829     1.956    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X57Y32         FDPE                                         r  Seven_Segment_0/digit_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Seven_Segment_0/digit_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.917ns  (logic 0.221ns (11.506%)  route 1.696ns (88.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=18, routed)          1.696     1.917    Seven_Segment_0/rst_IBUF
    SLICE_X57Y32         FDPE                                         f  Seven_Segment_0/digit_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.829     1.956    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X57Y32         FDPE                                         r  Seven_Segment_0/digit_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Seven_Segment_0/digit_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.917ns  (logic 0.221ns (11.506%)  route 1.696ns (88.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=18, routed)          1.696     1.917    Seven_Segment_0/rst_IBUF
    SLICE_X57Y32         FDPE                                         f  Seven_Segment_0/digit_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.829     1.956    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X57Y32         FDPE                                         r  Seven_Segment_0/digit_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Seven_Segment_0/display_num_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.055ns  (logic 0.221ns (10.732%)  route 1.834ns (89.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=18, routed)          1.834     2.055    Seven_Segment_0/rst_IBUF
    SLICE_X44Y35         FDCE                                         f  Seven_Segment_0/display_num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.829     1.956    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X44Y35         FDCE                                         r  Seven_Segment_0/display_num_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Render_0/Render_Play/d_cnt_reg[0]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.080ns  (logic 0.263ns (12.623%)  route 1.817ns (87.377%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               r  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.612     1.832    Clk_Div_4/rst_IBUF
    SLICE_X53Y18                                                      r  Clk_Div_4/d_cnt[0]_i_1/I1
    SLICE_X53Y18         LUT3 (Prop_lut3_I1_O)        0.042     1.874 r  Clk_Div_4/d_cnt[0]_i_1/O
                         net (fo=6, routed)           0.206     2.080    Render_0/Render_Play/d_cnt_reg[0]_0[0]
    SLICE_X57Y18         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.828     1.955    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[0]_replica_2/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Seven_Segment_0/display_num_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.108ns  (logic 0.221ns (10.461%)  route 1.888ns (89.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=18, routed)          1.888     2.108    Seven_Segment_0/rst_IBUF
    SLICE_X44Y36         FDCE                                         f  Seven_Segment_0/display_num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.829     1.956    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X44Y36         FDCE                                         r  Seven_Segment_0/display_num_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Seven_Segment_0/display_num_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.108ns  (logic 0.221ns (10.461%)  route 1.888ns (89.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=18, routed)          1.888     2.108    Seven_Segment_0/rst_IBUF
    SLICE_X44Y36         FDCE                                         f  Seven_Segment_0/display_num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.829     1.956    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X44Y36         FDCE                                         r  Seven_Segment_0/display_num_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Seven_Segment_0/display_num_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.108ns  (logic 0.221ns (10.461%)  route 1.888ns (89.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=18, routed)          1.888     2.108    Seven_Segment_0/rst_IBUF
    SLICE_X44Y36         FDCE                                         f  Seven_Segment_0/display_num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.829     1.956    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X44Y36         FDCE                                         r  Seven_Segment_0/display_num_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Render_0/Render_Play/d_cnt_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.109ns  (logic 0.263ns (12.449%)  route 1.847ns (87.551%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                                                               r  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.612     1.832    Clk_Div_4/rst_IBUF
    SLICE_X53Y18                                                      r  Clk_Div_4/d_cnt[0]_i_1/I1
    SLICE_X53Y18         LUT3 (Prop_lut3_I1_O)        0.042     1.874 r  Clk_Div_4/d_cnt[0]_i_1/O
                         net (fo=6, routed)           0.235     2.109    Render_0/Render_Play/d_cnt_reg[0]_0[0]
    SLICE_X52Y17         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.829     1.956    Render_0/Render_Play/clk_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  Render_0/Render_Play/d_cnt_reg[0]_replica/C





