0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.sim/sim_1/impl/timing/xsim/design_1_wrapper_time_impl.v,1576144476,verilog,,,,design_1;design_1_AXI_VGA_Slave_0_0;design_1_AXI_VGA_Slave_0_0_AXI_VGA_Slave_v1_0;design_1_AXI_VGA_Slave_0_0_AXI_VGA_Slave_v1_0_S00_AXI;design_1_AXI_VGA_Slave_0_0_clock_divider;design_1_AXI_VGA_Slave_0_0_vga_generator;design_1_axi_switches_0_0;design_1_axi_switches_0_0_axi_switches_v1_0;design_1_axi_switches_0_0_axi_switches_v1_0_S00_AXI;design_1_blk_mem_gen_0_1;design_1_blk_mem_gen_0_1_bindec;design_1_blk_mem_gen_0_1_bindec_0;design_1_blk_mem_gen_0_1_blk_mem_gen_generic_cstr;design_1_blk_mem_gen_0_1_blk_mem_gen_mux__parameterized0;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized1;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized10;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized11;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized12;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized13;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized14;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized15;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized16;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized17;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized18;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized19;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized2;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized20;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized21;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized22;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized23;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized24;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized25;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized26;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized27;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized28;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized29;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized3;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized30;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized31;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized32;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized33;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized34;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized4;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized5;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized6;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized7;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized8;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized9;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized0;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized1;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized10;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized11;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized12;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized13;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized14;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized15;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized16;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized17;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized18;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized19;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized2;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized20;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized21;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized22;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized23;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized24;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized25;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized26;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized27;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized28;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized29;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized3;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized30;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized31;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized32;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized33;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized34;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized4;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized5;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized6;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized7;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized8;design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized9;design_1_blk_mem_gen_0_1_blk_mem_gen_top;design_1_blk_mem_gen_0_1_blk_mem_gen_v8_4_2;design_1_blk_mem_gen_0_1_blk_mem_gen_v8_4_2_synth;design_1_clk_wiz_0;design_1_clk_wiz_0_design_1_clk_wiz_0_clk_wiz;design_1_ps2_0_0;design_1_ps2_0_0_fsm_ps2;design_1_ps2_0_0_ps2_v1_0;design_1_ps2_0_0_ps2_v1_0_S00_AXI;design_1_rst_clk_wiz_100M_0;design_1_rst_clk_wiz_100M_0_cdc_sync;design_1_rst_clk_wiz_100M_0_cdc_sync_0;design_1_rst_clk_wiz_100M_0_lpf;design_1_rst_clk_wiz_100M_0_proc_sys_reset;design_1_rst_clk_wiz_100M_0_sequence_psr;design_1_rst_clk_wiz_100M_0_upcnt_n;design_1_text_display_master_0_0;design_1_text_display_master_0_0_char8x12_lookup_table;design_1_text_display_master_0_0_irq_delay;design_1_text_display_master_0_0_pixelcode_to_pixelword;design_1_text_display_master_0_0_scancode2ascii;design_1_text_display_master_0_0_text_display_master_v1_0;design_1_text_display_master_0_0_text_display_master_v1_0_M00_AXI;design_1_text_display_master_0_axi_periph_0;design_1_wrapper;design_1_xbar_0;design_1_xbar_0_axi_crossbar_v2_1_19_addr_arbiter_sasd;design_1_xbar_0_axi_crossbar_v2_1_19_axi_crossbar;design_1_xbar_0_axi_crossbar_v2_1_19_crossbar_sasd;design_1_xbar_0_axi_crossbar_v2_1_19_decerr_slave;design_1_xbar_0_axi_crossbar_v2_1_19_splitter;design_1_xbar_0_axi_crossbar_v2_1_19_splitter__parameterized0;design_1_xbar_0_axi_register_slice_v2_1_18_axic_register_slice;glbl,,,../../../../../Final_Project.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../../Final_Project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
