INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:04:24 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 oehb3/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mc_load0/Buffer_2/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.517ns (16.961%)  route 2.531ns (83.039%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 5.151 - 4.000 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=565, unset)          1.332     1.332    oehb3/clk
    SLICE_X2Y115         FDCE                                         r  oehb3/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDCE (Prop_fdce_C_Q)         0.259     1.591 r  oehb3/data_reg_reg[3]/Q
                         net (fo=5, routed)           0.475     2.065    oehb3/Q[3]
    SLICE_X2Y115         LUT5 (Prop_lut5_I0_O)        0.043     2.108 f  oehb3/Memory_reg_0_1_0_0_i_4/O
                         net (fo=4, routed)           0.468     2.576    oehb3/data_reg_reg[3]_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.043     2.619 r  oehb3/full_reg_i_3__0/O
                         net (fo=9, routed)           0.231     2.850    mux1/tehb1/q0_reg_i_36
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.043     2.893 r  mux1/tehb1/reg_value_i_4__0/O
                         net (fo=4, routed)           0.301     3.194    return1/tehb/q0_reg_4
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.043     3.237 r  return1/tehb/q0_reg_i_36/O
                         net (fo=3, routed)           0.201     3.438    oehb1/validArray_reg[0]_3
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.043     3.481 r  oehb1/full_reg_i_2__0/O
                         net (fo=6, routed)           0.230     3.711    mc_load0/Buffer_2/data_reg_reg[0]_0
    SLICE_X7Y117         LUT5 (Prop_lut5_I4_O)        0.043     3.754 r  mc_load0/Buffer_2/data_reg[31]_i_1__2/O
                         net (fo=32, routed)          0.627     4.380    mc_load0/Buffer_2/reg_en
    SLICE_X15Y110        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=565, unset)          1.151     5.151    mc_load0/Buffer_2/clk
    SLICE_X15Y110        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[3]/C
                         clock pessimism              0.085     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X15Y110        FDCE (Setup_fdce_C_CE)      -0.201     5.000    mc_load0/Buffer_2/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  0.619    




