0.7
2020.2
Apr 18 2022
16:05:34
C:/Git/SENG440_DCT/Hardware/Vivado Projects/Butterfly/project_1/project_1.sim/sim_1/synth/timing/xsim/butterfly_testbench_time_synth.v,1659221100,verilog,C:/Git/SENG440_DCT/Hardware/Vivado Projects/Butterfly/project_1/project_1.srcs/sim_1/new/adder_multiplier_test.vhd,,,butterfly,,,,,,,,
C:/Git/SENG440_DCT/Hardware/Vivado Projects/Butterfly/project_1/project_1.srcs/sim_1/new/adder_multiplier_test.vhd,1658705830,vhdl,,,,butterfly_testbench,,,,,,,,
