<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_mm_st_converter.v"
   type="VERILOG"
   library="a0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_addr_cmd.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_addr_cmd_wrap.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_ddr2_odt_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_ddr3_odt_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_lpddr2_addr_cmd.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_odt_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_rdwr_data_tmg.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_arbiter.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_burst_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_cmd_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_csr.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_buffer.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_buffer_manager.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_burst_tracking.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_dataid_manager.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_fifo.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_list.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_rdata_path.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_wdata_path.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_ecc_decoder.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_ecc_decoder_32_syn.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_ecc_decoder_64_syn.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_ecc_encoder.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_ecc_encoder_32_syn.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_ecc_encoder_64_syn.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_axi_st_converter.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_input_if.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_rank_timer.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_sideband.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_tbp.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_timing_param.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_controller.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_controller_st_top.v"
   type="VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_if_nextgen_ddr2_controller_core.sv"
   type="SYSTEM_VERILOG"
   library="ng0">
  <include path="ddr2_v12_1_sim/ddr2_v12_1/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_avalon_st_handshake_clock_crosser.v"
   type="VERILOG"
   library="crosser" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="crosser" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="crosser" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="limiter" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="p0_csr_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="p0_csr_translator_avalon_universal_slave_0_agent" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="p0_csr_translator_avalon_universal_slave_0_agent" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="csr_bridge_m0_translator_avalon_universal_master_0_agent" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="p0_csr_translator" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="csr_bridge_m0_translator" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_mem_if_simple_avalon_mm_bridge.sv"
   type="SYSTEM_VERILOG"
   library="csr_bridge" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_mem_if_dll_stratixiv.sv"
   type="SYSTEM_VERILOG"
   library="dll0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_mem_if_oct_stratixiv.sv"
   type="SYSTEM_VERILOG"
   library="oct0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_c0.v"
   type="VERILOG"
   library="c0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_software/sequencer.c"
   type="OTHER"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_software/sequencer.h"
   type="OTHER"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_software/sequencer_defines.h"
   type="OTHER"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_make_qsys_seq.tcl"
   type="OTHER"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst_test_bench.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/sequencer_scc_sv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_ram.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_cmd_xbar_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/sequencer_scc_siii_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_inst_ROM_reg.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/sequencer_scc_reg_file.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_reset_controller.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_ram_csr.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_lfsr36.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/sequencer_data_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_lfsr72.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_generic.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_pattern_fifo.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_id_router.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/sequencer_scc_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/sequencer_phy_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_dm_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_id_router_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/sequencer_scc_acv_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_di_buffer_wrap.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/sequencer_scc_acv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_bitcheck.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_inst_ROM_no_ifdef_params.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_data_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_ddr2.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_lfsr12.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_di_buffer.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/sequencer_scc_sv_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_rsp_xbar_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_read_datapath.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_core.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_datamux.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/sequencer_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_ac_ROM_reg.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_write_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_ac_ROM_no_ifdef_params.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_jumplogic.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/rw_manager_data_broadcast.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/sequencer_scc_siii_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altera_reset_synchronizer.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_sequencer_mem.hex"
   type="HEX"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_AC_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_s0_inst_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/afi_mux_ddrx.v"
   type="VERILOG"
   library="m0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_clock_pair_generator.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_read_valid_selector.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_addr_cmd_datapath.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_reset.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_acv_ldc.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_memphy.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_reset_sync.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_new_io_pads.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_fr_cycle_shifter.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_fr_cycle_extender.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_read_datapath.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_write_datapath.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_simple_ddio_out.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_phy_csr.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_iss_probe.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_addr_cmd_pads.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_flop_mem.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_p0_altdqdqs.v"
   type="VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altdq_dqs2_ddio_3reg_stratixiv.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altdq_dqs2_abstract.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/altdq_dqs2_cal_delays.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_pll0.sv"
   type="SYSTEM_VERILOG"
   library="pll0" />
 <file
   path="ddr2_v12_1_sim/ddr2_v12_1/ddr2_v12_1_0002.v"
   type="VERILOG"
   library="ddr2_v12_1" />
 <file path="ddr2_v12_1_sim/ddr2_v12_1.v" type="VERILOG" />
 <topLevel name="ddr2_v12_1" />
 <deviceFamily name="stratixiv" />
 <modelMap controllerPath="ddr2_v12_1" modelPath="ddr2_v12_1" />
</simPackage>
