{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489512467161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2015 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 17:27:46 2017 " "Processing started: Tue Mar 14 17:27:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489512467168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1489512467168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off FlipFlopD_Demo -c FlipFlopD_Demo --vector_source=\"C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 4/parte1/output_files/Waveform.vwf\" --testbench_file=\"C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 4/parte1/simulation/qsim/Waveform.vwf.vt\" " "Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off FlipFlopD_Demo -c FlipFlopD_Demo --vector_source=\"C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 4/parte1/output_files/Waveform.vwf\" --testbench_file=\"C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 4/parte1/simulation/qsim/Waveform.vwf.vt\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1489512467168 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "SW 3 18 " "Bus port \"SW\" specified in vector source file has width of 3, which does not match width 18 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1489512467974 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "SW 3 18 " "Bus port \"SW\" specified in vector source file has width of 3, which does not match width 18 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1489512467974 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "LEDR " "Ignoring output pin \"LEDR\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1489512467975 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "SW 3 18 " "Bus port \"SW\" specified in vector source file has width of 3, which does not match width 18 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1489512467975 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 4/parte1/simulation/qsim/Waveform.vwf.vt " "Generated Verilog Test Bench File C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 4/parte1/simulation/qsim/Waveform.vwf.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1489512467976 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 3 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489512468046 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 14 17:27:48 2017 " "Processing ended: Tue Mar 14 17:27:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489512468046 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489512468046 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489512468046 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1489512468046 ""}
