Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb 12 18:13:26 2023
| Host         : RagnarMSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RISCV_Processor_control_sets_placed.rpt
| Design       : RISCV_Processor
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    49 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |           49 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              64 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              96 |           44 |
| Yes          | No                    | Yes                    |            2208 |          605 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | PC/mem_reg[6][7]_1[0]      | reset_IBUF       |                8 |             16 |
|  clk_IBUF_BUFG | PC/E[0]                    |                  |                7 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[10][7]_2[0]     |                  |                7 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[11][7][0]       |                  |                8 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[0][7][0]        | reset_IBUF       |                8 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[14][7]_0[0]     |                  |                7 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[13][7]_1[0]     |                  |                8 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[1][7][0]        | reset_IBUF       |                7 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[2][7]_0[0]      | reset_IBUF       |                7 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[12][7][0]       |                  |                7 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[8][7]_0[0]      | reset_IBUF       |                7 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[4][7]_1[0]      | reset_IBUF       |                8 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[3][7]_2[0]      | reset_IBUF       |                7 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[5][7]_0[0]      | reset_IBUF       |                8 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[7][7][0]        | reset_IBUF       |                8 |             16 |
|  clk_IBUF_BUFG | PC/mem_reg[9][7]_3[0]      | reset_IBUF       |                7 |             16 |
|  clk_IBUF_BUFG | PC/REG_File_reg[10][31][0] | reset_IBUF       |               15 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[13][31][0] | reset_IBUF       |               13 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[15][31][0] | reset_IBUF       |               22 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[21][31][0] | reset_IBUF       |               15 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[25][31][0] | reset_IBUF       |               10 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[17][31][0] | reset_IBUF       |               11 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[28][31][0] | reset_IBUF       |               19 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[29][31][0] | reset_IBUF       |               18 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[12][31][0] | reset_IBUF       |               16 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[3][31][0]  | reset_IBUF       |               17 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[16][31][0] | reset_IBUF       |               15 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[14][31][0] | reset_IBUF       |               15 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[4][31][0]  | reset_IBUF       |               16 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[5][31][0]  | reset_IBUF       |               18 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[7][31][0]  | reset_IBUF       |               20 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[11][31][0] | reset_IBUF       |               15 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[0][31][0]  | reset_IBUF       |               12 |             64 |
|  clk_IBUF_BUFG |                            | reset_IBUF       |               17 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[8][31][0]  | reset_IBUF       |               21 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[9][31][0]  | reset_IBUF       |               21 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[1][31][0]  | reset_IBUF       |               18 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[23][31][0] | reset_IBUF       |               21 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[26][31][0] | reset_IBUF       |               15 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[20][31][0] | reset_IBUF       |               14 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[19][31][0] | reset_IBUF       |               11 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[24][31][0] | reset_IBUF       |               12 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[30][31][0] | reset_IBUF       |               19 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[22][31][0] | reset_IBUF       |               14 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[27][31][0] | reset_IBUF       |               16 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[31][31][0] | reset_IBUF       |               28 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[18][31][0] | reset_IBUF       |               17 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[2][31][0]  | reset_IBUF       |               15 |             64 |
|  clk_IBUF_BUFG | PC/REG_File_reg[6][31][0]  | reset_IBUF       |               21 |             64 |
+----------------+----------------------------+------------------+------------------+----------------+


