// Seed: 3561612804
module module_0 ();
  generate
    for (id_1 = id_1; id_1 == id_1; id_1 = 1) begin : LABEL_0
      wor id_3 = id_2 >>> (id_3);
    end
  endgenerate
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri0  id_2,
    input  wor   id_3
);
  wire id_5;
  id_6 :
  assert property (@(posedge 1) 1'b0)
  else $display(1);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_12;
  assign id_4[1] = 1'h0 ? id_4 : id_11;
  module_0 modCall_1 ();
  wire id_13;
endmodule
