
*** Running vivado
    with args -log LuckyNumberGame.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LuckyNumberGame.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source LuckyNumberGame.tcl -notrace
Command: synth_design -top LuckyNumberGame -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1564
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LuckyNumberGame' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/LuckyNumberGame.v:25]
INFO: [Synth 8-6157] synthesizing module 'frequencyDivider' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/frequencyDivider.v:23]
	Parameter TARGET_CLK_FREQ bound to: 400 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frequencyDivider' (1#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/frequencyDivider.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsmForButtonState' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/fsmForButtonState.v:24]
INFO: [Synth 8-6157] synthesizing module 'readButtonWithDebounce' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/readButtonWithDebounce.v:28]
INFO: [Synth 8-6157] synthesizing module 'debounceButton' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/debounceButton.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (2#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounceButton' (3#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/debounceButton.v:23]
INFO: [Synth 8-6155] done synthesizing module 'readButtonWithDebounce' (4#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/readButtonWithDebounce.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fsmForButtonState' (5#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/fsmForButtonState.v:24]
INFO: [Synth 8-6157] synthesizing module 'controlGameWithBluetooth' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/controlGameWithBluetooth.v:23]
INFO: [Synth 8-6157] synthesizing module 'myUART' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/myUART.v:25]
INFO: [Synth 8-6155] done synthesizing module 'myUART' (6#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/myUART.v:25]
INFO: [Synth 8-6155] done synthesizing module 'controlGameWithBluetooth' (7#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/controlGameWithBluetooth.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsmForLuckyNumberGame' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/fsmForLuckyNumberGame.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/fsmForLuckyNumberGame.v:113]
INFO: [Synth 8-6155] done synthesizing module 'fsmForLuckyNumberGame' (8#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/fsmForLuckyNumberGame.v:28]
INFO: [Synth 8-6157] synthesizing module 'resultChecker' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/resultChecker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'resultChecker' (9#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/resultChecker.v:23]
INFO: [Synth 8-6157] synthesizing module 'speedController' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/speedController.v:24]
INFO: [Synth 8-6157] synthesizing module 'frequencyDivider__parameterized0' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/frequencyDivider.v:23]
	Parameter TARGET_CLK_FREQ bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frequencyDivider__parameterized0' (9#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/frequencyDivider.v:23]
INFO: [Synth 8-6157] synthesizing module 'generateRandomNumber' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/generateRandomNumber.v:23]
INFO: [Synth 8-6155] done synthesizing module 'generateRandomNumber' (10#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/generateRandomNumber.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifoHistory' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/fifoHistory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifoHistory' (11#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/fifoHistory.v:23]
INFO: [Synth 8-6157] synthesizing module 'weightCalculator' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/weightCalculator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'weightCalculator' (12#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/weightCalculator.v:23]
INFO: [Synth 8-6157] synthesizing module 'weightedRandomNumber' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/weightedRandomNumber.v:23]
INFO: [Synth 8-6155] done synthesizing module 'weightedRandomNumber' (13#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/weightedRandomNumber.v:23]
INFO: [Synth 8-6155] done synthesizing module 'speedController' (14#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/speedController.v:24]
INFO: [Synth 8-6157] synthesizing module 'LED_Controller' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/Led_Controller.v:25]
INFO: [Synth 8-6157] synthesizing module 'makeLedBlinky' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/makeLedBlinky.v:24]
INFO: [Synth 8-6155] done synthesizing module 'makeLedBlinky' (15#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/makeLedBlinky.v:24]
INFO: [Synth 8-6157] synthesizing module 'makeRgbBlinky' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/makeRgbBlinky.v:23]
INFO: [Synth 8-6155] done synthesizing module 'makeRgbBlinky' (16#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/makeRgbBlinky.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_Controller' (17#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/Led_Controller.v:25]
INFO: [Synth 8-6157] synthesizing module 'playMusic' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/playMusic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'playMusic' (18#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/playMusic.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcdControllerUpdated' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/lcdControllerUpdated.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeLcd' [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/writeLcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeLcd' (19#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/writeLcd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/lcdControllerUpdated.v:67]
INFO: [Synth 8-6155] done synthesizing module 'lcdControllerUpdated' (20#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/lcdControllerUpdated.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LuckyNumberGame' (21#1) [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.srcs/sources_1/new/LuckyNumberGame.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1222.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1222.156 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1222.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LuckyNumberGame_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LuckyNumberGame_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1282.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1282.602 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.602 ; gain = 60.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.602 ; gain = 60.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.602 ; gain = 60.445
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'myUART'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'myUART'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controlGameWithBluetooth'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                              000
                TX_START |                               01 |                              001
                 TX_DATA |                               10 |                              010
                 TX_STOP |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'myUART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                               00 |                              000
                RX_START |                               01 |                              001
                 RX_DATA |                               10 |                              010
                 RX_STOP |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'myUART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                             0000
                  iSTATE |                               01 |                             0001
                 iSTATE0 |                               10 |                             0010
                 iSTATE2 |                               11 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controlGameWithBluetooth'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.602 ; gain = 60.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 12    
	   2 Input   26 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 13    
	   2 Input    4 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   4 Input      1 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 4     
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 11    
	                8 Bit    Registers := 19    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 41    
+---Muxes : 
	  45 Input  128 Bit        Muxes := 2     
	   2 Input  126 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 21    
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 3     
	  24 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	  10 Input   16 Bit        Muxes := 1     
	   9 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 22    
	  10 Input    8 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 13    
	   3 Input    6 Bit        Muxes := 4     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 3     
	  10 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 7     
	  24 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 8     
	   6 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 65    
	   4 Input    1 Bit        Muxes := 16    
	  11 Input    1 Bit        Muxes := 2     
	  28 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	  24 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 23    
	   9 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 3     
	  41 Input    1 Bit        Muxes := 6     
	  45 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1282.602 ; gain = 60.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1282.602 ; gain = 60.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1282.602 ; gain = 60.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1282.602 ; gain = 60.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1291.660 ; gain = 69.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1291.660 ; gain = 69.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1291.660 ; gain = 69.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1291.660 ; gain = 69.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1291.660 ; gain = 69.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1291.660 ; gain = 69.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   184|
|3     |LUT1   |    49|
|4     |LUT2   |   484|
|5     |LUT3   |   227|
|6     |LUT4   |   180|
|7     |LUT5   |   295|
|8     |LUT6   |   278|
|9     |MUXF7  |    11|
|10    |FDCE   |   737|
|11    |FDPE   |    86|
|12    |FDRE   |   184|
|13    |IBUF   |    10|
|14    |OBUF   |    39|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1291.660 ; gain = 69.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1291.660 ; gain = 9.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1291.660 ; gain = 69.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1303.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1306.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 18d45428
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1306.125 ; gain = 83.969
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/Git_Lucky_number_game/Lucky_number_game/Lucky_number_game.runs/synth_1/LuckyNumberGame.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LuckyNumberGame_utilization_synth.rpt -pb LuckyNumberGame_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 11:01:51 2024...
