`timescale 1ns / 1ps

module test_1(
		input iCLK,
		output reg [7:0] seg,
		output reg [2:0] baza
    );

reg [2:0] bazaTemp = 3'b100;
reg [22:0] rCnt = 0;
reg sCLK1s = 1;


always @(posedge iCLK)
	begin
		rCnt = rCnt +1;
		if (rCnt >= 23'd6000000)
		begin
			rCnt =0;
			sCLK1s = !sCLK1s;
		end
	end

always @(posedge sCLK1s)
	begin
        bazaTemp = bazaTemp << 1;
        if (bazaTemp == 3'b000) bazaTemp;
        baza = ~bazaTemp
        case(baza)
            3'b110: seg
	end

always @(rStan)
	begin
        case(rStan)
            4'd0:
                begin
                    baza = 3'b110;
                    seg = 8'b00111001;
                end

            4'd1:
                begin
                    baza = 3'b101;
                    seg = 8'b11111001;
                end

            4'd2:
                begin
                    baza = 3'b011;
                    seg = 8'b00111001;
                end
        endcase
    end

endmodule


