
AvioNEXT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018028  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  080182f8  080182f8  000282f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080186a4  080186a4  000286a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080186ac  080186ac  000286ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080186b0  080186b0  000286b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000150  24000000  080186b4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000031f4  24000150  08018804  00030150  2**2
                  ALLOC
  8 ._user_heap_stack 00000c04  24003344  08018804  00033344  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030150  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0003017e  2**0
                  CONTENTS, READONLY
 11 .debug_info   0003575b  00000000  00000000  000301c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00006245  00000000  00000000  0006591c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002ae8  00000000  00000000  0006bb68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000214b  00000000  00000000  0006e650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003de3d  00000000  00000000  0007079b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003a90c  00000000  00000000  000ae5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017d42a  00000000  00000000  000e8ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000c2c0  00000000  00000000  00266310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  002725d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000150 	.word	0x24000150
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080182e0 	.word	0x080182e0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000154 	.word	0x24000154
 800030c:	080182e0 	.word	0x080182e0

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr

08000324 <strlen>:
 8000324:	4603      	mov	r3, r0
 8000326:	f813 2b01 	ldrb.w	r2, [r3], #1
 800032a:	2a00      	cmp	r2, #0
 800032c:	d1fb      	bne.n	8000326 <strlen+0x2>
 800032e:	1a18      	subs	r0, r3, r0
 8000330:	3801      	subs	r0, #1
 8000332:	4770      	bx	lr
	...

08000340 <memchr>:
 8000340:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000344:	2a10      	cmp	r2, #16
 8000346:	db2b      	blt.n	80003a0 <memchr+0x60>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	d008      	beq.n	8000360 <memchr+0x20>
 800034e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000352:	3a01      	subs	r2, #1
 8000354:	428b      	cmp	r3, r1
 8000356:	d02d      	beq.n	80003b4 <memchr+0x74>
 8000358:	f010 0f07 	tst.w	r0, #7
 800035c:	b342      	cbz	r2, 80003b0 <memchr+0x70>
 800035e:	d1f6      	bne.n	800034e <memchr+0xe>
 8000360:	b4f0      	push	{r4, r5, r6, r7}
 8000362:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000366:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800036a:	f022 0407 	bic.w	r4, r2, #7
 800036e:	f07f 0700 	mvns.w	r7, #0
 8000372:	2300      	movs	r3, #0
 8000374:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000378:	3c08      	subs	r4, #8
 800037a:	ea85 0501 	eor.w	r5, r5, r1
 800037e:	ea86 0601 	eor.w	r6, r6, r1
 8000382:	fa85 f547 	uadd8	r5, r5, r7
 8000386:	faa3 f587 	sel	r5, r3, r7
 800038a:	fa86 f647 	uadd8	r6, r6, r7
 800038e:	faa5 f687 	sel	r6, r5, r7
 8000392:	b98e      	cbnz	r6, 80003b8 <memchr+0x78>
 8000394:	d1ee      	bne.n	8000374 <memchr+0x34>
 8000396:	bcf0      	pop	{r4, r5, r6, r7}
 8000398:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800039c:	f002 0207 	and.w	r2, r2, #7
 80003a0:	b132      	cbz	r2, 80003b0 <memchr+0x70>
 80003a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003a6:	3a01      	subs	r2, #1
 80003a8:	ea83 0301 	eor.w	r3, r3, r1
 80003ac:	b113      	cbz	r3, 80003b4 <memchr+0x74>
 80003ae:	d1f8      	bne.n	80003a2 <memchr+0x62>
 80003b0:	2000      	movs	r0, #0
 80003b2:	4770      	bx	lr
 80003b4:	3801      	subs	r0, #1
 80003b6:	4770      	bx	lr
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	bf06      	itte	eq
 80003bc:	4635      	moveq	r5, r6
 80003be:	3803      	subeq	r0, #3
 80003c0:	3807      	subne	r0, #7
 80003c2:	f015 0f01 	tst.w	r5, #1
 80003c6:	d107      	bne.n	80003d8 <memchr+0x98>
 80003c8:	3001      	adds	r0, #1
 80003ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003ce:	bf02      	ittt	eq
 80003d0:	3001      	addeq	r0, #1
 80003d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003d6:	3001      	addeq	r0, #1
 80003d8:	bcf0      	pop	{r4, r5, r6, r7}
 80003da:	3801      	subs	r0, #1
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop

080003e0 <__aeabi_uldivmod>:
 80003e0:	b953      	cbnz	r3, 80003f8 <__aeabi_uldivmod+0x18>
 80003e2:	b94a      	cbnz	r2, 80003f8 <__aeabi_uldivmod+0x18>
 80003e4:	2900      	cmp	r1, #0
 80003e6:	bf08      	it	eq
 80003e8:	2800      	cmpeq	r0, #0
 80003ea:	bf1c      	itt	ne
 80003ec:	f04f 31ff 	movne.w	r1, #4294967295
 80003f0:	f04f 30ff 	movne.w	r0, #4294967295
 80003f4:	f000 b970 	b.w	80006d8 <__aeabi_idiv0>
 80003f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000400:	f000 f806 	bl	8000410 <__udivmoddi4>
 8000404:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000408:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800040c:	b004      	add	sp, #16
 800040e:	4770      	bx	lr

08000410 <__udivmoddi4>:
 8000410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000414:	9e08      	ldr	r6, [sp, #32]
 8000416:	460d      	mov	r5, r1
 8000418:	4604      	mov	r4, r0
 800041a:	460f      	mov	r7, r1
 800041c:	2b00      	cmp	r3, #0
 800041e:	d14a      	bne.n	80004b6 <__udivmoddi4+0xa6>
 8000420:	428a      	cmp	r2, r1
 8000422:	4694      	mov	ip, r2
 8000424:	d965      	bls.n	80004f2 <__udivmoddi4+0xe2>
 8000426:	fab2 f382 	clz	r3, r2
 800042a:	b143      	cbz	r3, 800043e <__udivmoddi4+0x2e>
 800042c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000430:	f1c3 0220 	rsb	r2, r3, #32
 8000434:	409f      	lsls	r7, r3
 8000436:	fa20 f202 	lsr.w	r2, r0, r2
 800043a:	4317      	orrs	r7, r2
 800043c:	409c      	lsls	r4, r3
 800043e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000442:	fa1f f58c 	uxth.w	r5, ip
 8000446:	fbb7 f1fe 	udiv	r1, r7, lr
 800044a:	0c22      	lsrs	r2, r4, #16
 800044c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000450:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000454:	fb01 f005 	mul.w	r0, r1, r5
 8000458:	4290      	cmp	r0, r2
 800045a:	d90a      	bls.n	8000472 <__udivmoddi4+0x62>
 800045c:	eb1c 0202 	adds.w	r2, ip, r2
 8000460:	f101 37ff 	add.w	r7, r1, #4294967295
 8000464:	f080 811c 	bcs.w	80006a0 <__udivmoddi4+0x290>
 8000468:	4290      	cmp	r0, r2
 800046a:	f240 8119 	bls.w	80006a0 <__udivmoddi4+0x290>
 800046e:	3902      	subs	r1, #2
 8000470:	4462      	add	r2, ip
 8000472:	1a12      	subs	r2, r2, r0
 8000474:	b2a4      	uxth	r4, r4
 8000476:	fbb2 f0fe 	udiv	r0, r2, lr
 800047a:	fb0e 2210 	mls	r2, lr, r0, r2
 800047e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000482:	fb00 f505 	mul.w	r5, r0, r5
 8000486:	42a5      	cmp	r5, r4
 8000488:	d90a      	bls.n	80004a0 <__udivmoddi4+0x90>
 800048a:	eb1c 0404 	adds.w	r4, ip, r4
 800048e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000492:	f080 8107 	bcs.w	80006a4 <__udivmoddi4+0x294>
 8000496:	42a5      	cmp	r5, r4
 8000498:	f240 8104 	bls.w	80006a4 <__udivmoddi4+0x294>
 800049c:	4464      	add	r4, ip
 800049e:	3802      	subs	r0, #2
 80004a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80004a4:	1b64      	subs	r4, r4, r5
 80004a6:	2100      	movs	r1, #0
 80004a8:	b11e      	cbz	r6, 80004b2 <__udivmoddi4+0xa2>
 80004aa:	40dc      	lsrs	r4, r3
 80004ac:	2300      	movs	r3, #0
 80004ae:	e9c6 4300 	strd	r4, r3, [r6]
 80004b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0xbc>
 80004ba:	2e00      	cmp	r6, #0
 80004bc:	f000 80ed 	beq.w	800069a <__udivmoddi4+0x28a>
 80004c0:	2100      	movs	r1, #0
 80004c2:	e9c6 0500 	strd	r0, r5, [r6]
 80004c6:	4608      	mov	r0, r1
 80004c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004cc:	fab3 f183 	clz	r1, r3
 80004d0:	2900      	cmp	r1, #0
 80004d2:	d149      	bne.n	8000568 <__udivmoddi4+0x158>
 80004d4:	42ab      	cmp	r3, r5
 80004d6:	d302      	bcc.n	80004de <__udivmoddi4+0xce>
 80004d8:	4282      	cmp	r2, r0
 80004da:	f200 80f8 	bhi.w	80006ce <__udivmoddi4+0x2be>
 80004de:	1a84      	subs	r4, r0, r2
 80004e0:	eb65 0203 	sbc.w	r2, r5, r3
 80004e4:	2001      	movs	r0, #1
 80004e6:	4617      	mov	r7, r2
 80004e8:	2e00      	cmp	r6, #0
 80004ea:	d0e2      	beq.n	80004b2 <__udivmoddi4+0xa2>
 80004ec:	e9c6 4700 	strd	r4, r7, [r6]
 80004f0:	e7df      	b.n	80004b2 <__udivmoddi4+0xa2>
 80004f2:	b902      	cbnz	r2, 80004f6 <__udivmoddi4+0xe6>
 80004f4:	deff      	udf	#255	; 0xff
 80004f6:	fab2 f382 	clz	r3, r2
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	f040 8090 	bne.w	8000620 <__udivmoddi4+0x210>
 8000500:	1a8a      	subs	r2, r1, r2
 8000502:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000506:	fa1f fe8c 	uxth.w	lr, ip
 800050a:	2101      	movs	r1, #1
 800050c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000510:	fb07 2015 	mls	r0, r7, r5, r2
 8000514:	0c22      	lsrs	r2, r4, #16
 8000516:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800051a:	fb0e f005 	mul.w	r0, lr, r5
 800051e:	4290      	cmp	r0, r2
 8000520:	d908      	bls.n	8000534 <__udivmoddi4+0x124>
 8000522:	eb1c 0202 	adds.w	r2, ip, r2
 8000526:	f105 38ff 	add.w	r8, r5, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x122>
 800052c:	4290      	cmp	r0, r2
 800052e:	f200 80cb 	bhi.w	80006c8 <__udivmoddi4+0x2b8>
 8000532:	4645      	mov	r5, r8
 8000534:	1a12      	subs	r2, r2, r0
 8000536:	b2a4      	uxth	r4, r4
 8000538:	fbb2 f0f7 	udiv	r0, r2, r7
 800053c:	fb07 2210 	mls	r2, r7, r0, r2
 8000540:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000544:	fb0e fe00 	mul.w	lr, lr, r0
 8000548:	45a6      	cmp	lr, r4
 800054a:	d908      	bls.n	800055e <__udivmoddi4+0x14e>
 800054c:	eb1c 0404 	adds.w	r4, ip, r4
 8000550:	f100 32ff 	add.w	r2, r0, #4294967295
 8000554:	d202      	bcs.n	800055c <__udivmoddi4+0x14c>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f200 80bb 	bhi.w	80006d2 <__udivmoddi4+0x2c2>
 800055c:	4610      	mov	r0, r2
 800055e:	eba4 040e 	sub.w	r4, r4, lr
 8000562:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000566:	e79f      	b.n	80004a8 <__udivmoddi4+0x98>
 8000568:	f1c1 0720 	rsb	r7, r1, #32
 800056c:	408b      	lsls	r3, r1
 800056e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000572:	ea4c 0c03 	orr.w	ip, ip, r3
 8000576:	fa05 f401 	lsl.w	r4, r5, r1
 800057a:	fa20 f307 	lsr.w	r3, r0, r7
 800057e:	40fd      	lsrs	r5, r7
 8000580:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000584:	4323      	orrs	r3, r4
 8000586:	fbb5 f8f9 	udiv	r8, r5, r9
 800058a:	fa1f fe8c 	uxth.w	lr, ip
 800058e:	fb09 5518 	mls	r5, r9, r8, r5
 8000592:	0c1c      	lsrs	r4, r3, #16
 8000594:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000598:	fb08 f50e 	mul.w	r5, r8, lr
 800059c:	42a5      	cmp	r5, r4
 800059e:	fa02 f201 	lsl.w	r2, r2, r1
 80005a2:	fa00 f001 	lsl.w	r0, r0, r1
 80005a6:	d90b      	bls.n	80005c0 <__udivmoddi4+0x1b0>
 80005a8:	eb1c 0404 	adds.w	r4, ip, r4
 80005ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80005b0:	f080 8088 	bcs.w	80006c4 <__udivmoddi4+0x2b4>
 80005b4:	42a5      	cmp	r5, r4
 80005b6:	f240 8085 	bls.w	80006c4 <__udivmoddi4+0x2b4>
 80005ba:	f1a8 0802 	sub.w	r8, r8, #2
 80005be:	4464      	add	r4, ip
 80005c0:	1b64      	subs	r4, r4, r5
 80005c2:	b29d      	uxth	r5, r3
 80005c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80005c8:	fb09 4413 	mls	r4, r9, r3, r4
 80005cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80005d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80005d4:	45a6      	cmp	lr, r4
 80005d6:	d908      	bls.n	80005ea <__udivmoddi4+0x1da>
 80005d8:	eb1c 0404 	adds.w	r4, ip, r4
 80005dc:	f103 35ff 	add.w	r5, r3, #4294967295
 80005e0:	d26c      	bcs.n	80006bc <__udivmoddi4+0x2ac>
 80005e2:	45a6      	cmp	lr, r4
 80005e4:	d96a      	bls.n	80006bc <__udivmoddi4+0x2ac>
 80005e6:	3b02      	subs	r3, #2
 80005e8:	4464      	add	r4, ip
 80005ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005ee:	fba3 9502 	umull	r9, r5, r3, r2
 80005f2:	eba4 040e 	sub.w	r4, r4, lr
 80005f6:	42ac      	cmp	r4, r5
 80005f8:	46c8      	mov	r8, r9
 80005fa:	46ae      	mov	lr, r5
 80005fc:	d356      	bcc.n	80006ac <__udivmoddi4+0x29c>
 80005fe:	d053      	beq.n	80006a8 <__udivmoddi4+0x298>
 8000600:	b156      	cbz	r6, 8000618 <__udivmoddi4+0x208>
 8000602:	ebb0 0208 	subs.w	r2, r0, r8
 8000606:	eb64 040e 	sbc.w	r4, r4, lr
 800060a:	fa04 f707 	lsl.w	r7, r4, r7
 800060e:	40ca      	lsrs	r2, r1
 8000610:	40cc      	lsrs	r4, r1
 8000612:	4317      	orrs	r7, r2
 8000614:	e9c6 7400 	strd	r7, r4, [r6]
 8000618:	4618      	mov	r0, r3
 800061a:	2100      	movs	r1, #0
 800061c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000620:	f1c3 0120 	rsb	r1, r3, #32
 8000624:	fa02 fc03 	lsl.w	ip, r2, r3
 8000628:	fa20 f201 	lsr.w	r2, r0, r1
 800062c:	fa25 f101 	lsr.w	r1, r5, r1
 8000630:	409d      	lsls	r5, r3
 8000632:	432a      	orrs	r2, r5
 8000634:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000638:	fa1f fe8c 	uxth.w	lr, ip
 800063c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000640:	fb07 1510 	mls	r5, r7, r0, r1
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800064a:	fb00 f50e 	mul.w	r5, r0, lr
 800064e:	428d      	cmp	r5, r1
 8000650:	fa04 f403 	lsl.w	r4, r4, r3
 8000654:	d908      	bls.n	8000668 <__udivmoddi4+0x258>
 8000656:	eb1c 0101 	adds.w	r1, ip, r1
 800065a:	f100 38ff 	add.w	r8, r0, #4294967295
 800065e:	d22f      	bcs.n	80006c0 <__udivmoddi4+0x2b0>
 8000660:	428d      	cmp	r5, r1
 8000662:	d92d      	bls.n	80006c0 <__udivmoddi4+0x2b0>
 8000664:	3802      	subs	r0, #2
 8000666:	4461      	add	r1, ip
 8000668:	1b49      	subs	r1, r1, r5
 800066a:	b292      	uxth	r2, r2
 800066c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000670:	fb07 1115 	mls	r1, r7, r5, r1
 8000674:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000678:	fb05 f10e 	mul.w	r1, r5, lr
 800067c:	4291      	cmp	r1, r2
 800067e:	d908      	bls.n	8000692 <__udivmoddi4+0x282>
 8000680:	eb1c 0202 	adds.w	r2, ip, r2
 8000684:	f105 38ff 	add.w	r8, r5, #4294967295
 8000688:	d216      	bcs.n	80006b8 <__udivmoddi4+0x2a8>
 800068a:	4291      	cmp	r1, r2
 800068c:	d914      	bls.n	80006b8 <__udivmoddi4+0x2a8>
 800068e:	3d02      	subs	r5, #2
 8000690:	4462      	add	r2, ip
 8000692:	1a52      	subs	r2, r2, r1
 8000694:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000698:	e738      	b.n	800050c <__udivmoddi4+0xfc>
 800069a:	4631      	mov	r1, r6
 800069c:	4630      	mov	r0, r6
 800069e:	e708      	b.n	80004b2 <__udivmoddi4+0xa2>
 80006a0:	4639      	mov	r1, r7
 80006a2:	e6e6      	b.n	8000472 <__udivmoddi4+0x62>
 80006a4:	4610      	mov	r0, r2
 80006a6:	e6fb      	b.n	80004a0 <__udivmoddi4+0x90>
 80006a8:	4548      	cmp	r0, r9
 80006aa:	d2a9      	bcs.n	8000600 <__udivmoddi4+0x1f0>
 80006ac:	ebb9 0802 	subs.w	r8, r9, r2
 80006b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80006b4:	3b01      	subs	r3, #1
 80006b6:	e7a3      	b.n	8000600 <__udivmoddi4+0x1f0>
 80006b8:	4645      	mov	r5, r8
 80006ba:	e7ea      	b.n	8000692 <__udivmoddi4+0x282>
 80006bc:	462b      	mov	r3, r5
 80006be:	e794      	b.n	80005ea <__udivmoddi4+0x1da>
 80006c0:	4640      	mov	r0, r8
 80006c2:	e7d1      	b.n	8000668 <__udivmoddi4+0x258>
 80006c4:	46d0      	mov	r8, sl
 80006c6:	e77b      	b.n	80005c0 <__udivmoddi4+0x1b0>
 80006c8:	3d02      	subs	r5, #2
 80006ca:	4462      	add	r2, ip
 80006cc:	e732      	b.n	8000534 <__udivmoddi4+0x124>
 80006ce:	4608      	mov	r0, r1
 80006d0:	e70a      	b.n	80004e8 <__udivmoddi4+0xd8>
 80006d2:	4464      	add	r4, ip
 80006d4:	3802      	subs	r0, #2
 80006d6:	e742      	b.n	800055e <__udivmoddi4+0x14e>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <HG2_Write_Register>:
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);

	return reg_value;
}

void HG2_Write_Register(uint8_t addr, uint8_t data){
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	460a      	mov	r2, r1
 80006e6:	71fb      	strb	r3, [r7, #7]
 80006e8:	4613      	mov	r3, r2
 80006ea:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 0);
 80006ec:	2200      	movs	r2, #0
 80006ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006f2:	480c      	ldr	r0, [pc, #48]	; (8000724 <HG2_Write_Register+0x48>)
 80006f4:	f007 fc46 	bl	8007f84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 80006f8:	1df9      	adds	r1, r7, #7
 80006fa:	2364      	movs	r3, #100	; 0x64
 80006fc:	2201      	movs	r2, #1
 80006fe:	480a      	ldr	r0, [pc, #40]	; (8000728 <HG2_Write_Register+0x4c>)
 8000700:	f00e f9dc 	bl	800eabc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data, 1, 100);
 8000704:	1db9      	adds	r1, r7, #6
 8000706:	2364      	movs	r3, #100	; 0x64
 8000708:	2201      	movs	r2, #1
 800070a:	4807      	ldr	r0, [pc, #28]	; (8000728 <HG2_Write_Register+0x4c>)
 800070c:	f00e f9d6 	bl	800eabc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);
 8000710:	2201      	movs	r2, #1
 8000712:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000716:	4803      	ldr	r0, [pc, #12]	; (8000724 <HG2_Write_Register+0x48>)
 8000718:	f007 fc34 	bl	8007f84 <HAL_GPIO_WritePin>

}
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58020c00 	.word	0x58020c00
 8000728:	24000fc0 	.word	0x24000fc0

0800072c <LG2_Read_Register>:
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);
}



uint8_t LG2_Read_Register(uint8_t addr){
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	addr |= (1<<7);
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800073c:	b2db      	uxtb	r3, r3
 800073e:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 0);
 8000740:	2200      	movs	r2, #0
 8000742:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000746:	480d      	ldr	r0, [pc, #52]	; (800077c <LG2_Read_Register+0x50>)
 8000748:	f007 fc1c 	bl	8007f84 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 800074c:	1df9      	adds	r1, r7, #7
 800074e:	2364      	movs	r3, #100	; 0x64
 8000750:	2201      	movs	r2, #1
 8000752:	480b      	ldr	r0, [pc, #44]	; (8000780 <LG2_Read_Register+0x54>)
 8000754:	f00e f9b2 	bl	800eabc <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &reg_value, 1, 100);
 8000758:	f107 010f 	add.w	r1, r7, #15
 800075c:	2364      	movs	r3, #100	; 0x64
 800075e:	2201      	movs	r2, #1
 8000760:	4807      	ldr	r0, [pc, #28]	; (8000780 <LG2_Read_Register+0x54>)
 8000762:	f00e fba7 	bl	800eeb4 <HAL_SPI_Receive>

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 1);
 8000766:	2201      	movs	r2, #1
 8000768:	f44f 7180 	mov.w	r1, #256	; 0x100
 800076c:	4803      	ldr	r0, [pc, #12]	; (800077c <LG2_Read_Register+0x50>)
 800076e:	f007 fc09 	bl	8007f84 <HAL_GPIO_WritePin>

	return reg_value;
 8000772:	7bfb      	ldrb	r3, [r7, #15]
}
 8000774:	4618      	mov	r0, r3
 8000776:	3710      	adds	r7, #16
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	58020c00 	.word	0x58020c00
 8000780:	24000fc0 	.word	0x24000fc0

08000784 <LG2_Write_Register>:

void LG2_Write_Register(uint8_t addr, uint8_t data){
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	460a      	mov	r2, r1
 800078e:	71fb      	strb	r3, [r7, #7]
 8000790:	4613      	mov	r3, r2
 8000792:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 0);
 8000794:	2200      	movs	r2, #0
 8000796:	f44f 7180 	mov.w	r1, #256	; 0x100
 800079a:	480c      	ldr	r0, [pc, #48]	; (80007cc <LG2_Write_Register+0x48>)
 800079c:	f007 fbf2 	bl	8007f84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 80007a0:	1df9      	adds	r1, r7, #7
 80007a2:	2364      	movs	r3, #100	; 0x64
 80007a4:	2201      	movs	r2, #1
 80007a6:	480a      	ldr	r0, [pc, #40]	; (80007d0 <LG2_Write_Register+0x4c>)
 80007a8:	f00e f988 	bl	800eabc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data, 1, 100);
 80007ac:	1db9      	adds	r1, r7, #6
 80007ae:	2364      	movs	r3, #100	; 0x64
 80007b0:	2201      	movs	r2, #1
 80007b2:	4807      	ldr	r0, [pc, #28]	; (80007d0 <LG2_Write_Register+0x4c>)
 80007b4:	f00e f982 	bl	800eabc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 1);
 80007b8:	2201      	movs	r2, #1
 80007ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007be:	4803      	ldr	r0, [pc, #12]	; (80007cc <LG2_Write_Register+0x48>)
 80007c0:	f007 fbe0 	bl	8007f84 <HAL_GPIO_WritePin>

}
 80007c4:	bf00      	nop
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	58020c00 	.word	0x58020c00
 80007d0:	24000fc0 	.word	0x24000fc0

080007d4 <LG2_Get_Gyro_X>:

float LG2_Get_Gyro_X(){
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
	uint8_t Gyro_L = LG2_Read_Register(0x22);
 80007da:	2022      	movs	r0, #34	; 0x22
 80007dc:	f7ff ffa6 	bl	800072c <LG2_Read_Register>
 80007e0:	4603      	mov	r3, r0
 80007e2:	71fb      	strb	r3, [r7, #7]
	uint8_t Gyro_H = LG2_Read_Register(0x23);
 80007e4:	2023      	movs	r0, #35	; 0x23
 80007e6:	f7ff ffa1 	bl	800072c <LG2_Read_Register>
 80007ea:	4603      	mov	r3, r0
 80007ec:	71bb      	strb	r3, [r7, #6]
	int16_t Gyro = ((int16_t) Gyro_H << 8) | Gyro_L;
 80007ee:	79bb      	ldrb	r3, [r7, #6]
 80007f0:	021b      	lsls	r3, r3, #8
 80007f2:	b21a      	sxth	r2, r3
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	b21b      	sxth	r3, r3
 80007f8:	4313      	orrs	r3, r2
 80007fa:	80bb      	strh	r3, [r7, #4]
	float omega = (((float)Gyro) / 32767) * 250;
 80007fc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000800:	ee07 3a90 	vmov	s15, r3
 8000804:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000808:	eddf 6a08 	vldr	s13, [pc, #32]	; 800082c <LG2_Get_Gyro_X+0x58>
 800080c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000810:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000830 <LG2_Get_Gyro_X+0x5c>
 8000814:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000818:	edc7 7a00 	vstr	s15, [r7]
	return omega;
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	ee07 3a90 	vmov	s15, r3
}
 8000822:	eeb0 0a67 	vmov.f32	s0, s15
 8000826:	3708      	adds	r7, #8
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	46fffe00 	.word	0x46fffe00
 8000830:	437a0000 	.word	0x437a0000

08000834 <LG2_Get_Gyro_Y>:

float LG2_Get_Gyro_Y(){
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
	uint8_t Gyro_L = LG2_Read_Register(0x24);
 800083a:	2024      	movs	r0, #36	; 0x24
 800083c:	f7ff ff76 	bl	800072c <LG2_Read_Register>
 8000840:	4603      	mov	r3, r0
 8000842:	71fb      	strb	r3, [r7, #7]
	uint8_t Gyro_H = LG2_Read_Register(0x25);
 8000844:	2025      	movs	r0, #37	; 0x25
 8000846:	f7ff ff71 	bl	800072c <LG2_Read_Register>
 800084a:	4603      	mov	r3, r0
 800084c:	71bb      	strb	r3, [r7, #6]
	int16_t Gyro = ((int16_t) Gyro_H << 8) | Gyro_L;
 800084e:	79bb      	ldrb	r3, [r7, #6]
 8000850:	021b      	lsls	r3, r3, #8
 8000852:	b21a      	sxth	r2, r3
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	b21b      	sxth	r3, r3
 8000858:	4313      	orrs	r3, r2
 800085a:	80bb      	strh	r3, [r7, #4]
	float omega = (((float)Gyro) / 32767) * 250;
 800085c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000860:	ee07 3a90 	vmov	s15, r3
 8000864:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000868:	eddf 6a08 	vldr	s13, [pc, #32]	; 800088c <LG2_Get_Gyro_Y+0x58>
 800086c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000870:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000890 <LG2_Get_Gyro_Y+0x5c>
 8000874:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000878:	edc7 7a00 	vstr	s15, [r7]

	return omega;
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	ee07 3a90 	vmov	s15, r3
}
 8000882:	eeb0 0a67 	vmov.f32	s0, s15
 8000886:	3708      	adds	r7, #8
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	46fffe00 	.word	0x46fffe00
 8000890:	437a0000 	.word	0x437a0000
 8000894:	00000000 	.word	0x00000000

08000898 <LG2_Get_Gyro_Z>:

float LG2_Get_Gyro_Z(){
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
	uint8_t Gyro_L = LG2_Read_Register(0x26);
 800089e:	2026      	movs	r0, #38	; 0x26
 80008a0:	f7ff ff44 	bl	800072c <LG2_Read_Register>
 80008a4:	4603      	mov	r3, r0
 80008a6:	71fb      	strb	r3, [r7, #7]
	uint8_t Gyro_H = LG2_Read_Register(0x27);
 80008a8:	2027      	movs	r0, #39	; 0x27
 80008aa:	f7ff ff3f 	bl	800072c <LG2_Read_Register>
 80008ae:	4603      	mov	r3, r0
 80008b0:	71bb      	strb	r3, [r7, #6]
	int16_t Gyro = ((int16_t) Gyro_H << 8) | Gyro_L;
 80008b2:	79bb      	ldrb	r3, [r7, #6]
 80008b4:	021b      	lsls	r3, r3, #8
 80008b6:	b21a      	sxth	r2, r3
 80008b8:	79fb      	ldrb	r3, [r7, #7]
 80008ba:	b21b      	sxth	r3, r3
 80008bc:	4313      	orrs	r3, r2
 80008be:	80bb      	strh	r3, [r7, #4]
	float omega = (((float)Gyro) / 32767.0) * 250.0;
 80008c0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80008c4:	ee07 3a90 	vmov	s15, r3
 80008c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008cc:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80008d0:	ed9f 5b09 	vldr	d5, [pc, #36]	; 80008f8 <LG2_Get_Gyro_Z+0x60>
 80008d4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80008d8:	ed9f 6b09 	vldr	d6, [pc, #36]	; 8000900 <LG2_Get_Gyro_Z+0x68>
 80008dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80008e0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80008e4:	edc7 7a00 	vstr	s15, [r7]

	return omega;
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	ee07 3a90 	vmov	s15, r3
}
 80008ee:	eeb0 0a67 	vmov.f32	s0, s15
 80008f2:	3708      	adds	r7, #8
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	00000000 	.word	0x00000000
 80008fc:	40dfffc0 	.word	0x40dfffc0
 8000900:	00000000 	.word	0x00000000
 8000904:	406f4000 	.word	0x406f4000

08000908 <setServo>:
/* USER CODE BEGIN 0 */

volatile int datasentflag = 0;


void setServo(int servoNum, float angle){
 8000908:	b480      	push	{r7}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	ed87 0a00 	vstr	s0, [r7]

	uint16_t timerVal =(int)( 3000 + (4000 * (angle/180)));
 8000914:	ed97 7a00 	vldr	s14, [r7]
 8000918:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8000988 <setServo+0x80>
 800091c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000920:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800098c <setServo+0x84>
 8000924:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000928:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8000990 <setServo+0x88>
 800092c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000930:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000934:	ee17 3a90 	vmov	r3, s15
 8000938:	81fb      	strh	r3, [r7, #14]
	switch (servoNum) {
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	3b01      	subs	r3, #1
 800093e:	2b03      	cmp	r3, #3
 8000940:	d81a      	bhi.n	8000978 <setServo+0x70>
 8000942:	a201      	add	r2, pc, #4	; (adr r2, 8000948 <setServo+0x40>)
 8000944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000948:	08000959 	.word	0x08000959
 800094c:	08000961 	.word	0x08000961
 8000950:	08000969 	.word	0x08000969
 8000954:	08000971 	.word	0x08000971
		case 1:
			TIM4->CCR4 = timerVal;
 8000958:	4a0e      	ldr	r2, [pc, #56]	; (8000994 <setServo+0x8c>)
 800095a:	89fb      	ldrh	r3, [r7, #14]
 800095c:	6413      	str	r3, [r2, #64]	; 0x40
			break;
 800095e:	e00c      	b.n	800097a <setServo+0x72>
		case 2:
			TIM4->CCR3 = timerVal;
 8000960:	4a0c      	ldr	r2, [pc, #48]	; (8000994 <setServo+0x8c>)
 8000962:	89fb      	ldrh	r3, [r7, #14]
 8000964:	63d3      	str	r3, [r2, #60]	; 0x3c
			break;
 8000966:	e008      	b.n	800097a <setServo+0x72>
		case 3:
			TIM4->CCR2 = timerVal;
 8000968:	4a0a      	ldr	r2, [pc, #40]	; (8000994 <setServo+0x8c>)
 800096a:	89fb      	ldrh	r3, [r7, #14]
 800096c:	6393      	str	r3, [r2, #56]	; 0x38
			break;
 800096e:	e004      	b.n	800097a <setServo+0x72>
		case 4:
			TIM4->CCR1 = timerVal;
 8000970:	4a08      	ldr	r2, [pc, #32]	; (8000994 <setServo+0x8c>)
 8000972:	89fb      	ldrh	r3, [r7, #14]
 8000974:	6353      	str	r3, [r2, #52]	; 0x34
			break;
 8000976:	e000      	b.n	800097a <setServo+0x72>

		default:
			break;
 8000978:	bf00      	nop
	}
}
 800097a:	bf00      	nop
 800097c:	3714      	adds	r7, #20
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	43340000 	.word	0x43340000
 800098c:	457a0000 	.word	0x457a0000
 8000990:	453b8000 	.word	0x453b8000
 8000994:	40000800 	.word	0x40000800

08000998 <setLEDs>:

void setLEDs(void) {
 8000998:	b580      	push	{r7, lr}
 800099a:	b08e      	sub	sp, #56	; 0x38
 800099c:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3; i++) {
 800099e:	2300      	movs	r3, #0
 80009a0:	637b      	str	r3, [r7, #52]	; 0x34
 80009a2:	e181      	b.n	8000ca8 <setLEDs+0x310>
		switch (LEDS_lookup[i][0]) { //checks in which string the LED is
 80009a4:	4aa1      	ldr	r2, [pc, #644]	; (8000c2c <setLEDs+0x294>)
 80009a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80009a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80009ac:	2b03      	cmp	r3, #3
 80009ae:	f200 8177 	bhi.w	8000ca0 <setLEDs+0x308>
 80009b2:	a201      	add	r2, pc, #4	; (adr r2, 80009b8 <setLEDs+0x20>)
 80009b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009b8:	080009c9 	.word	0x080009c9
 80009bc:	08000a79 	.word	0x08000a79
 80009c0:	08000b29 	.word	0x08000b29
 80009c4:	08000bd9 	.word	0x08000bd9
		case 0:
			for (int j = 0; j < 3; j++) {
 80009c8:	2300      	movs	r3, #0
 80009ca:	633b      	str	r3, [r7, #48]	; 0x30
 80009cc:	e042      	b.n	8000a54 <setLEDs+0xbc>
				for (int n = 0; n < 8; n++) {
 80009ce:	2300      	movs	r3, #0
 80009d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80009d2:	e039      	b.n	8000a48 <setLEDs+0xb0>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 80009d4:	4996      	ldr	r1, [pc, #600]	; (8000c30 <setLEDs+0x298>)
 80009d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80009d8:	4613      	mov	r3, r2
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	4413      	add	r3, r2
 80009de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80009e0:	4413      	add	r3, r2
 80009e2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80009e6:	2180      	movs	r1, #128	; 0x80
 80009e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80009ea:	fa41 f202 	asr.w	r2, r1, r2
 80009ee:	4013      	ands	r3, r2
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d013      	beq.n	8000a1c <setLEDs+0x84>
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 60;
 80009f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009f6:	00da      	lsls	r2, r3, #3
 80009f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009fa:	18d1      	adds	r1, r2, r3
 80009fc:	4a8b      	ldr	r2, [pc, #556]	; (8000c2c <setLEDs+0x294>)
 80009fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a00:	00db      	lsls	r3, r3, #3
 8000a02:	4413      	add	r3, r2
 8000a04:	685a      	ldr	r2, [r3, #4]
 8000a06:	4613      	mov	r3, r2
 8000a08:	005b      	lsls	r3, r3, #1
 8000a0a:	4413      	add	r3, r2
 8000a0c:	00db      	lsls	r3, r3, #3
 8000a0e:	440b      	add	r3, r1
 8000a10:	3308      	adds	r3, #8
 8000a12:	4a88      	ldr	r2, [pc, #544]	; (8000c34 <setLEDs+0x29c>)
 8000a14:	213c      	movs	r1, #60	; 0x3c
 8000a16:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000a1a:	e012      	b.n	8000a42 <setLEDs+0xaa>
					} else {
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 30;
 8000a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a1e:	00da      	lsls	r2, r3, #3
 8000a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a22:	18d1      	adds	r1, r2, r3
 8000a24:	4a81      	ldr	r2, [pc, #516]	; (8000c2c <setLEDs+0x294>)
 8000a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a28:	00db      	lsls	r3, r3, #3
 8000a2a:	4413      	add	r3, r2
 8000a2c:	685a      	ldr	r2, [r3, #4]
 8000a2e:	4613      	mov	r3, r2
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	4413      	add	r3, r2
 8000a34:	00db      	lsls	r3, r3, #3
 8000a36:	440b      	add	r3, r1
 8000a38:	3308      	adds	r3, #8
 8000a3a:	4a7e      	ldr	r2, [pc, #504]	; (8000c34 <setLEDs+0x29c>)
 8000a3c:	211e      	movs	r1, #30
 8000a3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a44:	3301      	adds	r3, #1
 8000a46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a4a:	2b07      	cmp	r3, #7
 8000a4c:	ddc2      	ble.n	80009d4 <setLEDs+0x3c>
			for (int j = 0; j < 3; j++) {
 8000a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a50:	3301      	adds	r3, #1
 8000a52:	633b      	str	r3, [r7, #48]	; 0x30
 8000a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a56:	2b02      	cmp	r3, #2
 8000a58:	ddb9      	ble.n	80009ce <setLEDs+0x36>
					}
				}
			}
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58; i++) {
 8000a5a:	2380      	movs	r3, #128	; 0x80
 8000a5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a5e:	e007      	b.n	8000a70 <setLEDs+0xd8>
				LED_PWM_Data_0[i] = 0;
 8000a60:	4a74      	ldr	r2, [pc, #464]	; (8000c34 <setLEDs+0x29c>)
 8000a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a64:	2100      	movs	r1, #0
 8000a66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58; i++) {
 8000a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a72:	2bb1      	cmp	r3, #177	; 0xb1
 8000a74:	ddf4      	ble.n	8000a60 <setLEDs+0xc8>
			}
			break;
 8000a76:	e114      	b.n	8000ca2 <setLEDs+0x30a>
		case 1:
			for (int j = 0; j < 3; j++) {
 8000a78:	2300      	movs	r3, #0
 8000a7a:	627b      	str	r3, [r7, #36]	; 0x24
 8000a7c:	e042      	b.n	8000b04 <setLEDs+0x16c>
				for (int n = 0; n < 8; n++) {
 8000a7e:	2300      	movs	r3, #0
 8000a80:	623b      	str	r3, [r7, #32]
 8000a82:	e039      	b.n	8000af8 <setLEDs+0x160>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000a84:	496a      	ldr	r1, [pc, #424]	; (8000c30 <setLEDs+0x298>)
 8000a86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000a88:	4613      	mov	r3, r2
 8000a8a:	005b      	lsls	r3, r3, #1
 8000a8c:	4413      	add	r3, r2
 8000a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a90:	4413      	add	r3, r2
 8000a92:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a96:	2180      	movs	r1, #128	; 0x80
 8000a98:	6a3a      	ldr	r2, [r7, #32]
 8000a9a:	fa41 f202 	asr.w	r2, r1, r2
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d013      	beq.n	8000acc <setLEDs+0x134>
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 60;
 8000aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa6:	00da      	lsls	r2, r3, #3
 8000aa8:	6a3b      	ldr	r3, [r7, #32]
 8000aaa:	18d1      	adds	r1, r2, r3
 8000aac:	4a5f      	ldr	r2, [pc, #380]	; (8000c2c <setLEDs+0x294>)
 8000aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ab0:	00db      	lsls	r3, r3, #3
 8000ab2:	4413      	add	r3, r2
 8000ab4:	685a      	ldr	r2, [r3, #4]
 8000ab6:	4613      	mov	r3, r2
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	4413      	add	r3, r2
 8000abc:	00db      	lsls	r3, r3, #3
 8000abe:	440b      	add	r3, r1
 8000ac0:	3308      	adds	r3, #8
 8000ac2:	4a5d      	ldr	r2, [pc, #372]	; (8000c38 <setLEDs+0x2a0>)
 8000ac4:	213c      	movs	r1, #60	; 0x3c
 8000ac6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000aca:	e012      	b.n	8000af2 <setLEDs+0x15a>
					} else {
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 30;
 8000acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ace:	00da      	lsls	r2, r3, #3
 8000ad0:	6a3b      	ldr	r3, [r7, #32]
 8000ad2:	18d1      	adds	r1, r2, r3
 8000ad4:	4a55      	ldr	r2, [pc, #340]	; (8000c2c <setLEDs+0x294>)
 8000ad6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ad8:	00db      	lsls	r3, r3, #3
 8000ada:	4413      	add	r3, r2
 8000adc:	685a      	ldr	r2, [r3, #4]
 8000ade:	4613      	mov	r3, r2
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	4413      	add	r3, r2
 8000ae4:	00db      	lsls	r3, r3, #3
 8000ae6:	440b      	add	r3, r1
 8000ae8:	3308      	adds	r3, #8
 8000aea:	4a53      	ldr	r2, [pc, #332]	; (8000c38 <setLEDs+0x2a0>)
 8000aec:	211e      	movs	r1, #30
 8000aee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000af2:	6a3b      	ldr	r3, [r7, #32]
 8000af4:	3301      	adds	r3, #1
 8000af6:	623b      	str	r3, [r7, #32]
 8000af8:	6a3b      	ldr	r3, [r7, #32]
 8000afa:	2b07      	cmp	r3, #7
 8000afc:	ddc2      	ble.n	8000a84 <setLEDs+0xec>
			for (int j = 0; j < 3; j++) {
 8000afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b00:	3301      	adds	r3, #1
 8000b02:	627b      	str	r3, [r7, #36]	; 0x24
 8000b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	ddb9      	ble.n	8000a7e <setLEDs+0xe6>
					}
				}
			}
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58; i++) {
 8000b0a:	2380      	movs	r3, #128	; 0x80
 8000b0c:	61fb      	str	r3, [r7, #28]
 8000b0e:	e007      	b.n	8000b20 <setLEDs+0x188>
				LED_PWM_Data_1[i] = 0;
 8000b10:	4a49      	ldr	r2, [pc, #292]	; (8000c38 <setLEDs+0x2a0>)
 8000b12:	69fb      	ldr	r3, [r7, #28]
 8000b14:	2100      	movs	r1, #0
 8000b16:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58; i++) {
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	61fb      	str	r3, [r7, #28]
 8000b20:	69fb      	ldr	r3, [r7, #28]
 8000b22:	2bb1      	cmp	r3, #177	; 0xb1
 8000b24:	ddf4      	ble.n	8000b10 <setLEDs+0x178>
			}
			break;
 8000b26:	e0bc      	b.n	8000ca2 <setLEDs+0x30a>
		case 2:
			for (int j = 0; j < 3; j++) {
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61bb      	str	r3, [r7, #24]
 8000b2c:	e042      	b.n	8000bb4 <setLEDs+0x21c>
				for (int n = 0; n < 8; n++) {
 8000b2e:	2300      	movs	r3, #0
 8000b30:	617b      	str	r3, [r7, #20]
 8000b32:	e039      	b.n	8000ba8 <setLEDs+0x210>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000b34:	493e      	ldr	r1, [pc, #248]	; (8000c30 <setLEDs+0x298>)
 8000b36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000b38:	4613      	mov	r3, r2
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	4413      	add	r3, r2
 8000b3e:	69ba      	ldr	r2, [r7, #24]
 8000b40:	4413      	add	r3, r2
 8000b42:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b46:	2180      	movs	r1, #128	; 0x80
 8000b48:	697a      	ldr	r2, [r7, #20]
 8000b4a:	fa41 f202 	asr.w	r2, r1, r2
 8000b4e:	4013      	ands	r3, r2
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d013      	beq.n	8000b7c <setLEDs+0x1e4>
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 60;
 8000b54:	69bb      	ldr	r3, [r7, #24]
 8000b56:	00da      	lsls	r2, r3, #3
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	18d1      	adds	r1, r2, r3
 8000b5c:	4a33      	ldr	r2, [pc, #204]	; (8000c2c <setLEDs+0x294>)
 8000b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b60:	00db      	lsls	r3, r3, #3
 8000b62:	4413      	add	r3, r2
 8000b64:	685a      	ldr	r2, [r3, #4]
 8000b66:	4613      	mov	r3, r2
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	4413      	add	r3, r2
 8000b6c:	00db      	lsls	r3, r3, #3
 8000b6e:	440b      	add	r3, r1
 8000b70:	3308      	adds	r3, #8
 8000b72:	4a32      	ldr	r2, [pc, #200]	; (8000c3c <setLEDs+0x2a4>)
 8000b74:	213c      	movs	r1, #60	; 0x3c
 8000b76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000b7a:	e012      	b.n	8000ba2 <setLEDs+0x20a>
					} else {
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 30;
 8000b7c:	69bb      	ldr	r3, [r7, #24]
 8000b7e:	00da      	lsls	r2, r3, #3
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	18d1      	adds	r1, r2, r3
 8000b84:	4a29      	ldr	r2, [pc, #164]	; (8000c2c <setLEDs+0x294>)
 8000b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b88:	00db      	lsls	r3, r3, #3
 8000b8a:	4413      	add	r3, r2
 8000b8c:	685a      	ldr	r2, [r3, #4]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	4413      	add	r3, r2
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	440b      	add	r3, r1
 8000b98:	3308      	adds	r3, #8
 8000b9a:	4a28      	ldr	r2, [pc, #160]	; (8000c3c <setLEDs+0x2a4>)
 8000b9c:	211e      	movs	r1, #30
 8000b9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	617b      	str	r3, [r7, #20]
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	2b07      	cmp	r3, #7
 8000bac:	ddc2      	ble.n	8000b34 <setLEDs+0x19c>
			for (int j = 0; j < 3; j++) {
 8000bae:	69bb      	ldr	r3, [r7, #24]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	61bb      	str	r3, [r7, #24]
 8000bb4:	69bb      	ldr	r3, [r7, #24]
 8000bb6:	2b02      	cmp	r3, #2
 8000bb8:	ddb9      	ble.n	8000b2e <setLEDs+0x196>
					}
				}
			}
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58; i++) {
 8000bba:	2338      	movs	r3, #56	; 0x38
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	e007      	b.n	8000bd0 <setLEDs+0x238>
				LED_PWM_Data_2[i] = 0;
 8000bc0:	4a1e      	ldr	r2, [pc, #120]	; (8000c3c <setLEDs+0x2a4>)
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58; i++) {
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	693b      	ldr	r3, [r7, #16]
 8000bd2:	2b69      	cmp	r3, #105	; 0x69
 8000bd4:	ddf4      	ble.n	8000bc0 <setLEDs+0x228>
			}
			break;
 8000bd6:	e064      	b.n	8000ca2 <setLEDs+0x30a>
		case 3:
			for (int j = 0; j < 3; j++) {
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	e04e      	b.n	8000c7c <setLEDs+0x2e4>
				for (int n = 0; n < 8; n++) {
 8000bde:	2300      	movs	r3, #0
 8000be0:	60bb      	str	r3, [r7, #8]
 8000be2:	e045      	b.n	8000c70 <setLEDs+0x2d8>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000be4:	4912      	ldr	r1, [pc, #72]	; (8000c30 <setLEDs+0x298>)
 8000be6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000be8:	4613      	mov	r3, r2
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	4413      	add	r3, r2
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000bf6:	2180      	movs	r1, #128	; 0x80
 8000bf8:	68ba      	ldr	r2, [r7, #8]
 8000bfa:	fa41 f202 	asr.w	r2, r1, r2
 8000bfe:	4013      	ands	r3, r2
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d01f      	beq.n	8000c44 <setLEDs+0x2ac>
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 60;
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	00da      	lsls	r2, r3, #3
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	18d1      	adds	r1, r2, r3
 8000c0c:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <setLEDs+0x294>)
 8000c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c10:	00db      	lsls	r3, r3, #3
 8000c12:	4413      	add	r3, r2
 8000c14:	685a      	ldr	r2, [r3, #4]
 8000c16:	4613      	mov	r3, r2
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	4413      	add	r3, r2
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	440b      	add	r3, r1
 8000c20:	3308      	adds	r3, #8
 8000c22:	4a07      	ldr	r2, [pc, #28]	; (8000c40 <setLEDs+0x2a8>)
 8000c24:	213c      	movs	r1, #60	; 0x3c
 8000c26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000c2a:	e01e      	b.n	8000c6a <setLEDs+0x2d2>
 8000c2c:	08018490 	.word	0x08018490
 8000c30:	24000b50 	.word	0x24000b50
 8000c34:	24000270 	.word	0x24000270
 8000c38:	24000538 	.word	0x24000538
 8000c3c:	24000800 	.word	0x24000800
 8000c40:	240009a8 	.word	0x240009a8
					} else {
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 30;
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	00da      	lsls	r2, r3, #3
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	18d1      	adds	r1, r2, r3
 8000c4c:	4a26      	ldr	r2, [pc, #152]	; (8000ce8 <setLEDs+0x350>)
 8000c4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c50:	00db      	lsls	r3, r3, #3
 8000c52:	4413      	add	r3, r2
 8000c54:	685a      	ldr	r2, [r3, #4]
 8000c56:	4613      	mov	r3, r2
 8000c58:	005b      	lsls	r3, r3, #1
 8000c5a:	4413      	add	r3, r2
 8000c5c:	00db      	lsls	r3, r3, #3
 8000c5e:	440b      	add	r3, r1
 8000c60:	3308      	adds	r3, #8
 8000c62:	4a22      	ldr	r2, [pc, #136]	; (8000cec <setLEDs+0x354>)
 8000c64:	211e      	movs	r1, #30
 8000c66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	2b07      	cmp	r3, #7
 8000c74:	ddb6      	ble.n	8000be4 <setLEDs+0x24c>
			for (int j = 0; j < 3; j++) {
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	2b02      	cmp	r3, #2
 8000c80:	ddad      	ble.n	8000bde <setLEDs+0x246>
					}
				}
			}
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58; i++) {
 8000c82:	2338      	movs	r3, #56	; 0x38
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	e007      	b.n	8000c98 <setLEDs+0x300>
				LED_PWM_Data_3[i] = 0;
 8000c88:	4a18      	ldr	r2, [pc, #96]	; (8000cec <setLEDs+0x354>)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58; i++) {
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	3301      	adds	r3, #1
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2b69      	cmp	r3, #105	; 0x69
 8000c9c:	ddf4      	ble.n	8000c88 <setLEDs+0x2f0>
			}
			break;
 8000c9e:	e000      	b.n	8000ca2 <setLEDs+0x30a>
		default:
			break;
 8000ca0:	bf00      	nop
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3; i++) {
 8000ca2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	637b      	str	r3, [r7, #52]	; 0x34
 8000ca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000caa:	2b0d      	cmp	r3, #13
 8000cac:	f77f ae7a 	ble.w	80009a4 <setLEDs+0xc>
		}
	}

	HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, LED_PWM_Data_0, (NUM_LEDS_0 * 24) + 58); //DMA for LEDS 0
 8000cb0:	23b2      	movs	r3, #178	; 0xb2
 8000cb2:	4a0f      	ldr	r2, [pc, #60]	; (8000cf0 <setLEDs+0x358>)
 8000cb4:	210c      	movs	r1, #12
 8000cb6:	480f      	ldr	r0, [pc, #60]	; (8000cf4 <setLEDs+0x35c>)
 8000cb8:	f00e fd40 	bl	800f73c <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_3, LED_PWM_Data_1, (NUM_LEDS_1 * 24) + 58); //DMA for LEDS 1
 8000cbc:	23b2      	movs	r3, #178	; 0xb2
 8000cbe:	4a0e      	ldr	r2, [pc, #56]	; (8000cf8 <setLEDs+0x360>)
 8000cc0:	2108      	movs	r1, #8
 8000cc2:	480e      	ldr	r0, [pc, #56]	; (8000cfc <setLEDs+0x364>)
 8000cc4:	f00e fd3a 	bl	800f73c <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_2, LED_PWM_Data_2, (NUM_LEDS_2 * 24) + 58); //DMA for LEDS 2
 8000cc8:	236a      	movs	r3, #106	; 0x6a
 8000cca:	4a0d      	ldr	r2, [pc, #52]	; (8000d00 <setLEDs+0x368>)
 8000ccc:	2104      	movs	r1, #4
 8000cce:	480d      	ldr	r0, [pc, #52]	; (8000d04 <setLEDs+0x36c>)
 8000cd0:	f00e fd34 	bl	800f73c <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, LED_PWM_Data_3, (NUM_LEDS_3 * 24) + 58); //DMA for LEDS 3
 8000cd4:	236a      	movs	r3, #106	; 0x6a
 8000cd6:	4a05      	ldr	r2, [pc, #20]	; (8000cec <setLEDs+0x354>)
 8000cd8:	2100      	movs	r1, #0
 8000cda:	480a      	ldr	r0, [pc, #40]	; (8000d04 <setLEDs+0x36c>)
 8000cdc:	f00e fd2e 	bl	800f73c <HAL_TIM_PWM_Start_DMA>

}
 8000ce0:	bf00      	nop
 8000ce2:	3738      	adds	r7, #56	; 0x38
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	08018490 	.word	0x08018490
 8000cec:	240009a8 	.word	0x240009a8
 8000cf0:	24000270 	.word	0x24000270
 8000cf4:	240011b4 	.word	0x240011b4
 8000cf8:	24000538 	.word	0x24000538
 8000cfc:	240010d0 	.word	0x240010d0
 8000d00:	24000800 	.word	0x24000800
 8000d04:	2400111c 	.word	0x2400111c

08000d08 <LoRA_Read_Register>:
	}
}



uint8_t LoRA_Read_Register(uint8_t addr){
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d18:	480d      	ldr	r0, [pc, #52]	; (8000d50 <LoRA_Read_Register+0x48>)
 8000d1a:	f007 f933 	bl	8007f84 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000d1e:	1df9      	adds	r1, r7, #7
 8000d20:	2364      	movs	r3, #100	; 0x64
 8000d22:	2201      	movs	r2, #1
 8000d24:	480b      	ldr	r0, [pc, #44]	; (8000d54 <LoRA_Read_Register+0x4c>)
 8000d26:	f00d fec9 	bl	800eabc <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &reg_value, 1, 100);
 8000d2a:	f107 010f 	add.w	r1, r7, #15
 8000d2e:	2364      	movs	r3, #100	; 0x64
 8000d30:	2201      	movs	r2, #1
 8000d32:	4808      	ldr	r0, [pc, #32]	; (8000d54 <LoRA_Read_Register+0x4c>)
 8000d34:	f00e f8be 	bl	800eeb4 <HAL_SPI_Receive>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000d38:	2201      	movs	r2, #1
 8000d3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d3e:	4804      	ldr	r0, [pc, #16]	; (8000d50 <LoRA_Read_Register+0x48>)
 8000d40:	f007 f920 	bl	8007f84 <HAL_GPIO_WritePin>

	return reg_value;
 8000d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3710      	adds	r7, #16
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	58020000 	.word	0x58020000
 8000d54:	24001048 	.word	0x24001048

08000d58 <LoRA_Write_Register>:

void LoRA_Write_Register(uint8_t addr, uint8_t data){
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	460a      	mov	r2, r1
 8000d62:	71fb      	strb	r3, [r7, #7]
 8000d64:	4613      	mov	r3, r2
 8000d66:	71bb      	strb	r3, [r7, #6]
	addr |= (1<<7);
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d78:	480c      	ldr	r0, [pc, #48]	; (8000dac <LoRA_Write_Register+0x54>)
 8000d7a:	f007 f903 	bl	8007f84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000d7e:	1df9      	adds	r1, r7, #7
 8000d80:	2364      	movs	r3, #100	; 0x64
 8000d82:	2201      	movs	r2, #1
 8000d84:	480a      	ldr	r0, [pc, #40]	; (8000db0 <LoRA_Write_Register+0x58>)
 8000d86:	f00d fe99 	bl	800eabc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data, 1, 100);
 8000d8a:	1db9      	adds	r1, r7, #6
 8000d8c:	2364      	movs	r3, #100	; 0x64
 8000d8e:	2201      	movs	r2, #1
 8000d90:	4807      	ldr	r0, [pc, #28]	; (8000db0 <LoRA_Write_Register+0x58>)
 8000d92:	f00d fe93 	bl	800eabc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000d96:	2201      	movs	r2, #1
 8000d98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d9c:	4803      	ldr	r0, [pc, #12]	; (8000dac <LoRA_Write_Register+0x54>)
 8000d9e:	f007 f8f1 	bl	8007f84 <HAL_GPIO_WritePin>

}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	58020000 	.word	0x58020000
 8000db0:	24001048 	.word	0x24001048

08000db4 <LoRA_sleep>:


void LoRA_sleep(void){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8000db8:	2180      	movs	r1, #128	; 0x80
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f7ff ffcc 	bl	8000d58 <LoRA_Write_Register>
}
 8000dc0:	bf00      	nop
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <LoRA_set_frequency>:

void LoRA_set_frequency(long frequency){
 8000dc4:	b5b0      	push	{r4, r5, r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8000dcc:	6879      	ldr	r1, [r7, #4]
 8000dce:	17c8      	asrs	r0, r1, #31
 8000dd0:	460a      	mov	r2, r1
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	1355      	asrs	r5, r2, #13
 8000dd6:	04d4      	lsls	r4, r2, #19
 8000dd8:	4a18      	ldr	r2, [pc, #96]	; (8000e3c <LoRA_set_frequency+0x78>)
 8000dda:	f04f 0300 	mov.w	r3, #0
 8000dde:	4620      	mov	r0, r4
 8000de0:	4629      	mov	r1, r5
 8000de2:	f7ff fafd 	bl	80003e0 <__aeabi_uldivmod>
 8000de6:	4602      	mov	r2, r0
 8000de8:	460b      	mov	r3, r1
 8000dea:	e9c7 2302 	strd	r2, r3, [r7, #8]

	LoRA_Write_Register(REG_FRF_MSB, (uint8_t)(frf >> 16));
 8000dee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000df2:	f04f 0200 	mov.w	r2, #0
 8000df6:	f04f 0300 	mov.w	r3, #0
 8000dfa:	0c02      	lsrs	r2, r0, #16
 8000dfc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e00:	0c0b      	lsrs	r3, r1, #16
 8000e02:	b2d3      	uxtb	r3, r2
 8000e04:	4619      	mov	r1, r3
 8000e06:	2006      	movs	r0, #6
 8000e08:	f7ff ffa6 	bl	8000d58 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_MID, (uint8_t)(frf >> 8));
 8000e0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e10:	f04f 0200 	mov.w	r2, #0
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	0a02      	lsrs	r2, r0, #8
 8000e1a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000e1e:	0a0b      	lsrs	r3, r1, #8
 8000e20:	b2d3      	uxtb	r3, r2
 8000e22:	4619      	mov	r1, r3
 8000e24:	2007      	movs	r0, #7
 8000e26:	f7ff ff97 	bl	8000d58 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_LSB, (uint8_t)(frf >> 0));
 8000e2a:	7a3b      	ldrb	r3, [r7, #8]
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	2008      	movs	r0, #8
 8000e30:	f7ff ff92 	bl	8000d58 <LoRA_Write_Register>
}
 8000e34:	bf00      	nop
 8000e36:	3710      	adds	r7, #16
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bdb0      	pop	{r4, r5, r7, pc}
 8000e3c:	01e84800 	.word	0x01e84800

08000e40 <LoRA_idle>:

void LoRA_idle(){
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8000e44:	2181      	movs	r1, #129	; 0x81
 8000e46:	2001      	movs	r0, #1
 8000e48:	f7ff ff86 	bl	8000d58 <LoRA_Write_Register>
}
 8000e4c:	bf00      	nop
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <LoRA_setOCP>:

void LoRA_setOCP(uint8_t mA){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	71fb      	strb	r3, [r7, #7]
	  uint8_t ocpTrim = 27;
 8000e5a:	231b      	movs	r3, #27
 8000e5c:	73fb      	strb	r3, [r7, #15]

	  if (mA <= 120) {
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	2b78      	cmp	r3, #120	; 0x78
 8000e62:	d809      	bhi.n	8000e78 <LoRA_setOCP+0x28>
	    ocpTrim = (mA - 45) / 5;
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	3b2d      	subs	r3, #45	; 0x2d
 8000e68:	4a11      	ldr	r2, [pc, #68]	; (8000eb0 <LoRA_setOCP+0x60>)
 8000e6a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e6e:	1052      	asrs	r2, r2, #1
 8000e70:	17db      	asrs	r3, r3, #31
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	73fb      	strb	r3, [r7, #15]
 8000e76:	e00b      	b.n	8000e90 <LoRA_setOCP+0x40>
	  } else if (mA <=240) {
 8000e78:	79fb      	ldrb	r3, [r7, #7]
 8000e7a:	2bf0      	cmp	r3, #240	; 0xf0
 8000e7c:	d808      	bhi.n	8000e90 <LoRA_setOCP+0x40>
	    ocpTrim = (mA + 30) / 10;
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	331e      	adds	r3, #30
 8000e82:	4a0b      	ldr	r2, [pc, #44]	; (8000eb0 <LoRA_setOCP+0x60>)
 8000e84:	fb82 1203 	smull	r1, r2, r2, r3
 8000e88:	1092      	asrs	r2, r2, #2
 8000e8a:	17db      	asrs	r3, r3, #31
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	73fb      	strb	r3, [r7, #15]
	  }

	  LoRA_Write_Register(REG_OCP, 0x20 | (0x1F & ocpTrim));
 8000e90:	7bfb      	ldrb	r3, [r7, #15]
 8000e92:	f003 031f 	and.w	r3, r3, #31
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	f043 0320 	orr.w	r3, r3, #32
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	200b      	movs	r0, #11
 8000ea2:	f7ff ff59 	bl	8000d58 <LoRA_Write_Register>
}
 8000ea6:	bf00      	nop
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	66666667 	.word	0x66666667

08000eb4 <LoRA_setTxPower>:

void LoRA_setTxPower(int level){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
    // PA BOOST
    if (level > 17) {
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b11      	cmp	r3, #17
 8000ec0:	dd0f      	ble.n	8000ee2 <LoRA_setTxPower+0x2e>
      if (level > 20) {
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2b14      	cmp	r3, #20
 8000ec6:	dd01      	ble.n	8000ecc <LoRA_setTxPower+0x18>
        level = 20;
 8000ec8:	2314      	movs	r3, #20
 8000eca:	607b      	str	r3, [r7, #4]
      }

      // subtract 3 from level, so 18 - 20 maps to 15 - 17
      level -= 3;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	3b03      	subs	r3, #3
 8000ed0:	607b      	str	r3, [r7, #4]

      // High Power +20 dBm Operation (Semtech SX1276/77/78/79 5.4.3.)
      LoRA_Write_Register(REG_PA_DAC, 0x87);
 8000ed2:	2187      	movs	r1, #135	; 0x87
 8000ed4:	204d      	movs	r0, #77	; 0x4d
 8000ed6:	f7ff ff3f 	bl	8000d58 <LoRA_Write_Register>
      LoRA_setOCP(140);
 8000eda:	208c      	movs	r0, #140	; 0x8c
 8000edc:	f7ff ffb8 	bl	8000e50 <LoRA_setOCP>
 8000ee0:	e00b      	b.n	8000efa <LoRA_setTxPower+0x46>
    } else {
      if (level < 2) {
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	dc01      	bgt.n	8000eec <LoRA_setTxPower+0x38>
        level = 2;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	607b      	str	r3, [r7, #4]
      }
      //Default value PA_HF/LF or +17dBm
      LoRA_Write_Register(REG_PA_DAC, 0x84);
 8000eec:	2184      	movs	r1, #132	; 0x84
 8000eee:	204d      	movs	r0, #77	; 0x4d
 8000ef0:	f7ff ff32 	bl	8000d58 <LoRA_Write_Register>
      LoRA_setOCP(100);
 8000ef4:	2064      	movs	r0, #100	; 0x64
 8000ef6:	f7ff ffab 	bl	8000e50 <LoRA_setOCP>
    }

    LoRA_Write_Register(REG_PA_CONFIG, PA_BOOST | (level - 2));
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	3b02      	subs	r3, #2
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	b25b      	sxtb	r3, r3
 8000f04:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f08:	b25b      	sxtb	r3, r3
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	2009      	movs	r0, #9
 8000f10:	f7ff ff22 	bl	8000d58 <LoRA_Write_Register>
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <LoRA_explicit_header_mode>:

void LoRA_explicit_header_mode(){
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_MODEM_CONFIG_1, LoRA_Read_Register(REG_MODEM_CONFIG_1) & 0xFE);
 8000f20:	201d      	movs	r0, #29
 8000f22:	f7ff fef1 	bl	8000d08 <LoRA_Read_Register>
 8000f26:	4603      	mov	r3, r0
 8000f28:	f023 0301 	bic.w	r3, r3, #1
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	4619      	mov	r1, r3
 8000f30:	201d      	movs	r0, #29
 8000f32:	f7ff ff11 	bl	8000d58 <LoRA_Write_Register>
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
	...

08000f3c <LoRA_begin>:

void LoRA_begin(long frequency){
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b09c      	sub	sp, #112	; 0x70
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8000f44:	2201      	movs	r2, #1
 8000f46:	2101      	movs	r1, #1
 8000f48:	4822      	ldr	r0, [pc, #136]	; (8000fd4 <LoRA_begin+0x98>)
 8000f4a:	f007 f81b 	bl	8007f84 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f54:	4820      	ldr	r0, [pc, #128]	; (8000fd8 <LoRA_begin+0x9c>)
 8000f56:	f007 f815 	bl	8007f84 <HAL_GPIO_WritePin>

	uint8_t version = LoRA_Read_Register(REG_VERSION);
 8000f5a:	2042      	movs	r0, #66	; 0x42
 8000f5c:	f7ff fed4 	bl	8000d08 <LoRA_Read_Register>
 8000f60:	4603      	mov	r3, r0
 8000f62:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    char data_debug[100];
	sprintf( data_debug,  "%x\n", version);
 8000f66:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8000f6a:	f107 0308 	add.w	r3, r7, #8
 8000f6e:	491b      	ldr	r1, [pc, #108]	; (8000fdc <LoRA_begin+0xa0>)
 8000f70:	4618      	mov	r0, r3
 8000f72:	f016 f84f 	bl	8017014 <siprintf>
	CDC_Transmit_HS(data_debug, strlen(data_debug));
 8000f76:	f107 0308 	add.w	r3, r7, #8
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff f9d2 	bl	8000324 <strlen>
 8000f80:	4602      	mov	r2, r0
 8000f82:	f107 0308 	add.w	r3, r7, #8
 8000f86:	4611      	mov	r1, r2
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f015 fbef 	bl	801676c <CDC_Transmit_HS>

	LoRA_sleep();
 8000f8e:	f7ff ff11 	bl	8000db4 <LoRA_sleep>
	LoRA_set_frequency(868000000);
 8000f92:	4813      	ldr	r0, [pc, #76]	; (8000fe0 <LoRA_begin+0xa4>)
 8000f94:	f7ff ff16 	bl	8000dc4 <LoRA_set_frequency>

	LoRA_Write_Register(REG_FIFO_RX_BASE_ADDR, 0);
 8000f98:	2100      	movs	r1, #0
 8000f9a:	200f      	movs	r0, #15
 8000f9c:	f7ff fedc 	bl	8000d58 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FIFO_TX_BASE_ADDR, 0);
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	200e      	movs	r0, #14
 8000fa4:	f7ff fed8 	bl	8000d58 <LoRA_Write_Register>

	LoRA_Write_Register(REG_LNA, LoRA_Read_Register(REG_LNA) | 0x03); //LNA settings
 8000fa8:	200c      	movs	r0, #12
 8000faa:	f7ff fead 	bl	8000d08 <LoRA_Read_Register>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	f043 0303 	orr.w	r3, r3, #3
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	200c      	movs	r0, #12
 8000fba:	f7ff fecd 	bl	8000d58 <LoRA_Write_Register>

	LoRA_Write_Register(REG_MODEM_CONFIG_3, 0x04);
 8000fbe:	2104      	movs	r1, #4
 8000fc0:	2026      	movs	r0, #38	; 0x26
 8000fc2:	f7ff fec9 	bl	8000d58 <LoRA_Write_Register>

	LoRA_setTxPower(17);
 8000fc6:	2011      	movs	r0, #17
 8000fc8:	f7ff ff74 	bl	8000eb4 <LoRA_setTxPower>

}
 8000fcc:	bf00      	nop
 8000fce:	3770      	adds	r7, #112	; 0x70
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	58020c00 	.word	0x58020c00
 8000fd8:	58020000 	.word	0x58020000
 8000fdc:	080182f8 	.word	0x080182f8
 8000fe0:	33bca100 	.word	0x33bca100

08000fe4 <LoRA_beginPacket>:


void LoRA_beginPacket(){
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	LoRA_explicit_header_mode();
 8000fe8:	f7ff ff98 	bl	8000f1c <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 8000fec:	2100      	movs	r1, #0
 8000fee:	200d      	movs	r0, #13
 8000ff0:	f7ff feb2 	bl	8000d58 <LoRA_Write_Register>
	LoRA_Write_Register(REG_PAYLOAD_LENGTH, 0);
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2022      	movs	r0, #34	; 0x22
 8000ff8:	f7ff feae 	bl	8000d58 <LoRA_Write_Register>
}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <LoRA_endPacket>:

void LoRA_endPacket(){
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8001004:	2183      	movs	r1, #131	; 0x83
 8001006:	2001      	movs	r0, #1
 8001008:	f7ff fea6 	bl	8000d58 <LoRA_Write_Register>

	while((LoRA_Read_Register(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0){
 800100c:	bf00      	nop
 800100e:	2012      	movs	r0, #18
 8001010:	f7ff fe7a 	bl	8000d08 <LoRA_Read_Register>
 8001014:	4603      	mov	r3, r0
 8001016:	f003 0308 	and.w	r3, r3, #8
 800101a:	2b00      	cmp	r3, #0
 800101c:	d0f7      	beq.n	800100e <LoRA_endPacket+0xe>

	}
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 800101e:	2185      	movs	r1, #133	; 0x85
 8001020:	2001      	movs	r0, #1
 8001022:	f7ff fe99 	bl	8000d58 <LoRA_Write_Register>

	LoRA_Write_Register(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 8001026:	2108      	movs	r1, #8
 8001028:	2012      	movs	r0, #18
 800102a:	f7ff fe95 	bl	8000d58 <LoRA_Write_Register>

}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}

08001032 <LoRA_parsePacket>:


int LoRA_parsePacket(){
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
	int packetLenght = 0;
 8001038:	2300      	movs	r3, #0
 800103a:	607b      	str	r3, [r7, #4]
	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 800103c:	2012      	movs	r0, #18
 800103e:	f7ff fe63 	bl	8000d08 <LoRA_Read_Register>
 8001042:	4603      	mov	r3, r0
 8001044:	603b      	str	r3, [r7, #0]

	LoRA_explicit_header_mode();
 8001046:	f7ff ff69 	bl	8000f1c <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_IRQ_FLAGS, irqFlags);
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	b2db      	uxtb	r3, r3
 800104e:	4619      	mov	r1, r3
 8001050:	2012      	movs	r0, #18
 8001052:	f7ff fe81 	bl	8000d58 <LoRA_Write_Register>

	if ((irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0) {
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800105c:	2b00      	cmp	r3, #0
 800105e:	d016      	beq.n	800108e <LoRA_parsePacket+0x5c>
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	f003 0320 	and.w	r3, r3, #32
 8001066:	2b00      	cmp	r3, #0
 8001068:	d111      	bne.n	800108e <LoRA_parsePacket+0x5c>
		packetLenght = LoRA_Read_Register(REG_RX_NB_BYTES);
 800106a:	2013      	movs	r0, #19
 800106c:	f7ff fe4c 	bl	8000d08 <LoRA_Read_Register>
 8001070:	4603      	mov	r3, r0
 8001072:	607b      	str	r3, [r7, #4]
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, LoRA_Read_Register(REG_FIFO_RX_CURRENT_ADDR));
 8001074:	2010      	movs	r0, #16
 8001076:	f7ff fe47 	bl	8000d08 <LoRA_Read_Register>
 800107a:	4603      	mov	r3, r0
 800107c:	4619      	mov	r1, r3
 800107e:	200d      	movs	r0, #13
 8001080:	f7ff fe6a 	bl	8000d58 <LoRA_Write_Register>
		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 8001084:	2185      	movs	r1, #133	; 0x85
 8001086:	2001      	movs	r0, #1
 8001088:	f7ff fe66 	bl	8000d58 <LoRA_Write_Register>
 800108c:	e00d      	b.n	80010aa <LoRA_parsePacket+0x78>

		//LoRA_idle();
	} else if (LoRA_Read_Register(REG_OP_MODE) != (MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS)){
 800108e:	2001      	movs	r0, #1
 8001090:	f7ff fe3a 	bl	8000d08 <LoRA_Read_Register>
 8001094:	4603      	mov	r3, r0
 8001096:	2b85      	cmp	r3, #133	; 0x85
 8001098:	d007      	beq.n	80010aa <LoRA_parsePacket+0x78>
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 800109a:	2100      	movs	r1, #0
 800109c:	200d      	movs	r0, #13
 800109e:	f7ff fe5b 	bl	8000d58 <LoRA_Write_Register>

		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 80010a2:	2185      	movs	r1, #133	; 0x85
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff fe57 	bl	8000d58 <LoRA_Write_Register>
	}
	return packetLenght;
 80010aa:	687b      	ldr	r3, [r7, #4]

}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <LoRA_sendPacket>:

void LoRA_sendPacket(char * data){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	LoRA_idle();
 80010bc:	f7ff fec0 	bl	8000e40 <LoRA_idle>
	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 80010c0:	2012      	movs	r0, #18
 80010c2:	f7ff fe21 	bl	8000d08 <LoRA_Read_Register>
 80010c6:	4603      	mov	r3, r0
 80010c8:	60bb      	str	r3, [r7, #8]
	/*char debug[250];
	sprintf(debug, "here: %d\n", (irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK));
	CDC_Transmit_HS(debug, strlen(debug));
	HAL_Delay(100);*/
	if(!((irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0))
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d004      	beq.n	80010de <LoRA_sendPacket+0x2a>
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	f003 0320 	and.w	r3, r3, #32
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d022      	beq.n	8001124 <LoRA_sendPacket+0x70>
	{
		//CDC_Transmit_HS("here1\n", strlen("here1\n"));
		LoRA_beginPacket();
 80010de:	f7ff ff81 	bl	8000fe4 <LoRA_beginPacket>
    	for(int i = 0; i < strlen(data); i++){
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	e00a      	b.n	80010fe <LoRA_sendPacket+0x4a>
    		LoRA_Write_Register(REG_FIFO, data[i]);
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	4413      	add	r3, r2
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	4619      	mov	r1, r3
 80010f2:	2000      	movs	r0, #0
 80010f4:	f7ff fe30 	bl	8000d58 <LoRA_Write_Register>
    	for(int i = 0; i < strlen(data); i++){
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	3301      	adds	r3, #1
 80010fc:	60fb      	str	r3, [r7, #12]
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff f910 	bl	8000324 <strlen>
 8001104:	4602      	mov	r2, r0
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	429a      	cmp	r2, r3
 800110a:	d8ed      	bhi.n	80010e8 <LoRA_sendPacket+0x34>
    	}
    	LoRA_Write_Register(REG_PAYLOAD_LENGTH, strlen(data));
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff f909 	bl	8000324 <strlen>
 8001112:	4603      	mov	r3, r0
 8001114:	b2db      	uxtb	r3, r3
 8001116:	4619      	mov	r1, r3
 8001118:	2022      	movs	r0, #34	; 0x22
 800111a:	f7ff fe1d 	bl	8000d58 <LoRA_Write_Register>
    	LoRA_endPacket();
 800111e:	f7ff ff6f 	bl	8001000 <LoRA_endPacket>
 8001122:	e004      	b.n	800112e <LoRA_sendPacket+0x7a>
	}
	else {
		//CDC_Transmit_HS("here2\n", strlen("here2\n"));
		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 8001124:	2185      	movs	r1, #133	; 0x85
 8001126:	2001      	movs	r0, #1
 8001128:	f7ff fe16 	bl	8000d58 <LoRA_Write_Register>
	}
	/*char sent[300];
	sprintf(sent, "\nsent: %s\n", data);
	HAL_Delay(100);
	CDC_Transmit_HS(sent, strlen(sent));*/
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <disarm>:
	int status = f_mount(&SDFatFS, (TCHAR const*)SDPath, 0);
	return status;
}

int disarm(char* state)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(ARM1_GPIO_Port, ARM1_Pin, 0);
 8001140:	2200      	movs	r2, #0
 8001142:	2102      	movs	r1, #2
 8001144:	4827      	ldr	r0, [pc, #156]	; (80011e4 <disarm+0xac>)
 8001146:	f006 ff1d 	bl	8007f84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ARM2_GPIO_Port, ARM2_Pin, 0);
 800114a:	2200      	movs	r2, #0
 800114c:	2104      	movs	r1, #4
 800114e:	4825      	ldr	r0, [pc, #148]	; (80011e4 <disarm+0xac>)
 8001150:	f006 ff18 	bl	8007f84 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(PYRO1_GPIO_Port, PYRO1_Pin, 0);
 8001154:	2200      	movs	r2, #0
 8001156:	2102      	movs	r1, #2
 8001158:	4823      	ldr	r0, [pc, #140]	; (80011e8 <disarm+0xb0>)
 800115a:	f006 ff13 	bl	8007f84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO2_GPIO_Port, PYRO2_Pin, 0);
 800115e:	2200      	movs	r2, #0
 8001160:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001164:	4821      	ldr	r0, [pc, #132]	; (80011ec <disarm+0xb4>)
 8001166:	f006 ff0d 	bl	8007f84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO3_GPIO_Port, PYRO3_Pin, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001170:	481e      	ldr	r0, [pc, #120]	; (80011ec <disarm+0xb4>)
 8001172:	f006 ff07 	bl	8007f84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO4_GPIO_Port, PYRO4_Pin, 0);
 8001176:	2200      	movs	r2, #0
 8001178:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800117c:	481b      	ldr	r0, [pc, #108]	; (80011ec <disarm+0xb4>)
 800117e:	f006 ff01 	bl	8007f84 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(PYRO5_GPIO_Port, PYRO5_Pin, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	2102      	movs	r1, #2
 8001186:	481a      	ldr	r0, [pc, #104]	; (80011f0 <disarm+0xb8>)
 8001188:	f006 fefc 	bl	8007f84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO6_GPIO_Port, PYRO6_Pin, 0);
 800118c:	2200      	movs	r2, #0
 800118e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001192:	4818      	ldr	r0, [pc, #96]	; (80011f4 <disarm+0xbc>)
 8001194:	f006 fef6 	bl	8007f84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO7_GPIO_Port, PYRO7_Pin, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800119e:	4815      	ldr	r0, [pc, #84]	; (80011f4 <disarm+0xbc>)
 80011a0:	f006 fef0 	bl	8007f84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO8_GPIO_Port, PYRO8_Pin, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011aa:	4812      	ldr	r0, [pc, #72]	; (80011f4 <disarm+0xbc>)
 80011ac:	f006 feea 	bl	8007f84 <HAL_GPIO_WritePin>

  LED_Color_Data[7][0] = 255;
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <disarm+0xc0>)
 80011b2:	22ff      	movs	r2, #255	; 0xff
 80011b4:	655a      	str	r2, [r3, #84]	; 0x54
  LED_Color_Data[7][1] = 0;
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <disarm+0xc0>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	659a      	str	r2, [r3, #88]	; 0x58
  LED_Color_Data[7][2] = 0;
 80011bc:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <disarm+0xc0>)
 80011be:	2200      	movs	r2, #0
 80011c0:	65da      	str	r2, [r3, #92]	; 0x5c
  setLEDs();
 80011c2:	f7ff fbe9 	bl	8000998 <setLEDs>

  strcpy(state,"DISARMED");
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	490c      	ldr	r1, [pc, #48]	; (80011fc <disarm+0xc4>)
 80011ca:	461a      	mov	r2, r3
 80011cc:	460b      	mov	r3, r1
 80011ce:	cb03      	ldmia	r3!, {r0, r1}
 80011d0:	6010      	str	r0, [r2, #0]
 80011d2:	6051      	str	r1, [r2, #4]
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	7213      	strb	r3, [r2, #8]
  return 0;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	58020000 	.word	0x58020000
 80011e8:	58020400 	.word	0x58020400
 80011ec:	58021400 	.word	0x58021400
 80011f0:	58021800 	.word	0x58021800
 80011f4:	58021000 	.word	0x58021000
 80011f8:	24000b50 	.word	0x24000b50
 80011fc:	080182fc 	.word	0x080182fc

08001200 <recv_packet>:
  setLEDs();
  return 0;
}

int recv_packet(char* LoRA_data, int max_length)
{
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  int packet_length = LoRA_parsePacket();
 800120a:	f7ff ff12 	bl	8001032 <LoRA_parsePacket>
 800120e:	60b8      	str	r0, [r7, #8]
  if(max_length-1 < packet_length) //-1 for the null terminator
 8001210:	683a      	ldr	r2, [r7, #0]
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	429a      	cmp	r2, r3
 8001216:	dc01      	bgt.n	800121c <recv_packet+0x1c>
  {
    return 0;
 8001218:	2300      	movs	r3, #0
 800121a:	e01c      	b.n	8001256 <recv_packet+0x56>
  }
  if(packet_length){
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d018      	beq.n	8001254 <recv_packet+0x54>
    for(int i = 0; i < packet_length; i++){
 8001222:	2300      	movs	r3, #0
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	e00a      	b.n	800123e <recv_packet+0x3e>
      LoRA_data[i] = LoRA_Read_Register(0x00);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	18d4      	adds	r4, r2, r3
 800122e:	2000      	movs	r0, #0
 8001230:	f7ff fd6a 	bl	8000d08 <LoRA_Read_Register>
 8001234:	4603      	mov	r3, r0
 8001236:	7023      	strb	r3, [r4, #0]
    for(int i = 0; i < packet_length; i++){
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	3301      	adds	r3, #1
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	68fa      	ldr	r2, [r7, #12]
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	429a      	cmp	r2, r3
 8001244:	dbf0      	blt.n	8001228 <recv_packet+0x28>
    }
    LoRA_data[packet_length] = '\0';
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	4413      	add	r3, r2
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]

    /*char rec[300];
    sprintf(rec, "received: %s\n", LoRA_data);
    CDC_Transmit_HS(rec, strlen(rec));*/
    return packet_length;
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	e000      	b.n	8001256 <recv_packet+0x56>
  }
  else{
    return 0;
 8001254:	2300      	movs	r3, #0
  }
}
 8001256:	4618      	mov	r0, r3
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	bd90      	pop	{r4, r7, pc}

0800125e <reliable_send_packet>:

void reliable_send_packet(char *LoRA_data) {
 800125e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001262:	b087      	sub	sp, #28
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	466b      	mov	r3, sp
 800126a:	461e      	mov	r6, r3
	uint16_t length = strlen(LoRA_data) + 1; //+1 for the \0
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff f859 	bl	8000324 <strlen>
 8001272:	4603      	mov	r3, r0
 8001274:	b29b      	uxth	r3, r3
 8001276:	3301      	adds	r3, #1
 8001278:	827b      	strh	r3, [r7, #18]
	char acknowledge[length];
 800127a:	8a79      	ldrh	r1, [r7, #18]
 800127c:	460b      	mov	r3, r1
 800127e:	3b01      	subs	r3, #1
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	b28b      	uxth	r3, r1
 8001284:	2200      	movs	r2, #0
 8001286:	4698      	mov	r8, r3
 8001288:	4691      	mov	r9, r2
 800128a:	f04f 0200 	mov.w	r2, #0
 800128e:	f04f 0300 	mov.w	r3, #0
 8001292:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001296:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800129a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800129e:	b28b      	uxth	r3, r1
 80012a0:	2200      	movs	r2, #0
 80012a2:	461c      	mov	r4, r3
 80012a4:	4615      	mov	r5, r2
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	f04f 0300 	mov.w	r3, #0
 80012ae:	00eb      	lsls	r3, r5, #3
 80012b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80012b4:	00e2      	lsls	r2, r4, #3
 80012b6:	460b      	mov	r3, r1
 80012b8:	3307      	adds	r3, #7
 80012ba:	08db      	lsrs	r3, r3, #3
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	ebad 0d03 	sub.w	sp, sp, r3
 80012c2:	466b      	mov	r3, sp
 80012c4:	3300      	adds	r3, #0
 80012c6:	60bb      	str	r3, [r7, #8]
	uint32_t lastTime = HAL_GetTick();
 80012c8:	f002 fb9e 	bl	8003a08 <HAL_GetTick>
 80012cc:	6178      	str	r0, [r7, #20]
	LoRA_sendPacket(LoRA_data);
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff fef0 	bl	80010b4 <LoRA_sendPacket>
	while (1) {

		if (recv_packet(acknowledge, length)) {
 80012d4:	8a7b      	ldrh	r3, [r7, #18]
 80012d6:	4619      	mov	r1, r3
 80012d8:	68b8      	ldr	r0, [r7, #8]
 80012da:	f7ff ff91 	bl	8001200 <recv_packet>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d009      	beq.n	80012f8 <reliable_send_packet+0x9a>
			//cehck crc
			if (strcmp(acknowledge, LoRA_data) != 0) {
 80012e4:	6879      	ldr	r1, [r7, #4]
 80012e6:	68b8      	ldr	r0, [r7, #8]
 80012e8:	f7ff f812 	bl	8000310 <strcmp>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d011      	beq.n	8001316 <reliable_send_packet+0xb8>
				LoRA_sendPacket(LoRA_data);
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff fede 	bl	80010b4 <LoRA_sendPacket>
			} else {
				break;
			}
		}

		if (HAL_GetTick() - lastTime > 1000) {
 80012f8:	f002 fb86 	bl	8003a08 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001306:	d9e5      	bls.n	80012d4 <reliable_send_packet+0x76>
			LoRA_sendPacket(LoRA_data);
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff fed3 	bl	80010b4 <LoRA_sendPacket>
			lastTime = HAL_GetTick();
 800130e:	f002 fb7b 	bl	8003a08 <HAL_GetTick>
 8001312:	6178      	str	r0, [r7, #20]
		if (recv_packet(acknowledge, length)) {
 8001314:	e7de      	b.n	80012d4 <reliable_send_packet+0x76>
				break;
 8001316:	bf00      	nop
 8001318:	46b5      	mov	sp, r6
		}
	}
}
 800131a:	bf00      	nop
 800131c:	371c      	adds	r7, #28
 800131e:	46bd      	mov	sp, r7
 8001320:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001324 <usbReceiveHandle>:

		reliable_send_packet(message);
	}
}

int usbReceiveHandle(char* output){
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	uint32_t temp = usbBytesReady;
 800132c:	4b0b      	ldr	r3, [pc, #44]	; (800135c <usbReceiveHandle+0x38>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	60fb      	str	r3, [r7, #12]

	if(temp > 0){
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00c      	beq.n	8001352 <usbReceiveHandle+0x2e>
		if(temp > 256){
			//crash(2);
		}
		memcpy(output, usbDataBuffer, temp);
 8001338:	68fa      	ldr	r2, [r7, #12]
 800133a:	4909      	ldr	r1, [pc, #36]	; (8001360 <usbReceiveHandle+0x3c>)
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f015 fef3 	bl	8017128 <memcpy>
		output[temp] = '\0';
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	4413      	add	r3, r2
 8001348:	2200      	movs	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]
		usbBytesReady = 0;
 800134c:	4b03      	ldr	r3, [pc, #12]	; (800135c <usbReceiveHandle+0x38>)
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
	}
	return temp;
 8001352:	68fb      	ldr	r3, [r7, #12]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	2400026c 	.word	0x2400026c
 8001360:	2400016c 	.word	0x2400016c
 8001364:	00000000 	.word	0x00000000

08001368 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800136a:	f6ad 4d14 	subw	sp, sp, #3092	; 0xc14
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	FRESULT res; /* FatFs function common result code */
	uint32_t byteswritten, bytesread; /* File write/read counts */
	uint8_t wtext[] = "STM32 FATFS works great!"; /* File write buffer */
 8001370:	4bdd      	ldr	r3, [pc, #884]	; (80016e8 <main+0x380>)
 8001372:	f507 6439 	add.w	r4, r7, #2960	; 0xb90
 8001376:	461d      	mov	r5, r3
 8001378:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800137a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800137c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001380:	c403      	stmia	r4!, {r0, r1}
 8001382:	7022      	strb	r2, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001384:	f002 faba 	bl	80038fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001388:	f000 fb40 	bl	8001a0c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800138c:	f000 fbb6 	bl	8001afc <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001390:	f001 f93e 	bl	8002610 <MX_GPIO_Init>
  MX_DMA_Init();
 8001394:	f001 f8dc 	bl	8002550 <MX_DMA_Init>
  MX_SPI3_Init();
 8001398:	f000 fe36 	bl	8002008 <MX_SPI3_Init>
  MX_FDCAN3_Init();
 800139c:	f000 fcc6 	bl	8001d2c <MX_FDCAN3_Init>
  MX_USART6_UART_Init();
 80013a0:	f001 f88a 	bl	80024b8 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 80013a4:	f000 fbdc 	bl	8001b60 <MX_ADC1_Init>
  MX_TIM4_Init();
 80013a8:	f000 ff40 	bl	800222c <MX_TIM4_Init>
  MX_ADC3_Init();
 80013ac:	f000 fc50 	bl	8001c50 <MX_ADC3_Init>
  MX_SPI2_Init();
 80013b0:	f000 fdd4 	bl	8001f5c <MX_SPI2_Init>
  MX_I2C2_Init();
 80013b4:	f000 fd1e 	bl	8001df4 <MX_I2C2_Init>
  MX_TIM2_Init();
 80013b8:	f000 fe7c 	bl	80020b4 <MX_TIM2_Init>
  MX_TIM5_Init();
 80013bc:	f000 ffb2 	bl	8002324 <MX_TIM5_Init>
  MX_TIM3_Init();
 80013c0:	f000 fed0 	bl	8002164 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80013c4:	f015 f8fc 	bl	80165c0 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 80013c8:	f000 fd72 	bl	8001eb0 <MX_SPI1_Init>
  MX_UART4_Init();
 80013cc:	f001 f828 	bl	8002420 <MX_UART4_Init>
  MX_FATFS_Init();
 80013d0:	f012 fe8a 	bl	80140e8 <MX_FATFS_Init>
  MX_SDMMC2_SD_Init();
 80013d4:	f000 fd4e 	bl	8001e74 <MX_SDMMC2_SD_Init>
  MX_TIM13_Init();
 80013d8:	f000 fffe 	bl	80023d8 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

	const int MAX = 50;
 80013dc:	2332      	movs	r3, #50	; 0x32
 80013de:	f8c7 3bf4 	str.w	r3, [r7, #3060]	; 0xbf4
	const double SPEED = 2.0/2000;
 80013e2:	a3bf      	add	r3, pc, #764	; (adr r3, 80016e0 <main+0x378>)
 80013e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e8:	f607 31e8 	addw	r1, r7, #3048	; 0xbe8
 80013ec:	e9c1 2300 	strd	r2, r3, [r1]
	const double r_offset = 0;
 80013f0:	f04f 0200 	mov.w	r2, #0
 80013f4:	f04f 0300 	mov.w	r3, #0
 80013f8:	f507 613e 	add.w	r1, r7, #3040	; 0xbe0
 80013fc:	e9c1 2300 	strd	r2, r3, [r1]
	const double g_offset = 1;
 8001400:	f04f 0200 	mov.w	r2, #0
 8001404:	4bb9      	ldr	r3, [pc, #740]	; (80016ec <main+0x384>)
 8001406:	f607 31d8 	addw	r1, r7, #3032	; 0xbd8
 800140a:	e9c1 2300 	strd	r2, r3, [r1]
	const double b_offset = 2;
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001416:	f507 613d 	add.w	r1, r7, #3024	; 0xbd0
 800141a:	e9c1 2300 	strd	r2, r3, [r1]

	LG2_Write_Register(0x10, 0b00111100); //Accelerometer setup - CTRL1_XL
 800141e:	213c      	movs	r1, #60	; 0x3c
 8001420:	2010      	movs	r0, #16
 8001422:	f7ff f9af 	bl	8000784 <LG2_Write_Register>
	LG2_Write_Register(0x11, 0b00110000); //Gyroscope setup - CTRL2_G
 8001426:	2130      	movs	r1, #48	; 0x30
 8001428:	2011      	movs	r0, #17
 800142a:	f7ff f9ab 	bl	8000784 <LG2_Write_Register>
	LG2_Write_Register(0x13, 0b00000100); //disables I2C - CTRL4_C
 800142e:	2104      	movs	r1, #4
 8001430:	2013      	movs	r0, #19
 8001432:	f7ff f9a7 	bl	8000784 <LG2_Write_Register>

	HAL_Delay(3000);
 8001436:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800143a:	f002 faf1 	bl	8003a20 <HAL_Delay>
	HG2_Write_Register(0x1C, 0b10111111);
 800143e:	21bf      	movs	r1, #191	; 0xbf
 8001440:	201c      	movs	r0, #28
 8001442:	f7ff f94b 	bl	80006dc <HG2_Write_Register>
	HAL_Delay(2);
 8001446:	2002      	movs	r0, #2
 8001448:	f002 faea 	bl	8003a20 <HAL_Delay>

	HG2_Write_Register(0x1B, 0b01011000);
 800144c:	2158      	movs	r1, #88	; 0x58
 800144e:	201b      	movs	r0, #27
 8001450:	f7ff f944 	bl	80006dc <HG2_Write_Register>
	HG2_Write_Register(0x1B, 0b11011000);
 8001454:	21d8      	movs	r1, #216	; 0xd8
 8001456:	201b      	movs	r0, #27
 8001458:	f7ff f940 	bl	80006dc <HG2_Write_Register>

	float rotZ = 0;
 800145c:	f04f 0300 	mov.w	r3, #0
 8001460:	f607 32cc 	addw	r2, r7, #3020	; 0xbcc
 8001464:	6013      	str	r3, [r2, #0]
	uint32_t lastTime = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	f8c7 3c0c 	str.w	r3, [r7, #3084]	; 0xc0c

	float calOmegaX = 0;
 800146c:	f04f 0300 	mov.w	r3, #0
 8001470:	f607 4208 	addw	r2, r7, #3080	; 0xc08
 8001474:	6013      	str	r3, [r2, #0]
	float calOmegaY = 0;
 8001476:	f04f 0300 	mov.w	r3, #0
 800147a:	f607 4204 	addw	r2, r7, #3076	; 0xc04
 800147e:	6013      	str	r3, [r2, #0]
	float calOmegaZ = 0;
 8001480:	f04f 0300 	mov.w	r3, #0
 8001484:	f507 6240 	add.w	r2, r7, #3072	; 0xc00
 8001488:	6013      	str	r3, [r2, #0]
	//HAL_Delay(2000);
	for(int i = 0; i < 500; i++){
 800148a:	2300      	movs	r3, #0
 800148c:	f8c7 3bfc 	str.w	r3, [r7, #3068]	; 0xbfc
 8001490:	e02e      	b.n	80014f0 <main+0x188>
		calOmegaX += LG2_Get_Gyro_X();
 8001492:	f7ff f99f 	bl	80007d4 <LG2_Get_Gyro_X>
 8001496:	eeb0 7a40 	vmov.f32	s14, s0
 800149a:	f607 4308 	addw	r3, r7, #3080	; 0xc08
 800149e:	edd3 7a00 	vldr	s15, [r3]
 80014a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014a6:	f607 4308 	addw	r3, r7, #3080	; 0xc08
 80014aa:	edc3 7a00 	vstr	s15, [r3]
		calOmegaY += LG2_Get_Gyro_Y();
 80014ae:	f7ff f9c1 	bl	8000834 <LG2_Get_Gyro_Y>
 80014b2:	eeb0 7a40 	vmov.f32	s14, s0
 80014b6:	f607 4304 	addw	r3, r7, #3076	; 0xc04
 80014ba:	edd3 7a00 	vldr	s15, [r3]
 80014be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014c2:	f607 4304 	addw	r3, r7, #3076	; 0xc04
 80014c6:	edc3 7a00 	vstr	s15, [r3]
		calOmegaZ += LG2_Get_Gyro_Z();
 80014ca:	f7ff f9e5 	bl	8000898 <LG2_Get_Gyro_Z>
 80014ce:	eeb0 7a40 	vmov.f32	s14, s0
 80014d2:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 80014d6:	edd3 7a00 	vldr	s15, [r3]
 80014da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014de:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 80014e2:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 500; i++){
 80014e6:	f8d7 3bfc 	ldr.w	r3, [r7, #3068]	; 0xbfc
 80014ea:	3301      	adds	r3, #1
 80014ec:	f8c7 3bfc 	str.w	r3, [r7, #3068]	; 0xbfc
 80014f0:	f8d7 3bfc 	ldr.w	r3, [r7, #3068]	; 0xbfc
 80014f4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80014f8:	dbcb      	blt.n	8001492 <main+0x12a>

		//HAL_Delay(20);
	}
	calOmegaX /= 500;
 80014fa:	f607 4308 	addw	r3, r7, #3080	; 0xc08
 80014fe:	ed93 7a00 	vldr	s14, [r3]
 8001502:	eddf 6a7b 	vldr	s13, [pc, #492]	; 80016f0 <main+0x388>
 8001506:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800150a:	f607 4308 	addw	r3, r7, #3080	; 0xc08
 800150e:	edc3 7a00 	vstr	s15, [r3]
	calOmegaY /= 500;
 8001512:	f607 4304 	addw	r3, r7, #3076	; 0xc04
 8001516:	ed93 7a00 	vldr	s14, [r3]
 800151a:	eddf 6a75 	vldr	s13, [pc, #468]	; 80016f0 <main+0x388>
 800151e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001522:	f607 4304 	addw	r3, r7, #3076	; 0xc04
 8001526:	edc3 7a00 	vstr	s15, [r3]
	calOmegaZ /= 500;
 800152a:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 800152e:	ed93 7a00 	vldr	s14, [r3]
 8001532:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80016f0 <main+0x388>
 8001536:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800153a:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 800153e:	edc3 7a00 	vstr	s15, [r3]

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8001542:	2201      	movs	r2, #1
 8001544:	2101      	movs	r1, #1
 8001546:	486b      	ldr	r0, [pc, #428]	; (80016f4 <main+0x38c>)
 8001548:	f006 fd1c 	bl	8007f84 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800154c:	20c8      	movs	r0, #200	; 0xc8
 800154e:	f002 fa67 	bl	8003a20 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 0);
 8001552:	2200      	movs	r2, #0
 8001554:	2101      	movs	r1, #1
 8001556:	4867      	ldr	r0, [pc, #412]	; (80016f4 <main+0x38c>)
 8001558:	f006 fd14 	bl	8007f84 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800155c:	20c8      	movs	r0, #200	; 0xc8
 800155e:	f002 fa5f 	bl	8003a20 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8001562:	2201      	movs	r2, #1
 8001564:	2101      	movs	r1, #1
 8001566:	4863      	ldr	r0, [pc, #396]	; (80016f4 <main+0x38c>)
 8001568:	f006 fd0c 	bl	8007f84 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800156c:	20c8      	movs	r0, #200	; 0xc8
 800156e:	f002 fa57 	bl	8003a20 <HAL_Delay>


	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 8001572:	2201      	movs	r2, #1
 8001574:	2104      	movs	r1, #4
 8001576:	4860      	ldr	r0, [pc, #384]	; (80016f8 <main+0x390>)
 8001578:	f006 fd04 	bl	8007f84 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, 1);
 800157c:	2201      	movs	r2, #1
 800157e:	2108      	movs	r1, #8
 8001580:	485d      	ldr	r0, [pc, #372]	; (80016f8 <main+0x390>)
 8001582:	f006 fcff 	bl	8007f84 <HAL_GPIO_WritePin>


    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001586:	2100      	movs	r1, #0
 8001588:	485c      	ldr	r0, [pc, #368]	; (80016fc <main+0x394>)
 800158a:	f00d ffbb 	bl	800f504 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800158e:	2104      	movs	r1, #4
 8001590:	485a      	ldr	r0, [pc, #360]	; (80016fc <main+0x394>)
 8001592:	f00d ffb7 	bl	800f504 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001596:	2108      	movs	r1, #8
 8001598:	4858      	ldr	r0, [pc, #352]	; (80016fc <main+0x394>)
 800159a:	f00d ffb3 	bl	800f504 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800159e:	210c      	movs	r1, #12
 80015a0:	4856      	ldr	r0, [pc, #344]	; (80016fc <main+0x394>)
 80015a2:	f00d ffaf 	bl	800f504 <HAL_TIM_PWM_Start>

    setServo(1, 90);
 80015a6:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8001700 <main+0x398>
 80015aa:	2001      	movs	r0, #1
 80015ac:	f7ff f9ac 	bl	8000908 <setServo>
    setServo(2, 180);
 80015b0:	ed9f 0a54 	vldr	s0, [pc, #336]	; 8001704 <main+0x39c>
 80015b4:	2002      	movs	r0, #2
 80015b6:	f7ff f9a7 	bl	8000908 <setServo>
    setServo(3, 0);
 80015ba:	ed9f 0a53 	vldr	s0, [pc, #332]	; 8001708 <main+0x3a0>
 80015be:	2003      	movs	r0, #3
 80015c0:	f7ff f9a2 	bl	8000908 <setServo>
    setServo(4, 45);
 80015c4:	ed9f 0a51 	vldr	s0, [pc, #324]	; 800170c <main+0x3a4>
 80015c8:	2004      	movs	r0, #4
 80015ca:	f7ff f99d 	bl	8000908 <setServo>
//    				}
//    			}
//    		}
//    	}
//    	f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
	  LoRA_begin(868000000);
 80015ce:	4850      	ldr	r0, [pc, #320]	; (8001710 <main+0x3a8>)
 80015d0:	f7ff fcb4 	bl	8000f3c <LoRA_begin>
		LoRA_sendPacket("whatever");
		HAL_Delay(1000);
	}
*/

	int connected = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	f8c7 3bc8 	str.w	r3, [r7, #3016]	; 0xbc8
	long last_packet = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	f8c7 3bc4 	str.w	r3, [r7, #3012]	; 0xbc4
	int ARMED = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	f8c7 3bc0 	str.w	r3, [r7, #3008]	; 0xbc0

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	//HAL_ADC_Start_DMA(&hadc3, &read_Data, 1);

  int max_packet_count = 0;
 80015e6:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80015ea:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
  int stream_counter = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	f8c7 3bbc 	str.w	r3, [r7, #3004]	; 0xbbc
  char state[MAX_PAYLOAD_LENGHT] = "";
 80015f8:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80015fc:	f5a3 7379 	sub.w	r3, r3, #996	; 0x3e4
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	3304      	adds	r3, #4
 8001606:	22f6      	movs	r2, #246	; 0xf6
 8001608:	2100      	movs	r1, #0
 800160a:	4618      	mov	r0, r3
 800160c:	f015 fd50 	bl	80170b0 <memset>
  char command[MAX_PAYLOAD_LENGHT];
  char acknowledge[MAX_PAYLOAD_LENGHT];
  char previous_packet[MAX_PAYLOAD_LENGHT] = "";
 8001610:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001614:	f5a3 63db 	sub.w	r3, r3, #1752	; 0x6d8
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	3304      	adds	r3, #4
 800161e:	22f6      	movs	r2, #246	; 0xf6
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f015 fd44 	bl	80170b0 <memset>
  char recieved_packet[MAX_PAYLOAD_LENGHT];
  char response_packet[MAX_PAYLOAD_LENGHT];
  char sendMessage[MAX_PAYLOAD_LENGHT];
  int last = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	f8c7 3bb8 	str.w	r3, [r7, #3000]	; 0xbb8
  int packets_streamed = 50;
 800162e:	2332      	movs	r3, #50	; 0x32
 8001630:	f8c7 3bb4 	str.w	r3, [r7, #2996]	; 0xbb4
  int packetId;
  int have_recieved_anything = 0;
 8001634:	2300      	movs	r3, #0
 8001636:	f8c7 3bb0 	str.w	r3, [r7, #2992]	; 0xbb0
  char communication_state[50] = "SENDING RELIABLE";
 800163a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800163e:	f5a3 6620 	sub.w	r6, r3, #2560	; 0xa00
 8001642:	4b34      	ldr	r3, [pc, #208]	; (8001714 <main+0x3ac>)
 8001644:	4634      	mov	r4, r6
 8001646:	461d      	mov	r5, r3
 8001648:	6828      	ldr	r0, [r5, #0]
 800164a:	6869      	ldr	r1, [r5, #4]
 800164c:	68aa      	ldr	r2, [r5, #8]
 800164e:	68eb      	ldr	r3, [r5, #12]
 8001650:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001652:	7c2b      	ldrb	r3, [r5, #16]
 8001654:	7023      	strb	r3, [r4, #0]
 8001656:	f106 0311 	add.w	r3, r6, #17
 800165a:	2221      	movs	r2, #33	; 0x21
 800165c:	2100      	movs	r1, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f015 fd26 	bl	80170b0 <memset>
  uint32_t previousTime = HAL_GetTick();
 8001664:	f002 f9d0 	bl	8003a08 <HAL_GetTick>
 8001668:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
  disarm(state);
 800166c:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fd61 	bl	8001138 <disarm>
  LoRA_begin(868000000);
 8001676:	4826      	ldr	r0, [pc, #152]	; (8001710 <main+0x3a8>)
 8001678:	f7ff fc60 	bl	8000f3c <LoRA_begin>
	sprintf(debug, "Debug: %s\n", input);
	CDC_Transmit_HS(debug, strlen(debug));
  }*/

while (1) {
    if(strcmp(communication_state,"RECEIVING RELIABLE") == 0)
 800167c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001680:	4925      	ldr	r1, [pc, #148]	; (8001718 <main+0x3b0>)
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe fe44 	bl	8000310 <strcmp>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	f040 809c 	bne.w	80017c8 <main+0x460>
    {
      if(recv_packet(recieved_packet, MAX_PAYLOAD_LENGHT))
 8001690:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001694:	21fa      	movs	r1, #250	; 0xfa
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fdb2 	bl	8001200 <recv_packet>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	f000 8080 	beq.w	80017a4 <main+0x43c>
      {
    	have_recieved_anything = 1;
 80016a4:	2301      	movs	r3, #1
 80016a6:	f8c7 3bb0 	str.w	r3, [r7, #2992]	; 0xbb0
        previousTime = HAL_GetTick();
 80016aa:	f002 f9ad 	bl	8003a08 <HAL_GetTick>
 80016ae:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
        //HAL_Delay(100);
        //CDC_Transmit_HS("is arm 0succ\n", strlen("is arm 0succ\n"));
        //HAL_Delay(100);
        if(sscanf(recieved_packet, "$ %s", state) == 1)
 80016b2:	f607 022c 	addw	r2, r7, #2092	; 0x82c
 80016b6:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80016ba:	4918      	ldr	r1, [pc, #96]	; (800171c <main+0x3b4>)
 80016bc:	4618      	mov	r0, r3
 80016be:	f015 fcc9 	bl	8017054 <siscanf>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d12b      	bne.n	8001720 <main+0x3b8>
        {
          strcpy(communication_state,"SENDING RELIABLE");
 80016c8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80016cc:	4a11      	ldr	r2, [pc, #68]	; (8001714 <main+0x3ac>)
 80016ce:	461c      	mov	r4, r3
 80016d0:	4615      	mov	r5, r2
 80016d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016d6:	682b      	ldr	r3, [r5, #0]
 80016d8:	7023      	strb	r3, [r4, #0]
 80016da:	e16a      	b.n	80019b2 <main+0x64a>
 80016dc:	f3af 8000 	nop.w
 80016e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80016e4:	3f50624d 	.word	0x3f50624d
 80016e8:	080183dc 	.word	0x080183dc
 80016ec:	3ff00000 	.word	0x3ff00000
 80016f0:	43fa0000 	.word	0x43fa0000
 80016f4:	58020c00 	.word	0x58020c00
 80016f8:	58021800 	.word	0x58021800
 80016fc:	24001168 	.word	0x24001168
 8001700:	42b40000 	.word	0x42b40000
 8001704:	43340000 	.word	0x43340000
 8001708:	00000000 	.word	0x00000000
 800170c:	42340000 	.word	0x42340000
 8001710:	33bca100 	.word	0x33bca100
 8001714:	08018364 	.word	0x08018364
 8001718:	08018348 	.word	0x08018348
 800171c:	0801835c 	.word	0x0801835c
        }
        else if(sscanf(recieved_packet, "! %d", &max_packet_count) == 1)
 8001720:	f607 1228 	addw	r2, r7, #2344	; 0x928
 8001724:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001728:	49ad      	ldr	r1, [pc, #692]	; (80019e0 <main+0x678>)
 800172a:	4618      	mov	r0, r3
 800172c:	f015 fc92 	bl	8017054 <siscanf>
 8001730:	4603      	mov	r3, r0
 8001732:	2b01      	cmp	r3, #1
 8001734:	d10b      	bne.n	800174e <main+0x3e6>
        {
          strcpy(communication_state,"SENDING STREAM");
 8001736:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800173a:	4aaa      	ldr	r2, [pc, #680]	; (80019e4 <main+0x67c>)
 800173c:	461c      	mov	r4, r3
 800173e:	4613      	mov	r3, r2
 8001740:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001742:	c407      	stmia	r4!, {r0, r1, r2}
 8001744:	8023      	strh	r3, [r4, #0]
 8001746:	3402      	adds	r4, #2
 8001748:	0c1b      	lsrs	r3, r3, #16
 800174a:	7023      	strb	r3, [r4, #0]
 800174c:	e131      	b.n	80019b2 <main+0x64a>
        }
        else if(strcmp(recieved_packet, previous_packet)==0)
 800174e:	f507 62a7 	add.w	r2, r7, #1336	; 0x538
 8001752:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001756:	4611      	mov	r1, r2
 8001758:	4618      	mov	r0, r3
 800175a:	f7fe fdd9 	bl	8000310 <strcmp>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d105      	bne.n	8001770 <main+0x408>
        {
          //send acknowledge again
          LoRA_sendPacket(recieved_packet);
 8001764:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fca3 	bl	80010b4 <LoRA_sendPacket>
 800176e:	e120      	b.n	80019b2 <main+0x64a>
        }
        else
        {
          //CDC_Transmit_HS("is arm 1succ\n", strlen("is arm 1succ\n"));
          //HAL_Delay(100);
          strcpy(previous_packet, recieved_packet);
 8001770:	f207 423c 	addw	r2, r7, #1084	; 0x43c
 8001774:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8001778:	4611      	mov	r1, r2
 800177a:	4618      	mov	r0, r3
 800177c:	f015 fccc 	bl	8017118 <strcpy>
          //HAL_Delay(100);
          LoRA_sendPacket(recieved_packet);
 8001780:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff fc95 	bl	80010b4 <LoRA_sendPacket>
          //HAL_Delay(100);
          CDC_Transmit_HS(recieved_packet, strlen(recieved_packet));
 800178a:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fdc8 	bl	8000324 <strlen>
 8001794:	4602      	mov	r2, r0
 8001796:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f014 ffe5 	bl	801676c <CDC_Transmit_HS>
 80017a2:	e106      	b.n	80019b2 <main+0x64a>

        }
      } else if (HAL_GetTick()-previousTime > 1000)
 80017a4:	f002 f930 	bl	8003a08 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	f8d7 3bf8 	ldr.w	r3, [r7, #3064]	; 0xbf8
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017b4:	f240 80fd 	bls.w	80019b2 <main+0x64a>
      /*else if((!have_recieved_anything && HAL_GetTick()-previousTime > 1000) ||
    		  (have_recieved_anything && HAL_GetTick()-previousTime > 5000))*/
      {
        previousTime = HAL_GetTick();
 80017b8:	f002 f926 	bl	8003a08 <HAL_GetTick>
 80017bc:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
        //give up SENDING
        //HAL_Delay(100);
        LoRA_sendPacket("$");
 80017c0:	4889      	ldr	r0, [pc, #548]	; (80019e8 <main+0x680>)
 80017c2:	f7ff fc77 	bl	80010b4 <LoRA_sendPacket>
 80017c6:	e0f4      	b.n	80019b2 <main+0x64a>
      }
    }
    else if(strcmp(communication_state,"RECEIVING STREAM") == 0)
 80017c8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80017cc:	4987      	ldr	r1, [pc, #540]	; (80019ec <main+0x684>)
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7fe fd9e 	bl	8000310 <strcmp>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d14a      	bne.n	8001870 <main+0x508>
    {
      if(recv_packet(recieved_packet, MAX_PAYLOAD_LENGHT))
 80017da:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80017de:	21fa      	movs	r1, #250	; 0xfa
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fd0d 	bl	8001200 <recv_packet>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d025      	beq.n	8001838 <main+0x4d0>
      {
        previousTime = HAL_GetTick();
 80017ec:	f002 f90c 	bl	8003a08 <HAL_GetTick>
 80017f0:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
        if(sscanf(recieved_packet, "$ %s", state) == 1)
 80017f4:	f607 022c 	addw	r2, r7, #2092	; 0x82c
 80017f8:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80017fc:	497c      	ldr	r1, [pc, #496]	; (80019f0 <main+0x688>)
 80017fe:	4618      	mov	r0, r3
 8001800:	f015 fc28 	bl	8017054 <siscanf>
 8001804:	4603      	mov	r3, r0
 8001806:	2b01      	cmp	r3, #1
 8001808:	d109      	bne.n	800181e <main+0x4b6>
        {
          strcpy(communication_state,"SENDING RELIABLE");
 800180a:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800180e:	4a79      	ldr	r2, [pc, #484]	; (80019f4 <main+0x68c>)
 8001810:	461c      	mov	r4, r3
 8001812:	4615      	mov	r5, r2
 8001814:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001816:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001818:	682b      	ldr	r3, [r5, #0]
 800181a:	7023      	strb	r3, [r4, #0]
 800181c:	e0c9      	b.n	80019b2 <main+0x64a>
        }
        else
        {
          CDC_Transmit_HS(recieved_packet, strlen(recieved_packet));
 800181e:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fd7e 	bl	8000324 <strlen>
 8001828:	4602      	mov	r2, r0
 800182a:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 800182e:	4611      	mov	r1, r2
 8001830:	4618      	mov	r0, r3
 8001832:	f014 ff9b 	bl	801676c <CDC_Transmit_HS>
 8001836:	e0bc      	b.n	80019b2 <main+0x64a>
        }
      }
      else if(HAL_GetTick()-previousTime > 1000)
 8001838:	f002 f8e6 	bl	8003a08 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	f8d7 3bf8 	ldr.w	r3, [r7, #3064]	; 0xbf8
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001848:	f240 80b3 	bls.w	80019b2 <main+0x64a>
      {
        previousTime = HAL_GetTick();
 800184c:	f002 f8dc 	bl	8003a08 <HAL_GetTick>
 8001850:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
        //give up SENDING
        sprintf(sendMessage, "! %d", packets_streamed);
 8001854:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8001858:	f8d7 2bb4 	ldr.w	r2, [r7, #2996]	; 0xbb4
 800185c:	4960      	ldr	r1, [pc, #384]	; (80019e0 <main+0x678>)
 800185e:	4618      	mov	r0, r3
 8001860:	f015 fbd8 	bl	8017014 <siprintf>
        LoRA_sendPacket(sendMessage);
 8001864:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff fc23 	bl	80010b4 <LoRA_sendPacket>
 800186e:	e0a0      	b.n	80019b2 <main+0x64a>
      }
    }
    else if(strcmp(communication_state,"SENDING STREAM") == 0)
 8001870:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001874:	495b      	ldr	r1, [pc, #364]	; (80019e4 <main+0x67c>)
 8001876:	4618      	mov	r0, r3
 8001878:	f7fe fd4a 	bl	8000310 <strcmp>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d126      	bne.n	80018d0 <main+0x568>
    {
      if(max_packet_count == 0)
 8001882:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001886:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d113      	bne.n	80018b8 <main+0x550>
      {
        strcpy(communication_state,"RECEIVING RELIABLE");
 8001890:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001894:	4a58      	ldr	r2, [pc, #352]	; (80019f8 <main+0x690>)
 8001896:	461c      	mov	r4, r3
 8001898:	4615      	mov	r5, r2
 800189a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800189c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800189e:	682b      	ldr	r3, [r5, #0]
 80018a0:	461a      	mov	r2, r3
 80018a2:	8022      	strh	r2, [r4, #0]
 80018a4:	3402      	adds	r4, #2
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	7023      	strb	r3, [r4, #0]
        have_recieved_anything = 0;
 80018aa:	2300      	movs	r3, #0
 80018ac:	f8c7 3bb0 	str.w	r3, [r7, #2992]	; 0xbb0
        LoRA_sendPacket("$");
 80018b0:	484d      	ldr	r0, [pc, #308]	; (80019e8 <main+0x680>)
 80018b2:	f7ff fbff 	bl	80010b4 <LoRA_sendPacket>
 80018b6:	e07c      	b.n	80019b2 <main+0x64a>
      }
      else
      {
        //send whatever
        max_packet_count--;
 80018b8:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80018bc:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	1e5a      	subs	r2, r3, #1
 80018c4:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80018c8:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	e070      	b.n	80019b2 <main+0x64a>
      }

    }
    else if(strcmp(communication_state,"SENDING RELIABLE") == 0)
 80018d0:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80018d4:	4947      	ldr	r1, [pc, #284]	; (80019f4 <main+0x68c>)
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fd1a 	bl	8000310 <strcmp>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d167      	bne.n	80019b2 <main+0x64a>
    {
    	sprintf(response_packet, "\nState of other board: %s", state);
 80018e2:	f607 022c 	addw	r2, r7, #2092	; 0x82c
 80018e6:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80018ea:	4944      	ldr	r1, [pc, #272]	; (80019fc <main+0x694>)
 80018ec:	4618      	mov	r0, r3
 80018ee:	f015 fb91 	bl	8017014 <siprintf>
	  	CDC_Transmit_HS(response_packet, strlen(response_packet));
 80018f2:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fd14 	bl	8000324 <strlen>
 80018fc:	4602      	mov	r2, r0
 80018fe:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8001902:	4611      	mov	r1, r2
 8001904:	4618      	mov	r0, r3
 8001906:	f014 ff31 	bl	801676c <CDC_Transmit_HS>

    	//get input
    	char input[usbBufferLen];
    	//usbReceiveHandle(input);

    	while(!usbReceiveHandle(input))
 800190a:	bf00      	nop
 800190c:	1d3b      	adds	r3, r7, #4
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff fd08 	bl	8001324 <usbReceiveHandle>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0f8      	beq.n	800190c <main+0x5a4>
    	{}

      reliable_send_packet(input);
 800191a:	1d3b      	adds	r3, r7, #4
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff fc9e 	bl	800125e <reliable_send_packet>

	  	char debug[usbBufferLen+10];
	  	sprintf(debug, "\nEntered: %s\n", input);
 8001922:	1d3a      	adds	r2, r7, #4
 8001924:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001928:	4935      	ldr	r1, [pc, #212]	; (8001a00 <main+0x698>)
 800192a:	4618      	mov	r0, r3
 800192c:	f015 fb72 	bl	8017014 <siprintf>
	  	CDC_Transmit_HS(debug, strlen(debug));
 8001930:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001934:	4618      	mov	r0, r3
 8001936:	f7fe fcf5 	bl	8000324 <strlen>
 800193a:	4602      	mov	r2, r0
 800193c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001940:	4611      	mov	r1, r2
 8001942:	4618      	mov	r0, r3
 8001944:	f014 ff12 	bl	801676c <CDC_Transmit_HS>

      if(strcmp(input,"FIRE")==0)
 8001948:	1d3b      	adds	r3, r7, #4
 800194a:	492e      	ldr	r1, [pc, #184]	; (8001a04 <main+0x69c>)
 800194c:	4618      	mov	r0, r3
 800194e:	f7fe fcdf 	bl	8000310 <strcmp>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d116      	bne.n	8001986 <main+0x61e>
      {
        strcpy(communication_state,"RECEIVING STREAM");
 8001958:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800195c:	4a23      	ldr	r2, [pc, #140]	; (80019ec <main+0x684>)
 800195e:	461c      	mov	r4, r3
 8001960:	4615      	mov	r5, r2
 8001962:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001964:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001966:	682b      	ldr	r3, [r5, #0]
 8001968:	7023      	strb	r3, [r4, #0]
        sprintf(sendMessage, "! %d", packets_streamed);
 800196a:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800196e:	f8d7 2bb4 	ldr.w	r2, [r7, #2996]	; 0xbb4
 8001972:	491b      	ldr	r1, [pc, #108]	; (80019e0 <main+0x678>)
 8001974:	4618      	mov	r0, r3
 8001976:	f015 fb4d 	bl	8017014 <siprintf>
        LoRA_sendPacket(sendMessage);
 800197a:	f507 7311 	add.w	r3, r7, #580	; 0x244
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff fb98 	bl	80010b4 <LoRA_sendPacket>
 8001984:	e015      	b.n	80019b2 <main+0x64a>
      }
      else
      {
        strcpy(communication_state,"RECEIVING RELIABLE");
 8001986:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800198a:	4a1b      	ldr	r2, [pc, #108]	; (80019f8 <main+0x690>)
 800198c:	461c      	mov	r4, r3
 800198e:	4615      	mov	r5, r2
 8001990:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001992:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001994:	682b      	ldr	r3, [r5, #0]
 8001996:	461a      	mov	r2, r3
 8001998:	8022      	strh	r2, [r4, #0]
 800199a:	3402      	adds	r4, #2
 800199c:	0c1b      	lsrs	r3, r3, #16
 800199e:	7023      	strb	r3, [r4, #0]
        have_recieved_anything = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	f8c7 3bb0 	str.w	r3, [r7, #2992]	; 0xbb0
        HAL_Delay(100);
 80019a6:	2064      	movs	r0, #100	; 0x64
 80019a8:	f002 f83a 	bl	8003a20 <HAL_Delay>
        LoRA_sendPacket("$");
 80019ac:	480e      	ldr	r0, [pc, #56]	; (80019e8 <main+0x680>)
 80019ae:	f7ff fb81 	bl	80010b4 <LoRA_sendPacket>
//			LED_Color_Data[i][0] = (uint32_t)MAX*triangle_space(color_offset+r_offset);
//			LED_Color_Data[i][1] = (uint32_t)MAX*triangle_space(color_offset+g_offset);
//			LED_Color_Data[i][2] = (uint32_t)MAX*triangle_space(color_offset+b_offset);
//		}

		float timeElapsed = ((float)(HAL_GetTick() - lastTime)) / 1000;
 80019b2:	f002 f829 	bl	8003a08 <HAL_GetTick>
 80019b6:	4602      	mov	r2, r0
 80019b8:	f8d7 3c0c 	ldr.w	r3, [r7, #3084]	; 0xc0c
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	ee07 3a90 	vmov	s15, r3
 80019c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019c6:	eddf 6a10 	vldr	s13, [pc, #64]	; 8001a08 <main+0x6a0>
 80019ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019ce:	f607 33ac 	addw	r3, r7, #2988	; 0xbac
 80019d2:	edc3 7a00 	vstr	s15, [r3]

		//float GyroX = LG2_Get_Gyro_X() - calOmegaX;
		//float GyroY = LG2_Get_Gyro_Y() - calOmegaY;
		//float GyroZ = LG2_Get_Gyro_Z() - calOmegaZ;

		lastTime = HAL_GetTick();
 80019d6:	f002 f817 	bl	8003a08 <HAL_GetTick>
 80019da:	f8c7 0c0c 	str.w	r0, [r7, #3084]	; 0xc0c
while (1) {
 80019de:	e64d      	b.n	800167c <main+0x314>
 80019e0:	08018378 	.word	0x08018378
 80019e4:	08018380 	.word	0x08018380
 80019e8:	08018390 	.word	0x08018390
 80019ec:	08018394 	.word	0x08018394
 80019f0:	0801835c 	.word	0x0801835c
 80019f4:	08018364 	.word	0x08018364
 80019f8:	08018348 	.word	0x08018348
 80019fc:	080183a8 	.word	0x080183a8
 8001a00:	080183c4 	.word	0x080183c4
 8001a04:	080183d4 	.word	0x080183d4
 8001a08:	447a0000 	.word	0x447a0000

08001a0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b09c      	sub	sp, #112	; 0x70
 8001a10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a16:	224c      	movs	r2, #76	; 0x4c
 8001a18:	2100      	movs	r1, #0
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f015 fb48 	bl	80170b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a20:	1d3b      	adds	r3, r7, #4
 8001a22:	2220      	movs	r2, #32
 8001a24:	2100      	movs	r1, #0
 8001a26:	4618      	mov	r0, r3
 8001a28:	f015 fb42 	bl	80170b0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001a2c:	2002      	movs	r0, #2
 8001a2e:	f007 febd 	bl	80097ac <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a32:	2300      	movs	r3, #0
 8001a34:	603b      	str	r3, [r7, #0]
 8001a36:	4b30      	ldr	r3, [pc, #192]	; (8001af8 <SystemClock_Config+0xec>)
 8001a38:	699b      	ldr	r3, [r3, #24]
 8001a3a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a3e:	4a2e      	ldr	r2, [pc, #184]	; (8001af8 <SystemClock_Config+0xec>)
 8001a40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a44:	6193      	str	r3, [r2, #24]
 8001a46:	4b2c      	ldr	r3, [pc, #176]	; (8001af8 <SystemClock_Config+0xec>)
 8001a48:	699b      	ldr	r3, [r3, #24]
 8001a4a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a4e:	603b      	str	r3, [r7, #0]
 8001a50:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001a52:	bf00      	nop
 8001a54:	4b28      	ldr	r3, [pc, #160]	; (8001af8 <SystemClock_Config+0xec>)
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a60:	d1f8      	bne.n	8001a54 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001a62:	2322      	movs	r3, #34	; 0x22
 8001a64:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001a66:	2301      	movs	r3, #1
 8001a68:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001a6a:	2340      	movs	r3, #64	; 0x40
 8001a6c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a72:	2302      	movs	r3, #2
 8001a74:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a76:	2300      	movs	r3, #0
 8001a78:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a7a:	2304      	movs	r3, #4
 8001a7c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8001a7e:	230c      	movs	r3, #12
 8001a80:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001a82:	2301      	movs	r3, #1
 8001a84:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 12;
 8001a86:	230c      	movs	r3, #12
 8001a88:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001a8e:	230c      	movs	r3, #12
 8001a90:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f007 fece 	bl	8009840 <HAL_RCC_OscConfig>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001aaa:	f000 ff1b 	bl	80028e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001aae:	233f      	movs	r3, #63	; 0x3f
 8001ab0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001aba:	2308      	movs	r3, #8
 8001abc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001abe:	2340      	movs	r3, #64	; 0x40
 8001ac0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001ac2:	2340      	movs	r3, #64	; 0x40
 8001ac4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001aca:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001acc:	2340      	movs	r3, #64	; 0x40
 8001ace:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001ad0:	1d3b      	adds	r3, r7, #4
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f008 fa8d 	bl	8009ff4 <HAL_RCC_ClockConfig>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8001ae0:	f000 ff00 	bl	80028e4 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8001ae4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001ae8:	2100      	movs	r1, #0
 8001aea:	2000      	movs	r0, #0
 8001aec:	f008 fc38 	bl	800a360 <HAL_RCC_MCOConfig>
}
 8001af0:	bf00      	nop
 8001af2:	3770      	adds	r7, #112	; 0x70
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	58024800 	.word	0x58024800

08001afc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b0ae      	sub	sp, #184	; 0xb8
 8001b00:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b02:	463b      	mov	r3, r7
 8001b04:	22b8      	movs	r2, #184	; 0xb8
 8001b06:	2100      	movs	r1, #0
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f015 fad1 	bl	80170b0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SPI3
 8001b0e:	f44f 2201 	mov.w	r2, #528384	; 0x81000
 8001b12:	f04f 0300 	mov.w	r3, #0
 8001b16:	e9c7 2300 	strd	r2, r3, [r7]
                              |RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_SPI1;
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001b1a:	2304      	movs	r3, #4
 8001b1c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8001b1e:	230c      	movs	r3, #12
 8001b20:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 8001b22:	2304      	movs	r3, #4
 8001b24:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001b26:	2302      	movs	r3, #2
 8001b28:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001b2e:	23c0      	movs	r3, #192	; 0xc0
 8001b30:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001b32:	2300      	movs	r3, #0
 8001b34:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001b3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b3e:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001b40:	2300      	movs	r3, #0
 8001b42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b46:	463b      	mov	r3, r7
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f008 fe49 	bl	800a7e0 <HAL_RCCEx_PeriphCLKConfig>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8001b54:	f000 fec6 	bl	80028e4 <Error_Handler>
  }
}
 8001b58:	bf00      	nop
 8001b5a:	37b8      	adds	r7, #184	; 0xb8
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b08c      	sub	sp, #48	; 0x30
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001b66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b72:	463b      	mov	r3, r7
 8001b74:	2224      	movs	r2, #36	; 0x24
 8001b76:	2100      	movs	r1, #0
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f015 fa99 	bl	80170b0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b7e:	4b31      	ldr	r3, [pc, #196]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001b80:	4a31      	ldr	r2, [pc, #196]	; (8001c48 <MX_ADC1_Init+0xe8>)
 8001b82:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8001b84:	4b2f      	ldr	r3, [pc, #188]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001b86:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 8001b8a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8001b8c:	4b2d      	ldr	r3, [pc, #180]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b92:	4b2c      	ldr	r3, [pc, #176]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b98:	4b2a      	ldr	r3, [pc, #168]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001b9a:	2204      	movs	r2, #4
 8001b9c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b9e:	4b29      	ldr	r3, [pc, #164]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ba4:	4b27      	ldr	r3, [pc, #156]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001baa:	4b26      	ldr	r3, [pc, #152]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001bac:	2201      	movs	r2, #1
 8001bae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bb0:	4b24      	ldr	r3, [pc, #144]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bb8:	4b22      	ldr	r3, [pc, #136]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001bbe:	4b21      	ldr	r3, [pc, #132]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001bc4:	4b1f      	ldr	r3, [pc, #124]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001bca:	4b1e      	ldr	r3, [pc, #120]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001bd0:	4b1c      	ldr	r3, [pc, #112]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8001bd6:	4b1b      	ldr	r3, [pc, #108]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bde:	4819      	ldr	r0, [pc, #100]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001be0:	f002 f99e 	bl	8003f20 <HAL_ADC_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001bea:	f000 fe7b 	bl	80028e4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001bf2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4812      	ldr	r0, [pc, #72]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001bfa:	f003 f9d9 	bl	8004fb0 <HAL_ADCEx_MultiModeConfigChannel>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8001c04:	f000 fe6e 	bl	80028e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001c08:	4b10      	ldr	r3, [pc, #64]	; (8001c4c <MX_ADC1_Init+0xec>)
 8001c0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c0c:	2306      	movs	r3, #6
 8001c0e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8001c10:	2303      	movs	r3, #3
 8001c12:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001c14:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001c18:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001c1a:	2304      	movs	r3, #4
 8001c1c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001c22:	2300      	movs	r3, #0
 8001c24:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c28:	463b      	mov	r3, r7
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4805      	ldr	r0, [pc, #20]	; (8001c44 <MX_ADC1_Init+0xe4>)
 8001c2e:	f002 fb7f 	bl	8004330 <HAL_ADC_ConfigChannel>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8001c38:	f000 fe54 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c3c:	bf00      	nop
 8001c3e:	3730      	adds	r7, #48	; 0x30
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	24000bf8 	.word	0x24000bf8
 8001c48:	40022000 	.word	0x40022000
 8001c4c:	2a000400 	.word	0x2a000400

08001c50 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08a      	sub	sp, #40	; 0x28
 8001c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c56:	1d3b      	adds	r3, r7, #4
 8001c58:	2224      	movs	r2, #36	; 0x24
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f015 fa27 	bl	80170b0 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001c62:	4b2f      	ldr	r3, [pc, #188]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001c64:	4a2f      	ldr	r2, [pc, #188]	; (8001d24 <MX_ADC3_Init+0xd4>)
 8001c66:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8001c68:	4b2d      	ldr	r3, [pc, #180]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001c6a:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 8001c6e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001c70:	4b2b      	ldr	r3, [pc, #172]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001c72:	2208      	movs	r2, #8
 8001c74:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8001c76:	4b2a      	ldr	r3, [pc, #168]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c7c:	4b28      	ldr	r3, [pc, #160]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c82:	4b27      	ldr	r3, [pc, #156]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001c84:	2204      	movs	r2, #4
 8001c86:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001c88:	4b25      	ldr	r3, [pc, #148]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001c8e:	4b24      	ldr	r3, [pc, #144]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 8001c94:	4b22      	ldr	r3, [pc, #136]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001c96:	2201      	movs	r2, #1
 8001c98:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001c9a:	4b21      	ldr	r3, [pc, #132]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ca2:	4b1f      	ldr	r3, [pc, #124]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ca8:	4b1d      	ldr	r3, [pc, #116]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001cae:	4b1c      	ldr	r3, [pc, #112]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8001cb6:	4b1a      	ldr	r3, [pc, #104]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001cbc:	4b18      	ldr	r3, [pc, #96]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001cc2:	4b17      	ldr	r3, [pc, #92]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001cc8:	4b15      	ldr	r3, [pc, #84]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	641a      	str	r2, [r3, #64]	; 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 8001cce:	4b14      	ldr	r3, [pc, #80]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001cd6:	4812      	ldr	r0, [pc, #72]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001cd8:	f002 f922 	bl	8003f20 <HAL_ADC_Init>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 8001ce2:	f000 fdff 	bl	80028e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001ce6:	4b10      	ldr	r3, [pc, #64]	; (8001d28 <MX_ADC3_Init+0xd8>)
 8001ce8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cea:	2306      	movs	r3, #6
 8001cec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001cf2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001cf6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001cf8:	2304      	movs	r3, #4
 8001cfa:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 8001d00:	2300      	movs	r3, #0
 8001d02:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d04:	1d3b      	adds	r3, r7, #4
 8001d06:	4619      	mov	r1, r3
 8001d08:	4805      	ldr	r0, [pc, #20]	; (8001d20 <MX_ADC3_Init+0xd0>)
 8001d0a:	f002 fb11 	bl	8004330 <HAL_ADC_ConfigChannel>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_ADC3_Init+0xc8>
  {
    Error_Handler();
 8001d14:	f000 fde6 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001d18:	bf00      	nop
 8001d1a:	3728      	adds	r7, #40	; 0x28
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	24000c68 	.word	0x24000c68
 8001d24:	58026000 	.word	0x58026000
 8001d28:	04300002 	.word	0x04300002

08001d2c <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8001d30:	4b2e      	ldr	r3, [pc, #184]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d32:	4a2f      	ldr	r2, [pc, #188]	; (8001df0 <MX_FDCAN3_Init+0xc4>)
 8001d34:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001d36:	4b2d      	ldr	r3, [pc, #180]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8001d3c:	4b2b      	ldr	r3, [pc, #172]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8001d42:	4b2a      	ldr	r3, [pc, #168]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8001d48:	4b28      	ldr	r3, [pc, #160]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8001d4e:	4b27      	ldr	r3, [pc, #156]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 16;
 8001d54:	4b25      	ldr	r3, [pc, #148]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d56:	2210      	movs	r2, #16
 8001d58:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 8001d5a:	4b24      	ldr	r3, [pc, #144]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 2;
 8001d60:	4b22      	ldr	r3, [pc, #136]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d62:	2202      	movs	r2, #2
 8001d64:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 2;
 8001d66:	4b21      	ldr	r3, [pc, #132]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d68:	2202      	movs	r2, #2
 8001d6a:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 8001d6c:	4b1f      	ldr	r3, [pc, #124]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d6e:	2201      	movs	r2, #1
 8001d70:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 8001d72:	4b1e      	ldr	r3, [pc, #120]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d74:	2201      	movs	r2, #1
 8001d76:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 8001d78:	4b1c      	ldr	r3, [pc, #112]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 8001d7e:	4b1b      	ldr	r3, [pc, #108]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan3.Init.MessageRAMOffset = 0;
 8001d84:	4b19      	ldr	r3, [pc, #100]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan3.Init.StdFiltersNbr = 0;
 8001d8a:	4b18      	ldr	r3, [pc, #96]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan3.Init.ExtFiltersNbr = 0;
 8001d90:	4b16      	ldr	r3, [pc, #88]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 0;
 8001d96:	4b15      	ldr	r3, [pc, #84]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001d9c:	4b13      	ldr	r3, [pc, #76]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001d9e:	2204      	movs	r2, #4
 8001da0:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 0;
 8001da2:	4b12      	ldr	r3, [pc, #72]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001da8:	4b10      	ldr	r3, [pc, #64]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001daa:	2204      	movs	r2, #4
 8001dac:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan3.Init.RxBuffersNbr = 0;
 8001dae:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001db4:	4b0d      	ldr	r3, [pc, #52]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001db6:	2204      	movs	r2, #4
 8001db8:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan3.Init.TxEventsNbr = 0;
 8001dba:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan3.Init.TxBuffersNbr = 0;
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 0;
 8001dc6:	4b09      	ldr	r3, [pc, #36]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001dcc:	4b07      	ldr	r3, [pc, #28]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001dd2:	4b06      	ldr	r3, [pc, #24]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8001dd8:	4804      	ldr	r0, [pc, #16]	; (8001dec <MX_FDCAN3_Init+0xc0>)
 8001dda:	f005 fbaf 	bl	800753c <HAL_FDCAN_Init>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <MX_FDCAN3_Init+0xbc>
  {
    Error_Handler();
 8001de4:	f000 fd7e 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8001de8:	bf00      	nop
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	24000dc8 	.word	0x24000dc8
 8001df0:	4000d400 	.word	0x4000d400

08001df4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001df8:	4b1b      	ldr	r3, [pc, #108]	; (8001e68 <MX_I2C2_Init+0x74>)
 8001dfa:	4a1c      	ldr	r2, [pc, #112]	; (8001e6c <MX_I2C2_Init+0x78>)
 8001dfc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 8001dfe:	4b1a      	ldr	r3, [pc, #104]	; (8001e68 <MX_I2C2_Init+0x74>)
 8001e00:	4a1b      	ldr	r2, [pc, #108]	; (8001e70 <MX_I2C2_Init+0x7c>)
 8001e02:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001e04:	4b18      	ldr	r3, [pc, #96]	; (8001e68 <MX_I2C2_Init+0x74>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e0a:	4b17      	ldr	r3, [pc, #92]	; (8001e68 <MX_I2C2_Init+0x74>)
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e10:	4b15      	ldr	r3, [pc, #84]	; (8001e68 <MX_I2C2_Init+0x74>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001e16:	4b14      	ldr	r3, [pc, #80]	; (8001e68 <MX_I2C2_Init+0x74>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001e1c:	4b12      	ldr	r3, [pc, #72]	; (8001e68 <MX_I2C2_Init+0x74>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e22:	4b11      	ldr	r3, [pc, #68]	; (8001e68 <MX_I2C2_Init+0x74>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e28:	4b0f      	ldr	r3, [pc, #60]	; (8001e68 <MX_I2C2_Init+0x74>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001e2e:	480e      	ldr	r0, [pc, #56]	; (8001e68 <MX_I2C2_Init+0x74>)
 8001e30:	f006 f8c2 	bl	8007fb8 <HAL_I2C_Init>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001e3a:	f000 fd53 	bl	80028e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e3e:	2100      	movs	r1, #0
 8001e40:	4809      	ldr	r0, [pc, #36]	; (8001e68 <MX_I2C2_Init+0x74>)
 8001e42:	f006 f963 	bl	800810c <HAL_I2CEx_ConfigAnalogFilter>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001e4c:	f000 fd4a 	bl	80028e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001e50:	2100      	movs	r1, #0
 8001e52:	4805      	ldr	r0, [pc, #20]	; (8001e68 <MX_I2C2_Init+0x74>)
 8001e54:	f006 f9a5 	bl	80081a2 <HAL_I2CEx_ConfigDigitalFilter>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001e5e:	f000 fd41 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	24000e68 	.word	0x24000e68
 8001e6c:	40005800 	.word	0x40005800
 8001e70:	20303e5d 	.word	0x20303e5d

08001e74 <MX_SDMMC2_SD_Init>:
  * @brief SDMMC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC2_SD_Init(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC2_Init 0 */

  /* USER CODE BEGIN SDMMC2_Init 1 */

  /* USER CODE END SDMMC2_Init 1 */
  hsd2.Instance = SDMMC2;
 8001e78:	4b0b      	ldr	r3, [pc, #44]	; (8001ea8 <MX_SDMMC2_SD_Init+0x34>)
 8001e7a:	4a0c      	ldr	r2, [pc, #48]	; (8001eac <MX_SDMMC2_SD_Init+0x38>)
 8001e7c:	601a      	str	r2, [r3, #0]
  hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001e7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ea8 <MX_SDMMC2_SD_Init+0x34>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	605a      	str	r2, [r3, #4]
  hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001e84:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <MX_SDMMC2_SD_Init+0x34>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	609a      	str	r2, [r3, #8]
  hsd2.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8001e8a:	4b07      	ldr	r3, [pc, #28]	; (8001ea8 <MX_SDMMC2_SD_Init+0x34>)
 8001e8c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e90:	60da      	str	r2, [r3, #12]
  hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001e92:	4b05      	ldr	r3, [pc, #20]	; (8001ea8 <MX_SDMMC2_SD_Init+0x34>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	611a      	str	r2, [r3, #16]
  hsd2.Init.ClockDiv = 0;
 8001e98:	4b03      	ldr	r3, [pc, #12]	; (8001ea8 <MX_SDMMC2_SD_Init+0x34>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC2_Init 2 */

  /* USER CODE END SDMMC2_Init 2 */

}
 8001e9e:	bf00      	nop
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr
 8001ea8:	24000ebc 	.word	0x24000ebc
 8001eac:	48022400 	.word	0x48022400

08001eb0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001eb4:	4b27      	ldr	r3, [pc, #156]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001eb6:	4a28      	ldr	r2, [pc, #160]	; (8001f58 <MX_SPI1_Init+0xa8>)
 8001eb8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001eba:	4b26      	ldr	r3, [pc, #152]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001ebc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001ec0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ec2:	4b24      	ldr	r3, [pc, #144]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ec8:	4b22      	ldr	r3, [pc, #136]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001eca:	2207      	movs	r2, #7
 8001ecc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ece:	4b21      	ldr	r3, [pc, #132]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ed4:	4b1f      	ldr	r3, [pc, #124]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001eda:	4b1e      	ldr	r3, [pc, #120]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001edc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001ee0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001ee2:	4b1c      	ldr	r3, [pc, #112]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001ee4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001ee8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001eea:	4b1a      	ldr	r3, [pc, #104]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ef0:	4b18      	ldr	r3, [pc, #96]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ef6:	4b17      	ldr	r3, [pc, #92]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001efc:	4b15      	ldr	r3, [pc, #84]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001f02:	4b14      	ldr	r3, [pc, #80]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001f04:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f08:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001f0a:	4b12      	ldr	r3, [pc, #72]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001f10:	4b10      	ldr	r3, [pc, #64]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f16:	4b0f      	ldr	r3, [pc, #60]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f1c:	4b0d      	ldr	r3, [pc, #52]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001f22:	4b0c      	ldr	r3, [pc, #48]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001f28:	4b0a      	ldr	r3, [pc, #40]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001f2e:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001f34:	4b07      	ldr	r3, [pc, #28]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001f3a:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f40:	4804      	ldr	r0, [pc, #16]	; (8001f54 <MX_SPI1_Init+0xa4>)
 8001f42:	f00c fc97 	bl	800e874 <HAL_SPI_Init>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8001f4c:	f000 fcca 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	24000f38 	.word	0x24000f38
 8001f58:	40013000 	.word	0x40013000

08001f5c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001f60:	4b27      	ldr	r3, [pc, #156]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001f62:	4a28      	ldr	r2, [pc, #160]	; (8002004 <MX_SPI2_Init+0xa8>)
 8001f64:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001f66:	4b26      	ldr	r3, [pc, #152]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001f68:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001f6c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001f6e:	4b24      	ldr	r3, [pc, #144]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f74:	4b22      	ldr	r3, [pc, #136]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001f76:	2207      	movs	r2, #7
 8001f78:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f7a:	4b21      	ldr	r3, [pc, #132]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f80:	4b1f      	ldr	r3, [pc, #124]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001f86:	4b1e      	ldr	r3, [pc, #120]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001f88:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001f8c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001f8e:	4b1c      	ldr	r3, [pc, #112]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001f90:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001f94:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f96:	4b1a      	ldr	r3, [pc, #104]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f9c:	4b18      	ldr	r3, [pc, #96]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fa2:	4b17      	ldr	r3, [pc, #92]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001fa8:	4b15      	ldr	r3, [pc, #84]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001fae:	4b14      	ldr	r3, [pc, #80]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001fb0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fb4:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001fb6:	4b12      	ldr	r3, [pc, #72]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001fbc:	4b10      	ldr	r3, [pc, #64]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001fc2:	4b0f      	ldr	r3, [pc, #60]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001fc8:	4b0d      	ldr	r3, [pc, #52]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001fce:	4b0c      	ldr	r3, [pc, #48]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001fd4:	4b0a      	ldr	r3, [pc, #40]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001fda:	4b09      	ldr	r3, [pc, #36]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001fe0:	4b07      	ldr	r3, [pc, #28]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001fe6:	4b06      	ldr	r3, [pc, #24]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001fec:	4804      	ldr	r0, [pc, #16]	; (8002000 <MX_SPI2_Init+0xa4>)
 8001fee:	f00c fc41 	bl	800e874 <HAL_SPI_Init>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8001ff8:	f000 fc74 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	24000fc0 	.word	0x24000fc0
 8002004:	40003800 	.word	0x40003800

08002008 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800200c:	4b27      	ldr	r3, [pc, #156]	; (80020ac <MX_SPI3_Init+0xa4>)
 800200e:	4a28      	ldr	r2, [pc, #160]	; (80020b0 <MX_SPI3_Init+0xa8>)
 8002010:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002012:	4b26      	ldr	r3, [pc, #152]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002014:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002018:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800201a:	4b24      	ldr	r3, [pc, #144]	; (80020ac <MX_SPI3_Init+0xa4>)
 800201c:	2200      	movs	r2, #0
 800201e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002020:	4b22      	ldr	r3, [pc, #136]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002022:	2207      	movs	r2, #7
 8002024:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002026:	4b21      	ldr	r3, [pc, #132]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002028:	2200      	movs	r2, #0
 800202a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800202c:	4b1f      	ldr	r3, [pc, #124]	; (80020ac <MX_SPI3_Init+0xa4>)
 800202e:	2200      	movs	r2, #0
 8002030:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002032:	4b1e      	ldr	r3, [pc, #120]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002034:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002038:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800203a:	4b1c      	ldr	r3, [pc, #112]	; (80020ac <MX_SPI3_Init+0xa4>)
 800203c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002040:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002042:	4b1a      	ldr	r3, [pc, #104]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002044:	2200      	movs	r2, #0
 8002046:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002048:	4b18      	ldr	r3, [pc, #96]	; (80020ac <MX_SPI3_Init+0xa4>)
 800204a:	2200      	movs	r2, #0
 800204c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800204e:	4b17      	ldr	r3, [pc, #92]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002050:	2200      	movs	r2, #0
 8002052:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8002054:	4b15      	ldr	r3, [pc, #84]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002056:	2200      	movs	r2, #0
 8002058:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800205a:	4b14      	ldr	r3, [pc, #80]	; (80020ac <MX_SPI3_Init+0xa4>)
 800205c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002060:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002062:	4b12      	ldr	r3, [pc, #72]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002064:	2200      	movs	r2, #0
 8002066:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002068:	4b10      	ldr	r3, [pc, #64]	; (80020ac <MX_SPI3_Init+0xa4>)
 800206a:	2200      	movs	r2, #0
 800206c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800206e:	4b0f      	ldr	r3, [pc, #60]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002070:	2200      	movs	r2, #0
 8002072:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002074:	4b0d      	ldr	r3, [pc, #52]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002076:	2200      	movs	r2, #0
 8002078:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800207a:	4b0c      	ldr	r3, [pc, #48]	; (80020ac <MX_SPI3_Init+0xa4>)
 800207c:	2200      	movs	r2, #0
 800207e:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002080:	4b0a      	ldr	r3, [pc, #40]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002082:	2200      	movs	r2, #0
 8002084:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002086:	4b09      	ldr	r3, [pc, #36]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002088:	2200      	movs	r2, #0
 800208a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800208c:	4b07      	ldr	r3, [pc, #28]	; (80020ac <MX_SPI3_Init+0xa4>)
 800208e:	2200      	movs	r2, #0
 8002090:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002092:	4b06      	ldr	r3, [pc, #24]	; (80020ac <MX_SPI3_Init+0xa4>)
 8002094:	2200      	movs	r2, #0
 8002096:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002098:	4804      	ldr	r0, [pc, #16]	; (80020ac <MX_SPI3_Init+0xa4>)
 800209a:	f00c fbeb 	bl	800e874 <HAL_SPI_Init>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 80020a4:	f000 fc1e 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80020a8:	bf00      	nop
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	24001048 	.word	0x24001048
 80020b0:	40003c00 	.word	0x40003c00

080020b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	; 0x28
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ba:	f107 031c 	add.w	r3, r7, #28
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	605a      	str	r2, [r3, #4]
 80020c4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020c6:	463b      	mov	r3, r7
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	609a      	str	r2, [r3, #8]
 80020d0:	60da      	str	r2, [r3, #12]
 80020d2:	611a      	str	r2, [r3, #16]
 80020d4:	615a      	str	r2, [r3, #20]
 80020d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020d8:	4b21      	ldr	r3, [pc, #132]	; (8002160 <MX_TIM2_Init+0xac>)
 80020da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020e0:	4b1f      	ldr	r3, [pc, #124]	; (8002160 <MX_TIM2_Init+0xac>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020e6:	4b1e      	ldr	r3, [pc, #120]	; (8002160 <MX_TIM2_Init+0xac>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 90;
 80020ec:	4b1c      	ldr	r3, [pc, #112]	; (8002160 <MX_TIM2_Init+0xac>)
 80020ee:	225a      	movs	r2, #90	; 0x5a
 80020f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020f2:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <MX_TIM2_Init+0xac>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020f8:	4b19      	ldr	r3, [pc, #100]	; (8002160 <MX_TIM2_Init+0xac>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020fe:	4818      	ldr	r0, [pc, #96]	; (8002160 <MX_TIM2_Init+0xac>)
 8002100:	f00d f9a8 	bl	800f454 <HAL_TIM_PWM_Init>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800210a:	f000 fbeb 	bl	80028e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800210e:	2300      	movs	r3, #0
 8002110:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002112:	2300      	movs	r3, #0
 8002114:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002116:	f107 031c 	add.w	r3, r7, #28
 800211a:	4619      	mov	r1, r3
 800211c:	4810      	ldr	r0, [pc, #64]	; (8002160 <MX_TIM2_Init+0xac>)
 800211e:	f00e fc2f 	bl	8010980 <HAL_TIMEx_MasterConfigSynchronization>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002128:	f000 fbdc 	bl	80028e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800212c:	2360      	movs	r3, #96	; 0x60
 800212e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002130:	2300      	movs	r3, #0
 8002132:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002134:	2300      	movs	r3, #0
 8002136:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002138:	2300      	movs	r3, #0
 800213a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800213c:	463b      	mov	r3, r7
 800213e:	2208      	movs	r2, #8
 8002140:	4619      	mov	r1, r3
 8002142:	4807      	ldr	r0, [pc, #28]	; (8002160 <MX_TIM2_Init+0xac>)
 8002144:	f00d fe4e 	bl	800fde4 <HAL_TIM_PWM_ConfigChannel>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800214e:	f000 fbc9 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002152:	4803      	ldr	r0, [pc, #12]	; (8002160 <MX_TIM2_Init+0xac>)
 8002154:	f001 f8e4 	bl	8003320 <HAL_TIM_MspPostInit>

}
 8002158:	bf00      	nop
 800215a:	3728      	adds	r7, #40	; 0x28
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	240010d0 	.word	0x240010d0

08002164 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b08a      	sub	sp, #40	; 0x28
 8002168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800216a:	f107 031c 	add.w	r3, r7, #28
 800216e:	2200      	movs	r2, #0
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	605a      	str	r2, [r3, #4]
 8002174:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002176:	463b      	mov	r3, r7
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
 8002184:	615a      	str	r2, [r3, #20]
 8002186:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002188:	4b26      	ldr	r3, [pc, #152]	; (8002224 <MX_TIM3_Init+0xc0>)
 800218a:	4a27      	ldr	r2, [pc, #156]	; (8002228 <MX_TIM3_Init+0xc4>)
 800218c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800218e:	4b25      	ldr	r3, [pc, #148]	; (8002224 <MX_TIM3_Init+0xc0>)
 8002190:	2200      	movs	r2, #0
 8002192:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002194:	4b23      	ldr	r3, [pc, #140]	; (8002224 <MX_TIM3_Init+0xc0>)
 8002196:	2200      	movs	r2, #0
 8002198:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 90;
 800219a:	4b22      	ldr	r3, [pc, #136]	; (8002224 <MX_TIM3_Init+0xc0>)
 800219c:	225a      	movs	r2, #90	; 0x5a
 800219e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021a0:	4b20      	ldr	r3, [pc, #128]	; (8002224 <MX_TIM3_Init+0xc0>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021a6:	4b1f      	ldr	r3, [pc, #124]	; (8002224 <MX_TIM3_Init+0xc0>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80021ac:	481d      	ldr	r0, [pc, #116]	; (8002224 <MX_TIM3_Init+0xc0>)
 80021ae:	f00d f951 	bl	800f454 <HAL_TIM_PWM_Init>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80021b8:	f000 fb94 	bl	80028e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021bc:	2300      	movs	r3, #0
 80021be:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021c0:	2300      	movs	r3, #0
 80021c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021c4:	f107 031c 	add.w	r3, r7, #28
 80021c8:	4619      	mov	r1, r3
 80021ca:	4816      	ldr	r0, [pc, #88]	; (8002224 <MX_TIM3_Init+0xc0>)
 80021cc:	f00e fbd8 	bl	8010980 <HAL_TIMEx_MasterConfigSynchronization>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80021d6:	f000 fb85 	bl	80028e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021da:	2360      	movs	r3, #96	; 0x60
 80021dc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80021de:	2300      	movs	r3, #0
 80021e0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021e2:	2300      	movs	r3, #0
 80021e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021e6:	2300      	movs	r3, #0
 80021e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021ea:	463b      	mov	r3, r7
 80021ec:	2200      	movs	r2, #0
 80021ee:	4619      	mov	r1, r3
 80021f0:	480c      	ldr	r0, [pc, #48]	; (8002224 <MX_TIM3_Init+0xc0>)
 80021f2:	f00d fdf7 	bl	800fde4 <HAL_TIM_PWM_ConfigChannel>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80021fc:	f000 fb72 	bl	80028e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002200:	463b      	mov	r3, r7
 8002202:	2204      	movs	r2, #4
 8002204:	4619      	mov	r1, r3
 8002206:	4807      	ldr	r0, [pc, #28]	; (8002224 <MX_TIM3_Init+0xc0>)
 8002208:	f00d fdec 	bl	800fde4 <HAL_TIM_PWM_ConfigChannel>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002212:	f000 fb67 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002216:	4803      	ldr	r0, [pc, #12]	; (8002224 <MX_TIM3_Init+0xc0>)
 8002218:	f001 f882 	bl	8003320 <HAL_TIM_MspPostInit>

}
 800221c:	bf00      	nop
 800221e:	3728      	adds	r7, #40	; 0x28
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	2400111c 	.word	0x2400111c
 8002228:	40000400 	.word	0x40000400

0800222c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08a      	sub	sp, #40	; 0x28
 8002230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002232:	f107 031c 	add.w	r3, r7, #28
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800223e:	463b      	mov	r3, r7
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	605a      	str	r2, [r3, #4]
 8002246:	609a      	str	r2, [r3, #8]
 8002248:	60da      	str	r2, [r3, #12]
 800224a:	611a      	str	r2, [r3, #16]
 800224c:	615a      	str	r2, [r3, #20]
 800224e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002250:	4b32      	ldr	r3, [pc, #200]	; (800231c <MX_TIM4_Init+0xf0>)
 8002252:	4a33      	ldr	r2, [pc, #204]	; (8002320 <MX_TIM4_Init+0xf4>)
 8002254:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 28;
 8002256:	4b31      	ldr	r3, [pc, #196]	; (800231c <MX_TIM4_Init+0xf0>)
 8002258:	221c      	movs	r2, #28
 800225a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800225c:	4b2f      	ldr	r3, [pc, #188]	; (800231c <MX_TIM4_Init+0xf0>)
 800225e:	2200      	movs	r2, #0
 8002260:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8002262:	4b2e      	ldr	r3, [pc, #184]	; (800231c <MX_TIM4_Init+0xf0>)
 8002264:	f242 720f 	movw	r2, #9999	; 0x270f
 8002268:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800226a:	4b2c      	ldr	r3, [pc, #176]	; (800231c <MX_TIM4_Init+0xf0>)
 800226c:	2200      	movs	r2, #0
 800226e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002270:	4b2a      	ldr	r3, [pc, #168]	; (800231c <MX_TIM4_Init+0xf0>)
 8002272:	2200      	movs	r2, #0
 8002274:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002276:	4829      	ldr	r0, [pc, #164]	; (800231c <MX_TIM4_Init+0xf0>)
 8002278:	f00d f8ec 	bl	800f454 <HAL_TIM_PWM_Init>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8002282:	f000 fb2f 	bl	80028e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002286:	2300      	movs	r3, #0
 8002288:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800228a:	2300      	movs	r3, #0
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800228e:	f107 031c 	add.w	r3, r7, #28
 8002292:	4619      	mov	r1, r3
 8002294:	4821      	ldr	r0, [pc, #132]	; (800231c <MX_TIM4_Init+0xf0>)
 8002296:	f00e fb73 	bl	8010980 <HAL_TIMEx_MasterConfigSynchronization>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80022a0:	f000 fb20 	bl	80028e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022a4:	2360      	movs	r3, #96	; 0x60
 80022a6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022b0:	2300      	movs	r3, #0
 80022b2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022b4:	463b      	mov	r3, r7
 80022b6:	2200      	movs	r2, #0
 80022b8:	4619      	mov	r1, r3
 80022ba:	4818      	ldr	r0, [pc, #96]	; (800231c <MX_TIM4_Init+0xf0>)
 80022bc:	f00d fd92 	bl	800fde4 <HAL_TIM_PWM_ConfigChannel>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80022c6:	f000 fb0d 	bl	80028e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022ca:	463b      	mov	r3, r7
 80022cc:	2204      	movs	r2, #4
 80022ce:	4619      	mov	r1, r3
 80022d0:	4812      	ldr	r0, [pc, #72]	; (800231c <MX_TIM4_Init+0xf0>)
 80022d2:	f00d fd87 	bl	800fde4 <HAL_TIM_PWM_ConfigChannel>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80022dc:	f000 fb02 	bl	80028e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022e0:	463b      	mov	r3, r7
 80022e2:	2208      	movs	r2, #8
 80022e4:	4619      	mov	r1, r3
 80022e6:	480d      	ldr	r0, [pc, #52]	; (800231c <MX_TIM4_Init+0xf0>)
 80022e8:	f00d fd7c 	bl	800fde4 <HAL_TIM_PWM_ConfigChannel>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 80022f2:	f000 faf7 	bl	80028e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80022f6:	463b      	mov	r3, r7
 80022f8:	220c      	movs	r2, #12
 80022fa:	4619      	mov	r1, r3
 80022fc:	4807      	ldr	r0, [pc, #28]	; (800231c <MX_TIM4_Init+0xf0>)
 80022fe:	f00d fd71 	bl	800fde4 <HAL_TIM_PWM_ConfigChannel>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 8002308:	f000 faec 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800230c:	4803      	ldr	r0, [pc, #12]	; (800231c <MX_TIM4_Init+0xf0>)
 800230e:	f001 f807 	bl	8003320 <HAL_TIM_MspPostInit>

}
 8002312:	bf00      	nop
 8002314:	3728      	adds	r7, #40	; 0x28
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	24001168 	.word	0x24001168
 8002320:	40000800 	.word	0x40000800

08002324 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b08a      	sub	sp, #40	; 0x28
 8002328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800232a:	f107 031c 	add.w	r3, r7, #28
 800232e:	2200      	movs	r2, #0
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	605a      	str	r2, [r3, #4]
 8002334:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002336:	463b      	mov	r3, r7
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	605a      	str	r2, [r3, #4]
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	60da      	str	r2, [r3, #12]
 8002342:	611a      	str	r2, [r3, #16]
 8002344:	615a      	str	r2, [r3, #20]
 8002346:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002348:	4b21      	ldr	r3, [pc, #132]	; (80023d0 <MX_TIM5_Init+0xac>)
 800234a:	4a22      	ldr	r2, [pc, #136]	; (80023d4 <MX_TIM5_Init+0xb0>)
 800234c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800234e:	4b20      	ldr	r3, [pc, #128]	; (80023d0 <MX_TIM5_Init+0xac>)
 8002350:	2200      	movs	r2, #0
 8002352:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002354:	4b1e      	ldr	r3, [pc, #120]	; (80023d0 <MX_TIM5_Init+0xac>)
 8002356:	2200      	movs	r2, #0
 8002358:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 90;
 800235a:	4b1d      	ldr	r3, [pc, #116]	; (80023d0 <MX_TIM5_Init+0xac>)
 800235c:	225a      	movs	r2, #90	; 0x5a
 800235e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002360:	4b1b      	ldr	r3, [pc, #108]	; (80023d0 <MX_TIM5_Init+0xac>)
 8002362:	2200      	movs	r2, #0
 8002364:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002366:	4b1a      	ldr	r3, [pc, #104]	; (80023d0 <MX_TIM5_Init+0xac>)
 8002368:	2200      	movs	r2, #0
 800236a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800236c:	4818      	ldr	r0, [pc, #96]	; (80023d0 <MX_TIM5_Init+0xac>)
 800236e:	f00d f871 	bl	800f454 <HAL_TIM_PWM_Init>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8002378:	f000 fab4 	bl	80028e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800237c:	2300      	movs	r3, #0
 800237e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002380:	2300      	movs	r3, #0
 8002382:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002384:	f107 031c 	add.w	r3, r7, #28
 8002388:	4619      	mov	r1, r3
 800238a:	4811      	ldr	r0, [pc, #68]	; (80023d0 <MX_TIM5_Init+0xac>)
 800238c:	f00e faf8 	bl	8010980 <HAL_TIMEx_MasterConfigSynchronization>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8002396:	f000 faa5 	bl	80028e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800239a:	2360      	movs	r3, #96	; 0x60
 800239c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800239e:	2300      	movs	r3, #0
 80023a0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023a2:	2300      	movs	r3, #0
 80023a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023a6:	2300      	movs	r3, #0
 80023a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023aa:	463b      	mov	r3, r7
 80023ac:	220c      	movs	r2, #12
 80023ae:	4619      	mov	r1, r3
 80023b0:	4807      	ldr	r0, [pc, #28]	; (80023d0 <MX_TIM5_Init+0xac>)
 80023b2:	f00d fd17 	bl	800fde4 <HAL_TIM_PWM_ConfigChannel>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 80023bc:	f000 fa92 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80023c0:	4803      	ldr	r0, [pc, #12]	; (80023d0 <MX_TIM5_Init+0xac>)
 80023c2:	f000 ffad 	bl	8003320 <HAL_TIM_MspPostInit>

}
 80023c6:	bf00      	nop
 80023c8:	3728      	adds	r7, #40	; 0x28
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	240011b4 	.word	0x240011b4
 80023d4:	40000c00 	.word	0x40000c00

080023d8 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80023dc:	4b0e      	ldr	r3, [pc, #56]	; (8002418 <MX_TIM13_Init+0x40>)
 80023de:	4a0f      	ldr	r2, [pc, #60]	; (800241c <MX_TIM13_Init+0x44>)
 80023e0:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 95;
 80023e2:	4b0d      	ldr	r3, [pc, #52]	; (8002418 <MX_TIM13_Init+0x40>)
 80023e4:	225f      	movs	r2, #95	; 0x5f
 80023e6:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023e8:	4b0b      	ldr	r3, [pc, #44]	; (8002418 <MX_TIM13_Init+0x40>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 80023ee:	4b0a      	ldr	r3, [pc, #40]	; (8002418 <MX_TIM13_Init+0x40>)
 80023f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023f4:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023f6:	4b08      	ldr	r3, [pc, #32]	; (8002418 <MX_TIM13_Init+0x40>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023fc:	4b06      	ldr	r3, [pc, #24]	; (8002418 <MX_TIM13_Init+0x40>)
 80023fe:	2200      	movs	r2, #0
 8002400:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002402:	4805      	ldr	r0, [pc, #20]	; (8002418 <MX_TIM13_Init+0x40>)
 8002404:	f00c ffcf 	bl	800f3a6 <HAL_TIM_Base_Init>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 800240e:	f000 fa69 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	24001200 	.word	0x24001200
 800241c:	40001c00 	.word	0x40001c00

08002420 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002424:	4b22      	ldr	r3, [pc, #136]	; (80024b0 <MX_UART4_Init+0x90>)
 8002426:	4a23      	ldr	r2, [pc, #140]	; (80024b4 <MX_UART4_Init+0x94>)
 8002428:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800242a:	4b21      	ldr	r3, [pc, #132]	; (80024b0 <MX_UART4_Init+0x90>)
 800242c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002430:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002432:	4b1f      	ldr	r3, [pc, #124]	; (80024b0 <MX_UART4_Init+0x90>)
 8002434:	2200      	movs	r2, #0
 8002436:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002438:	4b1d      	ldr	r3, [pc, #116]	; (80024b0 <MX_UART4_Init+0x90>)
 800243a:	2200      	movs	r2, #0
 800243c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800243e:	4b1c      	ldr	r3, [pc, #112]	; (80024b0 <MX_UART4_Init+0x90>)
 8002440:	2200      	movs	r2, #0
 8002442:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002444:	4b1a      	ldr	r3, [pc, #104]	; (80024b0 <MX_UART4_Init+0x90>)
 8002446:	220c      	movs	r2, #12
 8002448:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800244a:	4b19      	ldr	r3, [pc, #100]	; (80024b0 <MX_UART4_Init+0x90>)
 800244c:	2200      	movs	r2, #0
 800244e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002450:	4b17      	ldr	r3, [pc, #92]	; (80024b0 <MX_UART4_Init+0x90>)
 8002452:	2200      	movs	r2, #0
 8002454:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002456:	4b16      	ldr	r3, [pc, #88]	; (80024b0 <MX_UART4_Init+0x90>)
 8002458:	2200      	movs	r2, #0
 800245a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800245c:	4b14      	ldr	r3, [pc, #80]	; (80024b0 <MX_UART4_Init+0x90>)
 800245e:	2200      	movs	r2, #0
 8002460:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002462:	4b13      	ldr	r3, [pc, #76]	; (80024b0 <MX_UART4_Init+0x90>)
 8002464:	2200      	movs	r2, #0
 8002466:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002468:	4811      	ldr	r0, [pc, #68]	; (80024b0 <MX_UART4_Init+0x90>)
 800246a:	f00e fb43 	bl	8010af4 <HAL_UART_Init>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002474:	f000 fa36 	bl	80028e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002478:	2100      	movs	r1, #0
 800247a:	480d      	ldr	r0, [pc, #52]	; (80024b0 <MX_UART4_Init+0x90>)
 800247c:	f00f fc49 	bl	8011d12 <HAL_UARTEx_SetTxFifoThreshold>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002486:	f000 fa2d 	bl	80028e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800248a:	2100      	movs	r1, #0
 800248c:	4808      	ldr	r0, [pc, #32]	; (80024b0 <MX_UART4_Init+0x90>)
 800248e:	f00f fc7e 	bl	8011d8e <HAL_UARTEx_SetRxFifoThreshold>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002498:	f000 fa24 	bl	80028e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800249c:	4804      	ldr	r0, [pc, #16]	; (80024b0 <MX_UART4_Init+0x90>)
 800249e:	f00f fbff 	bl	8011ca0 <HAL_UARTEx_DisableFifoMode>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80024a8:	f000 fa1c 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	240014a4 	.word	0x240014a4
 80024b4:	40004c00 	.word	0x40004c00

080024b8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80024bc:	4b22      	ldr	r3, [pc, #136]	; (8002548 <MX_USART6_UART_Init+0x90>)
 80024be:	4a23      	ldr	r2, [pc, #140]	; (800254c <MX_USART6_UART_Init+0x94>)
 80024c0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80024c2:	4b21      	ldr	r3, [pc, #132]	; (8002548 <MX_USART6_UART_Init+0x90>)
 80024c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024c8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80024ca:	4b1f      	ldr	r3, [pc, #124]	; (8002548 <MX_USART6_UART_Init+0x90>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80024d0:	4b1d      	ldr	r3, [pc, #116]	; (8002548 <MX_USART6_UART_Init+0x90>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80024d6:	4b1c      	ldr	r3, [pc, #112]	; (8002548 <MX_USART6_UART_Init+0x90>)
 80024d8:	2200      	movs	r2, #0
 80024da:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80024dc:	4b1a      	ldr	r3, [pc, #104]	; (8002548 <MX_USART6_UART_Init+0x90>)
 80024de:	220c      	movs	r2, #12
 80024e0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024e2:	4b19      	ldr	r3, [pc, #100]	; (8002548 <MX_USART6_UART_Init+0x90>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80024e8:	4b17      	ldr	r3, [pc, #92]	; (8002548 <MX_USART6_UART_Init+0x90>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024ee:	4b16      	ldr	r3, [pc, #88]	; (8002548 <MX_USART6_UART_Init+0x90>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024f4:	4b14      	ldr	r3, [pc, #80]	; (8002548 <MX_USART6_UART_Init+0x90>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	625a      	str	r2, [r3, #36]	; 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024fa:	4b13      	ldr	r3, [pc, #76]	; (8002548 <MX_USART6_UART_Init+0x90>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002500:	4811      	ldr	r0, [pc, #68]	; (8002548 <MX_USART6_UART_Init+0x90>)
 8002502:	f00e faf7 	bl	8010af4 <HAL_UART_Init>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 800250c:	f000 f9ea 	bl	80028e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002510:	2100      	movs	r1, #0
 8002512:	480d      	ldr	r0, [pc, #52]	; (8002548 <MX_USART6_UART_Init+0x90>)
 8002514:	f00f fbfd 	bl	8011d12 <HAL_UARTEx_SetTxFifoThreshold>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 800251e:	f000 f9e1 	bl	80028e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002522:	2100      	movs	r1, #0
 8002524:	4808      	ldr	r0, [pc, #32]	; (8002548 <MX_USART6_UART_Init+0x90>)
 8002526:	f00f fc32 	bl	8011d8e <HAL_UARTEx_SetRxFifoThreshold>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8002530:	f000 f9d8 	bl	80028e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8002534:	4804      	ldr	r0, [pc, #16]	; (8002548 <MX_USART6_UART_Init+0x90>)
 8002536:	f00f fbb3 	bl	8011ca0 <HAL_UARTEx_DisableFifoMode>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8002540:	f000 f9d0 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002544:	bf00      	nop
 8002546:	bd80      	pop	{r7, pc}
 8002548:	24001538 	.word	0x24001538
 800254c:	40011400 	.word	0x40011400

08002550 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002556:	4b2d      	ldr	r3, [pc, #180]	; (800260c <MX_DMA_Init+0xbc>)
 8002558:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800255c:	4a2b      	ldr	r2, [pc, #172]	; (800260c <MX_DMA_Init+0xbc>)
 800255e:	f043 0301 	orr.w	r3, r3, #1
 8002562:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002566:	4b29      	ldr	r3, [pc, #164]	; (800260c <MX_DMA_Init+0xbc>)
 8002568:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	607b      	str	r3, [r7, #4]
 8002572:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002574:	4b25      	ldr	r3, [pc, #148]	; (800260c <MX_DMA_Init+0xbc>)
 8002576:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800257a:	4a24      	ldr	r2, [pc, #144]	; (800260c <MX_DMA_Init+0xbc>)
 800257c:	f043 0302 	orr.w	r3, r3, #2
 8002580:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002584:	4b21      	ldr	r3, [pc, #132]	; (800260c <MX_DMA_Init+0xbc>)
 8002586:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	603b      	str	r3, [r7, #0]
 8002590:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002592:	2200      	movs	r2, #0
 8002594:	2100      	movs	r1, #0
 8002596:	200b      	movs	r0, #11
 8002598:	f002 fec7 	bl	800532a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800259c:	200b      	movs	r0, #11
 800259e:	f002 fede 	bl	800535e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2100      	movs	r1, #0
 80025a6:	200c      	movs	r0, #12
 80025a8:	f002 febf 	bl	800532a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80025ac:	200c      	movs	r0, #12
 80025ae:	f002 fed6 	bl	800535e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80025b2:	2200      	movs	r2, #0
 80025b4:	2100      	movs	r1, #0
 80025b6:	200d      	movs	r0, #13
 80025b8:	f002 feb7 	bl	800532a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80025bc:	200d      	movs	r0, #13
 80025be:	f002 fece 	bl	800535e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80025c2:	2200      	movs	r2, #0
 80025c4:	2100      	movs	r1, #0
 80025c6:	200e      	movs	r0, #14
 80025c8:	f002 feaf 	bl	800532a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80025cc:	200e      	movs	r0, #14
 80025ce:	f002 fec6 	bl	800535e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80025d2:	2200      	movs	r2, #0
 80025d4:	2100      	movs	r1, #0
 80025d6:	200f      	movs	r0, #15
 80025d8:	f002 fea7 	bl	800532a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80025dc:	200f      	movs	r0, #15
 80025de:	f002 febe 	bl	800535e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80025e2:	2200      	movs	r2, #0
 80025e4:	2100      	movs	r1, #0
 80025e6:	2010      	movs	r0, #16
 80025e8:	f002 fe9f 	bl	800532a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80025ec:	2010      	movs	r0, #16
 80025ee:	f002 feb6 	bl	800535e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80025f2:	2200      	movs	r2, #0
 80025f4:	2100      	movs	r1, #0
 80025f6:	2046      	movs	r0, #70	; 0x46
 80025f8:	f002 fe97 	bl	800532a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80025fc:	2046      	movs	r0, #70	; 0x46
 80025fe:	f002 feae 	bl	800535e <HAL_NVIC_EnableIRQ>

}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	58024400 	.word	0x58024400

08002610 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b08c      	sub	sp, #48	; 0x30
 8002614:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002616:	f107 031c 	add.w	r3, r7, #28
 800261a:	2200      	movs	r2, #0
 800261c:	601a      	str	r2, [r3, #0]
 800261e:	605a      	str	r2, [r3, #4]
 8002620:	609a      	str	r2, [r3, #8]
 8002622:	60da      	str	r2, [r3, #12]
 8002624:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002626:	4ba7      	ldr	r3, [pc, #668]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 8002628:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800262c:	4aa5      	ldr	r2, [pc, #660]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 800262e:	f043 0310 	orr.w	r3, r3, #16
 8002632:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002636:	4ba3      	ldr	r3, [pc, #652]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 8002638:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800263c:	f003 0310 	and.w	r3, r3, #16
 8002640:	61bb      	str	r3, [r7, #24]
 8002642:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002644:	4b9f      	ldr	r3, [pc, #636]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 8002646:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800264a:	4a9e      	ldr	r2, [pc, #632]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 800264c:	f043 0320 	orr.w	r3, r3, #32
 8002650:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002654:	4b9b      	ldr	r3, [pc, #620]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 8002656:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800265a:	f003 0320 	and.w	r3, r3, #32
 800265e:	617b      	str	r3, [r7, #20]
 8002660:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002662:	4b98      	ldr	r3, [pc, #608]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 8002664:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002668:	4a96      	ldr	r2, [pc, #600]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 800266a:	f043 0304 	orr.w	r3, r3, #4
 800266e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002672:	4b94      	ldr	r3, [pc, #592]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 8002674:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002678:	f003 0304 	and.w	r3, r3, #4
 800267c:	613b      	str	r3, [r7, #16]
 800267e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002680:	4b90      	ldr	r3, [pc, #576]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 8002682:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002686:	4a8f      	ldr	r2, [pc, #572]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 8002688:	f043 0301 	orr.w	r3, r3, #1
 800268c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002690:	4b8c      	ldr	r3, [pc, #560]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 8002692:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800269e:	4b89      	ldr	r3, [pc, #548]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 80026a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026a4:	4a87      	ldr	r2, [pc, #540]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 80026a6:	f043 0302 	orr.w	r3, r3, #2
 80026aa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026ae:	4b85      	ldr	r3, [pc, #532]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 80026b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026b4:	f003 0302 	and.w	r3, r3, #2
 80026b8:	60bb      	str	r3, [r7, #8]
 80026ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80026bc:	4b81      	ldr	r3, [pc, #516]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 80026be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026c2:	4a80      	ldr	r2, [pc, #512]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 80026c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026c8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026cc:	4b7d      	ldr	r3, [pc, #500]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 80026ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026d6:	607b      	str	r3, [r7, #4]
 80026d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026da:	4b7a      	ldr	r3, [pc, #488]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 80026dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026e0:	4a78      	ldr	r2, [pc, #480]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 80026e2:	f043 0308 	orr.w	r3, r3, #8
 80026e6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026ea:	4b76      	ldr	r3, [pc, #472]	; (80028c4 <MX_GPIO_Init+0x2b4>)
 80026ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026f0:	f003 0308 	and.w	r3, r3, #8
 80026f4:	603b      	str	r3, [r7, #0]
 80026f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|PYRO6_Pin|PYRO7_Pin|PYRO8_Pin, GPIO_PIN_RESET);
 80026f8:	2200      	movs	r2, #0
 80026fa:	f241 5104 	movw	r1, #5380	; 0x1504
 80026fe:	4872      	ldr	r0, [pc, #456]	; (80028c8 <MX_GPIO_Init+0x2b8>)
 8002700:	f005 fc40 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARM1_Pin|ARM2_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8002704:	2200      	movs	r2, #0
 8002706:	f248 0106 	movw	r1, #32774	; 0x8006
 800270a:	4870      	ldr	r0, [pc, #448]	; (80028cc <MX_GPIO_Init+0x2bc>)
 800270c:	f005 fc3a 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8002710:	2200      	movs	r2, #0
 8002712:	2130      	movs	r1, #48	; 0x30
 8002714:	486e      	ldr	r0, [pc, #440]	; (80028d0 <MX_GPIO_Init+0x2c0>)
 8002716:	f005 fc35 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|PYRO1_Pin, GPIO_PIN_RESET);
 800271a:	2200      	movs	r2, #0
 800271c:	2103      	movs	r1, #3
 800271e:	486d      	ldr	r0, [pc, #436]	; (80028d4 <MX_GPIO_Init+0x2c4>)
 8002720:	f005 fc30 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, PYRO2_Pin|PYRO3_Pin|PYRO4_Pin, GPIO_PIN_RESET);
 8002724:	2200      	movs	r2, #0
 8002726:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 800272a:	486b      	ldr	r0, [pc, #428]	; (80028d8 <MX_GPIO_Init+0x2c8>)
 800272c:	f005 fc2a 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, PYRO5_Pin|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8002730:	2200      	movs	r2, #0
 8002732:	210e      	movs	r1, #14
 8002734:	4869      	ldr	r0, [pc, #420]	; (80028dc <MX_GPIO_Init+0x2cc>)
 8002736:	f005 fc25 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_SET);
 800273a:	2201      	movs	r2, #1
 800273c:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8002740:	4867      	ldr	r0, [pc, #412]	; (80028e0 <MX_GPIO_Init+0x2d0>)
 8002742:	f005 fc1f 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8002746:	2200      	movs	r2, #0
 8002748:	2101      	movs	r1, #1
 800274a:	4865      	ldr	r0, [pc, #404]	; (80028e0 <MX_GPIO_Init+0x2d0>)
 800274c:	f005 fc1a 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PYRO6_Pin PYRO7_Pin PYRO8_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|PYRO6_Pin|PYRO7_Pin|PYRO8_Pin;
 8002750:	f241 5304 	movw	r3, #5380	; 0x1504
 8002754:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002756:	2301      	movs	r3, #1
 8002758:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275a:	2300      	movs	r3, #0
 800275c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800275e:	2300      	movs	r3, #0
 8002760:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002762:	f107 031c 	add.w	r3, r7, #28
 8002766:	4619      	mov	r1, r3
 8002768:	4857      	ldr	r0, [pc, #348]	; (80028c8 <MX_GPIO_Init+0x2b8>)
 800276a:	f005 fa4b 	bl	8007c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARM1_Pin ARM2_Pin PA15 */
  GPIO_InitStruct.Pin = ARM1_Pin|ARM2_Pin|GPIO_PIN_15;
 800276e:	f248 0306 	movw	r3, #32774	; 0x8006
 8002772:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002774:	2301      	movs	r3, #1
 8002776:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002778:	2300      	movs	r3, #0
 800277a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277c:	2300      	movs	r3, #0
 800277e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002780:	f107 031c 	add.w	r3, r7, #28
 8002784:	4619      	mov	r1, r3
 8002786:	4851      	ldr	r0, [pc, #324]	; (80028cc <MX_GPIO_Init+0x2bc>)
 8002788:	f005 fa3c 	bl	8007c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800278c:	2330      	movs	r3, #48	; 0x30
 800278e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002790:	2301      	movs	r3, #1
 8002792:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002794:	2300      	movs	r3, #0
 8002796:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002798:	2300      	movs	r3, #0
 800279a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800279c:	f107 031c 	add.w	r3, r7, #28
 80027a0:	4619      	mov	r1, r3
 80027a2:	484b      	ldr	r0, [pc, #300]	; (80028d0 <MX_GPIO_Init+0x2c0>)
 80027a4:	f005 fa2e 	bl	8007c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PYRO1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|PYRO1_Pin;
 80027a8:	2303      	movs	r3, #3
 80027aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ac:	2301      	movs	r3, #1
 80027ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b0:	2300      	movs	r3, #0
 80027b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b4:	2300      	movs	r3, #0
 80027b6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b8:	f107 031c 	add.w	r3, r7, #28
 80027bc:	4619      	mov	r1, r3
 80027be:	4845      	ldr	r0, [pc, #276]	; (80028d4 <MX_GPIO_Init+0x2c4>)
 80027c0:	f005 fa20 	bl	8007c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : CONT1_Pin */
  GPIO_InitStruct.Pin = CONT1_Pin;
 80027c4:	2304      	movs	r3, #4
 80027c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027c8:	2300      	movs	r3, #0
 80027ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027cc:	2301      	movs	r3, #1
 80027ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CONT1_GPIO_Port, &GPIO_InitStruct);
 80027d0:	f107 031c 	add.w	r3, r7, #28
 80027d4:	4619      	mov	r1, r3
 80027d6:	483f      	ldr	r0, [pc, #252]	; (80028d4 <MX_GPIO_Init+0x2c4>)
 80027d8:	f005 fa14 	bl	8007c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO2_Pin PYRO3_Pin PYRO4_Pin */
  GPIO_InitStruct.Pin = PYRO2_Pin|PYRO3_Pin|PYRO4_Pin;
 80027dc:	f44f 4328 	mov.w	r3, #43008	; 0xa800
 80027e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e2:	2301      	movs	r3, #1
 80027e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e6:	2300      	movs	r3, #0
 80027e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ea:	2300      	movs	r3, #0
 80027ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80027ee:	f107 031c 	add.w	r3, r7, #28
 80027f2:	4619      	mov	r1, r3
 80027f4:	4838      	ldr	r0, [pc, #224]	; (80028d8 <MX_GPIO_Init+0x2c8>)
 80027f6:	f005 fa05 	bl	8007c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : CONT2_Pin CONT3_Pin */
  GPIO_InitStruct.Pin = CONT2_Pin|CONT3_Pin;
 80027fa:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80027fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002800:	2300      	movs	r3, #0
 8002802:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002804:	2301      	movs	r3, #1
 8002806:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002808:	f107 031c 	add.w	r3, r7, #28
 800280c:	4619      	mov	r1, r3
 800280e:	4832      	ldr	r0, [pc, #200]	; (80028d8 <MX_GPIO_Init+0x2c8>)
 8002810:	f005 f9f8 	bl	8007c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : CONT4_Pin */
  GPIO_InitStruct.Pin = CONT4_Pin;
 8002814:	2301      	movs	r3, #1
 8002816:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002818:	2300      	movs	r3, #0
 800281a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800281c:	2301      	movs	r3, #1
 800281e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CONT4_GPIO_Port, &GPIO_InitStruct);
 8002820:	f107 031c 	add.w	r3, r7, #28
 8002824:	4619      	mov	r1, r3
 8002826:	482d      	ldr	r0, [pc, #180]	; (80028dc <MX_GPIO_Init+0x2cc>)
 8002828:	f005 f9ec 	bl	8007c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO5_Pin PG2 PG3 */
  GPIO_InitStruct.Pin = PYRO5_Pin|GPIO_PIN_2|GPIO_PIN_3;
 800282c:	230e      	movs	r3, #14
 800282e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002830:	2301      	movs	r3, #1
 8002832:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2300      	movs	r3, #0
 8002836:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002838:	2300      	movs	r3, #0
 800283a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800283c:	f107 031c 	add.w	r3, r7, #28
 8002840:	4619      	mov	r1, r3
 8002842:	4826      	ldr	r0, [pc, #152]	; (80028dc <MX_GPIO_Init+0x2cc>)
 8002844:	f005 f9de 	bl	8007c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : CONT5_Pin CONT6_Pin CONT7_Pin CONT8_Pin */
  GPIO_InitStruct.Pin = CONT5_Pin|CONT6_Pin|CONT7_Pin|CONT8_Pin;
 8002848:	f44f 532a 	mov.w	r3, #10880	; 0x2a80
 800284c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800284e:	2300      	movs	r3, #0
 8002850:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002852:	2301      	movs	r3, #1
 8002854:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002856:	f107 031c 	add.w	r3, r7, #28
 800285a:	4619      	mov	r1, r3
 800285c:	481a      	ldr	r0, [pc, #104]	; (80028c8 <MX_GPIO_Init+0x2b8>)
 800285e:	f005 f9d1 	bl	8007c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0;
 8002862:	f240 7301 	movw	r3, #1793	; 0x701
 8002866:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002868:	2301      	movs	r3, #1
 800286a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286c:	2300      	movs	r3, #0
 800286e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002870:	2300      	movs	r3, #0
 8002872:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002874:	f107 031c 	add.w	r3, r7, #28
 8002878:	4619      	mov	r1, r3
 800287a:	4819      	ldr	r0, [pc, #100]	; (80028e0 <MX_GPIO_Init+0x2d0>)
 800287c:	f005 f9c2 	bl	8007c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : Servo_ARM_CHECK_Pin */
  GPIO_InitStruct.Pin = Servo_ARM_CHECK_Pin;
 8002880:	2310      	movs	r3, #16
 8002882:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002884:	2300      	movs	r3, #0
 8002886:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002888:	2300      	movs	r3, #0
 800288a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Servo_ARM_CHECK_GPIO_Port, &GPIO_InitStruct);
 800288c:	f107 031c 	add.w	r3, r7, #28
 8002890:	4619      	mov	r1, r3
 8002892:	4812      	ldr	r0, [pc, #72]	; (80028dc <MX_GPIO_Init+0x2cc>)
 8002894:	f005 f9b6 	bl	8007c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002898:	f44f 7380 	mov.w	r3, #256	; 0x100
 800289c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289e:	2302      	movs	r3, #2
 80028a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a6:	2300      	movs	r3, #0
 80028a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80028aa:	2300      	movs	r3, #0
 80028ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ae:	f107 031c 	add.w	r3, r7, #28
 80028b2:	4619      	mov	r1, r3
 80028b4:	4805      	ldr	r0, [pc, #20]	; (80028cc <MX_GPIO_Init+0x2bc>)
 80028b6:	f005 f9a5 	bl	8007c04 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80028ba:	bf00      	nop
 80028bc:	3730      	adds	r7, #48	; 0x30
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	58024400 	.word	0x58024400
 80028c8:	58021000 	.word	0x58021000
 80028cc:	58020000 	.word	0x58020000
 80028d0:	58020800 	.word	0x58020800
 80028d4:	58020400 	.word	0x58020400
 80028d8:	58021400 	.word	0x58021400
 80028dc:	58021800 	.word	0x58021800
 80028e0:	58020c00 	.word	0x58020c00

080028e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028e8:	b672      	cpsid	i
}
 80028ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80028ec:	e7fe      	b.n	80028ec <Error_Handler+0x8>
	...

080028f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f6:	4b0a      	ldr	r3, [pc, #40]	; (8002920 <HAL_MspInit+0x30>)
 80028f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80028fc:	4a08      	ldr	r2, [pc, #32]	; (8002920 <HAL_MspInit+0x30>)
 80028fe:	f043 0302 	orr.w	r3, r3, #2
 8002902:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002906:	4b06      	ldr	r3, [pc, #24]	; (8002920 <HAL_MspInit+0x30>)
 8002908:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	607b      	str	r3, [r7, #4]
 8002912:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	58024400 	.word	0x58024400

08002924 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b08c      	sub	sp, #48	; 0x30
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292c:	f107 031c 	add.w	r3, r7, #28
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	605a      	str	r2, [r3, #4]
 8002936:	609a      	str	r2, [r3, #8]
 8002938:	60da      	str	r2, [r3, #12]
 800293a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a5d      	ldr	r2, [pc, #372]	; (8002ab8 <HAL_ADC_MspInit+0x194>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d159      	bne.n	80029fa <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002946:	4b5d      	ldr	r3, [pc, #372]	; (8002abc <HAL_ADC_MspInit+0x198>)
 8002948:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800294c:	4a5b      	ldr	r2, [pc, #364]	; (8002abc <HAL_ADC_MspInit+0x198>)
 800294e:	f043 0320 	orr.w	r3, r3, #32
 8002952:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002956:	4b59      	ldr	r3, [pc, #356]	; (8002abc <HAL_ADC_MspInit+0x198>)
 8002958:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800295c:	f003 0320 	and.w	r3, r3, #32
 8002960:	61bb      	str	r3, [r7, #24]
 8002962:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002964:	4b55      	ldr	r3, [pc, #340]	; (8002abc <HAL_ADC_MspInit+0x198>)
 8002966:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800296a:	4a54      	ldr	r2, [pc, #336]	; (8002abc <HAL_ADC_MspInit+0x198>)
 800296c:	f043 0304 	orr.w	r3, r3, #4
 8002970:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002974:	4b51      	ldr	r3, [pc, #324]	; (8002abc <HAL_ADC_MspInit+0x198>)
 8002976:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800297a:	f003 0304 	and.w	r3, r3, #4
 800297e:	617b      	str	r3, [r7, #20]
 8002980:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = ARM_CHECK_Pin;
 8002982:	2301      	movs	r3, #1
 8002984:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002986:	2303      	movs	r3, #3
 8002988:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARM_CHECK_GPIO_Port, &GPIO_InitStruct);
 800298e:	f107 031c 	add.w	r3, r7, #28
 8002992:	4619      	mov	r1, r3
 8002994:	484a      	ldr	r0, [pc, #296]	; (8002ac0 <HAL_ADC_MspInit+0x19c>)
 8002996:	f005 f935 	bl	8007c04 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream5;
 800299a:	4b4a      	ldr	r3, [pc, #296]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 800299c:	4a4a      	ldr	r2, [pc, #296]	; (8002ac8 <HAL_ADC_MspInit+0x1a4>)
 800299e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80029a0:	4b48      	ldr	r3, [pc, #288]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 80029a2:	2209      	movs	r2, #9
 80029a4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029a6:	4b47      	ldr	r3, [pc, #284]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80029ac:	4b45      	ldr	r3, [pc, #276]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80029b2:	4b44      	ldr	r3, [pc, #272]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 80029b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029b8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80029ba:	4b42      	ldr	r3, [pc, #264]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 80029bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029c0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80029c2:	4b40      	ldr	r3, [pc, #256]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 80029c4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029c8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80029ca:	4b3e      	ldr	r3, [pc, #248]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80029d0:	4b3c      	ldr	r3, [pc, #240]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029d6:	4b3b      	ldr	r3, [pc, #236]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 80029d8:	2200      	movs	r2, #0
 80029da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80029dc:	4839      	ldr	r0, [pc, #228]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 80029de:	f002 fcd9 	bl	8005394 <HAL_DMA_Init>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 80029e8:	f7ff ff7c 	bl	80028e4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4a35      	ldr	r2, [pc, #212]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 80029f0:	659a      	str	r2, [r3, #88]	; 0x58
 80029f2:	4a34      	ldr	r2, [pc, #208]	; (8002ac4 <HAL_ADC_MspInit+0x1a0>)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80029f8:	e059      	b.n	8002aae <HAL_ADC_MspInit+0x18a>
  else if(hadc->Instance==ADC3)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a33      	ldr	r2, [pc, #204]	; (8002acc <HAL_ADC_MspInit+0x1a8>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d154      	bne.n	8002aae <HAL_ADC_MspInit+0x18a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002a04:	4b2d      	ldr	r3, [pc, #180]	; (8002abc <HAL_ADC_MspInit+0x198>)
 8002a06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a0a:	4a2c      	ldr	r2, [pc, #176]	; (8002abc <HAL_ADC_MspInit+0x198>)
 8002a0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a10:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a14:	4b29      	ldr	r3, [pc, #164]	; (8002abc <HAL_ADC_MspInit+0x198>)
 8002a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a1e:	613b      	str	r3, [r7, #16]
 8002a20:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a22:	4b26      	ldr	r3, [pc, #152]	; (8002abc <HAL_ADC_MspInit+0x198>)
 8002a24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a28:	4a24      	ldr	r2, [pc, #144]	; (8002abc <HAL_ADC_MspInit+0x198>)
 8002a2a:	f043 0304 	orr.w	r3, r3, #4
 8002a2e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a32:	4b22      	ldr	r3, [pc, #136]	; (8002abc <HAL_ADC_MspInit+0x198>)
 8002a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a38:	f003 0304 	and.w	r3, r3, #4
 8002a3c:	60fb      	str	r3, [r7, #12]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8002a40:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002a44:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002a48:	f001 f80e 	bl	8003a68 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA2_Stream7;
 8002a4c:	4b20      	ldr	r3, [pc, #128]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002a4e:	4a21      	ldr	r2, [pc, #132]	; (8002ad4 <HAL_ADC_MspInit+0x1b0>)
 8002a50:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8002a52:	4b1f      	ldr	r3, [pc, #124]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002a54:	2273      	movs	r2, #115	; 0x73
 8002a56:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a58:	4b1d      	ldr	r3, [pc, #116]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a5e:	4b1c      	ldr	r3, [pc, #112]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002a64:	4b1a      	ldr	r3, [pc, #104]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002a66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a6a:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002a6c:	4b18      	ldr	r3, [pc, #96]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002a6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a72:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002a74:	4b16      	ldr	r3, [pc, #88]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002a76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a7a:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002a7c:	4b14      	ldr	r3, [pc, #80]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002a7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a82:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002a84:	4b12      	ldr	r3, [pc, #72]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002a86:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002a8a:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a8c:	4b10      	ldr	r3, [pc, #64]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002a92:	480f      	ldr	r0, [pc, #60]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002a94:	f002 fc7e 	bl	8005394 <HAL_DMA_Init>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <HAL_ADC_MspInit+0x17e>
      Error_Handler();
 8002a9e:	f7ff ff21 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a0a      	ldr	r2, [pc, #40]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002aa6:	659a      	str	r2, [r3, #88]	; 0x58
 8002aa8:	4a09      	ldr	r2, [pc, #36]	; (8002ad0 <HAL_ADC_MspInit+0x1ac>)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002aae:	bf00      	nop
 8002ab0:	3730      	adds	r7, #48	; 0x30
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40022000 	.word	0x40022000
 8002abc:	58024400 	.word	0x58024400
 8002ac0:	58020800 	.word	0x58020800
 8002ac4:	24000cd8 	.word	0x24000cd8
 8002ac8:	40020088 	.word	0x40020088
 8002acc:	58026000 	.word	0x58026000
 8002ad0:	24000d50 	.word	0x24000d50
 8002ad4:	400204b8 	.word	0x400204b8

08002ad8 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b0b8      	sub	sp, #224	; 0xe0
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	605a      	str	r2, [r3, #4]
 8002aea:	609a      	str	r2, [r3, #8]
 8002aec:	60da      	str	r2, [r3, #12]
 8002aee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002af0:	f107 0310 	add.w	r3, r7, #16
 8002af4:	22b8      	movs	r2, #184	; 0xb8
 8002af6:	2100      	movs	r1, #0
 8002af8:	4618      	mov	r0, r3
 8002afa:	f014 fad9 	bl	80170b0 <memset>
  if(hfdcan->Instance==FDCAN3)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a26      	ldr	r2, [pc, #152]	; (8002b9c <HAL_FDCAN_MspInit+0xc4>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d145      	bne.n	8002b94 <HAL_FDCAN_MspInit+0xbc>

  /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002b08:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002b0c:	f04f 0300 	mov.w	r3, #0
 8002b10:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002b14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002b18:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b1a:	f107 0310 	add.w	r3, r7, #16
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f007 fe5e 	bl	800a7e0 <HAL_RCCEx_PeriphCLKConfig>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8002b2a:	f7ff fedb 	bl	80028e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002b2e:	4b1c      	ldr	r3, [pc, #112]	; (8002ba0 <HAL_FDCAN_MspInit+0xc8>)
 8002b30:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002b34:	4a1a      	ldr	r2, [pc, #104]	; (8002ba0 <HAL_FDCAN_MspInit+0xc8>)
 8002b36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b3a:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8002b3e:	4b18      	ldr	r3, [pc, #96]	; (8002ba0 <HAL_FDCAN_MspInit+0xc8>)
 8002b40:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b48:	60fb      	str	r3, [r7, #12]
 8002b4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b4c:	4b14      	ldr	r3, [pc, #80]	; (8002ba0 <HAL_FDCAN_MspInit+0xc8>)
 8002b4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b52:	4a13      	ldr	r2, [pc, #76]	; (8002ba0 <HAL_FDCAN_MspInit+0xc8>)
 8002b54:	f043 0320 	orr.w	r3, r3, #32
 8002b58:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002b5c:	4b10      	ldr	r3, [pc, #64]	; (8002ba0 <HAL_FDCAN_MspInit+0xc8>)
 8002b5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b62:	f003 0320 	and.w	r3, r3, #32
 8002b66:	60bb      	str	r3, [r7, #8]
 8002b68:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PF6     ------> FDCAN3_RX
    PF7     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b6a:	23c0      	movs	r3, #192	; 0xc0
 8002b6c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b70:	2302      	movs	r3, #2
 8002b72:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b76:	2300      	movs	r3, #0
 8002b78:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 8002b82:	2302      	movs	r3, #2
 8002b84:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b88:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	4805      	ldr	r0, [pc, #20]	; (8002ba4 <HAL_FDCAN_MspInit+0xcc>)
 8002b90:	f005 f838 	bl	8007c04 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 8002b94:	bf00      	nop
 8002b96:	37e0      	adds	r7, #224	; 0xe0
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	4000d400 	.word	0x4000d400
 8002ba0:	58024400 	.word	0x58024400
 8002ba4:	58021400 	.word	0x58021400

08002ba8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b0b8      	sub	sp, #224	; 0xe0
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	605a      	str	r2, [r3, #4]
 8002bba:	609a      	str	r2, [r3, #8]
 8002bbc:	60da      	str	r2, [r3, #12]
 8002bbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002bc0:	f107 0310 	add.w	r3, r7, #16
 8002bc4:	22b8      	movs	r2, #184	; 0xb8
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f014 fa71 	bl	80170b0 <memset>
  if(hi2c->Instance==I2C2)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a2a      	ldr	r2, [pc, #168]	; (8002c7c <HAL_I2C_MspInit+0xd4>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d14d      	bne.n	8002c74 <HAL_I2C_MspInit+0xcc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002bd8:	f04f 0208 	mov.w	r2, #8
 8002bdc:	f04f 0300 	mov.w	r3, #0
 8002be0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8002be4:	2300      	movs	r3, #0
 8002be6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bea:	f107 0310 	add.w	r3, r7, #16
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f007 fdf6 	bl	800a7e0 <HAL_RCCEx_PeriphCLKConfig>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002bfa:	f7ff fe73 	bl	80028e4 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002bfe:	4b20      	ldr	r3, [pc, #128]	; (8002c80 <HAL_I2C_MspInit+0xd8>)
 8002c00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c04:	4a1e      	ldr	r2, [pc, #120]	; (8002c80 <HAL_I2C_MspInit+0xd8>)
 8002c06:	f043 0320 	orr.w	r3, r3, #32
 8002c0a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c0e:	4b1c      	ldr	r3, [pc, #112]	; (8002c80 <HAL_I2C_MspInit+0xd8>)
 8002c10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c14:	f003 0320 	and.w	r3, r3, #32
 8002c18:	60fb      	str	r3, [r7, #12]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c22:	2312      	movs	r3, #18
 8002c24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002c34:	2304      	movs	r3, #4
 8002c36:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002c3a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002c3e:	4619      	mov	r1, r3
 8002c40:	4810      	ldr	r0, [pc, #64]	; (8002c84 <HAL_I2C_MspInit+0xdc>)
 8002c42:	f004 ffdf 	bl	8007c04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002c46:	4b0e      	ldr	r3, [pc, #56]	; (8002c80 <HAL_I2C_MspInit+0xd8>)
 8002c48:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002c4c:	4a0c      	ldr	r2, [pc, #48]	; (8002c80 <HAL_I2C_MspInit+0xd8>)
 8002c4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c52:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002c56:	4b0a      	ldr	r3, [pc, #40]	; (8002c80 <HAL_I2C_MspInit+0xd8>)
 8002c58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002c5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c60:	60bb      	str	r3, [r7, #8]
 8002c62:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 8002c64:	2200      	movs	r2, #0
 8002c66:	2101      	movs	r1, #1
 8002c68:	2021      	movs	r0, #33	; 0x21
 8002c6a:	f002 fb5e 	bl	800532a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8002c6e:	2021      	movs	r0, #33	; 0x21
 8002c70:	f002 fb75 	bl	800535e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002c74:	bf00      	nop
 8002c76:	37e0      	adds	r7, #224	; 0xe0
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40005800 	.word	0x40005800
 8002c80:	58024400 	.word	0x58024400
 8002c84:	58021400 	.word	0x58021400

08002c88 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b0ba      	sub	sp, #232	; 0xe8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c90:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	605a      	str	r2, [r3, #4]
 8002c9a:	609a      	str	r2, [r3, #8]
 8002c9c:	60da      	str	r2, [r3, #12]
 8002c9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ca0:	f107 0318 	add.w	r3, r7, #24
 8002ca4:	22b8      	movs	r2, #184	; 0xb8
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f014 fa01 	bl	80170b0 <memset>
  if(hsd->Instance==SDMMC2)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a5d      	ldr	r2, [pc, #372]	; (8002e28 <HAL_SD_MspInit+0x1a0>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	f040 80b3 	bne.w	8002e20 <HAL_SD_MspInit+0x198>

  /* USER CODE END SDMMC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8002cba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002cbe:	f04f 0300 	mov.w	r3, #0
 8002cc2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002cca:	f107 0318 	add.w	r3, r7, #24
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f007 fd86 	bl	800a7e0 <HAL_RCCEx_PeriphCLKConfig>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8002cda:	f7ff fe03 	bl	80028e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC2_CLK_ENABLE();
 8002cde:	4b53      	ldr	r3, [pc, #332]	; (8002e2c <HAL_SD_MspInit+0x1a4>)
 8002ce0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002ce4:	4a51      	ldr	r2, [pc, #324]	; (8002e2c <HAL_SD_MspInit+0x1a4>)
 8002ce6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cea:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8002cee:	4b4f      	ldr	r3, [pc, #316]	; (8002e2c <HAL_SD_MspInit+0x1a4>)
 8002cf0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002cf4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cf8:	617b      	str	r3, [r7, #20]
 8002cfa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cfc:	4b4b      	ldr	r3, [pc, #300]	; (8002e2c <HAL_SD_MspInit+0x1a4>)
 8002cfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d02:	4a4a      	ldr	r2, [pc, #296]	; (8002e2c <HAL_SD_MspInit+0x1a4>)
 8002d04:	f043 0308 	orr.w	r3, r3, #8
 8002d08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002d0c:	4b47      	ldr	r3, [pc, #284]	; (8002e2c <HAL_SD_MspInit+0x1a4>)
 8002d0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d12:	f003 0308 	and.w	r3, r3, #8
 8002d16:	613b      	str	r3, [r7, #16]
 8002d18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002d1a:	4b44      	ldr	r3, [pc, #272]	; (8002e2c <HAL_SD_MspInit+0x1a4>)
 8002d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d20:	4a42      	ldr	r2, [pc, #264]	; (8002e2c <HAL_SD_MspInit+0x1a4>)
 8002d22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d26:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002d2a:	4b40      	ldr	r3, [pc, #256]	; (8002e2c <HAL_SD_MspInit+0x1a4>)
 8002d2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d34:	60fb      	str	r3, [r7, #12]
 8002d36:	68fb      	ldr	r3, [r7, #12]
    PG9     ------> SDMMC2_D0
    PG10     ------> SDMMC2_D1
    PG11     ------> SDMMC2_D2
    PG12     ------> SDMMC2_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002d38:	2340      	movs	r3, #64	; 0x40
 8002d3a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d3e:	2302      	movs	r3, #2
 8002d40:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d44:	2300      	movs	r3, #0
 8002d46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002d50:	230b      	movs	r3, #11
 8002d52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d56:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	4834      	ldr	r0, [pc, #208]	; (8002e30 <HAL_SD_MspInit+0x1a8>)
 8002d5e:	f004 ff51 	bl	8007c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002d62:	2380      	movs	r3, #128	; 0x80
 8002d64:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d68:	2302      	movs	r3, #2
 8002d6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d74:	2303      	movs	r3, #3
 8002d76:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002d7a:	230b      	movs	r3, #11
 8002d7c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d80:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002d84:	4619      	mov	r1, r3
 8002d86:	482a      	ldr	r0, [pc, #168]	; (8002e30 <HAL_SD_MspInit+0x1a8>)
 8002d88:	f004 ff3c 	bl	8007c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d90:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d94:	2302      	movs	r3, #2
 8002d96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002da0:	2303      	movs	r3, #3
 8002da2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002da6:	230b      	movs	r3, #11
 8002da8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002dac:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002db0:	4619      	mov	r1, r3
 8002db2:	4820      	ldr	r0, [pc, #128]	; (8002e34 <HAL_SD_MspInit+0x1ac>)
 8002db4:	f004 ff26 	bl	8007c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002db8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dbc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002dd2:	230b      	movs	r3, #11
 8002dd4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002dd8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4815      	ldr	r0, [pc, #84]	; (8002e34 <HAL_SD_MspInit+0x1ac>)
 8002de0:	f004 ff10 	bl	8007c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002de4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002de8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dec:	2302      	movs	r3, #2
 8002dee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df2:	2300      	movs	r3, #0
 8002df4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 8002dfe:	230a      	movs	r3, #10
 8002e00:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e04:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e08:	4619      	mov	r1, r3
 8002e0a:	480a      	ldr	r0, [pc, #40]	; (8002e34 <HAL_SD_MspInit+0x1ac>)
 8002e0c:	f004 fefa 	bl	8007c04 <HAL_GPIO_Init>

    /* SDMMC2 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC2_IRQn, 0, 0);
 8002e10:	2200      	movs	r2, #0
 8002e12:	2100      	movs	r1, #0
 8002e14:	207c      	movs	r0, #124	; 0x7c
 8002e16:	f002 fa88 	bl	800532a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC2_IRQn);
 8002e1a:	207c      	movs	r0, #124	; 0x7c
 8002e1c:	f002 fa9f 	bl	800535e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC2_MspInit 1 */

  /* USER CODE END SDMMC2_MspInit 1 */
  }

}
 8002e20:	bf00      	nop
 8002e22:	37e8      	adds	r7, #232	; 0xe8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	48022400 	.word	0x48022400
 8002e2c:	58024400 	.word	0x58024400
 8002e30:	58020c00 	.word	0x58020c00
 8002e34:	58021800 	.word	0x58021800

08002e38 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b08e      	sub	sp, #56	; 0x38
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	605a      	str	r2, [r3, #4]
 8002e4a:	609a      	str	r2, [r3, #8]
 8002e4c:	60da      	str	r2, [r3, #12]
 8002e4e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a4f      	ldr	r2, [pc, #316]	; (8002f94 <HAL_SPI_MspInit+0x15c>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d12e      	bne.n	8002eb8 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e5a:	4b4f      	ldr	r3, [pc, #316]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002e5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002e60:	4a4d      	ldr	r2, [pc, #308]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002e62:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002e66:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002e6a:	4b4b      	ldr	r3, [pc, #300]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002e6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002e70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e74:	623b      	str	r3, [r7, #32]
 8002e76:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e78:	4b47      	ldr	r3, [pc, #284]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e7e:	4a46      	ldr	r2, [pc, #280]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002e80:	f043 0301 	orr.w	r3, r3, #1
 8002e84:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002e88:	4b43      	ldr	r3, [pc, #268]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	61fb      	str	r3, [r7, #28]
 8002e94:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002e96:	23e0      	movs	r3, #224	; 0xe0
 8002e98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ea6:	2305      	movs	r3, #5
 8002ea8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eae:	4619      	mov	r1, r3
 8002eb0:	483a      	ldr	r0, [pc, #232]	; (8002f9c <HAL_SPI_MspInit+0x164>)
 8002eb2:	f004 fea7 	bl	8007c04 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002eb6:	e068      	b.n	8002f8a <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a38      	ldr	r2, [pc, #224]	; (8002fa0 <HAL_SPI_MspInit+0x168>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d12f      	bne.n	8002f22 <HAL_SPI_MspInit+0xea>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ec2:	4b35      	ldr	r3, [pc, #212]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002ec4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002ec8:	4a33      	ldr	r2, [pc, #204]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002eca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ece:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002ed2:	4b31      	ldr	r3, [pc, #196]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002ed4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002ed8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002edc:	61bb      	str	r3, [r7, #24]
 8002ede:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ee0:	4b2d      	ldr	r3, [pc, #180]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ee6:	4a2c      	ldr	r2, [pc, #176]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002ee8:	f043 0302 	orr.w	r3, r3, #2
 8002eec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ef0:	4b29      	ldr	r3, [pc, #164]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002ef2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	617b      	str	r3, [r7, #20]
 8002efc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002efe:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002f02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f04:	2302      	movs	r3, #2
 8002f06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f10:	2305      	movs	r3, #5
 8002f12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4822      	ldr	r0, [pc, #136]	; (8002fa4 <HAL_SPI_MspInit+0x16c>)
 8002f1c:	f004 fe72 	bl	8007c04 <HAL_GPIO_Init>
}
 8002f20:	e033      	b.n	8002f8a <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI3)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a20      	ldr	r2, [pc, #128]	; (8002fa8 <HAL_SPI_MspInit+0x170>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d12e      	bne.n	8002f8a <HAL_SPI_MspInit+0x152>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002f2c:	4b1a      	ldr	r3, [pc, #104]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002f2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f32:	4a19      	ldr	r2, [pc, #100]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002f34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f38:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002f3c:	4b16      	ldr	r3, [pc, #88]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002f3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f46:	613b      	str	r3, [r7, #16]
 8002f48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f4a:	4b13      	ldr	r3, [pc, #76]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002f4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f50:	4a11      	ldr	r2, [pc, #68]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002f52:	f043 0304 	orr.w	r3, r3, #4
 8002f56:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f5a:	4b0f      	ldr	r3, [pc, #60]	; (8002f98 <HAL_SPI_MspInit+0x160>)
 8002f5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f60:	f003 0304 	and.w	r3, r3, #4
 8002f64:	60fb      	str	r3, [r7, #12]
 8002f66:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002f68:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002f6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f6e:	2302      	movs	r3, #2
 8002f70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f72:	2300      	movs	r3, #0
 8002f74:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f76:	2300      	movs	r3, #0
 8002f78:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002f7a:	2306      	movs	r3, #6
 8002f7c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f82:	4619      	mov	r1, r3
 8002f84:	4809      	ldr	r0, [pc, #36]	; (8002fac <HAL_SPI_MspInit+0x174>)
 8002f86:	f004 fe3d 	bl	8007c04 <HAL_GPIO_Init>
}
 8002f8a:	bf00      	nop
 8002f8c:	3738      	adds	r7, #56	; 0x38
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	40013000 	.word	0x40013000
 8002f98:	58024400 	.word	0x58024400
 8002f9c:	58020000 	.word	0x58020000
 8002fa0:	40003800 	.word	0x40003800
 8002fa4:	58020400 	.word	0x58020400
 8002fa8:	40003c00 	.word	0x40003c00
 8002fac:	58020800 	.word	0x58020800

08002fb0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b08c      	sub	sp, #48	; 0x30
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb8:	f107 031c 	add.w	r3, r7, #28
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	605a      	str	r2, [r3, #4]
 8002fc2:	609a      	str	r2, [r3, #8]
 8002fc4:	60da      	str	r2, [r3, #12]
 8002fc6:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM2)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fd0:	d15d      	bne.n	800308e <HAL_TIM_PWM_MspInit+0xde>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fd2:	4b8e      	ldr	r3, [pc, #568]	; (800320c <HAL_TIM_PWM_MspInit+0x25c>)
 8002fd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002fd8:	4a8c      	ldr	r2, [pc, #560]	; (800320c <HAL_TIM_PWM_MspInit+0x25c>)
 8002fda:	f043 0301 	orr.w	r3, r3, #1
 8002fde:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002fe2:	4b8a      	ldr	r3, [pc, #552]	; (800320c <HAL_TIM_PWM_MspInit+0x25c>)
 8002fe4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	61bb      	str	r3, [r7, #24]
 8002fee:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ff0:	4b86      	ldr	r3, [pc, #536]	; (800320c <HAL_TIM_PWM_MspInit+0x25c>)
 8002ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ff6:	4a85      	ldr	r2, [pc, #532]	; (800320c <HAL_TIM_PWM_MspInit+0x25c>)
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003000:	4b82      	ldr	r3, [pc, #520]	; (800320c <HAL_TIM_PWM_MspInit+0x25c>)
 8003002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	617b      	str	r3, [r7, #20]
 800300c:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800300e:	2301      	movs	r3, #1
 8003010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003012:	2302      	movs	r3, #2
 8003014:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003016:	2300      	movs	r3, #0
 8003018:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800301a:	2300      	movs	r3, #0
 800301c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800301e:	2301      	movs	r3, #1
 8003020:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003022:	f107 031c 	add.w	r3, r7, #28
 8003026:	4619      	mov	r1, r3
 8003028:	4879      	ldr	r0, [pc, #484]	; (8003210 <HAL_TIM_PWM_MspInit+0x260>)
 800302a:	f004 fdeb 	bl	8007c04 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 800302e:	4b79      	ldr	r3, [pc, #484]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 8003030:	4a79      	ldr	r2, [pc, #484]	; (8003218 <HAL_TIM_PWM_MspInit+0x268>)
 8003032:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 8003034:	4b77      	ldr	r3, [pc, #476]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 8003036:	2214      	movs	r2, #20
 8003038:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800303a:	4b76      	ldr	r3, [pc, #472]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 800303c:	2240      	movs	r2, #64	; 0x40
 800303e:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003040:	4b74      	ldr	r3, [pc, #464]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 8003042:	2200      	movs	r2, #0
 8003044:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003046:	4b73      	ldr	r3, [pc, #460]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 8003048:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800304c:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800304e:	4b71      	ldr	r3, [pc, #452]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 8003050:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003054:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003056:	4b6f      	ldr	r3, [pc, #444]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 8003058:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800305c:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 800305e:	4b6d      	ldr	r3, [pc, #436]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 8003060:	2200      	movs	r2, #0
 8003062:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8003064:	4b6b      	ldr	r3, [pc, #428]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 8003066:	2200      	movs	r2, #0
 8003068:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800306a:	4b6a      	ldr	r3, [pc, #424]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 800306c:	2200      	movs	r2, #0
 800306e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8003070:	4868      	ldr	r0, [pc, #416]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 8003072:	f002 f98f 	bl	8005394 <HAL_DMA_Init>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d001      	beq.n	8003080 <HAL_TIM_PWM_MspInit+0xd0>
    {
      Error_Handler();
 800307c:	f7ff fc32 	bl	80028e4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4a64      	ldr	r2, [pc, #400]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 8003084:	62da      	str	r2, [r3, #44]	; 0x2c
 8003086:	4a63      	ldr	r2, [pc, #396]	; (8003214 <HAL_TIM_PWM_MspInit+0x264>)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800308c:	e119      	b.n	80032c2 <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM3)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a62      	ldr	r2, [pc, #392]	; (800321c <HAL_TIM_PWM_MspInit+0x26c>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d16d      	bne.n	8003174 <HAL_TIM_PWM_MspInit+0x1c4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003098:	4b5c      	ldr	r3, [pc, #368]	; (800320c <HAL_TIM_PWM_MspInit+0x25c>)
 800309a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800309e:	4a5b      	ldr	r2, [pc, #364]	; (800320c <HAL_TIM_PWM_MspInit+0x25c>)
 80030a0:	f043 0302 	orr.w	r3, r3, #2
 80030a4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80030a8:	4b58      	ldr	r3, [pc, #352]	; (800320c <HAL_TIM_PWM_MspInit+0x25c>)
 80030aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	613b      	str	r3, [r7, #16]
 80030b4:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch2.Instance = DMA1_Stream3;
 80030b6:	4b5a      	ldr	r3, [pc, #360]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 80030b8:	4a5a      	ldr	r2, [pc, #360]	; (8003224 <HAL_TIM_PWM_MspInit+0x274>)
 80030ba:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 80030bc:	4b58      	ldr	r3, [pc, #352]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 80030be:	2218      	movs	r2, #24
 80030c0:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030c2:	4b57      	ldr	r3, [pc, #348]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 80030c4:	2240      	movs	r2, #64	; 0x40
 80030c6:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80030c8:	4b55      	ldr	r3, [pc, #340]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80030ce:	4b54      	ldr	r3, [pc, #336]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 80030d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030d4:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80030d6:	4b52      	ldr	r3, [pc, #328]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 80030d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80030dc:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80030de:	4b50      	ldr	r3, [pc, #320]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 80030e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80030e4:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 80030e6:	4b4e      	ldr	r3, [pc, #312]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80030ec:	4b4c      	ldr	r3, [pc, #304]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030f2:	4b4b      	ldr	r3, [pc, #300]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 80030f8:	4849      	ldr	r0, [pc, #292]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 80030fa:	f002 f94b 	bl	8005394 <HAL_DMA_Init>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <HAL_TIM_PWM_MspInit+0x158>
      Error_Handler();
 8003104:	f7ff fbee 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	4a45      	ldr	r2, [pc, #276]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 800310c:	629a      	str	r2, [r3, #40]	; 0x28
 800310e:	4a44      	ldr	r2, [pc, #272]	; (8003220 <HAL_TIM_PWM_MspInit+0x270>)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch1.Instance = DMA1_Stream4;
 8003114:	4b44      	ldr	r3, [pc, #272]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 8003116:	4a45      	ldr	r2, [pc, #276]	; (800322c <HAL_TIM_PWM_MspInit+0x27c>)
 8003118:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 800311a:	4b43      	ldr	r3, [pc, #268]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 800311c:	2217      	movs	r2, #23
 800311e:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003120:	4b41      	ldr	r3, [pc, #260]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 8003122:	2240      	movs	r2, #64	; 0x40
 8003124:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003126:	4b40      	ldr	r3, [pc, #256]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 8003128:	2200      	movs	r2, #0
 800312a:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800312c:	4b3e      	ldr	r3, [pc, #248]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 800312e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003132:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003134:	4b3c      	ldr	r3, [pc, #240]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 8003136:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800313a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800313c:	4b3a      	ldr	r3, [pc, #232]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 800313e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003142:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 8003144:	4b38      	ldr	r3, [pc, #224]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 8003146:	2200      	movs	r2, #0
 8003148:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800314a:	4b37      	ldr	r3, [pc, #220]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 800314c:	2200      	movs	r2, #0
 800314e:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003150:	4b35      	ldr	r3, [pc, #212]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 8003152:	2200      	movs	r2, #0
 8003154:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 8003156:	4834      	ldr	r0, [pc, #208]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 8003158:	f002 f91c 	bl	8005394 <HAL_DMA_Init>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <HAL_TIM_PWM_MspInit+0x1b6>
      Error_Handler();
 8003162:	f7ff fbbf 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a2f      	ldr	r2, [pc, #188]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 800316a:	625a      	str	r2, [r3, #36]	; 0x24
 800316c:	4a2e      	ldr	r2, [pc, #184]	; (8003228 <HAL_TIM_PWM_MspInit+0x278>)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003172:	e0a6      	b.n	80032c2 <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM4)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a2d      	ldr	r2, [pc, #180]	; (8003230 <HAL_TIM_PWM_MspInit+0x280>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d15e      	bne.n	800323c <HAL_TIM_PWM_MspInit+0x28c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800317e:	4b23      	ldr	r3, [pc, #140]	; (800320c <HAL_TIM_PWM_MspInit+0x25c>)
 8003180:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003184:	4a21      	ldr	r2, [pc, #132]	; (800320c <HAL_TIM_PWM_MspInit+0x25c>)
 8003186:	f043 0304 	orr.w	r3, r3, #4
 800318a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800318e:	4b1f      	ldr	r3, [pc, #124]	; (800320c <HAL_TIM_PWM_MspInit+0x25c>)
 8003190:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	60fb      	str	r3, [r7, #12]
 800319a:	68fb      	ldr	r3, [r7, #12]
    hdma_tim4_ch3.Instance = DMA1_Stream0;
 800319c:	4b25      	ldr	r3, [pc, #148]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 800319e:	4a26      	ldr	r2, [pc, #152]	; (8003238 <HAL_TIM_PWM_MspInit+0x288>)
 80031a0:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 80031a2:	4b24      	ldr	r3, [pc, #144]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 80031a4:	221f      	movs	r2, #31
 80031a6:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031a8:	4b22      	ldr	r3, [pc, #136]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 80031aa:	2240      	movs	r2, #64	; 0x40
 80031ac:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80031ae:	4b21      	ldr	r3, [pc, #132]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80031b4:	4b1f      	ldr	r3, [pc, #124]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 80031b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031ba:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80031bc:	4b1d      	ldr	r3, [pc, #116]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 80031be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80031c2:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80031c4:	4b1b      	ldr	r3, [pc, #108]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 80031c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80031ca:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 80031cc:	4b19      	ldr	r3, [pc, #100]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 80031d2:	4b18      	ldr	r3, [pc, #96]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031d8:	4b16      	ldr	r3, [pc, #88]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 80031da:	2200      	movs	r2, #0
 80031dc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 80031de:	4815      	ldr	r0, [pc, #84]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 80031e0:	f002 f8d8 	bl	8005394 <HAL_DMA_Init>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <HAL_TIM_PWM_MspInit+0x23e>
      Error_Handler();
 80031ea:	f7ff fb7b 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a10      	ldr	r2, [pc, #64]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 80031f2:	62da      	str	r2, [r3, #44]	; 0x2c
 80031f4:	4a0f      	ldr	r2, [pc, #60]	; (8003234 <HAL_TIM_PWM_MspInit+0x284>)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80031fa:	2200      	movs	r2, #0
 80031fc:	2100      	movs	r1, #0
 80031fe:	201e      	movs	r0, #30
 8003200:	f002 f893 	bl	800532a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003204:	201e      	movs	r0, #30
 8003206:	f002 f8aa 	bl	800535e <HAL_NVIC_EnableIRQ>
}
 800320a:	e05a      	b.n	80032c2 <HAL_TIM_PWM_MspInit+0x312>
 800320c:	58024400 	.word	0x58024400
 8003210:	58020000 	.word	0x58020000
 8003214:	2400124c 	.word	0x2400124c
 8003218:	40020028 	.word	0x40020028
 800321c:	40000400 	.word	0x40000400
 8003220:	240012c4 	.word	0x240012c4
 8003224:	40020058 	.word	0x40020058
 8003228:	2400133c 	.word	0x2400133c
 800322c:	40020070 	.word	0x40020070
 8003230:	40000800 	.word	0x40000800
 8003234:	240013b4 	.word	0x240013b4
 8003238:	40020010 	.word	0x40020010
  else if(htim_pwm->Instance==TIM5)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a22      	ldr	r2, [pc, #136]	; (80032cc <HAL_TIM_PWM_MspInit+0x31c>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d13d      	bne.n	80032c2 <HAL_TIM_PWM_MspInit+0x312>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003246:	4b22      	ldr	r3, [pc, #136]	; (80032d0 <HAL_TIM_PWM_MspInit+0x320>)
 8003248:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800324c:	4a20      	ldr	r2, [pc, #128]	; (80032d0 <HAL_TIM_PWM_MspInit+0x320>)
 800324e:	f043 0308 	orr.w	r3, r3, #8
 8003252:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003256:	4b1e      	ldr	r3, [pc, #120]	; (80032d0 <HAL_TIM_PWM_MspInit+0x320>)
 8003258:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800325c:	f003 0308 	and.w	r3, r3, #8
 8003260:	60bb      	str	r3, [r7, #8]
 8003262:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch4.Instance = DMA1_Stream2;
 8003264:	4b1b      	ldr	r3, [pc, #108]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 8003266:	4a1c      	ldr	r2, [pc, #112]	; (80032d8 <HAL_TIM_PWM_MspInit+0x328>)
 8003268:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 800326a:	4b1a      	ldr	r3, [pc, #104]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 800326c:	223a      	movs	r2, #58	; 0x3a
 800326e:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003270:	4b18      	ldr	r3, [pc, #96]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 8003272:	2240      	movs	r2, #64	; 0x40
 8003274:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8003276:	4b17      	ldr	r3, [pc, #92]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 8003278:	2200      	movs	r2, #0
 800327a:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 800327c:	4b15      	ldr	r3, [pc, #84]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 800327e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003282:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003284:	4b13      	ldr	r3, [pc, #76]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 8003286:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800328a:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800328c:	4b11      	ldr	r3, [pc, #68]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 800328e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003292:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 8003294:	4b0f      	ldr	r3, [pc, #60]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 8003296:	2200      	movs	r2, #0
 8003298:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_LOW;
 800329a:	4b0e      	ldr	r3, [pc, #56]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 800329c:	2200      	movs	r2, #0
 800329e:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80032a0:	4b0c      	ldr	r3, [pc, #48]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 80032a6:	480b      	ldr	r0, [pc, #44]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 80032a8:	f002 f874 	bl	8005394 <HAL_DMA_Init>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_TIM_PWM_MspInit+0x306>
      Error_Handler();
 80032b2:	f7ff fb17 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a06      	ldr	r2, [pc, #24]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 80032ba:	631a      	str	r2, [r3, #48]	; 0x30
 80032bc:	4a05      	ldr	r2, [pc, #20]	; (80032d4 <HAL_TIM_PWM_MspInit+0x324>)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6393      	str	r3, [r2, #56]	; 0x38
}
 80032c2:	bf00      	nop
 80032c4:	3730      	adds	r7, #48	; 0x30
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40000c00 	.word	0x40000c00
 80032d0:	58024400 	.word	0x58024400
 80032d4:	2400142c 	.word	0x2400142c
 80032d8:	40020040 	.word	0x40020040

080032dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a0b      	ldr	r2, [pc, #44]	; (8003318 <HAL_TIM_Base_MspInit+0x3c>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d10e      	bne.n	800330c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 80032ee:	4b0b      	ldr	r3, [pc, #44]	; (800331c <HAL_TIM_Base_MspInit+0x40>)
 80032f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80032f4:	4a09      	ldr	r2, [pc, #36]	; (800331c <HAL_TIM_Base_MspInit+0x40>)
 80032f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032fa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80032fe:	4b07      	ldr	r3, [pc, #28]	; (800331c <HAL_TIM_Base_MspInit+0x40>)
 8003300:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003304:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800330c:	bf00      	nop
 800330e:	3714      	adds	r7, #20
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr
 8003318:	40001c00 	.word	0x40001c00
 800331c:	58024400 	.word	0x58024400

08003320 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b08c      	sub	sp, #48	; 0x30
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003328:	f107 031c 	add.w	r3, r7, #28
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]
 8003330:	605a      	str	r2, [r3, #4]
 8003332:	609a      	str	r2, [r3, #8]
 8003334:	60da      	str	r2, [r3, #12]
 8003336:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003340:	d120      	bne.n	8003384 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003342:	4b52      	ldr	r3, [pc, #328]	; (800348c <HAL_TIM_MspPostInit+0x16c>)
 8003344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003348:	4a50      	ldr	r2, [pc, #320]	; (800348c <HAL_TIM_MspPostInit+0x16c>)
 800334a:	f043 0302 	orr.w	r3, r3, #2
 800334e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003352:	4b4e      	ldr	r3, [pc, #312]	; (800348c <HAL_TIM_MspPostInit+0x16c>)
 8003354:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	61bb      	str	r3, [r7, #24]
 800335e:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003360:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003366:	2302      	movs	r3, #2
 8003368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800336a:	2302      	movs	r3, #2
 800336c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800336e:	2300      	movs	r3, #0
 8003370:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003372:	2301      	movs	r3, #1
 8003374:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003376:	f107 031c 	add.w	r3, r7, #28
 800337a:	4619      	mov	r1, r3
 800337c:	4844      	ldr	r0, [pc, #272]	; (8003490 <HAL_TIM_MspPostInit+0x170>)
 800337e:	f004 fc41 	bl	8007c04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003382:	e07f      	b.n	8003484 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM3)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a42      	ldr	r2, [pc, #264]	; (8003494 <HAL_TIM_MspPostInit+0x174>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d11f      	bne.n	80033ce <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800338e:	4b3f      	ldr	r3, [pc, #252]	; (800348c <HAL_TIM_MspPostInit+0x16c>)
 8003390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003394:	4a3d      	ldr	r2, [pc, #244]	; (800348c <HAL_TIM_MspPostInit+0x16c>)
 8003396:	f043 0302 	orr.w	r3, r3, #2
 800339a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800339e:	4b3b      	ldr	r3, [pc, #236]	; (800348c <HAL_TIM_MspPostInit+0x16c>)
 80033a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	617b      	str	r3, [r7, #20]
 80033aa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80033ac:	2330      	movs	r3, #48	; 0x30
 80033ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033b0:	2302      	movs	r3, #2
 80033b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80033b4:	2302      	movs	r3, #2
 80033b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033b8:	2300      	movs	r3, #0
 80033ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80033bc:	2302      	movs	r3, #2
 80033be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033c0:	f107 031c 	add.w	r3, r7, #28
 80033c4:	4619      	mov	r1, r3
 80033c6:	4832      	ldr	r0, [pc, #200]	; (8003490 <HAL_TIM_MspPostInit+0x170>)
 80033c8:	f004 fc1c 	bl	8007c04 <HAL_GPIO_Init>
}
 80033cc:	e05a      	b.n	8003484 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM4)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a31      	ldr	r2, [pc, #196]	; (8003498 <HAL_TIM_MspPostInit+0x178>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d131      	bne.n	800343c <HAL_TIM_MspPostInit+0x11c>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80033d8:	4b2c      	ldr	r3, [pc, #176]	; (800348c <HAL_TIM_MspPostInit+0x16c>)
 80033da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033de:	4a2b      	ldr	r2, [pc, #172]	; (800348c <HAL_TIM_MspPostInit+0x16c>)
 80033e0:	f043 0308 	orr.w	r3, r3, #8
 80033e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80033e8:	4b28      	ldr	r3, [pc, #160]	; (800348c <HAL_TIM_MspPostInit+0x16c>)
 80033ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033ee:	f003 0308 	and.w	r3, r3, #8
 80033f2:	613b      	str	r3, [r7, #16]
 80033f4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80033f6:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80033fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033fc:	2302      	movs	r3, #2
 80033fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003400:	2300      	movs	r3, #0
 8003402:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003404:	2300      	movs	r3, #0
 8003406:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003408:	2302      	movs	r3, #2
 800340a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800340c:	f107 031c 	add.w	r3, r7, #28
 8003410:	4619      	mov	r1, r3
 8003412:	4822      	ldr	r0, [pc, #136]	; (800349c <HAL_TIM_MspPostInit+0x17c>)
 8003414:	f004 fbf6 	bl	8007c04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003418:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800341c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800341e:	2302      	movs	r3, #2
 8003420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003422:	2302      	movs	r3, #2
 8003424:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003426:	2300      	movs	r3, #0
 8003428:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800342a:	2302      	movs	r3, #2
 800342c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800342e:	f107 031c 	add.w	r3, r7, #28
 8003432:	4619      	mov	r1, r3
 8003434:	4819      	ldr	r0, [pc, #100]	; (800349c <HAL_TIM_MspPostInit+0x17c>)
 8003436:	f004 fbe5 	bl	8007c04 <HAL_GPIO_Init>
}
 800343a:	e023      	b.n	8003484 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM5)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a17      	ldr	r2, [pc, #92]	; (80034a0 <HAL_TIM_MspPostInit+0x180>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d11e      	bne.n	8003484 <HAL_TIM_MspPostInit+0x164>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003446:	4b11      	ldr	r3, [pc, #68]	; (800348c <HAL_TIM_MspPostInit+0x16c>)
 8003448:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800344c:	4a0f      	ldr	r2, [pc, #60]	; (800348c <HAL_TIM_MspPostInit+0x16c>)
 800344e:	f043 0301 	orr.w	r3, r3, #1
 8003452:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003456:	4b0d      	ldr	r3, [pc, #52]	; (800348c <HAL_TIM_MspPostInit+0x16c>)
 8003458:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	60fb      	str	r3, [r7, #12]
 8003462:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003464:	2308      	movs	r3, #8
 8003466:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003468:	2302      	movs	r3, #2
 800346a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800346c:	2302      	movs	r3, #2
 800346e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003470:	2300      	movs	r3, #0
 8003472:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003474:	2302      	movs	r3, #2
 8003476:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003478:	f107 031c 	add.w	r3, r7, #28
 800347c:	4619      	mov	r1, r3
 800347e:	4809      	ldr	r0, [pc, #36]	; (80034a4 <HAL_TIM_MspPostInit+0x184>)
 8003480:	f004 fbc0 	bl	8007c04 <HAL_GPIO_Init>
}
 8003484:	bf00      	nop
 8003486:	3730      	adds	r7, #48	; 0x30
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	58024400 	.word	0x58024400
 8003490:	58020400 	.word	0x58020400
 8003494:	40000400 	.word	0x40000400
 8003498:	40000800 	.word	0x40000800
 800349c:	58020c00 	.word	0x58020c00
 80034a0:	40000c00 	.word	0x40000c00
 80034a4:	58020000 	.word	0x58020000

080034a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b0ba      	sub	sp, #232	; 0xe8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80034b4:	2200      	movs	r2, #0
 80034b6:	601a      	str	r2, [r3, #0]
 80034b8:	605a      	str	r2, [r3, #4]
 80034ba:	609a      	str	r2, [r3, #8]
 80034bc:	60da      	str	r2, [r3, #12]
 80034be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80034c0:	f107 0318 	add.w	r3, r7, #24
 80034c4:	22b8      	movs	r2, #184	; 0xb8
 80034c6:	2100      	movs	r1, #0
 80034c8:	4618      	mov	r0, r3
 80034ca:	f013 fdf1 	bl	80170b0 <memset>
  if(huart->Instance==UART4)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a4d      	ldr	r2, [pc, #308]	; (8003608 <HAL_UART_MspInit+0x160>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d147      	bne.n	8003568 <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80034d8:	f04f 0202 	mov.w	r2, #2
 80034dc:	f04f 0300 	mov.w	r3, #0
 80034e0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80034e4:	2300      	movs	r3, #0
 80034e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80034ea:	f107 0318 	add.w	r3, r7, #24
 80034ee:	4618      	mov	r0, r3
 80034f0:	f007 f976 	bl	800a7e0 <HAL_RCCEx_PeriphCLKConfig>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80034fa:	f7ff f9f3 	bl	80028e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80034fe:	4b43      	ldr	r3, [pc, #268]	; (800360c <HAL_UART_MspInit+0x164>)
 8003500:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003504:	4a41      	ldr	r2, [pc, #260]	; (800360c <HAL_UART_MspInit+0x164>)
 8003506:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800350a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800350e:	4b3f      	ldr	r3, [pc, #252]	; (800360c <HAL_UART_MspInit+0x164>)
 8003510:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003514:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003518:	617b      	str	r3, [r7, #20]
 800351a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800351c:	4b3b      	ldr	r3, [pc, #236]	; (800360c <HAL_UART_MspInit+0x164>)
 800351e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003522:	4a3a      	ldr	r2, [pc, #232]	; (800360c <HAL_UART_MspInit+0x164>)
 8003524:	f043 0302 	orr.w	r3, r3, #2
 8003528:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800352c:	4b37      	ldr	r3, [pc, #220]	; (800360c <HAL_UART_MspInit+0x164>)
 800352e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003532:	f003 0302 	and.w	r3, r3, #2
 8003536:	613b      	str	r3, [r7, #16]
 8003538:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PB8     ------> UART4_RX
    PB9     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800353a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800353e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003542:	2302      	movs	r3, #2
 8003544:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003548:	2300      	movs	r3, #0
 800354a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800354e:	2300      	movs	r3, #0
 8003550:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003554:	2308      	movs	r3, #8
 8003556:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800355a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800355e:	4619      	mov	r1, r3
 8003560:	482b      	ldr	r0, [pc, #172]	; (8003610 <HAL_UART_MspInit+0x168>)
 8003562:	f004 fb4f 	bl	8007c04 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003566:	e04a      	b.n	80035fe <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART6)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a29      	ldr	r2, [pc, #164]	; (8003614 <HAL_UART_MspInit+0x16c>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d145      	bne.n	80035fe <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8003572:	f04f 0201 	mov.w	r2, #1
 8003576:	f04f 0300 	mov.w	r3, #0
 800357a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 800357e:	2300      	movs	r3, #0
 8003580:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003584:	f107 0318 	add.w	r3, r7, #24
 8003588:	4618      	mov	r0, r3
 800358a:	f007 f929 	bl	800a7e0 <HAL_RCCEx_PeriphCLKConfig>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d001      	beq.n	8003598 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8003594:	f7ff f9a6 	bl	80028e4 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003598:	4b1c      	ldr	r3, [pc, #112]	; (800360c <HAL_UART_MspInit+0x164>)
 800359a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800359e:	4a1b      	ldr	r2, [pc, #108]	; (800360c <HAL_UART_MspInit+0x164>)
 80035a0:	f043 0320 	orr.w	r3, r3, #32
 80035a4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80035a8:	4b18      	ldr	r3, [pc, #96]	; (800360c <HAL_UART_MspInit+0x164>)
 80035aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80035ae:	f003 0320 	and.w	r3, r3, #32
 80035b2:	60fb      	str	r3, [r7, #12]
 80035b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035b6:	4b15      	ldr	r3, [pc, #84]	; (800360c <HAL_UART_MspInit+0x164>)
 80035b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035bc:	4a13      	ldr	r2, [pc, #76]	; (800360c <HAL_UART_MspInit+0x164>)
 80035be:	f043 0304 	orr.w	r3, r3, #4
 80035c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035c6:	4b11      	ldr	r3, [pc, #68]	; (800360c <HAL_UART_MspInit+0x164>)
 80035c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	60bb      	str	r3, [r7, #8]
 80035d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035d4:	23c0      	movs	r3, #192	; 0xc0
 80035d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035da:	2302      	movs	r3, #2
 80035dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e0:	2300      	movs	r3, #0
 80035e2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e6:	2300      	movs	r3, #0
 80035e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 80035ec:	2307      	movs	r3, #7
 80035ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035f2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80035f6:	4619      	mov	r1, r3
 80035f8:	4807      	ldr	r0, [pc, #28]	; (8003618 <HAL_UART_MspInit+0x170>)
 80035fa:	f004 fb03 	bl	8007c04 <HAL_GPIO_Init>
}
 80035fe:	bf00      	nop
 8003600:	37e8      	adds	r7, #232	; 0xe8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	40004c00 	.word	0x40004c00
 800360c:	58024400 	.word	0x58024400
 8003610:	58020400 	.word	0x58020400
 8003614:	40011400 	.word	0x40011400
 8003618:	58020800 	.word	0x58020800

0800361c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800361c:	b480      	push	{r7}
 800361e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003620:	e7fe      	b.n	8003620 <NMI_Handler+0x4>

08003622 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003622:	b480      	push	{r7}
 8003624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003626:	e7fe      	b.n	8003626 <HardFault_Handler+0x4>

08003628 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800362c:	e7fe      	b.n	800362c <MemManage_Handler+0x4>

0800362e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800362e:	b480      	push	{r7}
 8003630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003632:	e7fe      	b.n	8003632 <BusFault_Handler+0x4>

08003634 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003638:	e7fe      	b.n	8003638 <UsageFault_Handler+0x4>

0800363a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800363a:	b480      	push	{r7}
 800363c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800363e:	bf00      	nop
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003648:	b480      	push	{r7}
 800364a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800364c:	bf00      	nop
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr

08003656 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003656:	b480      	push	{r7}
 8003658:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800365a:	bf00      	nop
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003668:	f000 f9ba 	bl	80039e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800366c:	bf00      	nop
 800366e:	bd80      	pop	{r7, pc}

08003670 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 8003674:	4802      	ldr	r0, [pc, #8]	; (8003680 <DMA1_Stream0_IRQHandler+0x10>)
 8003676:	f002 fc4f 	bl	8005f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800367a:	bf00      	nop
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	240013b4 	.word	0x240013b4

08003684 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8003688:	4802      	ldr	r0, [pc, #8]	; (8003694 <DMA1_Stream1_IRQHandler+0x10>)
 800368a:	f002 fc45 	bl	8005f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800368e:	bf00      	nop
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	2400124c 	.word	0x2400124c

08003698 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 800369c:	4802      	ldr	r0, [pc, #8]	; (80036a8 <DMA1_Stream2_IRQHandler+0x10>)
 800369e:	f002 fc3b 	bl	8005f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80036a2:	bf00      	nop
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	2400142c 	.word	0x2400142c

080036ac <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 80036b0:	4802      	ldr	r0, [pc, #8]	; (80036bc <DMA1_Stream3_IRQHandler+0x10>)
 80036b2:	f002 fc31 	bl	8005f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80036b6:	bf00      	nop
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	240012c4 	.word	0x240012c4

080036c0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 80036c4:	4802      	ldr	r0, [pc, #8]	; (80036d0 <DMA1_Stream4_IRQHandler+0x10>)
 80036c6:	f002 fc27 	bl	8005f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80036ca:	bf00      	nop
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	2400133c 	.word	0x2400133c

080036d4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80036d8:	4802      	ldr	r0, [pc, #8]	; (80036e4 <DMA1_Stream5_IRQHandler+0x10>)
 80036da:	f002 fc1d 	bl	8005f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80036de:	bf00      	nop
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	24000cd8 	.word	0x24000cd8

080036e8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80036ec:	4802      	ldr	r0, [pc, #8]	; (80036f8 <TIM4_IRQHandler+0x10>)
 80036ee:	f00c fa59 	bl	800fba4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80036f2:	bf00      	nop
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	24001168 	.word	0x24001168

080036fc <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003700:	4802      	ldr	r0, [pc, #8]	; (800370c <I2C2_EV_IRQHandler+0x10>)
 8003702:	f004 fce9 	bl	80080d8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003706:	bf00      	nop
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	24000e68 	.word	0x24000e68

08003710 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003714:	4802      	ldr	r0, [pc, #8]	; (8003720 <DMA2_Stream7_IRQHandler+0x10>)
 8003716:	f002 fbff 	bl	8005f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800371a:	bf00      	nop
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	24000d50 	.word	0x24000d50

08003724 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8003728:	4802      	ldr	r0, [pc, #8]	; (8003734 <OTG_HS_IRQHandler+0x10>)
 800372a:	f004 fedf 	bl	80084ec <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800372e:	bf00      	nop
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	24002ad0 	.word	0x24002ad0

08003738 <SDMMC2_IRQHandler>:

/**
  * @brief This function handles SDMMC2 global interrupt.
  */
void SDMMC2_IRQHandler(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC2_IRQn 0 */

  /* USER CODE END SDMMC2_IRQn 0 */
  HAL_SD_IRQHandler(&hsd2);
 800373c:	4802      	ldr	r0, [pc, #8]	; (8003748 <SDMMC2_IRQHandler+0x10>)
 800373e:	f009 fea5 	bl	800d48c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC2_IRQn 1 */

  /* USER CODE END SDMMC2_IRQn 1 */
}
 8003742:	bf00      	nop
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	24000ebc 	.word	0x24000ebc

0800374c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003754:	4a14      	ldr	r2, [pc, #80]	; (80037a8 <_sbrk+0x5c>)
 8003756:	4b15      	ldr	r3, [pc, #84]	; (80037ac <_sbrk+0x60>)
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003760:	4b13      	ldr	r3, [pc, #76]	; (80037b0 <_sbrk+0x64>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d102      	bne.n	800376e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003768:	4b11      	ldr	r3, [pc, #68]	; (80037b0 <_sbrk+0x64>)
 800376a:	4a12      	ldr	r2, [pc, #72]	; (80037b4 <_sbrk+0x68>)
 800376c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800376e:	4b10      	ldr	r3, [pc, #64]	; (80037b0 <_sbrk+0x64>)
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4413      	add	r3, r2
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	429a      	cmp	r2, r3
 800377a:	d207      	bcs.n	800378c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800377c:	f013 fca0 	bl	80170c0 <__errno>
 8003780:	4603      	mov	r3, r0
 8003782:	220c      	movs	r2, #12
 8003784:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003786:	f04f 33ff 	mov.w	r3, #4294967295
 800378a:	e009      	b.n	80037a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800378c:	4b08      	ldr	r3, [pc, #32]	; (80037b0 <_sbrk+0x64>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003792:	4b07      	ldr	r3, [pc, #28]	; (80037b0 <_sbrk+0x64>)
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4413      	add	r3, r2
 800379a:	4a05      	ldr	r2, [pc, #20]	; (80037b0 <_sbrk+0x64>)
 800379c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800379e:	68fb      	ldr	r3, [r7, #12]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3718      	adds	r7, #24
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	24050000 	.word	0x24050000
 80037ac:	00000800 	.word	0x00000800
 80037b0:	240015cc 	.word	0x240015cc
 80037b4:	24003348 	.word	0x24003348

080037b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80037b8:	b480      	push	{r7}
 80037ba:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80037bc:	4b32      	ldr	r3, [pc, #200]	; (8003888 <SystemInit+0xd0>)
 80037be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037c2:	4a31      	ldr	r2, [pc, #196]	; (8003888 <SystemInit+0xd0>)
 80037c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80037c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80037cc:	4b2f      	ldr	r3, [pc, #188]	; (800388c <SystemInit+0xd4>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 030f 	and.w	r3, r3, #15
 80037d4:	2b06      	cmp	r3, #6
 80037d6:	d807      	bhi.n	80037e8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80037d8:	4b2c      	ldr	r3, [pc, #176]	; (800388c <SystemInit+0xd4>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f023 030f 	bic.w	r3, r3, #15
 80037e0:	4a2a      	ldr	r2, [pc, #168]	; (800388c <SystemInit+0xd4>)
 80037e2:	f043 0307 	orr.w	r3, r3, #7
 80037e6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80037e8:	4b29      	ldr	r3, [pc, #164]	; (8003890 <SystemInit+0xd8>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a28      	ldr	r2, [pc, #160]	; (8003890 <SystemInit+0xd8>)
 80037ee:	f043 0301 	orr.w	r3, r3, #1
 80037f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80037f4:	4b26      	ldr	r3, [pc, #152]	; (8003890 <SystemInit+0xd8>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80037fa:	4b25      	ldr	r3, [pc, #148]	; (8003890 <SystemInit+0xd8>)
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	4924      	ldr	r1, [pc, #144]	; (8003890 <SystemInit+0xd8>)
 8003800:	4b24      	ldr	r3, [pc, #144]	; (8003894 <SystemInit+0xdc>)
 8003802:	4013      	ands	r3, r2
 8003804:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003806:	4b21      	ldr	r3, [pc, #132]	; (800388c <SystemInit+0xd4>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0308 	and.w	r3, r3, #8
 800380e:	2b00      	cmp	r3, #0
 8003810:	d007      	beq.n	8003822 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003812:	4b1e      	ldr	r3, [pc, #120]	; (800388c <SystemInit+0xd4>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f023 030f 	bic.w	r3, r3, #15
 800381a:	4a1c      	ldr	r2, [pc, #112]	; (800388c <SystemInit+0xd4>)
 800381c:	f043 0307 	orr.w	r3, r3, #7
 8003820:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003822:	4b1b      	ldr	r3, [pc, #108]	; (8003890 <SystemInit+0xd8>)
 8003824:	2200      	movs	r2, #0
 8003826:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003828:	4b19      	ldr	r3, [pc, #100]	; (8003890 <SystemInit+0xd8>)
 800382a:	2200      	movs	r2, #0
 800382c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800382e:	4b18      	ldr	r3, [pc, #96]	; (8003890 <SystemInit+0xd8>)
 8003830:	2200      	movs	r2, #0
 8003832:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003834:	4b16      	ldr	r3, [pc, #88]	; (8003890 <SystemInit+0xd8>)
 8003836:	4a18      	ldr	r2, [pc, #96]	; (8003898 <SystemInit+0xe0>)
 8003838:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800383a:	4b15      	ldr	r3, [pc, #84]	; (8003890 <SystemInit+0xd8>)
 800383c:	4a17      	ldr	r2, [pc, #92]	; (800389c <SystemInit+0xe4>)
 800383e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003840:	4b13      	ldr	r3, [pc, #76]	; (8003890 <SystemInit+0xd8>)
 8003842:	4a17      	ldr	r2, [pc, #92]	; (80038a0 <SystemInit+0xe8>)
 8003844:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003846:	4b12      	ldr	r3, [pc, #72]	; (8003890 <SystemInit+0xd8>)
 8003848:	2200      	movs	r2, #0
 800384a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800384c:	4b10      	ldr	r3, [pc, #64]	; (8003890 <SystemInit+0xd8>)
 800384e:	4a14      	ldr	r2, [pc, #80]	; (80038a0 <SystemInit+0xe8>)
 8003850:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003852:	4b0f      	ldr	r3, [pc, #60]	; (8003890 <SystemInit+0xd8>)
 8003854:	2200      	movs	r2, #0
 8003856:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003858:	4b0d      	ldr	r3, [pc, #52]	; (8003890 <SystemInit+0xd8>)
 800385a:	4a11      	ldr	r2, [pc, #68]	; (80038a0 <SystemInit+0xe8>)
 800385c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800385e:	4b0c      	ldr	r3, [pc, #48]	; (8003890 <SystemInit+0xd8>)
 8003860:	2200      	movs	r2, #0
 8003862:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003864:	4b0a      	ldr	r3, [pc, #40]	; (8003890 <SystemInit+0xd8>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a09      	ldr	r2, [pc, #36]	; (8003890 <SystemInit+0xd8>)
 800386a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800386e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003870:	4b07      	ldr	r3, [pc, #28]	; (8003890 <SystemInit+0xd8>)
 8003872:	2200      	movs	r2, #0
 8003874:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003876:	4b0b      	ldr	r3, [pc, #44]	; (80038a4 <SystemInit+0xec>)
 8003878:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800387c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800387e:	bf00      	nop
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr
 8003888:	e000ed00 	.word	0xe000ed00
 800388c:	52002000 	.word	0x52002000
 8003890:	58024400 	.word	0x58024400
 8003894:	eaf6ed7f 	.word	0xeaf6ed7f
 8003898:	02020200 	.word	0x02020200
 800389c:	01ff0000 	.word	0x01ff0000
 80038a0:	01010280 	.word	0x01010280
 80038a4:	52004000 	.word	0x52004000

080038a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80038a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038e0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80038ac:	f7ff ff84 	bl	80037b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80038b0:	480c      	ldr	r0, [pc, #48]	; (80038e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038b2:	490d      	ldr	r1, [pc, #52]	; (80038e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80038b4:	4a0d      	ldr	r2, [pc, #52]	; (80038ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80038b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038b8:	e002      	b.n	80038c0 <LoopCopyDataInit>

080038ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038be:	3304      	adds	r3, #4

080038c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038c4:	d3f9      	bcc.n	80038ba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038c6:	4a0a      	ldr	r2, [pc, #40]	; (80038f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80038c8:	4c0a      	ldr	r4, [pc, #40]	; (80038f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80038ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038cc:	e001      	b.n	80038d2 <LoopFillZerobss>

080038ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038d0:	3204      	adds	r2, #4

080038d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038d4:	d3fb      	bcc.n	80038ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038d6:	f013 fbf9 	bl	80170cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038da:	f7fd fd45 	bl	8001368 <main>
  bx  lr
 80038de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80038e0:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80038e4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80038e8:	24000150 	.word	0x24000150
  ldr r2, =_sidata
 80038ec:	080186b4 	.word	0x080186b4
  ldr r2, =_sbss
 80038f0:	24000150 	.word	0x24000150
  ldr r4, =_ebss
 80038f4:	24003344 	.word	0x24003344

080038f8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038f8:	e7fe      	b.n	80038f8 <ADC3_IRQHandler>
	...

080038fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003902:	2003      	movs	r0, #3
 8003904:	f001 fd06 	bl	8005314 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003908:	f006 fd94 	bl	800a434 <HAL_RCC_GetSysClockFreq>
 800390c:	4602      	mov	r2, r0
 800390e:	4b15      	ldr	r3, [pc, #84]	; (8003964 <HAL_Init+0x68>)
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	0a1b      	lsrs	r3, r3, #8
 8003914:	f003 030f 	and.w	r3, r3, #15
 8003918:	4913      	ldr	r1, [pc, #76]	; (8003968 <HAL_Init+0x6c>)
 800391a:	5ccb      	ldrb	r3, [r1, r3]
 800391c:	f003 031f 	and.w	r3, r3, #31
 8003920:	fa22 f303 	lsr.w	r3, r2, r3
 8003924:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003926:	4b0f      	ldr	r3, [pc, #60]	; (8003964 <HAL_Init+0x68>)
 8003928:	699b      	ldr	r3, [r3, #24]
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	4a0e      	ldr	r2, [pc, #56]	; (8003968 <HAL_Init+0x6c>)
 8003930:	5cd3      	ldrb	r3, [r2, r3]
 8003932:	f003 031f 	and.w	r3, r3, #31
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	fa22 f303 	lsr.w	r3, r2, r3
 800393c:	4a0b      	ldr	r2, [pc, #44]	; (800396c <HAL_Init+0x70>)
 800393e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003940:	4a0b      	ldr	r2, [pc, #44]	; (8003970 <HAL_Init+0x74>)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003946:	200f      	movs	r0, #15
 8003948:	f000 f814 	bl	8003974 <HAL_InitTick>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e002      	b.n	800395c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003956:	f7fe ffcb 	bl	80028f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	4618      	mov	r0, r3
 800395e:	3708      	adds	r7, #8
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	58024400 	.word	0x58024400
 8003968:	08018500 	.word	0x08018500
 800396c:	24000004 	.word	0x24000004
 8003970:	24000000 	.word	0x24000000

08003974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800397c:	4b15      	ldr	r3, [pc, #84]	; (80039d4 <HAL_InitTick+0x60>)
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d101      	bne.n	8003988 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e021      	b.n	80039cc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003988:	4b13      	ldr	r3, [pc, #76]	; (80039d8 <HAL_InitTick+0x64>)
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	4b11      	ldr	r3, [pc, #68]	; (80039d4 <HAL_InitTick+0x60>)
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	4619      	mov	r1, r3
 8003992:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003996:	fbb3 f3f1 	udiv	r3, r3, r1
 800399a:	fbb2 f3f3 	udiv	r3, r2, r3
 800399e:	4618      	mov	r0, r3
 80039a0:	f001 fceb 	bl	800537a <HAL_SYSTICK_Config>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d001      	beq.n	80039ae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e00e      	b.n	80039cc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2b0f      	cmp	r3, #15
 80039b2:	d80a      	bhi.n	80039ca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039b4:	2200      	movs	r2, #0
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	f04f 30ff 	mov.w	r0, #4294967295
 80039bc:	f001 fcb5 	bl	800532a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80039c0:	4a06      	ldr	r2, [pc, #24]	; (80039dc <HAL_InitTick+0x68>)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
 80039c8:	e000      	b.n	80039cc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3708      	adds	r7, #8
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	2400000c 	.word	0x2400000c
 80039d8:	24000000 	.word	0x24000000
 80039dc:	24000008 	.word	0x24000008

080039e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80039e4:	4b06      	ldr	r3, [pc, #24]	; (8003a00 <HAL_IncTick+0x20>)
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	461a      	mov	r2, r3
 80039ea:	4b06      	ldr	r3, [pc, #24]	; (8003a04 <HAL_IncTick+0x24>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4413      	add	r3, r2
 80039f0:	4a04      	ldr	r2, [pc, #16]	; (8003a04 <HAL_IncTick+0x24>)
 80039f2:	6013      	str	r3, [r2, #0]
}
 80039f4:	bf00      	nop
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	2400000c 	.word	0x2400000c
 8003a04:	240015d0 	.word	0x240015d0

08003a08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  return uwTick;
 8003a0c:	4b03      	ldr	r3, [pc, #12]	; (8003a1c <HAL_GetTick+0x14>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	240015d0 	.word	0x240015d0

08003a20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a28:	f7ff ffee 	bl	8003a08 <HAL_GetTick>
 8003a2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a38:	d005      	beq.n	8003a46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a3a:	4b0a      	ldr	r3, [pc, #40]	; (8003a64 <HAL_Delay+0x44>)
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	461a      	mov	r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	4413      	add	r3, r2
 8003a44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a46:	bf00      	nop
 8003a48:	f7ff ffde 	bl	8003a08 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	68fa      	ldr	r2, [r7, #12]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d8f7      	bhi.n	8003a48 <HAL_Delay+0x28>
  {
  }
}
 8003a58:	bf00      	nop
 8003a5a:	bf00      	nop
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	2400000c 	.word	0x2400000c

08003a68 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003a72:	4b07      	ldr	r3, [pc, #28]	; (8003a90 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003a74:	685a      	ldr	r2, [r3, #4]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	401a      	ands	r2, r3
 8003a7c:	4904      	ldr	r1, [pc, #16]	; (8003a90 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	604b      	str	r3, [r1, #4]
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr
 8003a90:	58000400 	.word	0x58000400

08003a94 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	431a      	orrs	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	609a      	str	r2, [r3, #8]
}
 8003aae:	bf00      	nop
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr

08003aba <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b083      	sub	sp, #12
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
 8003ac2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	431a      	orrs	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	609a      	str	r2, [r3, #8]
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b087      	sub	sp, #28
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	607a      	str	r2, [r7, #4]
 8003b08:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	3360      	adds	r3, #96	; 0x60
 8003b0e:	461a      	mov	r2, r3
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	4413      	add	r3, r2
 8003b16:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	4a10      	ldr	r2, [pc, #64]	; (8003b5c <LL_ADC_SetOffset+0x60>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d10b      	bne.n	8003b38 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003b36:	e00b      	b.n	8003b50 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	430b      	orrs	r3, r1
 8003b4a:	431a      	orrs	r2, r3
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	601a      	str	r2, [r3, #0]
}
 8003b50:	bf00      	nop
 8003b52:	371c      	adds	r7, #28
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr
 8003b5c:	58026000 	.word	0x58026000

08003b60 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b085      	sub	sp, #20
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	3360      	adds	r3, #96	; 0x60
 8003b6e:	461a      	mov	r2, r3
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	4413      	add	r3, r2
 8003b76:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3714      	adds	r7, #20
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	f003 031f 	and.w	r3, r3, #31
 8003ba6:	6879      	ldr	r1, [r7, #4]
 8003ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bac:	431a      	orrs	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	611a      	str	r2, [r3, #16]
}
 8003bb2:	bf00      	nop
 8003bb4:	3714      	adds	r7, #20
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
	...

08003bc0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b087      	sub	sp, #28
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	4a0c      	ldr	r2, [pc, #48]	; (8003c00 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d00e      	beq.n	8003bf2 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	3360      	adds	r3, #96	; 0x60
 8003bd8:	461a      	mov	r2, r3
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4413      	add	r3, r2
 8003be0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	431a      	orrs	r2, r3
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	601a      	str	r2, [r3, #0]
  }
}
 8003bf2:	bf00      	nop
 8003bf4:	371c      	adds	r7, #28
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	58026000 	.word	0x58026000

08003c04 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b087      	sub	sp, #28
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	4a0c      	ldr	r2, [pc, #48]	; (8003c44 <LL_ADC_SetOffsetSaturation+0x40>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d10e      	bne.n	8003c36 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	3360      	adds	r3, #96	; 0x60
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	4413      	add	r3, r2
 8003c24:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	431a      	orrs	r2, r3
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8003c36:	bf00      	nop
 8003c38:	371c      	adds	r7, #28
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	58026000 	.word	0x58026000

08003c48 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b087      	sub	sp, #28
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	4a0c      	ldr	r2, [pc, #48]	; (8003c88 <LL_ADC_SetOffsetSign+0x40>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d10e      	bne.n	8003c7a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	3360      	adds	r3, #96	; 0x60
 8003c60:	461a      	mov	r2, r3
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	4413      	add	r3, r2
 8003c68:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	431a      	orrs	r2, r3
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8003c7a:	bf00      	nop
 8003c7c:	371c      	adds	r7, #28
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop
 8003c88:	58026000 	.word	0x58026000

08003c8c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b087      	sub	sp, #28
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	60b9      	str	r1, [r7, #8]
 8003c96:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	3360      	adds	r3, #96	; 0x60
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	4413      	add	r3, r2
 8003ca4:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	4a0c      	ldr	r2, [pc, #48]	; (8003cdc <LL_ADC_SetOffsetState+0x50>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d108      	bne.n	8003cc0 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	431a      	orrs	r2, r3
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8003cbe:	e007      	b.n	8003cd0 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	601a      	str	r2, [r3, #0]
}
 8003cd0:	bf00      	nop
 8003cd2:	371c      	adds	r7, #28
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr
 8003cdc:	58026000 	.word	0x58026000

08003ce0 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b087      	sub	sp, #28
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	3330      	adds	r3, #48	; 0x30
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	0a1b      	lsrs	r3, r3, #8
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	f003 030c 	and.w	r3, r3, #12
 8003cfc:	4413      	add	r3, r2
 8003cfe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	f003 031f 	and.w	r3, r3, #31
 8003d0a:	211f      	movs	r1, #31
 8003d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d10:	43db      	mvns	r3, r3
 8003d12:	401a      	ands	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	0e9b      	lsrs	r3, r3, #26
 8003d18:	f003 011f 	and.w	r1, r3, #31
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	f003 031f 	and.w	r3, r3, #31
 8003d22:	fa01 f303 	lsl.w	r3, r1, r3
 8003d26:	431a      	orrs	r2, r3
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003d2c:	bf00      	nop
 8003d2e:	371c      	adds	r7, #28
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b087      	sub	sp, #28
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	3314      	adds	r3, #20
 8003d48:	461a      	mov	r2, r3
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	0e5b      	lsrs	r3, r3, #25
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	4413      	add	r3, r2
 8003d56:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	0d1b      	lsrs	r3, r3, #20
 8003d60:	f003 031f 	and.w	r3, r3, #31
 8003d64:	2107      	movs	r1, #7
 8003d66:	fa01 f303 	lsl.w	r3, r1, r3
 8003d6a:	43db      	mvns	r3, r3
 8003d6c:	401a      	ands	r2, r3
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	0d1b      	lsrs	r3, r3, #20
 8003d72:	f003 031f 	and.w	r3, r3, #31
 8003d76:	6879      	ldr	r1, [r7, #4]
 8003d78:	fa01 f303 	lsl.w	r3, r1, r3
 8003d7c:	431a      	orrs	r2, r3
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003d82:	bf00      	nop
 8003d84:	371c      	adds	r7, #28
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
	...

08003d90 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b085      	sub	sp, #20
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	4a1a      	ldr	r2, [pc, #104]	; (8003e08 <LL_ADC_SetChannelSingleDiff+0x78>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d115      	bne.n	8003dd0 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003db0:	43db      	mvns	r3, r3
 8003db2:	401a      	ands	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f003 0318 	and.w	r3, r3, #24
 8003dba:	4914      	ldr	r1, [pc, #80]	; (8003e0c <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003dbc:	40d9      	lsrs	r1, r3
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	400b      	ands	r3, r1
 8003dc2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003dce:	e014      	b.n	8003dfa <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	401a      	ands	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f003 0318 	and.w	r3, r3, #24
 8003de6:	4909      	ldr	r1, [pc, #36]	; (8003e0c <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003de8:	40d9      	lsrs	r1, r3
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	400b      	ands	r3, r1
 8003dee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003df2:	431a      	orrs	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8003dfa:	bf00      	nop
 8003dfc:	3714      	adds	r7, #20
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	58026000 	.word	0x58026000
 8003e0c:	000fffff 	.word	0x000fffff

08003e10 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	689a      	ldr	r2, [r3, #8]
 8003e1c:	4b04      	ldr	r3, [pc, #16]	; (8003e30 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003e1e:	4013      	ands	r3, r2
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	6093      	str	r3, [r2, #8]
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr
 8003e30:	5fffffc0 	.word	0x5fffffc0

08003e34 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e48:	d101      	bne.n	8003e4e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e000      	b.n	8003e50 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	370c      	adds	r7, #12
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr

08003e5c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b083      	sub	sp, #12
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	4b05      	ldr	r3, [pc, #20]	; (8003e80 <LL_ADC_EnableInternalRegulator+0x24>)
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003e74:	bf00      	nop
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr
 8003e80:	6fffffc0 	.word	0x6fffffc0

08003e84 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e94:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e98:	d101      	bne.n	8003e9e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e000      	b.n	8003ea0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d101      	bne.n	8003ec4 <LL_ADC_IsEnabled+0x18>
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e000      	b.n	8003ec6 <LL_ADC_IsEnabled+0x1a>
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	370c      	adds	r7, #12
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr

08003ed2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	b083      	sub	sp, #12
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f003 0304 	and.w	r3, r3, #4
 8003ee2:	2b04      	cmp	r3, #4
 8003ee4:	d101      	bne.n	8003eea <LL_ADC_REG_IsConversionOngoing+0x18>
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e000      	b.n	8003eec <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f003 0308 	and.w	r3, r3, #8
 8003f08:	2b08      	cmp	r3, #8
 8003f0a:	d101      	bne.n	8003f10 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e000      	b.n	8003f12 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
	...

08003f20 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003f20:	b590      	push	{r4, r7, lr}
 8003f22:	b089      	sub	sp, #36	; 0x24
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e1ee      	b.n	8004318 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d109      	bne.n	8003f5c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f7fe fceb 	bl	8002924 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7ff ff67 	bl	8003e34 <LL_ADC_IsDeepPowerDownEnabled>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d004      	beq.n	8003f76 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7ff ff4d 	bl	8003e10 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7ff ff82 	bl	8003e84 <LL_ADC_IsInternalRegulatorEnabled>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d114      	bne.n	8003fb0 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f7ff ff66 	bl	8003e5c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003f90:	4b8e      	ldr	r3, [pc, #568]	; (80041cc <HAL_ADC_Init+0x2ac>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	099b      	lsrs	r3, r3, #6
 8003f96:	4a8e      	ldr	r2, [pc, #568]	; (80041d0 <HAL_ADC_Init+0x2b0>)
 8003f98:	fba2 2303 	umull	r2, r3, r2, r3
 8003f9c:	099b      	lsrs	r3, r3, #6
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003fa2:	e002      	b.n	8003faa <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1f9      	bne.n	8003fa4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7ff ff65 	bl	8003e84 <LL_ADC_IsInternalRegulatorEnabled>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d10d      	bne.n	8003fdc <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fc4:	f043 0210 	orr.w	r2, r3, #16
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fd0:	f043 0201 	orr.w	r2, r3, #1
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7ff ff76 	bl	8003ed2 <LL_ADC_REG_IsConversionOngoing>
 8003fe6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fec:	f003 0310 	and.w	r3, r3, #16
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f040 8188 	bne.w	8004306 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	f040 8184 	bne.w	8004306 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004002:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004006:	f043 0202 	orr.w	r2, r3, #2
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4618      	mov	r0, r3
 8004014:	f7ff ff4a 	bl	8003eac <LL_ADC_IsEnabled>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d136      	bne.n	800408c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a6c      	ldr	r2, [pc, #432]	; (80041d4 <HAL_ADC_Init+0x2b4>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d004      	beq.n	8004032 <HAL_ADC_Init+0x112>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a6a      	ldr	r2, [pc, #424]	; (80041d8 <HAL_ADC_Init+0x2b8>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d10e      	bne.n	8004050 <HAL_ADC_Init+0x130>
 8004032:	4868      	ldr	r0, [pc, #416]	; (80041d4 <HAL_ADC_Init+0x2b4>)
 8004034:	f7ff ff3a 	bl	8003eac <LL_ADC_IsEnabled>
 8004038:	4604      	mov	r4, r0
 800403a:	4867      	ldr	r0, [pc, #412]	; (80041d8 <HAL_ADC_Init+0x2b8>)
 800403c:	f7ff ff36 	bl	8003eac <LL_ADC_IsEnabled>
 8004040:	4603      	mov	r3, r0
 8004042:	4323      	orrs	r3, r4
 8004044:	2b00      	cmp	r3, #0
 8004046:	bf0c      	ite	eq
 8004048:	2301      	moveq	r3, #1
 800404a:	2300      	movne	r3, #0
 800404c:	b2db      	uxtb	r3, r3
 800404e:	e008      	b.n	8004062 <HAL_ADC_Init+0x142>
 8004050:	4862      	ldr	r0, [pc, #392]	; (80041dc <HAL_ADC_Init+0x2bc>)
 8004052:	f7ff ff2b 	bl	8003eac <LL_ADC_IsEnabled>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	bf0c      	ite	eq
 800405c:	2301      	moveq	r3, #1
 800405e:	2300      	movne	r3, #0
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d012      	beq.n	800408c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a5a      	ldr	r2, [pc, #360]	; (80041d4 <HAL_ADC_Init+0x2b4>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d004      	beq.n	800407a <HAL_ADC_Init+0x15a>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a58      	ldr	r2, [pc, #352]	; (80041d8 <HAL_ADC_Init+0x2b8>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d101      	bne.n	800407e <HAL_ADC_Init+0x15e>
 800407a:	4a59      	ldr	r2, [pc, #356]	; (80041e0 <HAL_ADC_Init+0x2c0>)
 800407c:	e000      	b.n	8004080 <HAL_ADC_Init+0x160>
 800407e:	4a59      	ldr	r2, [pc, #356]	; (80041e4 <HAL_ADC_Init+0x2c4>)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	4619      	mov	r1, r3
 8004086:	4610      	mov	r0, r2
 8004088:	f7ff fd04 	bl	8003a94 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a52      	ldr	r2, [pc, #328]	; (80041dc <HAL_ADC_Init+0x2bc>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d129      	bne.n	80040ea <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	7e5b      	ldrb	r3, [r3, #25]
 800409a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80040a0:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80040a6:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	2b08      	cmp	r3, #8
 80040ae:	d013      	beq.n	80040d8 <HAL_ADC_Init+0x1b8>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	2b0c      	cmp	r3, #12
 80040b6:	d00d      	beq.n	80040d4 <HAL_ADC_Init+0x1b4>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	2b1c      	cmp	r3, #28
 80040be:	d007      	beq.n	80040d0 <HAL_ADC_Init+0x1b0>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	2b18      	cmp	r3, #24
 80040c6:	d101      	bne.n	80040cc <HAL_ADC_Init+0x1ac>
 80040c8:	2318      	movs	r3, #24
 80040ca:	e006      	b.n	80040da <HAL_ADC_Init+0x1ba>
 80040cc:	2300      	movs	r3, #0
 80040ce:	e004      	b.n	80040da <HAL_ADC_Init+0x1ba>
 80040d0:	2310      	movs	r3, #16
 80040d2:	e002      	b.n	80040da <HAL_ADC_Init+0x1ba>
 80040d4:	2308      	movs	r3, #8
 80040d6:	e000      	b.n	80040da <HAL_ADC_Init+0x1ba>
 80040d8:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80040da:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040e2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80040e4:	4313      	orrs	r3, r2
 80040e6:	61bb      	str	r3, [r7, #24]
 80040e8:	e00e      	b.n	8004108 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	7e5b      	ldrb	r3, [r3, #25]
 80040ee:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80040f4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80040fa:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004102:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004104:	4313      	orrs	r3, r2
 8004106:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d106      	bne.n	8004120 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004116:	3b01      	subs	r3, #1
 8004118:	045b      	lsls	r3, r3, #17
 800411a:	69ba      	ldr	r2, [r7, #24]
 800411c:	4313      	orrs	r3, r2
 800411e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004124:	2b00      	cmp	r3, #0
 8004126:	d009      	beq.n	800413c <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800412c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004134:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	4313      	orrs	r3, r2
 800413a:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a26      	ldr	r2, [pc, #152]	; (80041dc <HAL_ADC_Init+0x2bc>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d115      	bne.n	8004172 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68da      	ldr	r2, [r3, #12]
 800414c:	4b26      	ldr	r3, [pc, #152]	; (80041e8 <HAL_ADC_Init+0x2c8>)
 800414e:	4013      	ands	r3, r2
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	6812      	ldr	r2, [r2, #0]
 8004154:	69b9      	ldr	r1, [r7, #24]
 8004156:	430b      	orrs	r3, r1
 8004158:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	430a      	orrs	r2, r1
 800416e:	611a      	str	r2, [r3, #16]
 8004170:	e009      	b.n	8004186 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68da      	ldr	r2, [r3, #12]
 8004178:	4b1c      	ldr	r3, [pc, #112]	; (80041ec <HAL_ADC_Init+0x2cc>)
 800417a:	4013      	ands	r3, r2
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	6812      	ldr	r2, [r2, #0]
 8004180:	69b9      	ldr	r1, [r7, #24]
 8004182:	430b      	orrs	r3, r1
 8004184:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f7ff fea1 	bl	8003ed2 <LL_ADC_REG_IsConversionOngoing>
 8004190:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4618      	mov	r0, r3
 8004198:	f7ff feae 	bl	8003ef8 <LL_ADC_INJ_IsConversionOngoing>
 800419c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	f040 808e 	bne.w	80042c2 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f040 808a 	bne.w	80042c2 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a0a      	ldr	r2, [pc, #40]	; (80041dc <HAL_ADC_Init+0x2bc>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d11b      	bne.n	80041f0 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	7e1b      	ldrb	r3, [r3, #24]
 80041bc:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80041c4:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80041c6:	4313      	orrs	r3, r2
 80041c8:	61bb      	str	r3, [r7, #24]
 80041ca:	e018      	b.n	80041fe <HAL_ADC_Init+0x2de>
 80041cc:	24000000 	.word	0x24000000
 80041d0:	053e2d63 	.word	0x053e2d63
 80041d4:	40022000 	.word	0x40022000
 80041d8:	40022100 	.word	0x40022100
 80041dc:	58026000 	.word	0x58026000
 80041e0:	40022300 	.word	0x40022300
 80041e4:	58026300 	.word	0x58026300
 80041e8:	fff04007 	.word	0xfff04007
 80041ec:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	7e1b      	ldrb	r3, [r3, #24]
 80041f4:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 80041fa:	4313      	orrs	r3, r2
 80041fc:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68da      	ldr	r2, [r3, #12]
 8004204:	4b46      	ldr	r3, [pc, #280]	; (8004320 <HAL_ADC_Init+0x400>)
 8004206:	4013      	ands	r3, r2
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	6812      	ldr	r2, [r2, #0]
 800420c:	69b9      	ldr	r1, [r7, #24]
 800420e:	430b      	orrs	r3, r1
 8004210:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004218:	2b01      	cmp	r3, #1
 800421a:	d137      	bne.n	800428c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004220:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a3f      	ldr	r2, [pc, #252]	; (8004324 <HAL_ADC_Init+0x404>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d116      	bne.n	800425a <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	691a      	ldr	r2, [r3, #16]
 8004232:	4b3d      	ldr	r3, [pc, #244]	; (8004328 <HAL_ADC_Init+0x408>)
 8004234:	4013      	ands	r3, r2
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	6c91      	ldr	r1, [r2, #72]	; 0x48
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800423e:	4311      	orrs	r1, r2
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004244:	4311      	orrs	r1, r2
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800424a:	430a      	orrs	r2, r1
 800424c:	431a      	orrs	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f042 0201 	orr.w	r2, r2, #1
 8004256:	611a      	str	r2, [r3, #16]
 8004258:	e020      	b.n	800429c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	691a      	ldr	r2, [r3, #16]
 8004260:	4b32      	ldr	r3, [pc, #200]	; (800432c <HAL_ADC_Init+0x40c>)
 8004262:	4013      	ands	r3, r2
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004268:	3a01      	subs	r2, #1
 800426a:	0411      	lsls	r1, r2, #16
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004270:	4311      	orrs	r1, r2
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004276:	4311      	orrs	r1, r2
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800427c:	430a      	orrs	r2, r1
 800427e:	431a      	orrs	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f042 0201 	orr.w	r2, r2, #1
 8004288:	611a      	str	r2, [r3, #16]
 800428a:	e007      	b.n	800429c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	691a      	ldr	r2, [r3, #16]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f022 0201 	bic.w	r2, r2, #1
 800429a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a1b      	ldr	r2, [pc, #108]	; (8004324 <HAL_ADC_Init+0x404>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d002      	beq.n	80042c2 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	f000 fd63 	bl	8004d88 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d10c      	bne.n	80042e4 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d0:	f023 010f 	bic.w	r1, r3, #15
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	69db      	ldr	r3, [r3, #28]
 80042d8:	1e5a      	subs	r2, r3, #1
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	631a      	str	r2, [r3, #48]	; 0x30
 80042e2:	e007      	b.n	80042f4 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 020f 	bic.w	r2, r2, #15
 80042f2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042f8:	f023 0303 	bic.w	r3, r3, #3
 80042fc:	f043 0201 	orr.w	r2, r3, #1
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	661a      	str	r2, [r3, #96]	; 0x60
 8004304:	e007      	b.n	8004316 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800430a:	f043 0210 	orr.w	r2, r3, #16
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004316:	7ffb      	ldrb	r3, [r7, #31]
}
 8004318:	4618      	mov	r0, r3
 800431a:	3724      	adds	r7, #36	; 0x24
 800431c:	46bd      	mov	sp, r7
 800431e:	bd90      	pop	{r4, r7, pc}
 8004320:	ffffbffc 	.word	0xffffbffc
 8004324:	58026000 	.word	0x58026000
 8004328:	fc00f81f 	.word	0xfc00f81f
 800432c:	fc00f81e 	.word	0xfc00f81e

08004330 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004330:	b590      	push	{r4, r7, lr}
 8004332:	b0b9      	sub	sp, #228	; 0xe4
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800433a:	2300      	movs	r3, #0
 800433c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004340:	2300      	movs	r3, #0
 8004342:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800434a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	4aa9      	ldr	r2, [pc, #676]	; (80045f8 <HAL_ADC_ConfigChannel+0x2c8>)
 8004352:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800435a:	2b01      	cmp	r3, #1
 800435c:	d102      	bne.n	8004364 <HAL_ADC_ConfigChannel+0x34>
 800435e:	2302      	movs	r3, #2
 8004360:	f000 bcfa 	b.w	8004d58 <HAL_ADC_ConfigChannel+0xa28>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4618      	mov	r0, r3
 8004372:	f7ff fdae 	bl	8003ed2 <LL_ADC_REG_IsConversionOngoing>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	f040 84de 	bne.w	8004d3a <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a9e      	ldr	r2, [pc, #632]	; (80045fc <HAL_ADC_ConfigChannel+0x2cc>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d033      	beq.n	80043f0 <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004390:	2b00      	cmp	r3, #0
 8004392:	d108      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x76>
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	0e9b      	lsrs	r3, r3, #26
 800439a:	f003 031f 	and.w	r3, r3, #31
 800439e:	2201      	movs	r2, #1
 80043a0:	fa02 f303 	lsl.w	r3, r2, r3
 80043a4:	e01d      	b.n	80043e2 <HAL_ADC_ConfigChannel+0xb2>
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80043b2:	fa93 f3a3 	rbit	r3, r3
 80043b6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80043ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80043be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80043c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d101      	bne.n	80043ce <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 80043ca:	2320      	movs	r3, #32
 80043cc:	e004      	b.n	80043d8 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 80043ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80043d2:	fab3 f383 	clz	r3, r3
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	f003 031f 	and.w	r3, r3, #31
 80043dc:	2201      	movs	r2, #1
 80043de:	fa02 f303 	lsl.w	r3, r2, r3
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	6812      	ldr	r2, [r2, #0]
 80043e6:	69d1      	ldr	r1, [r2, #28]
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	6812      	ldr	r2, [r2, #0]
 80043ec:	430b      	orrs	r3, r1
 80043ee:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6818      	ldr	r0, [r3, #0]
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	6859      	ldr	r1, [r3, #4]
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	461a      	mov	r2, r3
 80043fe:	f7ff fc6f 	bl	8003ce0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4618      	mov	r0, r3
 8004408:	f7ff fd63 	bl	8003ed2 <LL_ADC_REG_IsConversionOngoing>
 800440c:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4618      	mov	r0, r3
 8004416:	f7ff fd6f 	bl	8003ef8 <LL_ADC_INJ_IsConversionOngoing>
 800441a:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800441e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004422:	2b00      	cmp	r3, #0
 8004424:	f040 8270 	bne.w	8004908 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004428:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800442c:	2b00      	cmp	r3, #0
 800442e:	f040 826b 	bne.w	8004908 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6818      	ldr	r0, [r3, #0]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	6819      	ldr	r1, [r3, #0]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	461a      	mov	r2, r3
 8004440:	f7ff fc7a 	bl	8003d38 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a6c      	ldr	r2, [pc, #432]	; (80045fc <HAL_ADC_ConfigChannel+0x2cc>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d10d      	bne.n	800446a <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	695a      	ldr	r2, [r3, #20]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	08db      	lsrs	r3, r3, #3
 800445a:	f003 0303 	and.w	r3, r3, #3
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	fa02 f303 	lsl.w	r3, r2, r3
 8004464:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004468:	e032      	b.n	80044d0 <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800446a:	4b65      	ldr	r3, [pc, #404]	; (8004600 <HAL_ADC_ConfigChannel+0x2d0>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004472:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004476:	d10b      	bne.n	8004490 <HAL_ADC_ConfigChannel+0x160>
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	695a      	ldr	r2, [r3, #20]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	089b      	lsrs	r3, r3, #2
 8004484:	f003 0307 	and.w	r3, r3, #7
 8004488:	005b      	lsls	r3, r3, #1
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	e01d      	b.n	80044cc <HAL_ADC_ConfigChannel+0x19c>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	f003 0310 	and.w	r3, r3, #16
 800449a:	2b00      	cmp	r3, #0
 800449c:	d10b      	bne.n	80044b6 <HAL_ADC_ConfigChannel+0x186>
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	695a      	ldr	r2, [r3, #20]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	089b      	lsrs	r3, r3, #2
 80044aa:	f003 0307 	and.w	r3, r3, #7
 80044ae:	005b      	lsls	r3, r3, #1
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	e00a      	b.n	80044cc <HAL_ADC_ConfigChannel+0x19c>
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	695a      	ldr	r2, [r3, #20]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	089b      	lsrs	r3, r3, #2
 80044c2:	f003 0304 	and.w	r3, r3, #4
 80044c6:	005b      	lsls	r3, r3, #1
 80044c8:	fa02 f303 	lsl.w	r3, r2, r3
 80044cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	691b      	ldr	r3, [r3, #16]
 80044d4:	2b04      	cmp	r3, #4
 80044d6:	d048      	beq.n	800456a <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6818      	ldr	r0, [r3, #0]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	6919      	ldr	r1, [r3, #16]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80044e8:	f7ff fb08 	bl	8003afc <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a42      	ldr	r2, [pc, #264]	; (80045fc <HAL_ADC_ConfigChannel+0x2cc>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d119      	bne.n	800452a <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6818      	ldr	r0, [r3, #0]
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	6919      	ldr	r1, [r3, #16]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	69db      	ldr	r3, [r3, #28]
 8004502:	461a      	mov	r2, r3
 8004504:	f7ff fba0 	bl	8003c48 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6818      	ldr	r0, [r3, #0]
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	6919      	ldr	r1, [r3, #16]
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d102      	bne.n	8004520 <HAL_ADC_ConfigChannel+0x1f0>
 800451a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800451e:	e000      	b.n	8004522 <HAL_ADC_ConfigChannel+0x1f2>
 8004520:	2300      	movs	r3, #0
 8004522:	461a      	mov	r2, r3
 8004524:	f7ff fb6e 	bl	8003c04 <LL_ADC_SetOffsetSaturation>
 8004528:	e1ee      	b.n	8004908 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6818      	ldr	r0, [r3, #0]
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	6919      	ldr	r1, [r3, #16]
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004538:	2b01      	cmp	r3, #1
 800453a:	d102      	bne.n	8004542 <HAL_ADC_ConfigChannel+0x212>
 800453c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004540:	e000      	b.n	8004544 <HAL_ADC_ConfigChannel+0x214>
 8004542:	2300      	movs	r3, #0
 8004544:	461a      	mov	r2, r3
 8004546:	f7ff fb3b 	bl	8003bc0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6818      	ldr	r0, [r3, #0]
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	6919      	ldr	r1, [r3, #16]
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	7e1b      	ldrb	r3, [r3, #24]
 8004556:	2b01      	cmp	r3, #1
 8004558:	d102      	bne.n	8004560 <HAL_ADC_ConfigChannel+0x230>
 800455a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800455e:	e000      	b.n	8004562 <HAL_ADC_ConfigChannel+0x232>
 8004560:	2300      	movs	r3, #0
 8004562:	461a      	mov	r2, r3
 8004564:	f7ff fb12 	bl	8003b8c <LL_ADC_SetDataRightShift>
 8004568:	e1ce      	b.n	8004908 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a23      	ldr	r2, [pc, #140]	; (80045fc <HAL_ADC_ConfigChannel+0x2cc>)
 8004570:	4293      	cmp	r3, r2
 8004572:	f040 8181 	bne.w	8004878 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2100      	movs	r1, #0
 800457c:	4618      	mov	r0, r3
 800457e:	f7ff faef 	bl	8003b60 <LL_ADC_GetOffsetChannel>
 8004582:	4603      	mov	r3, r0
 8004584:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004588:	2b00      	cmp	r3, #0
 800458a:	d10a      	bne.n	80045a2 <HAL_ADC_ConfigChannel+0x272>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2100      	movs	r1, #0
 8004592:	4618      	mov	r0, r3
 8004594:	f7ff fae4 	bl	8003b60 <LL_ADC_GetOffsetChannel>
 8004598:	4603      	mov	r3, r0
 800459a:	0e9b      	lsrs	r3, r3, #26
 800459c:	f003 021f 	and.w	r2, r3, #31
 80045a0:	e01e      	b.n	80045e0 <HAL_ADC_ConfigChannel+0x2b0>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2100      	movs	r1, #0
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7ff fad9 	bl	8003b60 <LL_ADC_GetOffsetChannel>
 80045ae:	4603      	mov	r3, r0
 80045b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80045b8:	fa93 f3a3 	rbit	r3, r3
 80045bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 80045c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80045c4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 80045c8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d101      	bne.n	80045d4 <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 80045d0:	2320      	movs	r3, #32
 80045d2:	e004      	b.n	80045de <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 80045d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80045d8:	fab3 f383 	clz	r3, r3
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	461a      	mov	r2, r3
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d10b      	bne.n	8004604 <HAL_ADC_ConfigChannel+0x2d4>
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	0e9b      	lsrs	r3, r3, #26
 80045f2:	f003 031f 	and.w	r3, r3, #31
 80045f6:	e01e      	b.n	8004636 <HAL_ADC_ConfigChannel+0x306>
 80045f8:	47ff0000 	.word	0x47ff0000
 80045fc:	58026000 	.word	0x58026000
 8004600:	5c001000 	.word	0x5c001000
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800460c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004610:	fa93 f3a3 	rbit	r3, r3
 8004614:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8004618:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800461c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8004620:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d101      	bne.n	800462c <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 8004628:	2320      	movs	r3, #32
 800462a:	e004      	b.n	8004636 <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 800462c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004630:	fab3 f383 	clz	r3, r3
 8004634:	b2db      	uxtb	r3, r3
 8004636:	429a      	cmp	r2, r3
 8004638:	d106      	bne.n	8004648 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2200      	movs	r2, #0
 8004640:	2100      	movs	r1, #0
 8004642:	4618      	mov	r0, r3
 8004644:	f7ff fb22 	bl	8003c8c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2101      	movs	r1, #1
 800464e:	4618      	mov	r0, r3
 8004650:	f7ff fa86 	bl	8003b60 <LL_ADC_GetOffsetChannel>
 8004654:	4603      	mov	r3, r0
 8004656:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10a      	bne.n	8004674 <HAL_ADC_ConfigChannel+0x344>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2101      	movs	r1, #1
 8004664:	4618      	mov	r0, r3
 8004666:	f7ff fa7b 	bl	8003b60 <LL_ADC_GetOffsetChannel>
 800466a:	4603      	mov	r3, r0
 800466c:	0e9b      	lsrs	r3, r3, #26
 800466e:	f003 021f 	and.w	r2, r3, #31
 8004672:	e01e      	b.n	80046b2 <HAL_ADC_ConfigChannel+0x382>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2101      	movs	r1, #1
 800467a:	4618      	mov	r0, r3
 800467c:	f7ff fa70 	bl	8003b60 <LL_ADC_GetOffsetChannel>
 8004680:	4603      	mov	r3, r0
 8004682:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004686:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800468a:	fa93 f3a3 	rbit	r3, r3
 800468e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8004692:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004696:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 800469a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d101      	bne.n	80046a6 <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 80046a2:	2320      	movs	r3, #32
 80046a4:	e004      	b.n	80046b0 <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 80046a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80046aa:	fab3 f383 	clz	r3, r3
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	461a      	mov	r2, r3
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d105      	bne.n	80046ca <HAL_ADC_ConfigChannel+0x39a>
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	0e9b      	lsrs	r3, r3, #26
 80046c4:	f003 031f 	and.w	r3, r3, #31
 80046c8:	e018      	b.n	80046fc <HAL_ADC_ConfigChannel+0x3cc>
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80046d6:	fa93 f3a3 	rbit	r3, r3
 80046da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 80046de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80046e2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 80046e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d101      	bne.n	80046f2 <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 80046ee:	2320      	movs	r3, #32
 80046f0:	e004      	b.n	80046fc <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 80046f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046f6:	fab3 f383 	clz	r3, r3
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d106      	bne.n	800470e <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2200      	movs	r2, #0
 8004706:	2101      	movs	r1, #1
 8004708:	4618      	mov	r0, r3
 800470a:	f7ff fabf 	bl	8003c8c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2102      	movs	r1, #2
 8004714:	4618      	mov	r0, r3
 8004716:	f7ff fa23 	bl	8003b60 <LL_ADC_GetOffsetChannel>
 800471a:	4603      	mov	r3, r0
 800471c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004720:	2b00      	cmp	r3, #0
 8004722:	d10a      	bne.n	800473a <HAL_ADC_ConfigChannel+0x40a>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2102      	movs	r1, #2
 800472a:	4618      	mov	r0, r3
 800472c:	f7ff fa18 	bl	8003b60 <LL_ADC_GetOffsetChannel>
 8004730:	4603      	mov	r3, r0
 8004732:	0e9b      	lsrs	r3, r3, #26
 8004734:	f003 021f 	and.w	r2, r3, #31
 8004738:	e01e      	b.n	8004778 <HAL_ADC_ConfigChannel+0x448>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2102      	movs	r1, #2
 8004740:	4618      	mov	r0, r3
 8004742:	f7ff fa0d 	bl	8003b60 <LL_ADC_GetOffsetChannel>
 8004746:	4603      	mov	r3, r0
 8004748:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800474c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004750:	fa93 f3a3 	rbit	r3, r3
 8004754:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8004758:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800475c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8004760:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004764:	2b00      	cmp	r3, #0
 8004766:	d101      	bne.n	800476c <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 8004768:	2320      	movs	r3, #32
 800476a:	e004      	b.n	8004776 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 800476c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004770:	fab3 f383 	clz	r3, r3
 8004774:	b2db      	uxtb	r3, r3
 8004776:	461a      	mov	r2, r3
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004780:	2b00      	cmp	r3, #0
 8004782:	d105      	bne.n	8004790 <HAL_ADC_ConfigChannel+0x460>
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	0e9b      	lsrs	r3, r3, #26
 800478a:	f003 031f 	and.w	r3, r3, #31
 800478e:	e014      	b.n	80047ba <HAL_ADC_ConfigChannel+0x48a>
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004796:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004798:	fa93 f3a3 	rbit	r3, r3
 800479c:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 800479e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80047a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80047a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d101      	bne.n	80047b0 <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 80047ac:	2320      	movs	r3, #32
 80047ae:	e004      	b.n	80047ba <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 80047b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80047b4:	fab3 f383 	clz	r3, r3
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d106      	bne.n	80047cc <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2200      	movs	r2, #0
 80047c4:	2102      	movs	r1, #2
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7ff fa60 	bl	8003c8c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2103      	movs	r1, #3
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7ff f9c4 	bl	8003b60 <LL_ADC_GetOffsetChannel>
 80047d8:	4603      	mov	r3, r0
 80047da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10a      	bne.n	80047f8 <HAL_ADC_ConfigChannel+0x4c8>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2103      	movs	r1, #3
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7ff f9b9 	bl	8003b60 <LL_ADC_GetOffsetChannel>
 80047ee:	4603      	mov	r3, r0
 80047f0:	0e9b      	lsrs	r3, r3, #26
 80047f2:	f003 021f 	and.w	r2, r3, #31
 80047f6:	e017      	b.n	8004828 <HAL_ADC_ConfigChannel+0x4f8>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2103      	movs	r1, #3
 80047fe:	4618      	mov	r0, r3
 8004800:	f7ff f9ae 	bl	8003b60 <LL_ADC_GetOffsetChannel>
 8004804:	4603      	mov	r3, r0
 8004806:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004808:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800480a:	fa93 f3a3 	rbit	r3, r3
 800480e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004810:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004812:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8004814:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800481a:	2320      	movs	r3, #32
 800481c:	e003      	b.n	8004826 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800481e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004820:	fab3 f383 	clz	r3, r3
 8004824:	b2db      	uxtb	r3, r3
 8004826:	461a      	mov	r2, r3
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004830:	2b00      	cmp	r3, #0
 8004832:	d105      	bne.n	8004840 <HAL_ADC_ConfigChannel+0x510>
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	0e9b      	lsrs	r3, r3, #26
 800483a:	f003 031f 	and.w	r3, r3, #31
 800483e:	e011      	b.n	8004864 <HAL_ADC_ConfigChannel+0x534>
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004846:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004848:	fa93 f3a3 	rbit	r3, r3
 800484c:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 800484e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004850:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8004852:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004854:	2b00      	cmp	r3, #0
 8004856:	d101      	bne.n	800485c <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 8004858:	2320      	movs	r3, #32
 800485a:	e003      	b.n	8004864 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 800485c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800485e:	fab3 f383 	clz	r3, r3
 8004862:	b2db      	uxtb	r3, r3
 8004864:	429a      	cmp	r2, r3
 8004866:	d14f      	bne.n	8004908 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2200      	movs	r2, #0
 800486e:	2103      	movs	r1, #3
 8004870:	4618      	mov	r0, r3
 8004872:	f7ff fa0b 	bl	8003c8c <LL_ADC_SetOffsetState>
 8004876:	e047      	b.n	8004908 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800487e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	069b      	lsls	r3, r3, #26
 8004888:	429a      	cmp	r2, r3
 800488a:	d107      	bne.n	800489c <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800489a:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	069b      	lsls	r3, r3, #26
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d107      	bne.n	80048c0 <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80048be:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	069b      	lsls	r3, r3, #26
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d107      	bne.n	80048e4 <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80048e2:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	069b      	lsls	r3, r3, #26
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d107      	bne.n	8004908 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004906:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4618      	mov	r0, r3
 800490e:	f7ff facd 	bl	8003eac <LL_ADC_IsEnabled>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	f040 8219 	bne.w	8004d4c <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6818      	ldr	r0, [r3, #0]
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	6819      	ldr	r1, [r3, #0]
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	461a      	mov	r2, r3
 8004928:	f7ff fa32 	bl	8003d90 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	4aa1      	ldr	r2, [pc, #644]	; (8004bb8 <HAL_ADC_ConfigChannel+0x888>)
 8004932:	4293      	cmp	r3, r2
 8004934:	f040 812e 	bne.w	8004b94 <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004944:	2b00      	cmp	r3, #0
 8004946:	d10b      	bne.n	8004960 <HAL_ADC_ConfigChannel+0x630>
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	0e9b      	lsrs	r3, r3, #26
 800494e:	3301      	adds	r3, #1
 8004950:	f003 031f 	and.w	r3, r3, #31
 8004954:	2b09      	cmp	r3, #9
 8004956:	bf94      	ite	ls
 8004958:	2301      	movls	r3, #1
 800495a:	2300      	movhi	r3, #0
 800495c:	b2db      	uxtb	r3, r3
 800495e:	e019      	b.n	8004994 <HAL_ADC_ConfigChannel+0x664>
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004966:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004968:	fa93 f3a3 	rbit	r3, r3
 800496c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800496e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004970:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004972:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004974:	2b00      	cmp	r3, #0
 8004976:	d101      	bne.n	800497c <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 8004978:	2320      	movs	r3, #32
 800497a:	e003      	b.n	8004984 <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 800497c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800497e:	fab3 f383 	clz	r3, r3
 8004982:	b2db      	uxtb	r3, r3
 8004984:	3301      	adds	r3, #1
 8004986:	f003 031f 	and.w	r3, r3, #31
 800498a:	2b09      	cmp	r3, #9
 800498c:	bf94      	ite	ls
 800498e:	2301      	movls	r3, #1
 8004990:	2300      	movhi	r3, #0
 8004992:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004994:	2b00      	cmp	r3, #0
 8004996:	d079      	beq.n	8004a8c <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d107      	bne.n	80049b4 <HAL_ADC_ConfigChannel+0x684>
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	0e9b      	lsrs	r3, r3, #26
 80049aa:	3301      	adds	r3, #1
 80049ac:	069b      	lsls	r3, r3, #26
 80049ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80049b2:	e015      	b.n	80049e0 <HAL_ADC_ConfigChannel+0x6b0>
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049bc:	fa93 f3a3 	rbit	r3, r3
 80049c0:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80049c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049c4:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80049c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d101      	bne.n	80049d0 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 80049cc:	2320      	movs	r3, #32
 80049ce:	e003      	b.n	80049d8 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 80049d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049d2:	fab3 f383 	clz	r3, r3
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	3301      	adds	r3, #1
 80049da:	069b      	lsls	r3, r3, #26
 80049dc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d109      	bne.n	8004a00 <HAL_ADC_ConfigChannel+0x6d0>
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	0e9b      	lsrs	r3, r3, #26
 80049f2:	3301      	adds	r3, #1
 80049f4:	f003 031f 	and.w	r3, r3, #31
 80049f8:	2101      	movs	r1, #1
 80049fa:	fa01 f303 	lsl.w	r3, r1, r3
 80049fe:	e017      	b.n	8004a30 <HAL_ADC_ConfigChannel+0x700>
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a08:	fa93 f3a3 	rbit	r3, r3
 8004a0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004a0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a10:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8004a12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d101      	bne.n	8004a1c <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 8004a18:	2320      	movs	r3, #32
 8004a1a:	e003      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 8004a1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a1e:	fab3 f383 	clz	r3, r3
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	3301      	adds	r3, #1
 8004a26:	f003 031f 	and.w	r3, r3, #31
 8004a2a:	2101      	movs	r1, #1
 8004a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a30:	ea42 0103 	orr.w	r1, r2, r3
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d10a      	bne.n	8004a56 <HAL_ADC_ConfigChannel+0x726>
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	0e9b      	lsrs	r3, r3, #26
 8004a46:	3301      	adds	r3, #1
 8004a48:	f003 021f 	and.w	r2, r3, #31
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	005b      	lsls	r3, r3, #1
 8004a50:	4413      	add	r3, r2
 8004a52:	051b      	lsls	r3, r3, #20
 8004a54:	e018      	b.n	8004a88 <HAL_ADC_ConfigChannel+0x758>
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a5e:	fa93 f3a3 	rbit	r3, r3
 8004a62:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a66:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d101      	bne.n	8004a72 <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 8004a6e:	2320      	movs	r3, #32
 8004a70:	e003      	b.n	8004a7a <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 8004a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a74:	fab3 f383 	clz	r3, r3
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	f003 021f 	and.w	r2, r3, #31
 8004a80:	4613      	mov	r3, r2
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	4413      	add	r3, r2
 8004a86:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a88:	430b      	orrs	r3, r1
 8004a8a:	e07e      	b.n	8004b8a <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d107      	bne.n	8004aa8 <HAL_ADC_ConfigChannel+0x778>
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	0e9b      	lsrs	r3, r3, #26
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	069b      	lsls	r3, r3, #26
 8004aa2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004aa6:	e015      	b.n	8004ad4 <HAL_ADC_ConfigChannel+0x7a4>
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ab0:	fa93 f3a3 	rbit	r3, r3
 8004ab4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d101      	bne.n	8004ac4 <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 8004ac0:	2320      	movs	r3, #32
 8004ac2:	e003      	b.n	8004acc <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 8004ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ac6:	fab3 f383 	clz	r3, r3
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	3301      	adds	r3, #1
 8004ace:	069b      	lsls	r3, r3, #26
 8004ad0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d109      	bne.n	8004af4 <HAL_ADC_ConfigChannel+0x7c4>
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	0e9b      	lsrs	r3, r3, #26
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	f003 031f 	and.w	r3, r3, #31
 8004aec:	2101      	movs	r1, #1
 8004aee:	fa01 f303 	lsl.w	r3, r1, r3
 8004af2:	e017      	b.n	8004b24 <HAL_ADC_ConfigChannel+0x7f4>
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	fa93 f3a3 	rbit	r3, r3
 8004b00:	61bb      	str	r3, [r7, #24]
  return result;
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004b06:	6a3b      	ldr	r3, [r7, #32]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 8004b0c:	2320      	movs	r3, #32
 8004b0e:	e003      	b.n	8004b18 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 8004b10:	6a3b      	ldr	r3, [r7, #32]
 8004b12:	fab3 f383 	clz	r3, r3
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	3301      	adds	r3, #1
 8004b1a:	f003 031f 	and.w	r3, r3, #31
 8004b1e:	2101      	movs	r1, #1
 8004b20:	fa01 f303 	lsl.w	r3, r1, r3
 8004b24:	ea42 0103 	orr.w	r1, r2, r3
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d10d      	bne.n	8004b50 <HAL_ADC_ConfigChannel+0x820>
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	0e9b      	lsrs	r3, r3, #26
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	f003 021f 	and.w	r2, r3, #31
 8004b40:	4613      	mov	r3, r2
 8004b42:	005b      	lsls	r3, r3, #1
 8004b44:	4413      	add	r3, r2
 8004b46:	3b1e      	subs	r3, #30
 8004b48:	051b      	lsls	r3, r3, #20
 8004b4a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004b4e:	e01b      	b.n	8004b88 <HAL_ADC_ConfigChannel+0x858>
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	fa93 f3a3 	rbit	r3, r3
 8004b5c:	60fb      	str	r3, [r7, #12]
  return result;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d101      	bne.n	8004b6c <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 8004b68:	2320      	movs	r3, #32
 8004b6a:	e003      	b.n	8004b74 <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	fab3 f383 	clz	r3, r3
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	3301      	adds	r3, #1
 8004b76:	f003 021f 	and.w	r2, r3, #31
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	005b      	lsls	r3, r3, #1
 8004b7e:	4413      	add	r3, r2
 8004b80:	3b1e      	subs	r3, #30
 8004b82:	051b      	lsls	r3, r3, #20
 8004b84:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b88:	430b      	orrs	r3, r1
 8004b8a:	683a      	ldr	r2, [r7, #0]
 8004b8c:	6892      	ldr	r2, [r2, #8]
 8004b8e:	4619      	mov	r1, r3
 8004b90:	f7ff f8d2 	bl	8003d38 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	f280 80d7 	bge.w	8004d4c <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a06      	ldr	r2, [pc, #24]	; (8004bbc <HAL_ADC_ConfigChannel+0x88c>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d004      	beq.n	8004bb2 <HAL_ADC_ConfigChannel+0x882>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a04      	ldr	r2, [pc, #16]	; (8004bc0 <HAL_ADC_ConfigChannel+0x890>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d10a      	bne.n	8004bc8 <HAL_ADC_ConfigChannel+0x898>
 8004bb2:	4b04      	ldr	r3, [pc, #16]	; (8004bc4 <HAL_ADC_ConfigChannel+0x894>)
 8004bb4:	e009      	b.n	8004bca <HAL_ADC_ConfigChannel+0x89a>
 8004bb6:	bf00      	nop
 8004bb8:	47ff0000 	.word	0x47ff0000
 8004bbc:	40022000 	.word	0x40022000
 8004bc0:	40022100 	.word	0x40022100
 8004bc4:	40022300 	.word	0x40022300
 8004bc8:	4b65      	ldr	r3, [pc, #404]	; (8004d60 <HAL_ADC_ConfigChannel+0xa30>)
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7fe ff88 	bl	8003ae0 <LL_ADC_GetCommonPathInternalCh>
 8004bd0:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a62      	ldr	r2, [pc, #392]	; (8004d64 <HAL_ADC_ConfigChannel+0xa34>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d004      	beq.n	8004be8 <HAL_ADC_ConfigChannel+0x8b8>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a61      	ldr	r2, [pc, #388]	; (8004d68 <HAL_ADC_ConfigChannel+0xa38>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d10e      	bne.n	8004c06 <HAL_ADC_ConfigChannel+0x8d6>
 8004be8:	485e      	ldr	r0, [pc, #376]	; (8004d64 <HAL_ADC_ConfigChannel+0xa34>)
 8004bea:	f7ff f95f 	bl	8003eac <LL_ADC_IsEnabled>
 8004bee:	4604      	mov	r4, r0
 8004bf0:	485d      	ldr	r0, [pc, #372]	; (8004d68 <HAL_ADC_ConfigChannel+0xa38>)
 8004bf2:	f7ff f95b 	bl	8003eac <LL_ADC_IsEnabled>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	4323      	orrs	r3, r4
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	bf0c      	ite	eq
 8004bfe:	2301      	moveq	r3, #1
 8004c00:	2300      	movne	r3, #0
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	e008      	b.n	8004c18 <HAL_ADC_ConfigChannel+0x8e8>
 8004c06:	4859      	ldr	r0, [pc, #356]	; (8004d6c <HAL_ADC_ConfigChannel+0xa3c>)
 8004c08:	f7ff f950 	bl	8003eac <LL_ADC_IsEnabled>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	bf0c      	ite	eq
 8004c12:	2301      	moveq	r3, #1
 8004c14:	2300      	movne	r3, #0
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	f000 8084 	beq.w	8004d26 <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a53      	ldr	r2, [pc, #332]	; (8004d70 <HAL_ADC_ConfigChannel+0xa40>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d132      	bne.n	8004c8e <HAL_ADC_ConfigChannel+0x95e>
 8004c28:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004c2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d12c      	bne.n	8004c8e <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a4c      	ldr	r2, [pc, #304]	; (8004d6c <HAL_ADC_ConfigChannel+0xa3c>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	f040 8086 	bne.w	8004d4c <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a47      	ldr	r2, [pc, #284]	; (8004d64 <HAL_ADC_ConfigChannel+0xa34>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d004      	beq.n	8004c54 <HAL_ADC_ConfigChannel+0x924>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a46      	ldr	r2, [pc, #280]	; (8004d68 <HAL_ADC_ConfigChannel+0xa38>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d101      	bne.n	8004c58 <HAL_ADC_ConfigChannel+0x928>
 8004c54:	4a47      	ldr	r2, [pc, #284]	; (8004d74 <HAL_ADC_ConfigChannel+0xa44>)
 8004c56:	e000      	b.n	8004c5a <HAL_ADC_ConfigChannel+0x92a>
 8004c58:	4a41      	ldr	r2, [pc, #260]	; (8004d60 <HAL_ADC_ConfigChannel+0xa30>)
 8004c5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004c5e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004c62:	4619      	mov	r1, r3
 8004c64:	4610      	mov	r0, r2
 8004c66:	f7fe ff28 	bl	8003aba <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004c6a:	4b43      	ldr	r3, [pc, #268]	; (8004d78 <HAL_ADC_ConfigChannel+0xa48>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	099b      	lsrs	r3, r3, #6
 8004c70:	4a42      	ldr	r2, [pc, #264]	; (8004d7c <HAL_ADC_ConfigChannel+0xa4c>)
 8004c72:	fba2 2303 	umull	r2, r3, r2, r3
 8004c76:	099b      	lsrs	r3, r3, #6
 8004c78:	3301      	adds	r3, #1
 8004c7a:	005b      	lsls	r3, r3, #1
 8004c7c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004c7e:	e002      	b.n	8004c86 <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	3b01      	subs	r3, #1
 8004c84:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1f9      	bne.n	8004c80 <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004c8c:	e05e      	b.n	8004d4c <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a3b      	ldr	r2, [pc, #236]	; (8004d80 <HAL_ADC_ConfigChannel+0xa50>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d120      	bne.n	8004cda <HAL_ADC_ConfigChannel+0x9aa>
 8004c98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004c9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d11a      	bne.n	8004cda <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a30      	ldr	r2, [pc, #192]	; (8004d6c <HAL_ADC_ConfigChannel+0xa3c>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d14e      	bne.n	8004d4c <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a2c      	ldr	r2, [pc, #176]	; (8004d64 <HAL_ADC_ConfigChannel+0xa34>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d004      	beq.n	8004cc2 <HAL_ADC_ConfigChannel+0x992>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a2a      	ldr	r2, [pc, #168]	; (8004d68 <HAL_ADC_ConfigChannel+0xa38>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d101      	bne.n	8004cc6 <HAL_ADC_ConfigChannel+0x996>
 8004cc2:	4a2c      	ldr	r2, [pc, #176]	; (8004d74 <HAL_ADC_ConfigChannel+0xa44>)
 8004cc4:	e000      	b.n	8004cc8 <HAL_ADC_ConfigChannel+0x998>
 8004cc6:	4a26      	ldr	r2, [pc, #152]	; (8004d60 <HAL_ADC_ConfigChannel+0xa30>)
 8004cc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004ccc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004cd0:	4619      	mov	r1, r3
 8004cd2:	4610      	mov	r0, r2
 8004cd4:	f7fe fef1 	bl	8003aba <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004cd8:	e038      	b.n	8004d4c <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a29      	ldr	r2, [pc, #164]	; (8004d84 <HAL_ADC_ConfigChannel+0xa54>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d133      	bne.n	8004d4c <HAL_ADC_ConfigChannel+0xa1c>
 8004ce4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004ce8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d12d      	bne.n	8004d4c <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a1d      	ldr	r2, [pc, #116]	; (8004d6c <HAL_ADC_ConfigChannel+0xa3c>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d128      	bne.n	8004d4c <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a19      	ldr	r2, [pc, #100]	; (8004d64 <HAL_ADC_ConfigChannel+0xa34>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d004      	beq.n	8004d0e <HAL_ADC_ConfigChannel+0x9de>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a17      	ldr	r2, [pc, #92]	; (8004d68 <HAL_ADC_ConfigChannel+0xa38>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d101      	bne.n	8004d12 <HAL_ADC_ConfigChannel+0x9e2>
 8004d0e:	4a19      	ldr	r2, [pc, #100]	; (8004d74 <HAL_ADC_ConfigChannel+0xa44>)
 8004d10:	e000      	b.n	8004d14 <HAL_ADC_ConfigChannel+0x9e4>
 8004d12:	4a13      	ldr	r2, [pc, #76]	; (8004d60 <HAL_ADC_ConfigChannel+0xa30>)
 8004d14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004d18:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	4610      	mov	r0, r2
 8004d20:	f7fe fecb 	bl	8003aba <LL_ADC_SetCommonPathInternalCh>
 8004d24:	e012      	b.n	8004d4c <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d2a:	f043 0220 	orr.w	r2, r3, #32
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8004d38:	e008      	b.n	8004d4c <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d3e:	f043 0220 	orr.w	r2, r3, #32
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004d54:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	37e4      	adds	r7, #228	; 0xe4
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd90      	pop	{r4, r7, pc}
 8004d60:	58026300 	.word	0x58026300
 8004d64:	40022000 	.word	0x40022000
 8004d68:	40022100 	.word	0x40022100
 8004d6c:	58026000 	.word	0x58026000
 8004d70:	c7520000 	.word	0xc7520000
 8004d74:	40022300 	.word	0x40022300
 8004d78:	24000000 	.word	0x24000000
 8004d7c:	053e2d63 	.word	0x053e2d63
 8004d80:	c3210000 	.word	0xc3210000
 8004d84:	cb840000 	.word	0xcb840000

08004d88 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a6c      	ldr	r2, [pc, #432]	; (8004f48 <ADC_ConfigureBoostMode+0x1c0>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d004      	beq.n	8004da4 <ADC_ConfigureBoostMode+0x1c>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a6b      	ldr	r2, [pc, #428]	; (8004f4c <ADC_ConfigureBoostMode+0x1c4>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d109      	bne.n	8004db8 <ADC_ConfigureBoostMode+0x30>
 8004da4:	4b6a      	ldr	r3, [pc, #424]	; (8004f50 <ADC_ConfigureBoostMode+0x1c8>)
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	bf14      	ite	ne
 8004db0:	2301      	movne	r3, #1
 8004db2:	2300      	moveq	r3, #0
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	e008      	b.n	8004dca <ADC_ConfigureBoostMode+0x42>
 8004db8:	4b66      	ldr	r3, [pc, #408]	; (8004f54 <ADC_ConfigureBoostMode+0x1cc>)
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	bf14      	ite	ne
 8004dc4:	2301      	movne	r3, #1
 8004dc6:	2300      	moveq	r3, #0
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d01c      	beq.n	8004e08 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004dce:	f005 fcab 	bl	800a728 <HAL_RCC_GetHCLKFreq>
 8004dd2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004ddc:	d010      	beq.n	8004e00 <ADC_ConfigureBoostMode+0x78>
 8004dde:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004de2:	d873      	bhi.n	8004ecc <ADC_ConfigureBoostMode+0x144>
 8004de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004de8:	d002      	beq.n	8004df0 <ADC_ConfigureBoostMode+0x68>
 8004dea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004dee:	d16d      	bne.n	8004ecc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	0c1b      	lsrs	r3, r3, #16
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dfc:	60fb      	str	r3, [r7, #12]
        break;
 8004dfe:	e068      	b.n	8004ed2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	089b      	lsrs	r3, r3, #2
 8004e04:	60fb      	str	r3, [r7, #12]
        break;
 8004e06:	e064      	b.n	8004ed2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004e08:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004e0c:	f04f 0100 	mov.w	r1, #0
 8004e10:	f006 fe86 	bl	800bb20 <HAL_RCCEx_GetPeriphCLKFreq>
 8004e14:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004e1e:	d051      	beq.n	8004ec4 <ADC_ConfigureBoostMode+0x13c>
 8004e20:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004e24:	d854      	bhi.n	8004ed0 <ADC_ConfigureBoostMode+0x148>
 8004e26:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004e2a:	d047      	beq.n	8004ebc <ADC_ConfigureBoostMode+0x134>
 8004e2c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004e30:	d84e      	bhi.n	8004ed0 <ADC_ConfigureBoostMode+0x148>
 8004e32:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004e36:	d03d      	beq.n	8004eb4 <ADC_ConfigureBoostMode+0x12c>
 8004e38:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004e3c:	d848      	bhi.n	8004ed0 <ADC_ConfigureBoostMode+0x148>
 8004e3e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004e42:	d033      	beq.n	8004eac <ADC_ConfigureBoostMode+0x124>
 8004e44:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004e48:	d842      	bhi.n	8004ed0 <ADC_ConfigureBoostMode+0x148>
 8004e4a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004e4e:	d029      	beq.n	8004ea4 <ADC_ConfigureBoostMode+0x11c>
 8004e50:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004e54:	d83c      	bhi.n	8004ed0 <ADC_ConfigureBoostMode+0x148>
 8004e56:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004e5a:	d01a      	beq.n	8004e92 <ADC_ConfigureBoostMode+0x10a>
 8004e5c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004e60:	d836      	bhi.n	8004ed0 <ADC_ConfigureBoostMode+0x148>
 8004e62:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004e66:	d014      	beq.n	8004e92 <ADC_ConfigureBoostMode+0x10a>
 8004e68:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004e6c:	d830      	bhi.n	8004ed0 <ADC_ConfigureBoostMode+0x148>
 8004e6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e72:	d00e      	beq.n	8004e92 <ADC_ConfigureBoostMode+0x10a>
 8004e74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e78:	d82a      	bhi.n	8004ed0 <ADC_ConfigureBoostMode+0x148>
 8004e7a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004e7e:	d008      	beq.n	8004e92 <ADC_ConfigureBoostMode+0x10a>
 8004e80:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004e84:	d824      	bhi.n	8004ed0 <ADC_ConfigureBoostMode+0x148>
 8004e86:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004e8a:	d002      	beq.n	8004e92 <ADC_ConfigureBoostMode+0x10a>
 8004e8c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004e90:	d11e      	bne.n	8004ed0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	0c9b      	lsrs	r3, r3, #18
 8004e98:	005b      	lsls	r3, r3, #1
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea0:	60fb      	str	r3, [r7, #12]
        break;
 8004ea2:	e016      	b.n	8004ed2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	091b      	lsrs	r3, r3, #4
 8004ea8:	60fb      	str	r3, [r7, #12]
        break;
 8004eaa:	e012      	b.n	8004ed2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	095b      	lsrs	r3, r3, #5
 8004eb0:	60fb      	str	r3, [r7, #12]
        break;
 8004eb2:	e00e      	b.n	8004ed2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	099b      	lsrs	r3, r3, #6
 8004eb8:	60fb      	str	r3, [r7, #12]
        break;
 8004eba:	e00a      	b.n	8004ed2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	09db      	lsrs	r3, r3, #7
 8004ec0:	60fb      	str	r3, [r7, #12]
        break;
 8004ec2:	e006      	b.n	8004ed2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	0a1b      	lsrs	r3, r3, #8
 8004ec8:	60fb      	str	r3, [r7, #12]
        break;
 8004eca:	e002      	b.n	8004ed2 <ADC_ConfigureBoostMode+0x14a>
        break;
 8004ecc:	bf00      	nop
 8004ece:	e000      	b.n	8004ed2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004ed0:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	085b      	lsrs	r3, r3, #1
 8004ed6:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	4a1f      	ldr	r2, [pc, #124]	; (8004f58 <ADC_ConfigureBoostMode+0x1d0>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d808      	bhi.n	8004ef2 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	689a      	ldr	r2, [r3, #8]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004eee:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004ef0:	e025      	b.n	8004f3e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	4a19      	ldr	r2, [pc, #100]	; (8004f5c <ADC_ConfigureBoostMode+0x1d4>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d80a      	bhi.n	8004f10 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f0c:	609a      	str	r2, [r3, #8]
}
 8004f0e:	e016      	b.n	8004f3e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	4a13      	ldr	r2, [pc, #76]	; (8004f60 <ADC_ConfigureBoostMode+0x1d8>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d80a      	bhi.n	8004f2e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f2a:	609a      	str	r2, [r3, #8]
}
 8004f2c:	e007      	b.n	8004f3e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	689a      	ldr	r2, [r3, #8]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004f3c:	609a      	str	r2, [r3, #8]
}
 8004f3e:	bf00      	nop
 8004f40:	3710      	adds	r7, #16
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	40022000 	.word	0x40022000
 8004f4c:	40022100 	.word	0x40022100
 8004f50:	40022300 	.word	0x40022300
 8004f54:	58026300 	.word	0x58026300
 8004f58:	005f5e10 	.word	0x005f5e10
 8004f5c:	00bebc20 	.word	0x00bebc20
 8004f60:	017d7840 	.word	0x017d7840

08004f64 <LL_ADC_IsEnabled>:
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f003 0301 	and.w	r3, r3, #1
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d101      	bne.n	8004f7c <LL_ADC_IsEnabled+0x18>
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e000      	b.n	8004f7e <LL_ADC_IsEnabled+0x1a>
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	370c      	adds	r7, #12
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr

08004f8a <LL_ADC_REG_IsConversionOngoing>:
{
 8004f8a:	b480      	push	{r7}
 8004f8c:	b083      	sub	sp, #12
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f003 0304 	and.w	r3, r3, #4
 8004f9a:	2b04      	cmp	r3, #4
 8004f9c:	d101      	bne.n	8004fa2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e000      	b.n	8004fa4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004fb0:	b590      	push	{r4, r7, lr}
 8004fb2:	b0a3      	sub	sp, #140	; 0x8c
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d101      	bne.n	8004fce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004fca:	2302      	movs	r3, #2
 8004fcc:	e0c1      	b.n	8005152 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a5e      	ldr	r2, [pc, #376]	; (800515c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d102      	bne.n	8004fee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004fe8:	4b5d      	ldr	r3, [pc, #372]	; (8005160 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004fea:	60fb      	str	r3, [r7, #12]
 8004fec:	e001      	b.n	8004ff2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004fee:	2300      	movs	r3, #0
 8004ff0:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d10b      	bne.n	8005010 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ffc:	f043 0220 	orr.w	r2, r3, #32
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e0a0      	b.n	8005152 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	4618      	mov	r0, r3
 8005014:	f7ff ffb9 	bl	8004f8a <LL_ADC_REG_IsConversionOngoing>
 8005018:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4618      	mov	r0, r3
 8005022:	f7ff ffb2 	bl	8004f8a <LL_ADC_REG_IsConversionOngoing>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	f040 8081 	bne.w	8005130 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800502e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005032:	2b00      	cmp	r3, #0
 8005034:	d17c      	bne.n	8005130 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a48      	ldr	r2, [pc, #288]	; (800515c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d004      	beq.n	800504a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a46      	ldr	r2, [pc, #280]	; (8005160 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d101      	bne.n	800504e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800504a:	4b46      	ldr	r3, [pc, #280]	; (8005164 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800504c:	e000      	b.n	8005050 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800504e:	4b46      	ldr	r3, [pc, #280]	; (8005168 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005050:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d039      	beq.n	80050ce <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800505a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	431a      	orrs	r2, r3
 8005068:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800506a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a3a      	ldr	r2, [pc, #232]	; (800515c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d004      	beq.n	8005080 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a39      	ldr	r2, [pc, #228]	; (8005160 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d10e      	bne.n	800509e <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8005080:	4836      	ldr	r0, [pc, #216]	; (800515c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005082:	f7ff ff6f 	bl	8004f64 <LL_ADC_IsEnabled>
 8005086:	4604      	mov	r4, r0
 8005088:	4835      	ldr	r0, [pc, #212]	; (8005160 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800508a:	f7ff ff6b 	bl	8004f64 <LL_ADC_IsEnabled>
 800508e:	4603      	mov	r3, r0
 8005090:	4323      	orrs	r3, r4
 8005092:	2b00      	cmp	r3, #0
 8005094:	bf0c      	ite	eq
 8005096:	2301      	moveq	r3, #1
 8005098:	2300      	movne	r3, #0
 800509a:	b2db      	uxtb	r3, r3
 800509c:	e008      	b.n	80050b0 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800509e:	4833      	ldr	r0, [pc, #204]	; (800516c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80050a0:	f7ff ff60 	bl	8004f64 <LL_ADC_IsEnabled>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	bf0c      	ite	eq
 80050aa:	2301      	moveq	r3, #1
 80050ac:	2300      	movne	r3, #0
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d047      	beq.n	8005144 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80050b4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050b6:	689a      	ldr	r2, [r3, #8]
 80050b8:	4b2d      	ldr	r3, [pc, #180]	; (8005170 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80050ba:	4013      	ands	r3, r2
 80050bc:	683a      	ldr	r2, [r7, #0]
 80050be:	6811      	ldr	r1, [r2, #0]
 80050c0:	683a      	ldr	r2, [r7, #0]
 80050c2:	6892      	ldr	r2, [r2, #8]
 80050c4:	430a      	orrs	r2, r1
 80050c6:	431a      	orrs	r2, r3
 80050c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050ca:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80050cc:	e03a      	b.n	8005144 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80050ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050d8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a1f      	ldr	r2, [pc, #124]	; (800515c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d004      	beq.n	80050ee <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a1d      	ldr	r2, [pc, #116]	; (8005160 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d10e      	bne.n	800510c <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80050ee:	481b      	ldr	r0, [pc, #108]	; (800515c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80050f0:	f7ff ff38 	bl	8004f64 <LL_ADC_IsEnabled>
 80050f4:	4604      	mov	r4, r0
 80050f6:	481a      	ldr	r0, [pc, #104]	; (8005160 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80050f8:	f7ff ff34 	bl	8004f64 <LL_ADC_IsEnabled>
 80050fc:	4603      	mov	r3, r0
 80050fe:	4323      	orrs	r3, r4
 8005100:	2b00      	cmp	r3, #0
 8005102:	bf0c      	ite	eq
 8005104:	2301      	moveq	r3, #1
 8005106:	2300      	movne	r3, #0
 8005108:	b2db      	uxtb	r3, r3
 800510a:	e008      	b.n	800511e <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 800510c:	4817      	ldr	r0, [pc, #92]	; (800516c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 800510e:	f7ff ff29 	bl	8004f64 <LL_ADC_IsEnabled>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	bf0c      	ite	eq
 8005118:	2301      	moveq	r3, #1
 800511a:	2300      	movne	r3, #0
 800511c:	b2db      	uxtb	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d010      	beq.n	8005144 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005122:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005124:	689a      	ldr	r2, [r3, #8]
 8005126:	4b12      	ldr	r3, [pc, #72]	; (8005170 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005128:	4013      	ands	r3, r2
 800512a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800512c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800512e:	e009      	b.n	8005144 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005134:	f043 0220 	orr.w	r2, r3, #32
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8005142:	e000      	b.n	8005146 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005144:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 800514e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 8005152:	4618      	mov	r0, r3
 8005154:	378c      	adds	r7, #140	; 0x8c
 8005156:	46bd      	mov	sp, r7
 8005158:	bd90      	pop	{r4, r7, pc}
 800515a:	bf00      	nop
 800515c:	40022000 	.word	0x40022000
 8005160:	40022100 	.word	0x40022100
 8005164:	40022300 	.word	0x40022300
 8005168:	58026300 	.word	0x58026300
 800516c:	58026000 	.word	0x58026000
 8005170:	fffff0e0 	.word	0xfffff0e0

08005174 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005174:	b480      	push	{r7}
 8005176:	b085      	sub	sp, #20
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f003 0307 	and.w	r3, r3, #7
 8005182:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005184:	4b0b      	ldr	r3, [pc, #44]	; (80051b4 <__NVIC_SetPriorityGrouping+0x40>)
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800518a:	68ba      	ldr	r2, [r7, #8]
 800518c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005190:	4013      	ands	r3, r2
 8005192:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800519c:	4b06      	ldr	r3, [pc, #24]	; (80051b8 <__NVIC_SetPriorityGrouping+0x44>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80051a2:	4a04      	ldr	r2, [pc, #16]	; (80051b4 <__NVIC_SetPriorityGrouping+0x40>)
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	60d3      	str	r3, [r2, #12]
}
 80051a8:	bf00      	nop
 80051aa:	3714      	adds	r7, #20
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr
 80051b4:	e000ed00 	.word	0xe000ed00
 80051b8:	05fa0000 	.word	0x05fa0000

080051bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80051bc:	b480      	push	{r7}
 80051be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80051c0:	4b04      	ldr	r3, [pc, #16]	; (80051d4 <__NVIC_GetPriorityGrouping+0x18>)
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	0a1b      	lsrs	r3, r3, #8
 80051c6:	f003 0307 	and.w	r3, r3, #7
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr
 80051d4:	e000ed00 	.word	0xe000ed00

080051d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	4603      	mov	r3, r0
 80051e0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80051e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	db0b      	blt.n	8005202 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051ea:	88fb      	ldrh	r3, [r7, #6]
 80051ec:	f003 021f 	and.w	r2, r3, #31
 80051f0:	4907      	ldr	r1, [pc, #28]	; (8005210 <__NVIC_EnableIRQ+0x38>)
 80051f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051f6:	095b      	lsrs	r3, r3, #5
 80051f8:	2001      	movs	r0, #1
 80051fa:	fa00 f202 	lsl.w	r2, r0, r2
 80051fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005202:	bf00      	nop
 8005204:	370c      	adds	r7, #12
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	e000e100 	.word	0xe000e100

08005214 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	4603      	mov	r3, r0
 800521c:	6039      	str	r1, [r7, #0]
 800521e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005220:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005224:	2b00      	cmp	r3, #0
 8005226:	db0a      	blt.n	800523e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	b2da      	uxtb	r2, r3
 800522c:	490c      	ldr	r1, [pc, #48]	; (8005260 <__NVIC_SetPriority+0x4c>)
 800522e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005232:	0112      	lsls	r2, r2, #4
 8005234:	b2d2      	uxtb	r2, r2
 8005236:	440b      	add	r3, r1
 8005238:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800523c:	e00a      	b.n	8005254 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	b2da      	uxtb	r2, r3
 8005242:	4908      	ldr	r1, [pc, #32]	; (8005264 <__NVIC_SetPriority+0x50>)
 8005244:	88fb      	ldrh	r3, [r7, #6]
 8005246:	f003 030f 	and.w	r3, r3, #15
 800524a:	3b04      	subs	r3, #4
 800524c:	0112      	lsls	r2, r2, #4
 800524e:	b2d2      	uxtb	r2, r2
 8005250:	440b      	add	r3, r1
 8005252:	761a      	strb	r2, [r3, #24]
}
 8005254:	bf00      	nop
 8005256:	370c      	adds	r7, #12
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr
 8005260:	e000e100 	.word	0xe000e100
 8005264:	e000ed00 	.word	0xe000ed00

08005268 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005268:	b480      	push	{r7}
 800526a:	b089      	sub	sp, #36	; 0x24
 800526c:	af00      	add	r7, sp, #0
 800526e:	60f8      	str	r0, [r7, #12]
 8005270:	60b9      	str	r1, [r7, #8]
 8005272:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f003 0307 	and.w	r3, r3, #7
 800527a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	f1c3 0307 	rsb	r3, r3, #7
 8005282:	2b04      	cmp	r3, #4
 8005284:	bf28      	it	cs
 8005286:	2304      	movcs	r3, #4
 8005288:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	3304      	adds	r3, #4
 800528e:	2b06      	cmp	r3, #6
 8005290:	d902      	bls.n	8005298 <NVIC_EncodePriority+0x30>
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	3b03      	subs	r3, #3
 8005296:	e000      	b.n	800529a <NVIC_EncodePriority+0x32>
 8005298:	2300      	movs	r3, #0
 800529a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800529c:	f04f 32ff 	mov.w	r2, #4294967295
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	fa02 f303 	lsl.w	r3, r2, r3
 80052a6:	43da      	mvns	r2, r3
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	401a      	ands	r2, r3
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052b0:	f04f 31ff 	mov.w	r1, #4294967295
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	fa01 f303 	lsl.w	r3, r1, r3
 80052ba:	43d9      	mvns	r1, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052c0:	4313      	orrs	r3, r2
         );
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3724      	adds	r7, #36	; 0x24
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
	...

080052d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	3b01      	subs	r3, #1
 80052dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80052e0:	d301      	bcc.n	80052e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052e2:	2301      	movs	r3, #1
 80052e4:	e00f      	b.n	8005306 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052e6:	4a0a      	ldr	r2, [pc, #40]	; (8005310 <SysTick_Config+0x40>)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	3b01      	subs	r3, #1
 80052ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80052ee:	210f      	movs	r1, #15
 80052f0:	f04f 30ff 	mov.w	r0, #4294967295
 80052f4:	f7ff ff8e 	bl	8005214 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052f8:	4b05      	ldr	r3, [pc, #20]	; (8005310 <SysTick_Config+0x40>)
 80052fa:	2200      	movs	r2, #0
 80052fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052fe:	4b04      	ldr	r3, [pc, #16]	; (8005310 <SysTick_Config+0x40>)
 8005300:	2207      	movs	r2, #7
 8005302:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3708      	adds	r7, #8
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
 800530e:	bf00      	nop
 8005310:	e000e010 	.word	0xe000e010

08005314 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b082      	sub	sp, #8
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f7ff ff29 	bl	8005174 <__NVIC_SetPriorityGrouping>
}
 8005322:	bf00      	nop
 8005324:	3708      	adds	r7, #8
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}

0800532a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800532a:	b580      	push	{r7, lr}
 800532c:	b086      	sub	sp, #24
 800532e:	af00      	add	r7, sp, #0
 8005330:	4603      	mov	r3, r0
 8005332:	60b9      	str	r1, [r7, #8]
 8005334:	607a      	str	r2, [r7, #4]
 8005336:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005338:	f7ff ff40 	bl	80051bc <__NVIC_GetPriorityGrouping>
 800533c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	68b9      	ldr	r1, [r7, #8]
 8005342:	6978      	ldr	r0, [r7, #20]
 8005344:	f7ff ff90 	bl	8005268 <NVIC_EncodePriority>
 8005348:	4602      	mov	r2, r0
 800534a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800534e:	4611      	mov	r1, r2
 8005350:	4618      	mov	r0, r3
 8005352:	f7ff ff5f 	bl	8005214 <__NVIC_SetPriority>
}
 8005356:	bf00      	nop
 8005358:	3718      	adds	r7, #24
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}

0800535e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800535e:	b580      	push	{r7, lr}
 8005360:	b082      	sub	sp, #8
 8005362:	af00      	add	r7, sp, #0
 8005364:	4603      	mov	r3, r0
 8005366:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005368:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800536c:	4618      	mov	r0, r3
 800536e:	f7ff ff33 	bl	80051d8 <__NVIC_EnableIRQ>
}
 8005372:	bf00      	nop
 8005374:	3708      	adds	r7, #8
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800537a:	b580      	push	{r7, lr}
 800537c:	b082      	sub	sp, #8
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f7ff ffa4 	bl	80052d0 <SysTick_Config>
 8005388:	4603      	mov	r3, r0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3708      	adds	r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
	...

08005394 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b086      	sub	sp, #24
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800539c:	f7fe fb34 	bl	8003a08 <HAL_GetTick>
 80053a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d101      	bne.n	80053ac <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e312      	b.n	80059d2 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a66      	ldr	r2, [pc, #408]	; (800554c <HAL_DMA_Init+0x1b8>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d04a      	beq.n	800544c <HAL_DMA_Init+0xb8>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a65      	ldr	r2, [pc, #404]	; (8005550 <HAL_DMA_Init+0x1bc>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d045      	beq.n	800544c <HAL_DMA_Init+0xb8>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a63      	ldr	r2, [pc, #396]	; (8005554 <HAL_DMA_Init+0x1c0>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d040      	beq.n	800544c <HAL_DMA_Init+0xb8>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a62      	ldr	r2, [pc, #392]	; (8005558 <HAL_DMA_Init+0x1c4>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d03b      	beq.n	800544c <HAL_DMA_Init+0xb8>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a60      	ldr	r2, [pc, #384]	; (800555c <HAL_DMA_Init+0x1c8>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d036      	beq.n	800544c <HAL_DMA_Init+0xb8>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a5f      	ldr	r2, [pc, #380]	; (8005560 <HAL_DMA_Init+0x1cc>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d031      	beq.n	800544c <HAL_DMA_Init+0xb8>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a5d      	ldr	r2, [pc, #372]	; (8005564 <HAL_DMA_Init+0x1d0>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d02c      	beq.n	800544c <HAL_DMA_Init+0xb8>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a5c      	ldr	r2, [pc, #368]	; (8005568 <HAL_DMA_Init+0x1d4>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d027      	beq.n	800544c <HAL_DMA_Init+0xb8>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a5a      	ldr	r2, [pc, #360]	; (800556c <HAL_DMA_Init+0x1d8>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d022      	beq.n	800544c <HAL_DMA_Init+0xb8>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a59      	ldr	r2, [pc, #356]	; (8005570 <HAL_DMA_Init+0x1dc>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d01d      	beq.n	800544c <HAL_DMA_Init+0xb8>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a57      	ldr	r2, [pc, #348]	; (8005574 <HAL_DMA_Init+0x1e0>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d018      	beq.n	800544c <HAL_DMA_Init+0xb8>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a56      	ldr	r2, [pc, #344]	; (8005578 <HAL_DMA_Init+0x1e4>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d013      	beq.n	800544c <HAL_DMA_Init+0xb8>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a54      	ldr	r2, [pc, #336]	; (800557c <HAL_DMA_Init+0x1e8>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d00e      	beq.n	800544c <HAL_DMA_Init+0xb8>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a53      	ldr	r2, [pc, #332]	; (8005580 <HAL_DMA_Init+0x1ec>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d009      	beq.n	800544c <HAL_DMA_Init+0xb8>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a51      	ldr	r2, [pc, #324]	; (8005584 <HAL_DMA_Init+0x1f0>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d004      	beq.n	800544c <HAL_DMA_Init+0xb8>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a50      	ldr	r2, [pc, #320]	; (8005588 <HAL_DMA_Init+0x1f4>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d101      	bne.n	8005450 <HAL_DMA_Init+0xbc>
 800544c:	2301      	movs	r3, #1
 800544e:	e000      	b.n	8005452 <HAL_DMA_Init+0xbe>
 8005450:	2300      	movs	r3, #0
 8005452:	2b00      	cmp	r3, #0
 8005454:	f000 813c 	beq.w	80056d0 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2202      	movs	r2, #2
 800545c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a37      	ldr	r2, [pc, #220]	; (800554c <HAL_DMA_Init+0x1b8>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d04a      	beq.n	8005508 <HAL_DMA_Init+0x174>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a36      	ldr	r2, [pc, #216]	; (8005550 <HAL_DMA_Init+0x1bc>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d045      	beq.n	8005508 <HAL_DMA_Init+0x174>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a34      	ldr	r2, [pc, #208]	; (8005554 <HAL_DMA_Init+0x1c0>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d040      	beq.n	8005508 <HAL_DMA_Init+0x174>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a33      	ldr	r2, [pc, #204]	; (8005558 <HAL_DMA_Init+0x1c4>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d03b      	beq.n	8005508 <HAL_DMA_Init+0x174>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a31      	ldr	r2, [pc, #196]	; (800555c <HAL_DMA_Init+0x1c8>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d036      	beq.n	8005508 <HAL_DMA_Init+0x174>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a30      	ldr	r2, [pc, #192]	; (8005560 <HAL_DMA_Init+0x1cc>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d031      	beq.n	8005508 <HAL_DMA_Init+0x174>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a2e      	ldr	r2, [pc, #184]	; (8005564 <HAL_DMA_Init+0x1d0>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d02c      	beq.n	8005508 <HAL_DMA_Init+0x174>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a2d      	ldr	r2, [pc, #180]	; (8005568 <HAL_DMA_Init+0x1d4>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d027      	beq.n	8005508 <HAL_DMA_Init+0x174>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a2b      	ldr	r2, [pc, #172]	; (800556c <HAL_DMA_Init+0x1d8>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d022      	beq.n	8005508 <HAL_DMA_Init+0x174>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a2a      	ldr	r2, [pc, #168]	; (8005570 <HAL_DMA_Init+0x1dc>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d01d      	beq.n	8005508 <HAL_DMA_Init+0x174>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a28      	ldr	r2, [pc, #160]	; (8005574 <HAL_DMA_Init+0x1e0>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d018      	beq.n	8005508 <HAL_DMA_Init+0x174>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a27      	ldr	r2, [pc, #156]	; (8005578 <HAL_DMA_Init+0x1e4>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d013      	beq.n	8005508 <HAL_DMA_Init+0x174>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a25      	ldr	r2, [pc, #148]	; (800557c <HAL_DMA_Init+0x1e8>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d00e      	beq.n	8005508 <HAL_DMA_Init+0x174>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a24      	ldr	r2, [pc, #144]	; (8005580 <HAL_DMA_Init+0x1ec>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d009      	beq.n	8005508 <HAL_DMA_Init+0x174>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a22      	ldr	r2, [pc, #136]	; (8005584 <HAL_DMA_Init+0x1f0>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d004      	beq.n	8005508 <HAL_DMA_Init+0x174>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a21      	ldr	r2, [pc, #132]	; (8005588 <HAL_DMA_Init+0x1f4>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d108      	bne.n	800551a <HAL_DMA_Init+0x186>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f022 0201 	bic.w	r2, r2, #1
 8005516:	601a      	str	r2, [r3, #0]
 8005518:	e007      	b.n	800552a <HAL_DMA_Init+0x196>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f022 0201 	bic.w	r2, r2, #1
 8005528:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800552a:	e02f      	b.n	800558c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800552c:	f7fe fa6c 	bl	8003a08 <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	2b05      	cmp	r3, #5
 8005538:	d928      	bls.n	800558c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2220      	movs	r2, #32
 800553e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2203      	movs	r2, #3
 8005544:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e242      	b.n	80059d2 <HAL_DMA_Init+0x63e>
 800554c:	40020010 	.word	0x40020010
 8005550:	40020028 	.word	0x40020028
 8005554:	40020040 	.word	0x40020040
 8005558:	40020058 	.word	0x40020058
 800555c:	40020070 	.word	0x40020070
 8005560:	40020088 	.word	0x40020088
 8005564:	400200a0 	.word	0x400200a0
 8005568:	400200b8 	.word	0x400200b8
 800556c:	40020410 	.word	0x40020410
 8005570:	40020428 	.word	0x40020428
 8005574:	40020440 	.word	0x40020440
 8005578:	40020458 	.word	0x40020458
 800557c:	40020470 	.word	0x40020470
 8005580:	40020488 	.word	0x40020488
 8005584:	400204a0 	.word	0x400204a0
 8005588:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0301 	and.w	r3, r3, #1
 8005596:	2b00      	cmp	r3, #0
 8005598:	d1c8      	bne.n	800552c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	4b83      	ldr	r3, [pc, #524]	; (80057b4 <HAL_DMA_Init+0x420>)
 80055a6:	4013      	ands	r3, r2
 80055a8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80055b2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055be:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	699b      	ldr	r3, [r3, #24]
 80055c4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055ca:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a1b      	ldr	r3, [r3, #32]
 80055d0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80055d2:	697a      	ldr	r2, [r7, #20]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055dc:	2b04      	cmp	r3, #4
 80055de:	d107      	bne.n	80055f0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e8:	4313      	orrs	r3, r2
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	2b28      	cmp	r3, #40	; 0x28
 80055f6:	d903      	bls.n	8005600 <HAL_DMA_Init+0x26c>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	2b2e      	cmp	r3, #46	; 0x2e
 80055fe:	d91f      	bls.n	8005640 <HAL_DMA_Init+0x2ac>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	2b3e      	cmp	r3, #62	; 0x3e
 8005606:	d903      	bls.n	8005610 <HAL_DMA_Init+0x27c>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	2b42      	cmp	r3, #66	; 0x42
 800560e:	d917      	bls.n	8005640 <HAL_DMA_Init+0x2ac>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	2b46      	cmp	r3, #70	; 0x46
 8005616:	d903      	bls.n	8005620 <HAL_DMA_Init+0x28c>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	2b48      	cmp	r3, #72	; 0x48
 800561e:	d90f      	bls.n	8005640 <HAL_DMA_Init+0x2ac>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	2b4e      	cmp	r3, #78	; 0x4e
 8005626:	d903      	bls.n	8005630 <HAL_DMA_Init+0x29c>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	2b52      	cmp	r3, #82	; 0x52
 800562e:	d907      	bls.n	8005640 <HAL_DMA_Init+0x2ac>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	2b73      	cmp	r3, #115	; 0x73
 8005636:	d905      	bls.n	8005644 <HAL_DMA_Init+0x2b0>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	2b77      	cmp	r3, #119	; 0x77
 800563e:	d801      	bhi.n	8005644 <HAL_DMA_Init+0x2b0>
 8005640:	2301      	movs	r3, #1
 8005642:	e000      	b.n	8005646 <HAL_DMA_Init+0x2b2>
 8005644:	2300      	movs	r3, #0
 8005646:	2b00      	cmp	r3, #0
 8005648:	d003      	beq.n	8005652 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005650:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	697a      	ldr	r2, [r7, #20]
 8005658:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	f023 0307 	bic.w	r3, r3, #7
 8005668:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	4313      	orrs	r3, r2
 8005672:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005678:	2b04      	cmp	r3, #4
 800567a:	d117      	bne.n	80056ac <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	4313      	orrs	r3, r2
 8005684:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00e      	beq.n	80056ac <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f001 fdca 	bl	8007228 <DMA_CheckFifoParam>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d008      	beq.n	80056ac <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2240      	movs	r2, #64	; 0x40
 800569e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e192      	b.n	80059d2 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f001 fd05 	bl	80070c4 <DMA_CalcBaseAndBitshift>
 80056ba:	4603      	mov	r3, r0
 80056bc:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056c2:	f003 031f 	and.w	r3, r3, #31
 80056c6:	223f      	movs	r2, #63	; 0x3f
 80056c8:	409a      	lsls	r2, r3
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	609a      	str	r2, [r3, #8]
 80056ce:	e0c8      	b.n	8005862 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a38      	ldr	r2, [pc, #224]	; (80057b8 <HAL_DMA_Init+0x424>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d022      	beq.n	8005720 <HAL_DMA_Init+0x38c>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a37      	ldr	r2, [pc, #220]	; (80057bc <HAL_DMA_Init+0x428>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d01d      	beq.n	8005720 <HAL_DMA_Init+0x38c>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a35      	ldr	r2, [pc, #212]	; (80057c0 <HAL_DMA_Init+0x42c>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d018      	beq.n	8005720 <HAL_DMA_Init+0x38c>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a34      	ldr	r2, [pc, #208]	; (80057c4 <HAL_DMA_Init+0x430>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d013      	beq.n	8005720 <HAL_DMA_Init+0x38c>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a32      	ldr	r2, [pc, #200]	; (80057c8 <HAL_DMA_Init+0x434>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d00e      	beq.n	8005720 <HAL_DMA_Init+0x38c>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a31      	ldr	r2, [pc, #196]	; (80057cc <HAL_DMA_Init+0x438>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d009      	beq.n	8005720 <HAL_DMA_Init+0x38c>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a2f      	ldr	r2, [pc, #188]	; (80057d0 <HAL_DMA_Init+0x43c>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d004      	beq.n	8005720 <HAL_DMA_Init+0x38c>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a2e      	ldr	r2, [pc, #184]	; (80057d4 <HAL_DMA_Init+0x440>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d101      	bne.n	8005724 <HAL_DMA_Init+0x390>
 8005720:	2301      	movs	r3, #1
 8005722:	e000      	b.n	8005726 <HAL_DMA_Init+0x392>
 8005724:	2300      	movs	r3, #0
 8005726:	2b00      	cmp	r3, #0
 8005728:	f000 8092 	beq.w	8005850 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a21      	ldr	r2, [pc, #132]	; (80057b8 <HAL_DMA_Init+0x424>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d021      	beq.n	800577a <HAL_DMA_Init+0x3e6>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a20      	ldr	r2, [pc, #128]	; (80057bc <HAL_DMA_Init+0x428>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d01c      	beq.n	800577a <HAL_DMA_Init+0x3e6>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a1e      	ldr	r2, [pc, #120]	; (80057c0 <HAL_DMA_Init+0x42c>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d017      	beq.n	800577a <HAL_DMA_Init+0x3e6>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a1d      	ldr	r2, [pc, #116]	; (80057c4 <HAL_DMA_Init+0x430>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d012      	beq.n	800577a <HAL_DMA_Init+0x3e6>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a1b      	ldr	r2, [pc, #108]	; (80057c8 <HAL_DMA_Init+0x434>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d00d      	beq.n	800577a <HAL_DMA_Init+0x3e6>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a1a      	ldr	r2, [pc, #104]	; (80057cc <HAL_DMA_Init+0x438>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d008      	beq.n	800577a <HAL_DMA_Init+0x3e6>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a18      	ldr	r2, [pc, #96]	; (80057d0 <HAL_DMA_Init+0x43c>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d003      	beq.n	800577a <HAL_DMA_Init+0x3e6>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a17      	ldr	r2, [pc, #92]	; (80057d4 <HAL_DMA_Init+0x440>)
 8005778:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2202      	movs	r2, #2
 800577e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005792:	697a      	ldr	r2, [r7, #20]
 8005794:	4b10      	ldr	r3, [pc, #64]	; (80057d8 <HAL_DMA_Init+0x444>)
 8005796:	4013      	ands	r3, r2
 8005798:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	2b40      	cmp	r3, #64	; 0x40
 80057a0:	d01c      	beq.n	80057dc <HAL_DMA_Init+0x448>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	2b80      	cmp	r3, #128	; 0x80
 80057a8:	d102      	bne.n	80057b0 <HAL_DMA_Init+0x41c>
 80057aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80057ae:	e016      	b.n	80057de <HAL_DMA_Init+0x44a>
 80057b0:	2300      	movs	r3, #0
 80057b2:	e014      	b.n	80057de <HAL_DMA_Init+0x44a>
 80057b4:	fe10803f 	.word	0xfe10803f
 80057b8:	58025408 	.word	0x58025408
 80057bc:	5802541c 	.word	0x5802541c
 80057c0:	58025430 	.word	0x58025430
 80057c4:	58025444 	.word	0x58025444
 80057c8:	58025458 	.word	0x58025458
 80057cc:	5802546c 	.word	0x5802546c
 80057d0:	58025480 	.word	0x58025480
 80057d4:	58025494 	.word	0x58025494
 80057d8:	fffe000f 	.word	0xfffe000f
 80057dc:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	68d2      	ldr	r2, [r2, #12]
 80057e2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80057e4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	691b      	ldr	r3, [r3, #16]
 80057ea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80057ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80057f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80057fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	69db      	ldr	r3, [r3, #28]
 8005802:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005804:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a1b      	ldr	r3, [r3, #32]
 800580a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800580c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800580e:	697a      	ldr	r2, [r7, #20]
 8005810:	4313      	orrs	r3, r2
 8005812:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	697a      	ldr	r2, [r7, #20]
 800581a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	461a      	mov	r2, r3
 8005822:	4b6e      	ldr	r3, [pc, #440]	; (80059dc <HAL_DMA_Init+0x648>)
 8005824:	4413      	add	r3, r2
 8005826:	4a6e      	ldr	r2, [pc, #440]	; (80059e0 <HAL_DMA_Init+0x64c>)
 8005828:	fba2 2303 	umull	r2, r3, r2, r3
 800582c:	091b      	lsrs	r3, r3, #4
 800582e:	009a      	lsls	r2, r3, #2
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f001 fc45 	bl	80070c4 <DMA_CalcBaseAndBitshift>
 800583a:	4603      	mov	r3, r0
 800583c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005842:	f003 031f 	and.w	r3, r3, #31
 8005846:	2201      	movs	r2, #1
 8005848:	409a      	lsls	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	605a      	str	r2, [r3, #4]
 800584e:	e008      	b.n	8005862 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2240      	movs	r2, #64	; 0x40
 8005854:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2203      	movs	r2, #3
 800585a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e0b7      	b.n	80059d2 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a5f      	ldr	r2, [pc, #380]	; (80059e4 <HAL_DMA_Init+0x650>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d072      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a5d      	ldr	r2, [pc, #372]	; (80059e8 <HAL_DMA_Init+0x654>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d06d      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a5c      	ldr	r2, [pc, #368]	; (80059ec <HAL_DMA_Init+0x658>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d068      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a5a      	ldr	r2, [pc, #360]	; (80059f0 <HAL_DMA_Init+0x65c>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d063      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a59      	ldr	r2, [pc, #356]	; (80059f4 <HAL_DMA_Init+0x660>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d05e      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a57      	ldr	r2, [pc, #348]	; (80059f8 <HAL_DMA_Init+0x664>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d059      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a56      	ldr	r2, [pc, #344]	; (80059fc <HAL_DMA_Init+0x668>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d054      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a54      	ldr	r2, [pc, #336]	; (8005a00 <HAL_DMA_Init+0x66c>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d04f      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a53      	ldr	r2, [pc, #332]	; (8005a04 <HAL_DMA_Init+0x670>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d04a      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a51      	ldr	r2, [pc, #324]	; (8005a08 <HAL_DMA_Init+0x674>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d045      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a50      	ldr	r2, [pc, #320]	; (8005a0c <HAL_DMA_Init+0x678>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d040      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a4e      	ldr	r2, [pc, #312]	; (8005a10 <HAL_DMA_Init+0x67c>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d03b      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a4d      	ldr	r2, [pc, #308]	; (8005a14 <HAL_DMA_Init+0x680>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d036      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a4b      	ldr	r2, [pc, #300]	; (8005a18 <HAL_DMA_Init+0x684>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d031      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a4a      	ldr	r2, [pc, #296]	; (8005a1c <HAL_DMA_Init+0x688>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d02c      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a48      	ldr	r2, [pc, #288]	; (8005a20 <HAL_DMA_Init+0x68c>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d027      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a47      	ldr	r2, [pc, #284]	; (8005a24 <HAL_DMA_Init+0x690>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d022      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a45      	ldr	r2, [pc, #276]	; (8005a28 <HAL_DMA_Init+0x694>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d01d      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a44      	ldr	r2, [pc, #272]	; (8005a2c <HAL_DMA_Init+0x698>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d018      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a42      	ldr	r2, [pc, #264]	; (8005a30 <HAL_DMA_Init+0x69c>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d013      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a41      	ldr	r2, [pc, #260]	; (8005a34 <HAL_DMA_Init+0x6a0>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d00e      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a3f      	ldr	r2, [pc, #252]	; (8005a38 <HAL_DMA_Init+0x6a4>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d009      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a3e      	ldr	r2, [pc, #248]	; (8005a3c <HAL_DMA_Init+0x6a8>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d004      	beq.n	8005952 <HAL_DMA_Init+0x5be>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a3c      	ldr	r2, [pc, #240]	; (8005a40 <HAL_DMA_Init+0x6ac>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d101      	bne.n	8005956 <HAL_DMA_Init+0x5c2>
 8005952:	2301      	movs	r3, #1
 8005954:	e000      	b.n	8005958 <HAL_DMA_Init+0x5c4>
 8005956:	2300      	movs	r3, #0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d032      	beq.n	80059c2 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f001 fcdf 	bl	8007320 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	2b80      	cmp	r3, #128	; 0x80
 8005968:	d102      	bne.n	8005970 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	685a      	ldr	r2, [r3, #4]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005978:	b2d2      	uxtb	r2, r2
 800597a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005984:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d010      	beq.n	80059b0 <HAL_DMA_Init+0x61c>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	2b08      	cmp	r3, #8
 8005994:	d80c      	bhi.n	80059b0 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f001 fd5c 	bl	8007454 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059a0:	2200      	movs	r2, #0
 80059a2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80059ac:	605a      	str	r2, [r3, #4]
 80059ae:	e008      	b.n	80059c2 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80059d0:	2300      	movs	r3, #0
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3718      	adds	r7, #24
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	a7fdabf8 	.word	0xa7fdabf8
 80059e0:	cccccccd 	.word	0xcccccccd
 80059e4:	40020010 	.word	0x40020010
 80059e8:	40020028 	.word	0x40020028
 80059ec:	40020040 	.word	0x40020040
 80059f0:	40020058 	.word	0x40020058
 80059f4:	40020070 	.word	0x40020070
 80059f8:	40020088 	.word	0x40020088
 80059fc:	400200a0 	.word	0x400200a0
 8005a00:	400200b8 	.word	0x400200b8
 8005a04:	40020410 	.word	0x40020410
 8005a08:	40020428 	.word	0x40020428
 8005a0c:	40020440 	.word	0x40020440
 8005a10:	40020458 	.word	0x40020458
 8005a14:	40020470 	.word	0x40020470
 8005a18:	40020488 	.word	0x40020488
 8005a1c:	400204a0 	.word	0x400204a0
 8005a20:	400204b8 	.word	0x400204b8
 8005a24:	58025408 	.word	0x58025408
 8005a28:	5802541c 	.word	0x5802541c
 8005a2c:	58025430 	.word	0x58025430
 8005a30:	58025444 	.word	0x58025444
 8005a34:	58025458 	.word	0x58025458
 8005a38:	5802546c 	.word	0x5802546c
 8005a3c:	58025480 	.word	0x58025480
 8005a40:	58025494 	.word	0x58025494

08005a44 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b086      	sub	sp, #24
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	60b9      	str	r1, [r7, #8]
 8005a4e:	607a      	str	r2, [r7, #4]
 8005a50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a52:	2300      	movs	r3, #0
 8005a54:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d101      	bne.n	8005a60 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e226      	b.n	8005eae <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d101      	bne.n	8005a6e <HAL_DMA_Start_IT+0x2a>
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	e21f      	b.n	8005eae <HAL_DMA_Start_IT+0x46a>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	f040 820a 	bne.w	8005e98 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2202      	movs	r2, #2
 8005a88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a68      	ldr	r2, [pc, #416]	; (8005c38 <HAL_DMA_Start_IT+0x1f4>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d04a      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a66      	ldr	r2, [pc, #408]	; (8005c3c <HAL_DMA_Start_IT+0x1f8>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d045      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a65      	ldr	r2, [pc, #404]	; (8005c40 <HAL_DMA_Start_IT+0x1fc>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d040      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a63      	ldr	r2, [pc, #396]	; (8005c44 <HAL_DMA_Start_IT+0x200>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d03b      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a62      	ldr	r2, [pc, #392]	; (8005c48 <HAL_DMA_Start_IT+0x204>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d036      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a60      	ldr	r2, [pc, #384]	; (8005c4c <HAL_DMA_Start_IT+0x208>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d031      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a5f      	ldr	r2, [pc, #380]	; (8005c50 <HAL_DMA_Start_IT+0x20c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d02c      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a5d      	ldr	r2, [pc, #372]	; (8005c54 <HAL_DMA_Start_IT+0x210>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d027      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a5c      	ldr	r2, [pc, #368]	; (8005c58 <HAL_DMA_Start_IT+0x214>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d022      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a5a      	ldr	r2, [pc, #360]	; (8005c5c <HAL_DMA_Start_IT+0x218>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d01d      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a59      	ldr	r2, [pc, #356]	; (8005c60 <HAL_DMA_Start_IT+0x21c>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d018      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a57      	ldr	r2, [pc, #348]	; (8005c64 <HAL_DMA_Start_IT+0x220>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d013      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a56      	ldr	r2, [pc, #344]	; (8005c68 <HAL_DMA_Start_IT+0x224>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d00e      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a54      	ldr	r2, [pc, #336]	; (8005c6c <HAL_DMA_Start_IT+0x228>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d009      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a53      	ldr	r2, [pc, #332]	; (8005c70 <HAL_DMA_Start_IT+0x22c>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d004      	beq.n	8005b32 <HAL_DMA_Start_IT+0xee>
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a51      	ldr	r2, [pc, #324]	; (8005c74 <HAL_DMA_Start_IT+0x230>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d108      	bne.n	8005b44 <HAL_DMA_Start_IT+0x100>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f022 0201 	bic.w	r2, r2, #1
 8005b40:	601a      	str	r2, [r3, #0]
 8005b42:	e007      	b.n	8005b54 <HAL_DMA_Start_IT+0x110>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f022 0201 	bic.w	r2, r2, #1
 8005b52:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	68b9      	ldr	r1, [r7, #8]
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f001 f906 	bl	8006d6c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a34      	ldr	r2, [pc, #208]	; (8005c38 <HAL_DMA_Start_IT+0x1f4>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d04a      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a33      	ldr	r2, [pc, #204]	; (8005c3c <HAL_DMA_Start_IT+0x1f8>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d045      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a31      	ldr	r2, [pc, #196]	; (8005c40 <HAL_DMA_Start_IT+0x1fc>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d040      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a30      	ldr	r2, [pc, #192]	; (8005c44 <HAL_DMA_Start_IT+0x200>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d03b      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a2e      	ldr	r2, [pc, #184]	; (8005c48 <HAL_DMA_Start_IT+0x204>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d036      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a2d      	ldr	r2, [pc, #180]	; (8005c4c <HAL_DMA_Start_IT+0x208>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d031      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a2b      	ldr	r2, [pc, #172]	; (8005c50 <HAL_DMA_Start_IT+0x20c>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d02c      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a2a      	ldr	r2, [pc, #168]	; (8005c54 <HAL_DMA_Start_IT+0x210>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d027      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a28      	ldr	r2, [pc, #160]	; (8005c58 <HAL_DMA_Start_IT+0x214>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d022      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a27      	ldr	r2, [pc, #156]	; (8005c5c <HAL_DMA_Start_IT+0x218>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d01d      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a25      	ldr	r2, [pc, #148]	; (8005c60 <HAL_DMA_Start_IT+0x21c>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d018      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a24      	ldr	r2, [pc, #144]	; (8005c64 <HAL_DMA_Start_IT+0x220>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d013      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a22      	ldr	r2, [pc, #136]	; (8005c68 <HAL_DMA_Start_IT+0x224>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d00e      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a21      	ldr	r2, [pc, #132]	; (8005c6c <HAL_DMA_Start_IT+0x228>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d009      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a1f      	ldr	r2, [pc, #124]	; (8005c70 <HAL_DMA_Start_IT+0x22c>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d004      	beq.n	8005c00 <HAL_DMA_Start_IT+0x1bc>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a1e      	ldr	r2, [pc, #120]	; (8005c74 <HAL_DMA_Start_IT+0x230>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d101      	bne.n	8005c04 <HAL_DMA_Start_IT+0x1c0>
 8005c00:	2301      	movs	r3, #1
 8005c02:	e000      	b.n	8005c06 <HAL_DMA_Start_IT+0x1c2>
 8005c04:	2300      	movs	r3, #0
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d036      	beq.n	8005c78 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f023 021e 	bic.w	r2, r3, #30
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f042 0216 	orr.w	r2, r2, #22
 8005c1c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d03e      	beq.n	8005ca4 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f042 0208 	orr.w	r2, r2, #8
 8005c34:	601a      	str	r2, [r3, #0]
 8005c36:	e035      	b.n	8005ca4 <HAL_DMA_Start_IT+0x260>
 8005c38:	40020010 	.word	0x40020010
 8005c3c:	40020028 	.word	0x40020028
 8005c40:	40020040 	.word	0x40020040
 8005c44:	40020058 	.word	0x40020058
 8005c48:	40020070 	.word	0x40020070
 8005c4c:	40020088 	.word	0x40020088
 8005c50:	400200a0 	.word	0x400200a0
 8005c54:	400200b8 	.word	0x400200b8
 8005c58:	40020410 	.word	0x40020410
 8005c5c:	40020428 	.word	0x40020428
 8005c60:	40020440 	.word	0x40020440
 8005c64:	40020458 	.word	0x40020458
 8005c68:	40020470 	.word	0x40020470
 8005c6c:	40020488 	.word	0x40020488
 8005c70:	400204a0 	.word	0x400204a0
 8005c74:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f023 020e 	bic.w	r2, r3, #14
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f042 020a 	orr.w	r2, r2, #10
 8005c8a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d007      	beq.n	8005ca4 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f042 0204 	orr.w	r2, r2, #4
 8005ca2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a83      	ldr	r2, [pc, #524]	; (8005eb8 <HAL_DMA_Start_IT+0x474>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d072      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a82      	ldr	r2, [pc, #520]	; (8005ebc <HAL_DMA_Start_IT+0x478>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d06d      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a80      	ldr	r2, [pc, #512]	; (8005ec0 <HAL_DMA_Start_IT+0x47c>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d068      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a7f      	ldr	r2, [pc, #508]	; (8005ec4 <HAL_DMA_Start_IT+0x480>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d063      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a7d      	ldr	r2, [pc, #500]	; (8005ec8 <HAL_DMA_Start_IT+0x484>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d05e      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a7c      	ldr	r2, [pc, #496]	; (8005ecc <HAL_DMA_Start_IT+0x488>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d059      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a7a      	ldr	r2, [pc, #488]	; (8005ed0 <HAL_DMA_Start_IT+0x48c>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d054      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a79      	ldr	r2, [pc, #484]	; (8005ed4 <HAL_DMA_Start_IT+0x490>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d04f      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a77      	ldr	r2, [pc, #476]	; (8005ed8 <HAL_DMA_Start_IT+0x494>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d04a      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a76      	ldr	r2, [pc, #472]	; (8005edc <HAL_DMA_Start_IT+0x498>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d045      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a74      	ldr	r2, [pc, #464]	; (8005ee0 <HAL_DMA_Start_IT+0x49c>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d040      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a73      	ldr	r2, [pc, #460]	; (8005ee4 <HAL_DMA_Start_IT+0x4a0>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d03b      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a71      	ldr	r2, [pc, #452]	; (8005ee8 <HAL_DMA_Start_IT+0x4a4>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d036      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a70      	ldr	r2, [pc, #448]	; (8005eec <HAL_DMA_Start_IT+0x4a8>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d031      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a6e      	ldr	r2, [pc, #440]	; (8005ef0 <HAL_DMA_Start_IT+0x4ac>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d02c      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a6d      	ldr	r2, [pc, #436]	; (8005ef4 <HAL_DMA_Start_IT+0x4b0>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d027      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a6b      	ldr	r2, [pc, #428]	; (8005ef8 <HAL_DMA_Start_IT+0x4b4>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d022      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a6a      	ldr	r2, [pc, #424]	; (8005efc <HAL_DMA_Start_IT+0x4b8>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d01d      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a68      	ldr	r2, [pc, #416]	; (8005f00 <HAL_DMA_Start_IT+0x4bc>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d018      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a67      	ldr	r2, [pc, #412]	; (8005f04 <HAL_DMA_Start_IT+0x4c0>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d013      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a65      	ldr	r2, [pc, #404]	; (8005f08 <HAL_DMA_Start_IT+0x4c4>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d00e      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a64      	ldr	r2, [pc, #400]	; (8005f0c <HAL_DMA_Start_IT+0x4c8>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d009      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a62      	ldr	r2, [pc, #392]	; (8005f10 <HAL_DMA_Start_IT+0x4cc>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d004      	beq.n	8005d94 <HAL_DMA_Start_IT+0x350>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a61      	ldr	r2, [pc, #388]	; (8005f14 <HAL_DMA_Start_IT+0x4d0>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d101      	bne.n	8005d98 <HAL_DMA_Start_IT+0x354>
 8005d94:	2301      	movs	r3, #1
 8005d96:	e000      	b.n	8005d9a <HAL_DMA_Start_IT+0x356>
 8005d98:	2300      	movs	r3, #0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d01a      	beq.n	8005dd4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d007      	beq.n	8005dbc <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005db6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dba:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d007      	beq.n	8005dd4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dd2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a37      	ldr	r2, [pc, #220]	; (8005eb8 <HAL_DMA_Start_IT+0x474>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d04a      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a36      	ldr	r2, [pc, #216]	; (8005ebc <HAL_DMA_Start_IT+0x478>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d045      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a34      	ldr	r2, [pc, #208]	; (8005ec0 <HAL_DMA_Start_IT+0x47c>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d040      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a33      	ldr	r2, [pc, #204]	; (8005ec4 <HAL_DMA_Start_IT+0x480>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d03b      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a31      	ldr	r2, [pc, #196]	; (8005ec8 <HAL_DMA_Start_IT+0x484>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d036      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a30      	ldr	r2, [pc, #192]	; (8005ecc <HAL_DMA_Start_IT+0x488>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d031      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a2e      	ldr	r2, [pc, #184]	; (8005ed0 <HAL_DMA_Start_IT+0x48c>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d02c      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a2d      	ldr	r2, [pc, #180]	; (8005ed4 <HAL_DMA_Start_IT+0x490>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d027      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a2b      	ldr	r2, [pc, #172]	; (8005ed8 <HAL_DMA_Start_IT+0x494>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d022      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a2a      	ldr	r2, [pc, #168]	; (8005edc <HAL_DMA_Start_IT+0x498>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d01d      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a28      	ldr	r2, [pc, #160]	; (8005ee0 <HAL_DMA_Start_IT+0x49c>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d018      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a27      	ldr	r2, [pc, #156]	; (8005ee4 <HAL_DMA_Start_IT+0x4a0>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d013      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a25      	ldr	r2, [pc, #148]	; (8005ee8 <HAL_DMA_Start_IT+0x4a4>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d00e      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a24      	ldr	r2, [pc, #144]	; (8005eec <HAL_DMA_Start_IT+0x4a8>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d009      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a22      	ldr	r2, [pc, #136]	; (8005ef0 <HAL_DMA_Start_IT+0x4ac>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d004      	beq.n	8005e74 <HAL_DMA_Start_IT+0x430>
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a21      	ldr	r2, [pc, #132]	; (8005ef4 <HAL_DMA_Start_IT+0x4b0>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d108      	bne.n	8005e86 <HAL_DMA_Start_IT+0x442>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f042 0201 	orr.w	r2, r2, #1
 8005e82:	601a      	str	r2, [r3, #0]
 8005e84:	e012      	b.n	8005eac <HAL_DMA_Start_IT+0x468>
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f042 0201 	orr.w	r2, r2, #1
 8005e94:	601a      	str	r2, [r3, #0]
 8005e96:	e009      	b.n	8005eac <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e9e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005eac:	7dfb      	ldrb	r3, [r7, #23]
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3718      	adds	r7, #24
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	40020010 	.word	0x40020010
 8005ebc:	40020028 	.word	0x40020028
 8005ec0:	40020040 	.word	0x40020040
 8005ec4:	40020058 	.word	0x40020058
 8005ec8:	40020070 	.word	0x40020070
 8005ecc:	40020088 	.word	0x40020088
 8005ed0:	400200a0 	.word	0x400200a0
 8005ed4:	400200b8 	.word	0x400200b8
 8005ed8:	40020410 	.word	0x40020410
 8005edc:	40020428 	.word	0x40020428
 8005ee0:	40020440 	.word	0x40020440
 8005ee4:	40020458 	.word	0x40020458
 8005ee8:	40020470 	.word	0x40020470
 8005eec:	40020488 	.word	0x40020488
 8005ef0:	400204a0 	.word	0x400204a0
 8005ef4:	400204b8 	.word	0x400204b8
 8005ef8:	58025408 	.word	0x58025408
 8005efc:	5802541c 	.word	0x5802541c
 8005f00:	58025430 	.word	0x58025430
 8005f04:	58025444 	.word	0x58025444
 8005f08:	58025458 	.word	0x58025458
 8005f0c:	5802546c 	.word	0x5802546c
 8005f10:	58025480 	.word	0x58025480
 8005f14:	58025494 	.word	0x58025494

08005f18 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b08a      	sub	sp, #40	; 0x28
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005f20:	2300      	movs	r3, #0
 8005f22:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005f24:	4b67      	ldr	r3, [pc, #412]	; (80060c4 <HAL_DMA_IRQHandler+0x1ac>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a67      	ldr	r2, [pc, #412]	; (80060c8 <HAL_DMA_IRQHandler+0x1b0>)
 8005f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f2e:	0a9b      	lsrs	r3, r3, #10
 8005f30:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f36:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f3c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005f3e:	6a3b      	ldr	r3, [r7, #32]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a5f      	ldr	r2, [pc, #380]	; (80060cc <HAL_DMA_IRQHandler+0x1b4>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d04a      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a5d      	ldr	r2, [pc, #372]	; (80060d0 <HAL_DMA_IRQHandler+0x1b8>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d045      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a5c      	ldr	r2, [pc, #368]	; (80060d4 <HAL_DMA_IRQHandler+0x1bc>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d040      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a5a      	ldr	r2, [pc, #360]	; (80060d8 <HAL_DMA_IRQHandler+0x1c0>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d03b      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a59      	ldr	r2, [pc, #356]	; (80060dc <HAL_DMA_IRQHandler+0x1c4>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d036      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a57      	ldr	r2, [pc, #348]	; (80060e0 <HAL_DMA_IRQHandler+0x1c8>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d031      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a56      	ldr	r2, [pc, #344]	; (80060e4 <HAL_DMA_IRQHandler+0x1cc>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d02c      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a54      	ldr	r2, [pc, #336]	; (80060e8 <HAL_DMA_IRQHandler+0x1d0>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d027      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a53      	ldr	r2, [pc, #332]	; (80060ec <HAL_DMA_IRQHandler+0x1d4>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d022      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a51      	ldr	r2, [pc, #324]	; (80060f0 <HAL_DMA_IRQHandler+0x1d8>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d01d      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a50      	ldr	r2, [pc, #320]	; (80060f4 <HAL_DMA_IRQHandler+0x1dc>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d018      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a4e      	ldr	r2, [pc, #312]	; (80060f8 <HAL_DMA_IRQHandler+0x1e0>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d013      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a4d      	ldr	r2, [pc, #308]	; (80060fc <HAL_DMA_IRQHandler+0x1e4>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d00e      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a4b      	ldr	r2, [pc, #300]	; (8006100 <HAL_DMA_IRQHandler+0x1e8>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d009      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a4a      	ldr	r2, [pc, #296]	; (8006104 <HAL_DMA_IRQHandler+0x1ec>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d004      	beq.n	8005fea <HAL_DMA_IRQHandler+0xd2>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a48      	ldr	r2, [pc, #288]	; (8006108 <HAL_DMA_IRQHandler+0x1f0>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d101      	bne.n	8005fee <HAL_DMA_IRQHandler+0xd6>
 8005fea:	2301      	movs	r3, #1
 8005fec:	e000      	b.n	8005ff0 <HAL_DMA_IRQHandler+0xd8>
 8005fee:	2300      	movs	r3, #0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	f000 842b 	beq.w	800684c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ffa:	f003 031f 	and.w	r3, r3, #31
 8005ffe:	2208      	movs	r2, #8
 8006000:	409a      	lsls	r2, r3
 8006002:	69bb      	ldr	r3, [r7, #24]
 8006004:	4013      	ands	r3, r2
 8006006:	2b00      	cmp	r3, #0
 8006008:	f000 80a2 	beq.w	8006150 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a2e      	ldr	r2, [pc, #184]	; (80060cc <HAL_DMA_IRQHandler+0x1b4>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d04a      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a2d      	ldr	r2, [pc, #180]	; (80060d0 <HAL_DMA_IRQHandler+0x1b8>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d045      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a2b      	ldr	r2, [pc, #172]	; (80060d4 <HAL_DMA_IRQHandler+0x1bc>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d040      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a2a      	ldr	r2, [pc, #168]	; (80060d8 <HAL_DMA_IRQHandler+0x1c0>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d03b      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a28      	ldr	r2, [pc, #160]	; (80060dc <HAL_DMA_IRQHandler+0x1c4>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d036      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a27      	ldr	r2, [pc, #156]	; (80060e0 <HAL_DMA_IRQHandler+0x1c8>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d031      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a25      	ldr	r2, [pc, #148]	; (80060e4 <HAL_DMA_IRQHandler+0x1cc>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d02c      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a24      	ldr	r2, [pc, #144]	; (80060e8 <HAL_DMA_IRQHandler+0x1d0>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d027      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a22      	ldr	r2, [pc, #136]	; (80060ec <HAL_DMA_IRQHandler+0x1d4>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d022      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a21      	ldr	r2, [pc, #132]	; (80060f0 <HAL_DMA_IRQHandler+0x1d8>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d01d      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a1f      	ldr	r2, [pc, #124]	; (80060f4 <HAL_DMA_IRQHandler+0x1dc>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d018      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a1e      	ldr	r2, [pc, #120]	; (80060f8 <HAL_DMA_IRQHandler+0x1e0>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d013      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a1c      	ldr	r2, [pc, #112]	; (80060fc <HAL_DMA_IRQHandler+0x1e4>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d00e      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a1b      	ldr	r2, [pc, #108]	; (8006100 <HAL_DMA_IRQHandler+0x1e8>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d009      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a19      	ldr	r2, [pc, #100]	; (8006104 <HAL_DMA_IRQHandler+0x1ec>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d004      	beq.n	80060ac <HAL_DMA_IRQHandler+0x194>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a18      	ldr	r2, [pc, #96]	; (8006108 <HAL_DMA_IRQHandler+0x1f0>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d12f      	bne.n	800610c <HAL_DMA_IRQHandler+0x1f4>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 0304 	and.w	r3, r3, #4
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	bf14      	ite	ne
 80060ba:	2301      	movne	r3, #1
 80060bc:	2300      	moveq	r3, #0
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	e02e      	b.n	8006120 <HAL_DMA_IRQHandler+0x208>
 80060c2:	bf00      	nop
 80060c4:	24000000 	.word	0x24000000
 80060c8:	1b4e81b5 	.word	0x1b4e81b5
 80060cc:	40020010 	.word	0x40020010
 80060d0:	40020028 	.word	0x40020028
 80060d4:	40020040 	.word	0x40020040
 80060d8:	40020058 	.word	0x40020058
 80060dc:	40020070 	.word	0x40020070
 80060e0:	40020088 	.word	0x40020088
 80060e4:	400200a0 	.word	0x400200a0
 80060e8:	400200b8 	.word	0x400200b8
 80060ec:	40020410 	.word	0x40020410
 80060f0:	40020428 	.word	0x40020428
 80060f4:	40020440 	.word	0x40020440
 80060f8:	40020458 	.word	0x40020458
 80060fc:	40020470 	.word	0x40020470
 8006100:	40020488 	.word	0x40020488
 8006104:	400204a0 	.word	0x400204a0
 8006108:	400204b8 	.word	0x400204b8
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 0308 	and.w	r3, r3, #8
 8006116:	2b00      	cmp	r3, #0
 8006118:	bf14      	ite	ne
 800611a:	2301      	movne	r3, #1
 800611c:	2300      	moveq	r3, #0
 800611e:	b2db      	uxtb	r3, r3
 8006120:	2b00      	cmp	r3, #0
 8006122:	d015      	beq.n	8006150 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f022 0204 	bic.w	r2, r2, #4
 8006132:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006138:	f003 031f 	and.w	r3, r3, #31
 800613c:	2208      	movs	r2, #8
 800613e:	409a      	lsls	r2, r3
 8006140:	6a3b      	ldr	r3, [r7, #32]
 8006142:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006148:	f043 0201 	orr.w	r2, r3, #1
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006154:	f003 031f 	and.w	r3, r3, #31
 8006158:	69ba      	ldr	r2, [r7, #24]
 800615a:	fa22 f303 	lsr.w	r3, r2, r3
 800615e:	f003 0301 	and.w	r3, r3, #1
 8006162:	2b00      	cmp	r3, #0
 8006164:	d06e      	beq.n	8006244 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a69      	ldr	r2, [pc, #420]	; (8006310 <HAL_DMA_IRQHandler+0x3f8>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d04a      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a67      	ldr	r2, [pc, #412]	; (8006314 <HAL_DMA_IRQHandler+0x3fc>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d045      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a66      	ldr	r2, [pc, #408]	; (8006318 <HAL_DMA_IRQHandler+0x400>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d040      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a64      	ldr	r2, [pc, #400]	; (800631c <HAL_DMA_IRQHandler+0x404>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d03b      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a63      	ldr	r2, [pc, #396]	; (8006320 <HAL_DMA_IRQHandler+0x408>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d036      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a61      	ldr	r2, [pc, #388]	; (8006324 <HAL_DMA_IRQHandler+0x40c>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d031      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a60      	ldr	r2, [pc, #384]	; (8006328 <HAL_DMA_IRQHandler+0x410>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d02c      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a5e      	ldr	r2, [pc, #376]	; (800632c <HAL_DMA_IRQHandler+0x414>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d027      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a5d      	ldr	r2, [pc, #372]	; (8006330 <HAL_DMA_IRQHandler+0x418>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d022      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a5b      	ldr	r2, [pc, #364]	; (8006334 <HAL_DMA_IRQHandler+0x41c>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d01d      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a5a      	ldr	r2, [pc, #360]	; (8006338 <HAL_DMA_IRQHandler+0x420>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d018      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a58      	ldr	r2, [pc, #352]	; (800633c <HAL_DMA_IRQHandler+0x424>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d013      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a57      	ldr	r2, [pc, #348]	; (8006340 <HAL_DMA_IRQHandler+0x428>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d00e      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a55      	ldr	r2, [pc, #340]	; (8006344 <HAL_DMA_IRQHandler+0x42c>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d009      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a54      	ldr	r2, [pc, #336]	; (8006348 <HAL_DMA_IRQHandler+0x430>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d004      	beq.n	8006206 <HAL_DMA_IRQHandler+0x2ee>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a52      	ldr	r2, [pc, #328]	; (800634c <HAL_DMA_IRQHandler+0x434>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d10a      	bne.n	800621c <HAL_DMA_IRQHandler+0x304>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	695b      	ldr	r3, [r3, #20]
 800620c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006210:	2b00      	cmp	r3, #0
 8006212:	bf14      	ite	ne
 8006214:	2301      	movne	r3, #1
 8006216:	2300      	moveq	r3, #0
 8006218:	b2db      	uxtb	r3, r3
 800621a:	e003      	b.n	8006224 <HAL_DMA_IRQHandler+0x30c>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2300      	movs	r3, #0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d00d      	beq.n	8006244 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800622c:	f003 031f 	and.w	r3, r3, #31
 8006230:	2201      	movs	r2, #1
 8006232:	409a      	lsls	r2, r3
 8006234:	6a3b      	ldr	r3, [r7, #32]
 8006236:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800623c:	f043 0202 	orr.w	r2, r3, #2
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006248:	f003 031f 	and.w	r3, r3, #31
 800624c:	2204      	movs	r2, #4
 800624e:	409a      	lsls	r2, r3
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	4013      	ands	r3, r2
 8006254:	2b00      	cmp	r3, #0
 8006256:	f000 808f 	beq.w	8006378 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a2c      	ldr	r2, [pc, #176]	; (8006310 <HAL_DMA_IRQHandler+0x3f8>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d04a      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a2a      	ldr	r2, [pc, #168]	; (8006314 <HAL_DMA_IRQHandler+0x3fc>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d045      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a29      	ldr	r2, [pc, #164]	; (8006318 <HAL_DMA_IRQHandler+0x400>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d040      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a27      	ldr	r2, [pc, #156]	; (800631c <HAL_DMA_IRQHandler+0x404>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d03b      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a26      	ldr	r2, [pc, #152]	; (8006320 <HAL_DMA_IRQHandler+0x408>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d036      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a24      	ldr	r2, [pc, #144]	; (8006324 <HAL_DMA_IRQHandler+0x40c>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d031      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a23      	ldr	r2, [pc, #140]	; (8006328 <HAL_DMA_IRQHandler+0x410>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d02c      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a21      	ldr	r2, [pc, #132]	; (800632c <HAL_DMA_IRQHandler+0x414>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d027      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a20      	ldr	r2, [pc, #128]	; (8006330 <HAL_DMA_IRQHandler+0x418>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d022      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a1e      	ldr	r2, [pc, #120]	; (8006334 <HAL_DMA_IRQHandler+0x41c>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d01d      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a1d      	ldr	r2, [pc, #116]	; (8006338 <HAL_DMA_IRQHandler+0x420>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d018      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a1b      	ldr	r2, [pc, #108]	; (800633c <HAL_DMA_IRQHandler+0x424>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d013      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a1a      	ldr	r2, [pc, #104]	; (8006340 <HAL_DMA_IRQHandler+0x428>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d00e      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a18      	ldr	r2, [pc, #96]	; (8006344 <HAL_DMA_IRQHandler+0x42c>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d009      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a17      	ldr	r2, [pc, #92]	; (8006348 <HAL_DMA_IRQHandler+0x430>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d004      	beq.n	80062fa <HAL_DMA_IRQHandler+0x3e2>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a15      	ldr	r2, [pc, #84]	; (800634c <HAL_DMA_IRQHandler+0x434>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d12a      	bne.n	8006350 <HAL_DMA_IRQHandler+0x438>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0302 	and.w	r3, r3, #2
 8006304:	2b00      	cmp	r3, #0
 8006306:	bf14      	ite	ne
 8006308:	2301      	movne	r3, #1
 800630a:	2300      	moveq	r3, #0
 800630c:	b2db      	uxtb	r3, r3
 800630e:	e023      	b.n	8006358 <HAL_DMA_IRQHandler+0x440>
 8006310:	40020010 	.word	0x40020010
 8006314:	40020028 	.word	0x40020028
 8006318:	40020040 	.word	0x40020040
 800631c:	40020058 	.word	0x40020058
 8006320:	40020070 	.word	0x40020070
 8006324:	40020088 	.word	0x40020088
 8006328:	400200a0 	.word	0x400200a0
 800632c:	400200b8 	.word	0x400200b8
 8006330:	40020410 	.word	0x40020410
 8006334:	40020428 	.word	0x40020428
 8006338:	40020440 	.word	0x40020440
 800633c:	40020458 	.word	0x40020458
 8006340:	40020470 	.word	0x40020470
 8006344:	40020488 	.word	0x40020488
 8006348:	400204a0 	.word	0x400204a0
 800634c:	400204b8 	.word	0x400204b8
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2300      	movs	r3, #0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d00d      	beq.n	8006378 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006360:	f003 031f 	and.w	r3, r3, #31
 8006364:	2204      	movs	r2, #4
 8006366:	409a      	lsls	r2, r3
 8006368:	6a3b      	ldr	r3, [r7, #32]
 800636a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006370:	f043 0204 	orr.w	r2, r3, #4
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800637c:	f003 031f 	and.w	r3, r3, #31
 8006380:	2210      	movs	r2, #16
 8006382:	409a      	lsls	r2, r3
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	4013      	ands	r3, r2
 8006388:	2b00      	cmp	r3, #0
 800638a:	f000 80a6 	beq.w	80064da <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a85      	ldr	r2, [pc, #532]	; (80065a8 <HAL_DMA_IRQHandler+0x690>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d04a      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a83      	ldr	r2, [pc, #524]	; (80065ac <HAL_DMA_IRQHandler+0x694>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d045      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a82      	ldr	r2, [pc, #520]	; (80065b0 <HAL_DMA_IRQHandler+0x698>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d040      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a80      	ldr	r2, [pc, #512]	; (80065b4 <HAL_DMA_IRQHandler+0x69c>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d03b      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a7f      	ldr	r2, [pc, #508]	; (80065b8 <HAL_DMA_IRQHandler+0x6a0>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d036      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a7d      	ldr	r2, [pc, #500]	; (80065bc <HAL_DMA_IRQHandler+0x6a4>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d031      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a7c      	ldr	r2, [pc, #496]	; (80065c0 <HAL_DMA_IRQHandler+0x6a8>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d02c      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a7a      	ldr	r2, [pc, #488]	; (80065c4 <HAL_DMA_IRQHandler+0x6ac>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d027      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a79      	ldr	r2, [pc, #484]	; (80065c8 <HAL_DMA_IRQHandler+0x6b0>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d022      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a77      	ldr	r2, [pc, #476]	; (80065cc <HAL_DMA_IRQHandler+0x6b4>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d01d      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a76      	ldr	r2, [pc, #472]	; (80065d0 <HAL_DMA_IRQHandler+0x6b8>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d018      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a74      	ldr	r2, [pc, #464]	; (80065d4 <HAL_DMA_IRQHandler+0x6bc>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d013      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a73      	ldr	r2, [pc, #460]	; (80065d8 <HAL_DMA_IRQHandler+0x6c0>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d00e      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a71      	ldr	r2, [pc, #452]	; (80065dc <HAL_DMA_IRQHandler+0x6c4>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d009      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a70      	ldr	r2, [pc, #448]	; (80065e0 <HAL_DMA_IRQHandler+0x6c8>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d004      	beq.n	800642e <HAL_DMA_IRQHandler+0x516>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a6e      	ldr	r2, [pc, #440]	; (80065e4 <HAL_DMA_IRQHandler+0x6cc>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d10a      	bne.n	8006444 <HAL_DMA_IRQHandler+0x52c>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 0308 	and.w	r3, r3, #8
 8006438:	2b00      	cmp	r3, #0
 800643a:	bf14      	ite	ne
 800643c:	2301      	movne	r3, #1
 800643e:	2300      	moveq	r3, #0
 8006440:	b2db      	uxtb	r3, r3
 8006442:	e009      	b.n	8006458 <HAL_DMA_IRQHandler+0x540>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0304 	and.w	r3, r3, #4
 800644e:	2b00      	cmp	r3, #0
 8006450:	bf14      	ite	ne
 8006452:	2301      	movne	r3, #1
 8006454:	2300      	moveq	r3, #0
 8006456:	b2db      	uxtb	r3, r3
 8006458:	2b00      	cmp	r3, #0
 800645a:	d03e      	beq.n	80064da <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006460:	f003 031f 	and.w	r3, r3, #31
 8006464:	2210      	movs	r2, #16
 8006466:	409a      	lsls	r2, r3
 8006468:	6a3b      	ldr	r3, [r7, #32]
 800646a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006476:	2b00      	cmp	r3, #0
 8006478:	d018      	beq.n	80064ac <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006484:	2b00      	cmp	r3, #0
 8006486:	d108      	bne.n	800649a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800648c:	2b00      	cmp	r3, #0
 800648e:	d024      	beq.n	80064da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	4798      	blx	r3
 8006498:	e01f      	b.n	80064da <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d01b      	beq.n	80064da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	4798      	blx	r3
 80064aa:	e016      	b.n	80064da <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d107      	bne.n	80064ca <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f022 0208 	bic.w	r2, r2, #8
 80064c8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d003      	beq.n	80064da <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064de:	f003 031f 	and.w	r3, r3, #31
 80064e2:	2220      	movs	r2, #32
 80064e4:	409a      	lsls	r2, r3
 80064e6:	69bb      	ldr	r3, [r7, #24]
 80064e8:	4013      	ands	r3, r2
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f000 8110 	beq.w	8006710 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a2c      	ldr	r2, [pc, #176]	; (80065a8 <HAL_DMA_IRQHandler+0x690>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d04a      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a2b      	ldr	r2, [pc, #172]	; (80065ac <HAL_DMA_IRQHandler+0x694>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d045      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a29      	ldr	r2, [pc, #164]	; (80065b0 <HAL_DMA_IRQHandler+0x698>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d040      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a28      	ldr	r2, [pc, #160]	; (80065b4 <HAL_DMA_IRQHandler+0x69c>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d03b      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a26      	ldr	r2, [pc, #152]	; (80065b8 <HAL_DMA_IRQHandler+0x6a0>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d036      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a25      	ldr	r2, [pc, #148]	; (80065bc <HAL_DMA_IRQHandler+0x6a4>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d031      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a23      	ldr	r2, [pc, #140]	; (80065c0 <HAL_DMA_IRQHandler+0x6a8>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d02c      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a22      	ldr	r2, [pc, #136]	; (80065c4 <HAL_DMA_IRQHandler+0x6ac>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d027      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a20      	ldr	r2, [pc, #128]	; (80065c8 <HAL_DMA_IRQHandler+0x6b0>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d022      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a1f      	ldr	r2, [pc, #124]	; (80065cc <HAL_DMA_IRQHandler+0x6b4>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d01d      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a1d      	ldr	r2, [pc, #116]	; (80065d0 <HAL_DMA_IRQHandler+0x6b8>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d018      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a1c      	ldr	r2, [pc, #112]	; (80065d4 <HAL_DMA_IRQHandler+0x6bc>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d013      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a1a      	ldr	r2, [pc, #104]	; (80065d8 <HAL_DMA_IRQHandler+0x6c0>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d00e      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a19      	ldr	r2, [pc, #100]	; (80065dc <HAL_DMA_IRQHandler+0x6c4>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d009      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a17      	ldr	r2, [pc, #92]	; (80065e0 <HAL_DMA_IRQHandler+0x6c8>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d004      	beq.n	8006590 <HAL_DMA_IRQHandler+0x678>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a16      	ldr	r2, [pc, #88]	; (80065e4 <HAL_DMA_IRQHandler+0x6cc>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d12b      	bne.n	80065e8 <HAL_DMA_IRQHandler+0x6d0>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 0310 	and.w	r3, r3, #16
 800659a:	2b00      	cmp	r3, #0
 800659c:	bf14      	ite	ne
 800659e:	2301      	movne	r3, #1
 80065a0:	2300      	moveq	r3, #0
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	e02a      	b.n	80065fc <HAL_DMA_IRQHandler+0x6e4>
 80065a6:	bf00      	nop
 80065a8:	40020010 	.word	0x40020010
 80065ac:	40020028 	.word	0x40020028
 80065b0:	40020040 	.word	0x40020040
 80065b4:	40020058 	.word	0x40020058
 80065b8:	40020070 	.word	0x40020070
 80065bc:	40020088 	.word	0x40020088
 80065c0:	400200a0 	.word	0x400200a0
 80065c4:	400200b8 	.word	0x400200b8
 80065c8:	40020410 	.word	0x40020410
 80065cc:	40020428 	.word	0x40020428
 80065d0:	40020440 	.word	0x40020440
 80065d4:	40020458 	.word	0x40020458
 80065d8:	40020470 	.word	0x40020470
 80065dc:	40020488 	.word	0x40020488
 80065e0:	400204a0 	.word	0x400204a0
 80065e4:	400204b8 	.word	0x400204b8
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f003 0302 	and.w	r3, r3, #2
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	bf14      	ite	ne
 80065f6:	2301      	movne	r3, #1
 80065f8:	2300      	moveq	r3, #0
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f000 8087 	beq.w	8006710 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006606:	f003 031f 	and.w	r3, r3, #31
 800660a:	2220      	movs	r2, #32
 800660c:	409a      	lsls	r2, r3
 800660e:	6a3b      	ldr	r3, [r7, #32]
 8006610:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006618:	b2db      	uxtb	r3, r3
 800661a:	2b04      	cmp	r3, #4
 800661c:	d139      	bne.n	8006692 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f022 0216 	bic.w	r2, r2, #22
 800662c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	695a      	ldr	r2, [r3, #20]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800663c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006642:	2b00      	cmp	r3, #0
 8006644:	d103      	bne.n	800664e <HAL_DMA_IRQHandler+0x736>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800664a:	2b00      	cmp	r3, #0
 800664c:	d007      	beq.n	800665e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f022 0208 	bic.w	r2, r2, #8
 800665c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006662:	f003 031f 	and.w	r3, r3, #31
 8006666:	223f      	movs	r2, #63	; 0x3f
 8006668:	409a      	lsls	r2, r3
 800666a:	6a3b      	ldr	r3, [r7, #32]
 800666c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006682:	2b00      	cmp	r3, #0
 8006684:	f000 834a 	beq.w	8006d1c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	4798      	blx	r3
          }
          return;
 8006690:	e344      	b.n	8006d1c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800669c:	2b00      	cmp	r3, #0
 800669e:	d018      	beq.n	80066d2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d108      	bne.n	80066c0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d02c      	beq.n	8006710 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	4798      	blx	r3
 80066be:	e027      	b.n	8006710 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d023      	beq.n	8006710 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	4798      	blx	r3
 80066d0:	e01e      	b.n	8006710 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d10f      	bne.n	8006700 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f022 0210 	bic.w	r2, r2, #16
 80066ee:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006704:	2b00      	cmp	r3, #0
 8006706:	d003      	beq.n	8006710 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006714:	2b00      	cmp	r3, #0
 8006716:	f000 8306 	beq.w	8006d26 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800671e:	f003 0301 	and.w	r3, r3, #1
 8006722:	2b00      	cmp	r3, #0
 8006724:	f000 8088 	beq.w	8006838 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2204      	movs	r2, #4
 800672c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a7a      	ldr	r2, [pc, #488]	; (8006920 <HAL_DMA_IRQHandler+0xa08>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d04a      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a79      	ldr	r2, [pc, #484]	; (8006924 <HAL_DMA_IRQHandler+0xa0c>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d045      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a77      	ldr	r2, [pc, #476]	; (8006928 <HAL_DMA_IRQHandler+0xa10>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d040      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a76      	ldr	r2, [pc, #472]	; (800692c <HAL_DMA_IRQHandler+0xa14>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d03b      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a74      	ldr	r2, [pc, #464]	; (8006930 <HAL_DMA_IRQHandler+0xa18>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d036      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a73      	ldr	r2, [pc, #460]	; (8006934 <HAL_DMA_IRQHandler+0xa1c>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d031      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a71      	ldr	r2, [pc, #452]	; (8006938 <HAL_DMA_IRQHandler+0xa20>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d02c      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a70      	ldr	r2, [pc, #448]	; (800693c <HAL_DMA_IRQHandler+0xa24>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d027      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a6e      	ldr	r2, [pc, #440]	; (8006940 <HAL_DMA_IRQHandler+0xa28>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d022      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a6d      	ldr	r2, [pc, #436]	; (8006944 <HAL_DMA_IRQHandler+0xa2c>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d01d      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a6b      	ldr	r2, [pc, #428]	; (8006948 <HAL_DMA_IRQHandler+0xa30>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d018      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a6a      	ldr	r2, [pc, #424]	; (800694c <HAL_DMA_IRQHandler+0xa34>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d013      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a68      	ldr	r2, [pc, #416]	; (8006950 <HAL_DMA_IRQHandler+0xa38>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d00e      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a67      	ldr	r2, [pc, #412]	; (8006954 <HAL_DMA_IRQHandler+0xa3c>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d009      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a65      	ldr	r2, [pc, #404]	; (8006958 <HAL_DMA_IRQHandler+0xa40>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d004      	beq.n	80067d0 <HAL_DMA_IRQHandler+0x8b8>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a64      	ldr	r2, [pc, #400]	; (800695c <HAL_DMA_IRQHandler+0xa44>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d108      	bne.n	80067e2 <HAL_DMA_IRQHandler+0x8ca>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f022 0201 	bic.w	r2, r2, #1
 80067de:	601a      	str	r2, [r3, #0]
 80067e0:	e007      	b.n	80067f2 <HAL_DMA_IRQHandler+0x8da>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f022 0201 	bic.w	r2, r2, #1
 80067f0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	3301      	adds	r3, #1
 80067f6:	60fb      	str	r3, [r7, #12]
 80067f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d307      	bcc.n	800680e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0301 	and.w	r3, r3, #1
 8006808:	2b00      	cmp	r3, #0
 800680a:	d1f2      	bne.n	80067f2 <HAL_DMA_IRQHandler+0x8da>
 800680c:	e000      	b.n	8006810 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800680e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 0301 	and.w	r3, r3, #1
 800681a:	2b00      	cmp	r3, #0
 800681c:	d004      	beq.n	8006828 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2203      	movs	r2, #3
 8006822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8006826:	e003      	b.n	8006830 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800683c:	2b00      	cmp	r3, #0
 800683e:	f000 8272 	beq.w	8006d26 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	4798      	blx	r3
 800684a:	e26c      	b.n	8006d26 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a43      	ldr	r2, [pc, #268]	; (8006960 <HAL_DMA_IRQHandler+0xa48>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d022      	beq.n	800689c <HAL_DMA_IRQHandler+0x984>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a42      	ldr	r2, [pc, #264]	; (8006964 <HAL_DMA_IRQHandler+0xa4c>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d01d      	beq.n	800689c <HAL_DMA_IRQHandler+0x984>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a40      	ldr	r2, [pc, #256]	; (8006968 <HAL_DMA_IRQHandler+0xa50>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d018      	beq.n	800689c <HAL_DMA_IRQHandler+0x984>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a3f      	ldr	r2, [pc, #252]	; (800696c <HAL_DMA_IRQHandler+0xa54>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d013      	beq.n	800689c <HAL_DMA_IRQHandler+0x984>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a3d      	ldr	r2, [pc, #244]	; (8006970 <HAL_DMA_IRQHandler+0xa58>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d00e      	beq.n	800689c <HAL_DMA_IRQHandler+0x984>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a3c      	ldr	r2, [pc, #240]	; (8006974 <HAL_DMA_IRQHandler+0xa5c>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d009      	beq.n	800689c <HAL_DMA_IRQHandler+0x984>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a3a      	ldr	r2, [pc, #232]	; (8006978 <HAL_DMA_IRQHandler+0xa60>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d004      	beq.n	800689c <HAL_DMA_IRQHandler+0x984>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a39      	ldr	r2, [pc, #228]	; (800697c <HAL_DMA_IRQHandler+0xa64>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d101      	bne.n	80068a0 <HAL_DMA_IRQHandler+0x988>
 800689c:	2301      	movs	r3, #1
 800689e:	e000      	b.n	80068a2 <HAL_DMA_IRQHandler+0x98a>
 80068a0:	2300      	movs	r3, #0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	f000 823f 	beq.w	8006d26 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068b4:	f003 031f 	and.w	r3, r3, #31
 80068b8:	2204      	movs	r2, #4
 80068ba:	409a      	lsls	r2, r3
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	4013      	ands	r3, r2
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	f000 80cd 	beq.w	8006a60 <HAL_DMA_IRQHandler+0xb48>
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	f003 0304 	and.w	r3, r3, #4
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f000 80c7 	beq.w	8006a60 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068d6:	f003 031f 	and.w	r3, r3, #31
 80068da:	2204      	movs	r2, #4
 80068dc:	409a      	lsls	r2, r3
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d049      	beq.n	8006980 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d109      	bne.n	800690a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	f000 8210 	beq.w	8006d20 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006908:	e20a      	b.n	8006d20 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800690e:	2b00      	cmp	r3, #0
 8006910:	f000 8206 	beq.w	8006d20 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800691c:	e200      	b.n	8006d20 <HAL_DMA_IRQHandler+0xe08>
 800691e:	bf00      	nop
 8006920:	40020010 	.word	0x40020010
 8006924:	40020028 	.word	0x40020028
 8006928:	40020040 	.word	0x40020040
 800692c:	40020058 	.word	0x40020058
 8006930:	40020070 	.word	0x40020070
 8006934:	40020088 	.word	0x40020088
 8006938:	400200a0 	.word	0x400200a0
 800693c:	400200b8 	.word	0x400200b8
 8006940:	40020410 	.word	0x40020410
 8006944:	40020428 	.word	0x40020428
 8006948:	40020440 	.word	0x40020440
 800694c:	40020458 	.word	0x40020458
 8006950:	40020470 	.word	0x40020470
 8006954:	40020488 	.word	0x40020488
 8006958:	400204a0 	.word	0x400204a0
 800695c:	400204b8 	.word	0x400204b8
 8006960:	58025408 	.word	0x58025408
 8006964:	5802541c 	.word	0x5802541c
 8006968:	58025430 	.word	0x58025430
 800696c:	58025444 	.word	0x58025444
 8006970:	58025458 	.word	0x58025458
 8006974:	5802546c 	.word	0x5802546c
 8006978:	58025480 	.word	0x58025480
 800697c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	f003 0320 	and.w	r3, r3, #32
 8006986:	2b00      	cmp	r3, #0
 8006988:	d160      	bne.n	8006a4c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a7f      	ldr	r2, [pc, #508]	; (8006b8c <HAL_DMA_IRQHandler+0xc74>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d04a      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a7d      	ldr	r2, [pc, #500]	; (8006b90 <HAL_DMA_IRQHandler+0xc78>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d045      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a7c      	ldr	r2, [pc, #496]	; (8006b94 <HAL_DMA_IRQHandler+0xc7c>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d040      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a7a      	ldr	r2, [pc, #488]	; (8006b98 <HAL_DMA_IRQHandler+0xc80>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d03b      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a79      	ldr	r2, [pc, #484]	; (8006b9c <HAL_DMA_IRQHandler+0xc84>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d036      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a77      	ldr	r2, [pc, #476]	; (8006ba0 <HAL_DMA_IRQHandler+0xc88>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d031      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a76      	ldr	r2, [pc, #472]	; (8006ba4 <HAL_DMA_IRQHandler+0xc8c>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d02c      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a74      	ldr	r2, [pc, #464]	; (8006ba8 <HAL_DMA_IRQHandler+0xc90>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d027      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a73      	ldr	r2, [pc, #460]	; (8006bac <HAL_DMA_IRQHandler+0xc94>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d022      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a71      	ldr	r2, [pc, #452]	; (8006bb0 <HAL_DMA_IRQHandler+0xc98>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d01d      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a70      	ldr	r2, [pc, #448]	; (8006bb4 <HAL_DMA_IRQHandler+0xc9c>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d018      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a6e      	ldr	r2, [pc, #440]	; (8006bb8 <HAL_DMA_IRQHandler+0xca0>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d013      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a6d      	ldr	r2, [pc, #436]	; (8006bbc <HAL_DMA_IRQHandler+0xca4>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d00e      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a6b      	ldr	r2, [pc, #428]	; (8006bc0 <HAL_DMA_IRQHandler+0xca8>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d009      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a6a      	ldr	r2, [pc, #424]	; (8006bc4 <HAL_DMA_IRQHandler+0xcac>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d004      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xb12>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a68      	ldr	r2, [pc, #416]	; (8006bc8 <HAL_DMA_IRQHandler+0xcb0>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d108      	bne.n	8006a3c <HAL_DMA_IRQHandler+0xb24>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f022 0208 	bic.w	r2, r2, #8
 8006a38:	601a      	str	r2, [r3, #0]
 8006a3a:	e007      	b.n	8006a4c <HAL_DMA_IRQHandler+0xb34>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f022 0204 	bic.w	r2, r2, #4
 8006a4a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 8165 	beq.w	8006d20 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006a5e:	e15f      	b.n	8006d20 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a64:	f003 031f 	and.w	r3, r3, #31
 8006a68:	2202      	movs	r2, #2
 8006a6a:	409a      	lsls	r2, r3
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	4013      	ands	r3, r2
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f000 80c5 	beq.w	8006c00 <HAL_DMA_IRQHandler+0xce8>
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	f003 0302 	and.w	r3, r3, #2
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f000 80bf 	beq.w	8006c00 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a86:	f003 031f 	and.w	r3, r3, #31
 8006a8a:	2202      	movs	r2, #2
 8006a8c:	409a      	lsls	r2, r3
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d018      	beq.n	8006ace <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d109      	bne.n	8006aba <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f000 813a 	beq.w	8006d24 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006ab8:	e134      	b.n	8006d24 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	f000 8130 	beq.w	8006d24 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006acc:	e12a      	b.n	8006d24 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	f003 0320 	and.w	r3, r3, #32
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f040 8089 	bne.w	8006bec <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a2b      	ldr	r2, [pc, #172]	; (8006b8c <HAL_DMA_IRQHandler+0xc74>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d04a      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a29      	ldr	r2, [pc, #164]	; (8006b90 <HAL_DMA_IRQHandler+0xc78>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d045      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a28      	ldr	r2, [pc, #160]	; (8006b94 <HAL_DMA_IRQHandler+0xc7c>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d040      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a26      	ldr	r2, [pc, #152]	; (8006b98 <HAL_DMA_IRQHandler+0xc80>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d03b      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a25      	ldr	r2, [pc, #148]	; (8006b9c <HAL_DMA_IRQHandler+0xc84>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d036      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a23      	ldr	r2, [pc, #140]	; (8006ba0 <HAL_DMA_IRQHandler+0xc88>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d031      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a22      	ldr	r2, [pc, #136]	; (8006ba4 <HAL_DMA_IRQHandler+0xc8c>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d02c      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a20      	ldr	r2, [pc, #128]	; (8006ba8 <HAL_DMA_IRQHandler+0xc90>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d027      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a1f      	ldr	r2, [pc, #124]	; (8006bac <HAL_DMA_IRQHandler+0xc94>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d022      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a1d      	ldr	r2, [pc, #116]	; (8006bb0 <HAL_DMA_IRQHandler+0xc98>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d01d      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a1c      	ldr	r2, [pc, #112]	; (8006bb4 <HAL_DMA_IRQHandler+0xc9c>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d018      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a1a      	ldr	r2, [pc, #104]	; (8006bb8 <HAL_DMA_IRQHandler+0xca0>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d013      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a19      	ldr	r2, [pc, #100]	; (8006bbc <HAL_DMA_IRQHandler+0xca4>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d00e      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a17      	ldr	r2, [pc, #92]	; (8006bc0 <HAL_DMA_IRQHandler+0xca8>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d009      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a16      	ldr	r2, [pc, #88]	; (8006bc4 <HAL_DMA_IRQHandler+0xcac>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d004      	beq.n	8006b7a <HAL_DMA_IRQHandler+0xc62>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a14      	ldr	r2, [pc, #80]	; (8006bc8 <HAL_DMA_IRQHandler+0xcb0>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d128      	bne.n	8006bcc <HAL_DMA_IRQHandler+0xcb4>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f022 0214 	bic.w	r2, r2, #20
 8006b88:	601a      	str	r2, [r3, #0]
 8006b8a:	e027      	b.n	8006bdc <HAL_DMA_IRQHandler+0xcc4>
 8006b8c:	40020010 	.word	0x40020010
 8006b90:	40020028 	.word	0x40020028
 8006b94:	40020040 	.word	0x40020040
 8006b98:	40020058 	.word	0x40020058
 8006b9c:	40020070 	.word	0x40020070
 8006ba0:	40020088 	.word	0x40020088
 8006ba4:	400200a0 	.word	0x400200a0
 8006ba8:	400200b8 	.word	0x400200b8
 8006bac:	40020410 	.word	0x40020410
 8006bb0:	40020428 	.word	0x40020428
 8006bb4:	40020440 	.word	0x40020440
 8006bb8:	40020458 	.word	0x40020458
 8006bbc:	40020470 	.word	0x40020470
 8006bc0:	40020488 	.word	0x40020488
 8006bc4:	400204a0 	.word	0x400204a0
 8006bc8:	400204b8 	.word	0x400204b8
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f022 020a 	bic.w	r2, r2, #10
 8006bda:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2200      	movs	r2, #0
 8006be8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	f000 8097 	beq.w	8006d24 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006bfe:	e091      	b.n	8006d24 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c04:	f003 031f 	and.w	r3, r3, #31
 8006c08:	2208      	movs	r2, #8
 8006c0a:	409a      	lsls	r2, r3
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	4013      	ands	r3, r2
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	f000 8088 	beq.w	8006d26 <HAL_DMA_IRQHandler+0xe0e>
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	f003 0308 	and.w	r3, r3, #8
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	f000 8082 	beq.w	8006d26 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a41      	ldr	r2, [pc, #260]	; (8006d2c <HAL_DMA_IRQHandler+0xe14>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d04a      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a3f      	ldr	r2, [pc, #252]	; (8006d30 <HAL_DMA_IRQHandler+0xe18>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d045      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a3e      	ldr	r2, [pc, #248]	; (8006d34 <HAL_DMA_IRQHandler+0xe1c>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d040      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a3c      	ldr	r2, [pc, #240]	; (8006d38 <HAL_DMA_IRQHandler+0xe20>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d03b      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a3b      	ldr	r2, [pc, #236]	; (8006d3c <HAL_DMA_IRQHandler+0xe24>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d036      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a39      	ldr	r2, [pc, #228]	; (8006d40 <HAL_DMA_IRQHandler+0xe28>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d031      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a38      	ldr	r2, [pc, #224]	; (8006d44 <HAL_DMA_IRQHandler+0xe2c>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d02c      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a36      	ldr	r2, [pc, #216]	; (8006d48 <HAL_DMA_IRQHandler+0xe30>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d027      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a35      	ldr	r2, [pc, #212]	; (8006d4c <HAL_DMA_IRQHandler+0xe34>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d022      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a33      	ldr	r2, [pc, #204]	; (8006d50 <HAL_DMA_IRQHandler+0xe38>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d01d      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a32      	ldr	r2, [pc, #200]	; (8006d54 <HAL_DMA_IRQHandler+0xe3c>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d018      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a30      	ldr	r2, [pc, #192]	; (8006d58 <HAL_DMA_IRQHandler+0xe40>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d013      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a2f      	ldr	r2, [pc, #188]	; (8006d5c <HAL_DMA_IRQHandler+0xe44>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d00e      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a2d      	ldr	r2, [pc, #180]	; (8006d60 <HAL_DMA_IRQHandler+0xe48>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d009      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a2c      	ldr	r2, [pc, #176]	; (8006d64 <HAL_DMA_IRQHandler+0xe4c>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d004      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xdaa>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a2a      	ldr	r2, [pc, #168]	; (8006d68 <HAL_DMA_IRQHandler+0xe50>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d108      	bne.n	8006cd4 <HAL_DMA_IRQHandler+0xdbc>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f022 021c 	bic.w	r2, r2, #28
 8006cd0:	601a      	str	r2, [r3, #0]
 8006cd2:	e007      	b.n	8006ce4 <HAL_DMA_IRQHandler+0xdcc>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f022 020e 	bic.w	r2, r2, #14
 8006ce2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ce8:	f003 031f 	and.w	r3, r3, #31
 8006cec:	2201      	movs	r2, #1
 8006cee:	409a      	lsls	r2, r3
 8006cf0:	69fb      	ldr	r3, [r7, #28]
 8006cf2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d009      	beq.n	8006d26 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	4798      	blx	r3
 8006d1a:	e004      	b.n	8006d26 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006d1c:	bf00      	nop
 8006d1e:	e002      	b.n	8006d26 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006d20:	bf00      	nop
 8006d22:	e000      	b.n	8006d26 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006d24:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006d26:	3728      	adds	r7, #40	; 0x28
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	40020010 	.word	0x40020010
 8006d30:	40020028 	.word	0x40020028
 8006d34:	40020040 	.word	0x40020040
 8006d38:	40020058 	.word	0x40020058
 8006d3c:	40020070 	.word	0x40020070
 8006d40:	40020088 	.word	0x40020088
 8006d44:	400200a0 	.word	0x400200a0
 8006d48:	400200b8 	.word	0x400200b8
 8006d4c:	40020410 	.word	0x40020410
 8006d50:	40020428 	.word	0x40020428
 8006d54:	40020440 	.word	0x40020440
 8006d58:	40020458 	.word	0x40020458
 8006d5c:	40020470 	.word	0x40020470
 8006d60:	40020488 	.word	0x40020488
 8006d64:	400204a0 	.word	0x400204a0
 8006d68:	400204b8 	.word	0x400204b8

08006d6c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b087      	sub	sp, #28
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
 8006d78:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d7e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d84:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a7f      	ldr	r2, [pc, #508]	; (8006f88 <DMA_SetConfig+0x21c>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d072      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a7d      	ldr	r2, [pc, #500]	; (8006f8c <DMA_SetConfig+0x220>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d06d      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a7c      	ldr	r2, [pc, #496]	; (8006f90 <DMA_SetConfig+0x224>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d068      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a7a      	ldr	r2, [pc, #488]	; (8006f94 <DMA_SetConfig+0x228>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d063      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a79      	ldr	r2, [pc, #484]	; (8006f98 <DMA_SetConfig+0x22c>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d05e      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a77      	ldr	r2, [pc, #476]	; (8006f9c <DMA_SetConfig+0x230>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d059      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a76      	ldr	r2, [pc, #472]	; (8006fa0 <DMA_SetConfig+0x234>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d054      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a74      	ldr	r2, [pc, #464]	; (8006fa4 <DMA_SetConfig+0x238>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d04f      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a73      	ldr	r2, [pc, #460]	; (8006fa8 <DMA_SetConfig+0x23c>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d04a      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a71      	ldr	r2, [pc, #452]	; (8006fac <DMA_SetConfig+0x240>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d045      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a70      	ldr	r2, [pc, #448]	; (8006fb0 <DMA_SetConfig+0x244>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d040      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a6e      	ldr	r2, [pc, #440]	; (8006fb4 <DMA_SetConfig+0x248>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d03b      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a6d      	ldr	r2, [pc, #436]	; (8006fb8 <DMA_SetConfig+0x24c>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d036      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a6b      	ldr	r2, [pc, #428]	; (8006fbc <DMA_SetConfig+0x250>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d031      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a6a      	ldr	r2, [pc, #424]	; (8006fc0 <DMA_SetConfig+0x254>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d02c      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a68      	ldr	r2, [pc, #416]	; (8006fc4 <DMA_SetConfig+0x258>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d027      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a67      	ldr	r2, [pc, #412]	; (8006fc8 <DMA_SetConfig+0x25c>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d022      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a65      	ldr	r2, [pc, #404]	; (8006fcc <DMA_SetConfig+0x260>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d01d      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a64      	ldr	r2, [pc, #400]	; (8006fd0 <DMA_SetConfig+0x264>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d018      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a62      	ldr	r2, [pc, #392]	; (8006fd4 <DMA_SetConfig+0x268>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d013      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a61      	ldr	r2, [pc, #388]	; (8006fd8 <DMA_SetConfig+0x26c>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d00e      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a5f      	ldr	r2, [pc, #380]	; (8006fdc <DMA_SetConfig+0x270>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d009      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a5e      	ldr	r2, [pc, #376]	; (8006fe0 <DMA_SetConfig+0x274>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d004      	beq.n	8006e76 <DMA_SetConfig+0x10a>
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a5c      	ldr	r2, [pc, #368]	; (8006fe4 <DMA_SetConfig+0x278>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d101      	bne.n	8006e7a <DMA_SetConfig+0x10e>
 8006e76:	2301      	movs	r3, #1
 8006e78:	e000      	b.n	8006e7c <DMA_SetConfig+0x110>
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d00d      	beq.n	8006e9c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006e88:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d004      	beq.n	8006e9c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e96:	68fa      	ldr	r2, [r7, #12]
 8006e98:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006e9a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a39      	ldr	r2, [pc, #228]	; (8006f88 <DMA_SetConfig+0x21c>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d04a      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a38      	ldr	r2, [pc, #224]	; (8006f8c <DMA_SetConfig+0x220>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d045      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a36      	ldr	r2, [pc, #216]	; (8006f90 <DMA_SetConfig+0x224>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d040      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a35      	ldr	r2, [pc, #212]	; (8006f94 <DMA_SetConfig+0x228>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d03b      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a33      	ldr	r2, [pc, #204]	; (8006f98 <DMA_SetConfig+0x22c>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d036      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a32      	ldr	r2, [pc, #200]	; (8006f9c <DMA_SetConfig+0x230>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d031      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a30      	ldr	r2, [pc, #192]	; (8006fa0 <DMA_SetConfig+0x234>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d02c      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a2f      	ldr	r2, [pc, #188]	; (8006fa4 <DMA_SetConfig+0x238>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d027      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a2d      	ldr	r2, [pc, #180]	; (8006fa8 <DMA_SetConfig+0x23c>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d022      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a2c      	ldr	r2, [pc, #176]	; (8006fac <DMA_SetConfig+0x240>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d01d      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a2a      	ldr	r2, [pc, #168]	; (8006fb0 <DMA_SetConfig+0x244>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d018      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a29      	ldr	r2, [pc, #164]	; (8006fb4 <DMA_SetConfig+0x248>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d013      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a27      	ldr	r2, [pc, #156]	; (8006fb8 <DMA_SetConfig+0x24c>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d00e      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a26      	ldr	r2, [pc, #152]	; (8006fbc <DMA_SetConfig+0x250>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d009      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a24      	ldr	r2, [pc, #144]	; (8006fc0 <DMA_SetConfig+0x254>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d004      	beq.n	8006f3c <DMA_SetConfig+0x1d0>
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a23      	ldr	r2, [pc, #140]	; (8006fc4 <DMA_SetConfig+0x258>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d101      	bne.n	8006f40 <DMA_SetConfig+0x1d4>
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e000      	b.n	8006f42 <DMA_SetConfig+0x1d6>
 8006f40:	2300      	movs	r3, #0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d059      	beq.n	8006ffa <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f4a:	f003 031f 	and.w	r3, r3, #31
 8006f4e:	223f      	movs	r2, #63	; 0x3f
 8006f50:	409a      	lsls	r2, r3
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006f64:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	683a      	ldr	r2, [r7, #0]
 8006f6c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	2b40      	cmp	r3, #64	; 0x40
 8006f74:	d138      	bne.n	8006fe8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	687a      	ldr	r2, [r7, #4]
 8006f7c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68ba      	ldr	r2, [r7, #8]
 8006f84:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006f86:	e086      	b.n	8007096 <DMA_SetConfig+0x32a>
 8006f88:	40020010 	.word	0x40020010
 8006f8c:	40020028 	.word	0x40020028
 8006f90:	40020040 	.word	0x40020040
 8006f94:	40020058 	.word	0x40020058
 8006f98:	40020070 	.word	0x40020070
 8006f9c:	40020088 	.word	0x40020088
 8006fa0:	400200a0 	.word	0x400200a0
 8006fa4:	400200b8 	.word	0x400200b8
 8006fa8:	40020410 	.word	0x40020410
 8006fac:	40020428 	.word	0x40020428
 8006fb0:	40020440 	.word	0x40020440
 8006fb4:	40020458 	.word	0x40020458
 8006fb8:	40020470 	.word	0x40020470
 8006fbc:	40020488 	.word	0x40020488
 8006fc0:	400204a0 	.word	0x400204a0
 8006fc4:	400204b8 	.word	0x400204b8
 8006fc8:	58025408 	.word	0x58025408
 8006fcc:	5802541c 	.word	0x5802541c
 8006fd0:	58025430 	.word	0x58025430
 8006fd4:	58025444 	.word	0x58025444
 8006fd8:	58025458 	.word	0x58025458
 8006fdc:	5802546c 	.word	0x5802546c
 8006fe0:	58025480 	.word	0x58025480
 8006fe4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	68ba      	ldr	r2, [r7, #8]
 8006fee:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	60da      	str	r2, [r3, #12]
}
 8006ff8:	e04d      	b.n	8007096 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a29      	ldr	r2, [pc, #164]	; (80070a4 <DMA_SetConfig+0x338>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d022      	beq.n	800704a <DMA_SetConfig+0x2de>
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a27      	ldr	r2, [pc, #156]	; (80070a8 <DMA_SetConfig+0x33c>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d01d      	beq.n	800704a <DMA_SetConfig+0x2de>
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a26      	ldr	r2, [pc, #152]	; (80070ac <DMA_SetConfig+0x340>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d018      	beq.n	800704a <DMA_SetConfig+0x2de>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a24      	ldr	r2, [pc, #144]	; (80070b0 <DMA_SetConfig+0x344>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d013      	beq.n	800704a <DMA_SetConfig+0x2de>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a23      	ldr	r2, [pc, #140]	; (80070b4 <DMA_SetConfig+0x348>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d00e      	beq.n	800704a <DMA_SetConfig+0x2de>
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a21      	ldr	r2, [pc, #132]	; (80070b8 <DMA_SetConfig+0x34c>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d009      	beq.n	800704a <DMA_SetConfig+0x2de>
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a20      	ldr	r2, [pc, #128]	; (80070bc <DMA_SetConfig+0x350>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d004      	beq.n	800704a <DMA_SetConfig+0x2de>
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a1e      	ldr	r2, [pc, #120]	; (80070c0 <DMA_SetConfig+0x354>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d101      	bne.n	800704e <DMA_SetConfig+0x2e2>
 800704a:	2301      	movs	r3, #1
 800704c:	e000      	b.n	8007050 <DMA_SetConfig+0x2e4>
 800704e:	2300      	movs	r3, #0
 8007050:	2b00      	cmp	r3, #0
 8007052:	d020      	beq.n	8007096 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007058:	f003 031f 	and.w	r3, r3, #31
 800705c:	2201      	movs	r2, #1
 800705e:	409a      	lsls	r2, r3
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	683a      	ldr	r2, [r7, #0]
 800706a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	2b40      	cmp	r3, #64	; 0x40
 8007072:	d108      	bne.n	8007086 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	60da      	str	r2, [r3, #12]
}
 8007084:	e007      	b.n	8007096 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68ba      	ldr	r2, [r7, #8]
 800708c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	60da      	str	r2, [r3, #12]
}
 8007096:	bf00      	nop
 8007098:	371c      	adds	r7, #28
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr
 80070a2:	bf00      	nop
 80070a4:	58025408 	.word	0x58025408
 80070a8:	5802541c 	.word	0x5802541c
 80070ac:	58025430 	.word	0x58025430
 80070b0:	58025444 	.word	0x58025444
 80070b4:	58025458 	.word	0x58025458
 80070b8:	5802546c 	.word	0x5802546c
 80070bc:	58025480 	.word	0x58025480
 80070c0:	58025494 	.word	0x58025494

080070c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b085      	sub	sp, #20
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a42      	ldr	r2, [pc, #264]	; (80071dc <DMA_CalcBaseAndBitshift+0x118>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d04a      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a41      	ldr	r2, [pc, #260]	; (80071e0 <DMA_CalcBaseAndBitshift+0x11c>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d045      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a3f      	ldr	r2, [pc, #252]	; (80071e4 <DMA_CalcBaseAndBitshift+0x120>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d040      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a3e      	ldr	r2, [pc, #248]	; (80071e8 <DMA_CalcBaseAndBitshift+0x124>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d03b      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a3c      	ldr	r2, [pc, #240]	; (80071ec <DMA_CalcBaseAndBitshift+0x128>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d036      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a3b      	ldr	r2, [pc, #236]	; (80071f0 <DMA_CalcBaseAndBitshift+0x12c>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d031      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a39      	ldr	r2, [pc, #228]	; (80071f4 <DMA_CalcBaseAndBitshift+0x130>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d02c      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a38      	ldr	r2, [pc, #224]	; (80071f8 <DMA_CalcBaseAndBitshift+0x134>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d027      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a36      	ldr	r2, [pc, #216]	; (80071fc <DMA_CalcBaseAndBitshift+0x138>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d022      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a35      	ldr	r2, [pc, #212]	; (8007200 <DMA_CalcBaseAndBitshift+0x13c>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d01d      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a33      	ldr	r2, [pc, #204]	; (8007204 <DMA_CalcBaseAndBitshift+0x140>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d018      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a32      	ldr	r2, [pc, #200]	; (8007208 <DMA_CalcBaseAndBitshift+0x144>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d013      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a30      	ldr	r2, [pc, #192]	; (800720c <DMA_CalcBaseAndBitshift+0x148>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d00e      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a2f      	ldr	r2, [pc, #188]	; (8007210 <DMA_CalcBaseAndBitshift+0x14c>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d009      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a2d      	ldr	r2, [pc, #180]	; (8007214 <DMA_CalcBaseAndBitshift+0x150>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d004      	beq.n	800716c <DMA_CalcBaseAndBitshift+0xa8>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a2c      	ldr	r2, [pc, #176]	; (8007218 <DMA_CalcBaseAndBitshift+0x154>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d101      	bne.n	8007170 <DMA_CalcBaseAndBitshift+0xac>
 800716c:	2301      	movs	r3, #1
 800716e:	e000      	b.n	8007172 <DMA_CalcBaseAndBitshift+0xae>
 8007170:	2300      	movs	r3, #0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d024      	beq.n	80071c0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	b2db      	uxtb	r3, r3
 800717c:	3b10      	subs	r3, #16
 800717e:	4a27      	ldr	r2, [pc, #156]	; (800721c <DMA_CalcBaseAndBitshift+0x158>)
 8007180:	fba2 2303 	umull	r2, r3, r2, r3
 8007184:	091b      	lsrs	r3, r3, #4
 8007186:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f003 0307 	and.w	r3, r3, #7
 800718e:	4a24      	ldr	r2, [pc, #144]	; (8007220 <DMA_CalcBaseAndBitshift+0x15c>)
 8007190:	5cd3      	ldrb	r3, [r2, r3]
 8007192:	461a      	mov	r2, r3
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2b03      	cmp	r3, #3
 800719c:	d908      	bls.n	80071b0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	461a      	mov	r2, r3
 80071a4:	4b1f      	ldr	r3, [pc, #124]	; (8007224 <DMA_CalcBaseAndBitshift+0x160>)
 80071a6:	4013      	ands	r3, r2
 80071a8:	1d1a      	adds	r2, r3, #4
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	659a      	str	r2, [r3, #88]	; 0x58
 80071ae:	e00d      	b.n	80071cc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	461a      	mov	r2, r3
 80071b6:	4b1b      	ldr	r3, [pc, #108]	; (8007224 <DMA_CalcBaseAndBitshift+0x160>)
 80071b8:	4013      	ands	r3, r2
 80071ba:	687a      	ldr	r2, [r7, #4]
 80071bc:	6593      	str	r3, [r2, #88]	; 0x58
 80071be:	e005      	b.n	80071cc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3714      	adds	r7, #20
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr
 80071dc:	40020010 	.word	0x40020010
 80071e0:	40020028 	.word	0x40020028
 80071e4:	40020040 	.word	0x40020040
 80071e8:	40020058 	.word	0x40020058
 80071ec:	40020070 	.word	0x40020070
 80071f0:	40020088 	.word	0x40020088
 80071f4:	400200a0 	.word	0x400200a0
 80071f8:	400200b8 	.word	0x400200b8
 80071fc:	40020410 	.word	0x40020410
 8007200:	40020428 	.word	0x40020428
 8007204:	40020440 	.word	0x40020440
 8007208:	40020458 	.word	0x40020458
 800720c:	40020470 	.word	0x40020470
 8007210:	40020488 	.word	0x40020488
 8007214:	400204a0 	.word	0x400204a0
 8007218:	400204b8 	.word	0x400204b8
 800721c:	aaaaaaab 	.word	0xaaaaaaab
 8007220:	08018510 	.word	0x08018510
 8007224:	fffffc00 	.word	0xfffffc00

08007228 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007230:	2300      	movs	r3, #0
 8007232:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	699b      	ldr	r3, [r3, #24]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d120      	bne.n	800727e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007240:	2b03      	cmp	r3, #3
 8007242:	d858      	bhi.n	80072f6 <DMA_CheckFifoParam+0xce>
 8007244:	a201      	add	r2, pc, #4	; (adr r2, 800724c <DMA_CheckFifoParam+0x24>)
 8007246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800724a:	bf00      	nop
 800724c:	0800725d 	.word	0x0800725d
 8007250:	0800726f 	.word	0x0800726f
 8007254:	0800725d 	.word	0x0800725d
 8007258:	080072f7 	.word	0x080072f7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007260:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007264:	2b00      	cmp	r3, #0
 8007266:	d048      	beq.n	80072fa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800726c:	e045      	b.n	80072fa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007272:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007276:	d142      	bne.n	80072fe <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007278:	2301      	movs	r3, #1
 800727a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800727c:	e03f      	b.n	80072fe <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	699b      	ldr	r3, [r3, #24]
 8007282:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007286:	d123      	bne.n	80072d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800728c:	2b03      	cmp	r3, #3
 800728e:	d838      	bhi.n	8007302 <DMA_CheckFifoParam+0xda>
 8007290:	a201      	add	r2, pc, #4	; (adr r2, 8007298 <DMA_CheckFifoParam+0x70>)
 8007292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007296:	bf00      	nop
 8007298:	080072a9 	.word	0x080072a9
 800729c:	080072af 	.word	0x080072af
 80072a0:	080072a9 	.word	0x080072a9
 80072a4:	080072c1 	.word	0x080072c1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	73fb      	strb	r3, [r7, #15]
        break;
 80072ac:	e030      	b.n	8007310 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d025      	beq.n	8007306 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80072be:	e022      	b.n	8007306 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80072c8:	d11f      	bne.n	800730a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80072ce:	e01c      	b.n	800730a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072d4:	2b02      	cmp	r3, #2
 80072d6:	d902      	bls.n	80072de <DMA_CheckFifoParam+0xb6>
 80072d8:	2b03      	cmp	r3, #3
 80072da:	d003      	beq.n	80072e4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80072dc:	e018      	b.n	8007310 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80072de:	2301      	movs	r3, #1
 80072e0:	73fb      	strb	r3, [r7, #15]
        break;
 80072e2:	e015      	b.n	8007310 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00e      	beq.n	800730e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	73fb      	strb	r3, [r7, #15]
    break;
 80072f4:	e00b      	b.n	800730e <DMA_CheckFifoParam+0xe6>
        break;
 80072f6:	bf00      	nop
 80072f8:	e00a      	b.n	8007310 <DMA_CheckFifoParam+0xe8>
        break;
 80072fa:	bf00      	nop
 80072fc:	e008      	b.n	8007310 <DMA_CheckFifoParam+0xe8>
        break;
 80072fe:	bf00      	nop
 8007300:	e006      	b.n	8007310 <DMA_CheckFifoParam+0xe8>
        break;
 8007302:	bf00      	nop
 8007304:	e004      	b.n	8007310 <DMA_CheckFifoParam+0xe8>
        break;
 8007306:	bf00      	nop
 8007308:	e002      	b.n	8007310 <DMA_CheckFifoParam+0xe8>
        break;
 800730a:	bf00      	nop
 800730c:	e000      	b.n	8007310 <DMA_CheckFifoParam+0xe8>
    break;
 800730e:	bf00      	nop
    }
  }

  return status;
 8007310:	7bfb      	ldrb	r3, [r7, #15]
}
 8007312:	4618      	mov	r0, r3
 8007314:	3714      	adds	r7, #20
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr
 800731e:	bf00      	nop

08007320 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007320:	b480      	push	{r7}
 8007322:	b085      	sub	sp, #20
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a38      	ldr	r2, [pc, #224]	; (8007414 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d022      	beq.n	800737e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a36      	ldr	r2, [pc, #216]	; (8007418 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d01d      	beq.n	800737e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a35      	ldr	r2, [pc, #212]	; (800741c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d018      	beq.n	800737e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a33      	ldr	r2, [pc, #204]	; (8007420 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d013      	beq.n	800737e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a32      	ldr	r2, [pc, #200]	; (8007424 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d00e      	beq.n	800737e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a30      	ldr	r2, [pc, #192]	; (8007428 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d009      	beq.n	800737e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a2f      	ldr	r2, [pc, #188]	; (800742c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d004      	beq.n	800737e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a2d      	ldr	r2, [pc, #180]	; (8007430 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d101      	bne.n	8007382 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800737e:	2301      	movs	r3, #1
 8007380:	e000      	b.n	8007384 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007382:	2300      	movs	r3, #0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d01a      	beq.n	80073be <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	b2db      	uxtb	r3, r3
 800738e:	3b08      	subs	r3, #8
 8007390:	4a28      	ldr	r2, [pc, #160]	; (8007434 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007392:	fba2 2303 	umull	r2, r3, r2, r3
 8007396:	091b      	lsrs	r3, r3, #4
 8007398:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800739a:	68fa      	ldr	r2, [r7, #12]
 800739c:	4b26      	ldr	r3, [pc, #152]	; (8007438 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800739e:	4413      	add	r3, r2
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	461a      	mov	r2, r3
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	4a24      	ldr	r2, [pc, #144]	; (800743c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80073ac:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f003 031f 	and.w	r3, r3, #31
 80073b4:	2201      	movs	r2, #1
 80073b6:	409a      	lsls	r2, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80073bc:	e024      	b.n	8007408 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	b2db      	uxtb	r3, r3
 80073c4:	3b10      	subs	r3, #16
 80073c6:	4a1e      	ldr	r2, [pc, #120]	; (8007440 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80073c8:	fba2 2303 	umull	r2, r3, r2, r3
 80073cc:	091b      	lsrs	r3, r3, #4
 80073ce:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	4a1c      	ldr	r2, [pc, #112]	; (8007444 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d806      	bhi.n	80073e6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	4a1b      	ldr	r2, [pc, #108]	; (8007448 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d902      	bls.n	80073e6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	3308      	adds	r3, #8
 80073e4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	4b18      	ldr	r3, [pc, #96]	; (800744c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80073ea:	4413      	add	r3, r2
 80073ec:	009b      	lsls	r3, r3, #2
 80073ee:	461a      	mov	r2, r3
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a16      	ldr	r2, [pc, #88]	; (8007450 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80073f8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f003 031f 	and.w	r3, r3, #31
 8007400:	2201      	movs	r2, #1
 8007402:	409a      	lsls	r2, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007408:	bf00      	nop
 800740a:	3714      	adds	r7, #20
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr
 8007414:	58025408 	.word	0x58025408
 8007418:	5802541c 	.word	0x5802541c
 800741c:	58025430 	.word	0x58025430
 8007420:	58025444 	.word	0x58025444
 8007424:	58025458 	.word	0x58025458
 8007428:	5802546c 	.word	0x5802546c
 800742c:	58025480 	.word	0x58025480
 8007430:	58025494 	.word	0x58025494
 8007434:	cccccccd 	.word	0xcccccccd
 8007438:	16009600 	.word	0x16009600
 800743c:	58025880 	.word	0x58025880
 8007440:	aaaaaaab 	.word	0xaaaaaaab
 8007444:	400204b8 	.word	0x400204b8
 8007448:	4002040f 	.word	0x4002040f
 800744c:	10008200 	.word	0x10008200
 8007450:	40020880 	.word	0x40020880

08007454 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007454:	b480      	push	{r7}
 8007456:	b085      	sub	sp, #20
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	b2db      	uxtb	r3, r3
 8007462:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d04a      	beq.n	8007500 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2b08      	cmp	r3, #8
 800746e:	d847      	bhi.n	8007500 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a25      	ldr	r2, [pc, #148]	; (800750c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d022      	beq.n	80074c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a24      	ldr	r2, [pc, #144]	; (8007510 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d01d      	beq.n	80074c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a22      	ldr	r2, [pc, #136]	; (8007514 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d018      	beq.n	80074c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a21      	ldr	r2, [pc, #132]	; (8007518 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d013      	beq.n	80074c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a1f      	ldr	r2, [pc, #124]	; (800751c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d00e      	beq.n	80074c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a1e      	ldr	r2, [pc, #120]	; (8007520 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d009      	beq.n	80074c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a1c      	ldr	r2, [pc, #112]	; (8007524 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d004      	beq.n	80074c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a1b      	ldr	r2, [pc, #108]	; (8007528 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d101      	bne.n	80074c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80074c0:	2301      	movs	r3, #1
 80074c2:	e000      	b.n	80074c6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80074c4:	2300      	movs	r3, #0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d00a      	beq.n	80074e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80074ca:	68fa      	ldr	r2, [r7, #12]
 80074cc:	4b17      	ldr	r3, [pc, #92]	; (800752c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80074ce:	4413      	add	r3, r2
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	461a      	mov	r2, r3
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	4a15      	ldr	r2, [pc, #84]	; (8007530 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80074dc:	671a      	str	r2, [r3, #112]	; 0x70
 80074de:	e009      	b.n	80074f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80074e0:	68fa      	ldr	r2, [r7, #12]
 80074e2:	4b14      	ldr	r3, [pc, #80]	; (8007534 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80074e4:	4413      	add	r3, r2
 80074e6:	009b      	lsls	r3, r3, #2
 80074e8:	461a      	mov	r2, r3
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a11      	ldr	r2, [pc, #68]	; (8007538 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80074f2:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	3b01      	subs	r3, #1
 80074f8:	2201      	movs	r2, #1
 80074fa:	409a      	lsls	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8007500:	bf00      	nop
 8007502:	3714      	adds	r7, #20
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr
 800750c:	58025408 	.word	0x58025408
 8007510:	5802541c 	.word	0x5802541c
 8007514:	58025430 	.word	0x58025430
 8007518:	58025444 	.word	0x58025444
 800751c:	58025458 	.word	0x58025458
 8007520:	5802546c 	.word	0x5802546c
 8007524:	58025480 	.word	0x58025480
 8007528:	58025494 	.word	0x58025494
 800752c:	1600963f 	.word	0x1600963f
 8007530:	58025940 	.word	0x58025940
 8007534:	1000823f 	.word	0x1000823f
 8007538:	40020940 	.word	0x40020940

0800753c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b098      	sub	sp, #96	; 0x60
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8007544:	4a84      	ldr	r2, [pc, #528]	; (8007758 <HAL_FDCAN_Init+0x21c>)
 8007546:	f107 030c 	add.w	r3, r7, #12
 800754a:	4611      	mov	r1, r2
 800754c:	224c      	movs	r2, #76	; 0x4c
 800754e:	4618      	mov	r0, r3
 8007550:	f00f fdea 	bl	8017128 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d101      	bne.n	800755e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	e1c6      	b.n	80078ec <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a7e      	ldr	r2, [pc, #504]	; (800775c <HAL_FDCAN_Init+0x220>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d106      	bne.n	8007576 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007570:	461a      	mov	r2, r3
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800757c:	b2db      	uxtb	r3, r3
 800757e:	2b00      	cmp	r3, #0
 8007580:	d106      	bne.n	8007590 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f7fb faa4 	bl	8002ad8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	699a      	ldr	r2, [r3, #24]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f022 0210 	bic.w	r2, r2, #16
 800759e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80075a0:	f7fc fa32 	bl	8003a08 <HAL_GetTick>
 80075a4:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80075a6:	e014      	b.n	80075d2 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80075a8:	f7fc fa2e 	bl	8003a08 <HAL_GetTick>
 80075ac:	4602      	mov	r2, r0
 80075ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80075b0:	1ad3      	subs	r3, r2, r3
 80075b2:	2b0a      	cmp	r3, #10
 80075b4:	d90d      	bls.n	80075d2 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80075bc:	f043 0201 	orr.w	r2, r3, #1
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2203      	movs	r2, #3
 80075ca:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80075ce:	2301      	movs	r3, #1
 80075d0:	e18c      	b.n	80078ec <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	699b      	ldr	r3, [r3, #24]
 80075d8:	f003 0308 	and.w	r3, r3, #8
 80075dc:	2b08      	cmp	r3, #8
 80075de:	d0e3      	beq.n	80075a8 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	699a      	ldr	r2, [r3, #24]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f042 0201 	orr.w	r2, r2, #1
 80075ee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80075f0:	f7fc fa0a 	bl	8003a08 <HAL_GetTick>
 80075f4:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80075f6:	e014      	b.n	8007622 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80075f8:	f7fc fa06 	bl	8003a08 <HAL_GetTick>
 80075fc:	4602      	mov	r2, r0
 80075fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007600:	1ad3      	subs	r3, r2, r3
 8007602:	2b0a      	cmp	r3, #10
 8007604:	d90d      	bls.n	8007622 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800760c:	f043 0201 	orr.w	r2, r3, #1
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2203      	movs	r2, #3
 800761a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e164      	b.n	80078ec <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	699b      	ldr	r3, [r3, #24]
 8007628:	f003 0301 	and.w	r3, r3, #1
 800762c:	2b00      	cmp	r3, #0
 800762e:	d0e3      	beq.n	80075f8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	699a      	ldr	r2, [r3, #24]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f042 0202 	orr.w	r2, r2, #2
 800763e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	7c1b      	ldrb	r3, [r3, #16]
 8007644:	2b01      	cmp	r3, #1
 8007646:	d108      	bne.n	800765a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	699a      	ldr	r2, [r3, #24]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007656:	619a      	str	r2, [r3, #24]
 8007658:	e007      	b.n	800766a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	699a      	ldr	r2, [r3, #24]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007668:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	7c5b      	ldrb	r3, [r3, #17]
 800766e:	2b01      	cmp	r3, #1
 8007670:	d108      	bne.n	8007684 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	699a      	ldr	r2, [r3, #24]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007680:	619a      	str	r2, [r3, #24]
 8007682:	e007      	b.n	8007694 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	699a      	ldr	r2, [r3, #24]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007692:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	7c9b      	ldrb	r3, [r3, #18]
 8007698:	2b01      	cmp	r3, #1
 800769a:	d108      	bne.n	80076ae <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	699a      	ldr	r2, [r3, #24]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80076aa:	619a      	str	r2, [r3, #24]
 80076ac:	e007      	b.n	80076be <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	699a      	ldr	r2, [r3, #24]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80076bc:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	699b      	ldr	r3, [r3, #24]
 80076c4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	689a      	ldr	r2, [r3, #8]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	430a      	orrs	r2, r1
 80076d2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	699a      	ldr	r2, [r3, #24]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80076e2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	691a      	ldr	r2, [r3, #16]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f022 0210 	bic.w	r2, r2, #16
 80076f2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d108      	bne.n	800770e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	699a      	ldr	r2, [r3, #24]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f042 0204 	orr.w	r2, r2, #4
 800770a:	619a      	str	r2, [r3, #24]
 800770c:	e030      	b.n	8007770 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d02c      	beq.n	8007770 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	2b02      	cmp	r3, #2
 800771c:	d020      	beq.n	8007760 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	699a      	ldr	r2, [r3, #24]
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800772c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	691a      	ldr	r2, [r3, #16]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f042 0210 	orr.w	r2, r2, #16
 800773c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	68db      	ldr	r3, [r3, #12]
 8007742:	2b03      	cmp	r3, #3
 8007744:	d114      	bne.n	8007770 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	699a      	ldr	r2, [r3, #24]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f042 0220 	orr.w	r2, r2, #32
 8007754:	619a      	str	r2, [r3, #24]
 8007756:	e00b      	b.n	8007770 <HAL_FDCAN_Init+0x234>
 8007758:	080183fc 	.word	0x080183fc
 800775c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	699a      	ldr	r2, [r3, #24]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f042 0220 	orr.w	r2, r2, #32
 800776e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	699b      	ldr	r3, [r3, #24]
 8007774:	3b01      	subs	r3, #1
 8007776:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	69db      	ldr	r3, [r3, #28]
 800777c:	3b01      	subs	r3, #1
 800777e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007780:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a1b      	ldr	r3, [r3, #32]
 8007786:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007788:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	695b      	ldr	r3, [r3, #20]
 8007790:	3b01      	subs	r3, #1
 8007792:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007798:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800779a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077a4:	d115      	bne.n	80077d2 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077aa:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077b0:	3b01      	subs	r3, #1
 80077b2:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80077b4:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ba:	3b01      	subs	r3, #1
 80077bc:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80077be:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077c6:	3b01      	subs	r3, #1
 80077c8:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80077ce:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80077d0:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00a      	beq.n	80077f0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	430a      	orrs	r2, r1
 80077ec:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077f8:	4413      	add	r3, r2
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d011      	beq.n	8007822 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8007806:	f023 0107 	bic.w	r1, r3, #7
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800780e:	009b      	lsls	r3, r3, #2
 8007810:	3360      	adds	r3, #96	; 0x60
 8007812:	443b      	add	r3, r7
 8007814:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	430a      	orrs	r2, r1
 800781e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007826:	2b00      	cmp	r3, #0
 8007828:	d011      	beq.n	800784e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8007832:	f023 0107 	bic.w	r1, r3, #7
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800783a:	009b      	lsls	r3, r3, #2
 800783c:	3360      	adds	r3, #96	; 0x60
 800783e:	443b      	add	r3, r7
 8007840:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	430a      	orrs	r2, r1
 800784a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007852:	2b00      	cmp	r3, #0
 8007854:	d012      	beq.n	800787c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800785e:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007866:	009b      	lsls	r3, r3, #2
 8007868:	3360      	adds	r3, #96	; 0x60
 800786a:	443b      	add	r3, r7
 800786c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007870:	011a      	lsls	r2, r3, #4
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	430a      	orrs	r2, r1
 8007878:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007880:	2b00      	cmp	r3, #0
 8007882:	d012      	beq.n	80078aa <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800788c:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	3360      	adds	r3, #96	; 0x60
 8007898:	443b      	add	r3, r7
 800789a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800789e:	021a      	lsls	r2, r3, #8
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	430a      	orrs	r2, r1
 80078a6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a11      	ldr	r2, [pc, #68]	; (80078f4 <HAL_FDCAN_Init+0x3b8>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d107      	bne.n	80078c4 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	689a      	ldr	r2, [r3, #8]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	f022 0203 	bic.w	r2, r2, #3
 80078c2:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2200      	movs	r2, #0
 80078d0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2201      	movs	r2, #1
 80078d8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f000 f80b 	bl	80078f8 <FDCAN_CalcultateRamBlockAddresses>
 80078e2:	4603      	mov	r3, r0
 80078e4:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 80078e8:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3760      	adds	r7, #96	; 0x60
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}
 80078f4:	4000a000 	.word	0x4000a000

080078f8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b085      	sub	sp, #20
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007904:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800790e:	4ba7      	ldr	r3, [pc, #668]	; (8007bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007910:	4013      	ands	r3, r2
 8007912:	68ba      	ldr	r2, [r7, #8]
 8007914:	0091      	lsls	r1, r2, #2
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	6812      	ldr	r2, [r2, #0]
 800791a:	430b      	orrs	r3, r1
 800791c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007928:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007930:	041a      	lsls	r2, r3, #16
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	430a      	orrs	r2, r1
 8007938:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007940:	68ba      	ldr	r2, [r7, #8]
 8007942:	4413      	add	r3, r2
 8007944:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800794e:	4b97      	ldr	r3, [pc, #604]	; (8007bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007950:	4013      	ands	r3, r2
 8007952:	68ba      	ldr	r2, [r7, #8]
 8007954:	0091      	lsls	r1, r2, #2
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	6812      	ldr	r2, [r2, #0]
 800795a:	430b      	orrs	r3, r1
 800795c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007968:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007970:	041a      	lsls	r2, r3, #16
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	430a      	orrs	r2, r1
 8007978:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007980:	005b      	lsls	r3, r3, #1
 8007982:	68ba      	ldr	r2, [r7, #8]
 8007984:	4413      	add	r3, r2
 8007986:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8007990:	4b86      	ldr	r3, [pc, #536]	; (8007bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007992:	4013      	ands	r3, r2
 8007994:	68ba      	ldr	r2, [r7, #8]
 8007996:	0091      	lsls	r1, r2, #2
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	6812      	ldr	r2, [r2, #0]
 800799c:	430b      	orrs	r3, r1
 800799e:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80079aa:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079b2:	041a      	lsls	r2, r3, #16
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	430a      	orrs	r2, r1
 80079ba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80079c6:	fb02 f303 	mul.w	r3, r2, r3
 80079ca:	68ba      	ldr	r2, [r7, #8]
 80079cc:	4413      	add	r3, r2
 80079ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80079d8:	4b74      	ldr	r3, [pc, #464]	; (8007bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80079da:	4013      	ands	r3, r2
 80079dc:	68ba      	ldr	r2, [r7, #8]
 80079de:	0091      	lsls	r1, r2, #2
 80079e0:	687a      	ldr	r2, [r7, #4]
 80079e2:	6812      	ldr	r2, [r2, #0]
 80079e4:	430b      	orrs	r3, r1
 80079e6:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80079f2:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079fa:	041a      	lsls	r2, r3, #16
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	430a      	orrs	r2, r1
 8007a02:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8007a0e:	fb02 f303 	mul.w	r3, r2, r3
 8007a12:	68ba      	ldr	r2, [r7, #8]
 8007a14:	4413      	add	r3, r2
 8007a16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8007a20:	4b62      	ldr	r3, [pc, #392]	; (8007bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007a22:	4013      	ands	r3, r2
 8007a24:	68ba      	ldr	r2, [r7, #8]
 8007a26:	0091      	lsls	r1, r2, #2
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	6812      	ldr	r2, [r2, #0]
 8007a2c:	430b      	orrs	r3, r1
 8007a2e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007a3a:	fb02 f303 	mul.w	r3, r2, r3
 8007a3e:	68ba      	ldr	r2, [r7, #8]
 8007a40:	4413      	add	r3, r2
 8007a42:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007a4c:	4b57      	ldr	r3, [pc, #348]	; (8007bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007a4e:	4013      	ands	r3, r2
 8007a50:	68ba      	ldr	r2, [r7, #8]
 8007a52:	0091      	lsls	r1, r2, #2
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	6812      	ldr	r2, [r2, #0]
 8007a58:	430b      	orrs	r3, r1
 8007a5a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007a66:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a6e:	041a      	lsls	r2, r3, #16
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	430a      	orrs	r2, r1
 8007a76:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a7e:	005b      	lsls	r3, r3, #1
 8007a80:	68ba      	ldr	r2, [r7, #8]
 8007a82:	4413      	add	r3, r2
 8007a84:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8007a8e:	4b47      	ldr	r3, [pc, #284]	; (8007bac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007a90:	4013      	ands	r3, r2
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	0091      	lsls	r1, r2, #2
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	6812      	ldr	r2, [r2, #0]
 8007a9a:	430b      	orrs	r3, r1
 8007a9c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007aa8:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ab0:	041a      	lsls	r2, r3, #16
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	430a      	orrs	r2, r1
 8007ab8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007ac4:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007acc:	061a      	lsls	r2, r3, #24
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	430a      	orrs	r2, r1
 8007ad4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007adc:	4b34      	ldr	r3, [pc, #208]	; (8007bb0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8007ade:	4413      	add	r3, r2
 8007ae0:	009a      	lsls	r2, r3, #2
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	441a      	add	r2, r3
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007afe:	00db      	lsls	r3, r3, #3
 8007b00:	441a      	add	r2, r3
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b0e:	6879      	ldr	r1, [r7, #4]
 8007b10:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8007b12:	fb01 f303 	mul.w	r3, r1, r3
 8007b16:	009b      	lsls	r3, r3, #2
 8007b18:	441a      	add	r2, r3
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b26:	6879      	ldr	r1, [r7, #4]
 8007b28:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8007b2a:	fb01 f303 	mul.w	r3, r1, r3
 8007b2e:	009b      	lsls	r3, r3, #2
 8007b30:	441a      	add	r2, r3
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b3e:	6879      	ldr	r1, [r7, #4]
 8007b40:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8007b42:	fb01 f303 	mul.w	r3, r1, r3
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	441a      	add	r2, r3
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b5a:	00db      	lsls	r3, r3, #3
 8007b5c:	441a      	add	r2, r3
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b6e:	6879      	ldr	r1, [r7, #4]
 8007b70:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8007b72:	fb01 f303 	mul.w	r3, r1, r3
 8007b76:	009b      	lsls	r3, r3, #2
 8007b78:	441a      	add	r2, r3
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b8a:	6879      	ldr	r1, [r7, #4]
 8007b8c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8007b8e:	fb01 f303 	mul.w	r3, r1, r3
 8007b92:	009b      	lsls	r3, r3, #2
 8007b94:	441a      	add	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ba2:	4a04      	ldr	r2, [pc, #16]	; (8007bb4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d915      	bls.n	8007bd4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8007ba8:	e006      	b.n	8007bb8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8007baa:	bf00      	nop
 8007bac:	ffff0003 	.word	0xffff0003
 8007bb0:	10002b00 	.word	0x10002b00
 8007bb4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007bbe:	f043 0220 	orr.w	r2, r3, #32
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2203      	movs	r2, #3
 8007bcc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	e010      	b.n	8007bf6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bd8:	60fb      	str	r3, [r7, #12]
 8007bda:	e005      	b.n	8007be8 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2200      	movs	r2, #0
 8007be0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	3304      	adds	r3, #4
 8007be6:	60fb      	str	r3, [r7, #12]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bee:	68fa      	ldr	r2, [r7, #12]
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	d3f3      	bcc.n	8007bdc <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8007bf4:	2300      	movs	r3, #0
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3714      	adds	r7, #20
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop

08007c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b089      	sub	sp, #36	; 0x24
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007c12:	4b86      	ldr	r3, [pc, #536]	; (8007e2c <HAL_GPIO_Init+0x228>)
 8007c14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007c16:	e18c      	b.n	8007f32 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	2101      	movs	r1, #1
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	fa01 f303 	lsl.w	r3, r1, r3
 8007c24:	4013      	ands	r3, r2
 8007c26:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	f000 817e 	beq.w	8007f2c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	f003 0303 	and.w	r3, r3, #3
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d005      	beq.n	8007c48 <HAL_GPIO_Init+0x44>
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	f003 0303 	and.w	r3, r3, #3
 8007c44:	2b02      	cmp	r3, #2
 8007c46:	d130      	bne.n	8007caa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007c4e:	69fb      	ldr	r3, [r7, #28]
 8007c50:	005b      	lsls	r3, r3, #1
 8007c52:	2203      	movs	r2, #3
 8007c54:	fa02 f303 	lsl.w	r3, r2, r3
 8007c58:	43db      	mvns	r3, r3
 8007c5a:	69ba      	ldr	r2, [r7, #24]
 8007c5c:	4013      	ands	r3, r2
 8007c5e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	68da      	ldr	r2, [r3, #12]
 8007c64:	69fb      	ldr	r3, [r7, #28]
 8007c66:	005b      	lsls	r3, r3, #1
 8007c68:	fa02 f303 	lsl.w	r3, r2, r3
 8007c6c:	69ba      	ldr	r2, [r7, #24]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	69ba      	ldr	r2, [r7, #24]
 8007c76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007c7e:	2201      	movs	r2, #1
 8007c80:	69fb      	ldr	r3, [r7, #28]
 8007c82:	fa02 f303 	lsl.w	r3, r2, r3
 8007c86:	43db      	mvns	r3, r3
 8007c88:	69ba      	ldr	r2, [r7, #24]
 8007c8a:	4013      	ands	r3, r2
 8007c8c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	091b      	lsrs	r3, r3, #4
 8007c94:	f003 0201 	and.w	r2, r3, #1
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c9e:	69ba      	ldr	r2, [r7, #24]
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	69ba      	ldr	r2, [r7, #24]
 8007ca8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	f003 0303 	and.w	r3, r3, #3
 8007cb2:	2b03      	cmp	r3, #3
 8007cb4:	d017      	beq.n	8007ce6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	68db      	ldr	r3, [r3, #12]
 8007cba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007cbc:	69fb      	ldr	r3, [r7, #28]
 8007cbe:	005b      	lsls	r3, r3, #1
 8007cc0:	2203      	movs	r2, #3
 8007cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc6:	43db      	mvns	r3, r3
 8007cc8:	69ba      	ldr	r2, [r7, #24]
 8007cca:	4013      	ands	r3, r2
 8007ccc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	689a      	ldr	r2, [r3, #8]
 8007cd2:	69fb      	ldr	r3, [r7, #28]
 8007cd4:	005b      	lsls	r3, r3, #1
 8007cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8007cda:	69ba      	ldr	r2, [r7, #24]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	69ba      	ldr	r2, [r7, #24]
 8007ce4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	f003 0303 	and.w	r3, r3, #3
 8007cee:	2b02      	cmp	r3, #2
 8007cf0:	d123      	bne.n	8007d3a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	08da      	lsrs	r2, r3, #3
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	3208      	adds	r2, #8
 8007cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007d00:	69fb      	ldr	r3, [r7, #28]
 8007d02:	f003 0307 	and.w	r3, r3, #7
 8007d06:	009b      	lsls	r3, r3, #2
 8007d08:	220f      	movs	r2, #15
 8007d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d0e:	43db      	mvns	r3, r3
 8007d10:	69ba      	ldr	r2, [r7, #24]
 8007d12:	4013      	ands	r3, r2
 8007d14:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	691a      	ldr	r2, [r3, #16]
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	f003 0307 	and.w	r3, r3, #7
 8007d20:	009b      	lsls	r3, r3, #2
 8007d22:	fa02 f303 	lsl.w	r3, r2, r3
 8007d26:	69ba      	ldr	r2, [r7, #24]
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007d2c:	69fb      	ldr	r3, [r7, #28]
 8007d2e:	08da      	lsrs	r2, r3, #3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	3208      	adds	r2, #8
 8007d34:	69b9      	ldr	r1, [r7, #24]
 8007d36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007d40:	69fb      	ldr	r3, [r7, #28]
 8007d42:	005b      	lsls	r3, r3, #1
 8007d44:	2203      	movs	r2, #3
 8007d46:	fa02 f303 	lsl.w	r3, r2, r3
 8007d4a:	43db      	mvns	r3, r3
 8007d4c:	69ba      	ldr	r2, [r7, #24]
 8007d4e:	4013      	ands	r3, r2
 8007d50:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	f003 0203 	and.w	r2, r3, #3
 8007d5a:	69fb      	ldr	r3, [r7, #28]
 8007d5c:	005b      	lsls	r3, r3, #1
 8007d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d62:	69ba      	ldr	r2, [r7, #24]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	69ba      	ldr	r2, [r7, #24]
 8007d6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	f000 80d8 	beq.w	8007f2c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007d7c:	4b2c      	ldr	r3, [pc, #176]	; (8007e30 <HAL_GPIO_Init+0x22c>)
 8007d7e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007d82:	4a2b      	ldr	r2, [pc, #172]	; (8007e30 <HAL_GPIO_Init+0x22c>)
 8007d84:	f043 0302 	orr.w	r3, r3, #2
 8007d88:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007d8c:	4b28      	ldr	r3, [pc, #160]	; (8007e30 <HAL_GPIO_Init+0x22c>)
 8007d8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007d92:	f003 0302 	and.w	r3, r3, #2
 8007d96:	60fb      	str	r3, [r7, #12]
 8007d98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007d9a:	4a26      	ldr	r2, [pc, #152]	; (8007e34 <HAL_GPIO_Init+0x230>)
 8007d9c:	69fb      	ldr	r3, [r7, #28]
 8007d9e:	089b      	lsrs	r3, r3, #2
 8007da0:	3302      	adds	r3, #2
 8007da2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	f003 0303 	and.w	r3, r3, #3
 8007dae:	009b      	lsls	r3, r3, #2
 8007db0:	220f      	movs	r2, #15
 8007db2:	fa02 f303 	lsl.w	r3, r2, r3
 8007db6:	43db      	mvns	r3, r3
 8007db8:	69ba      	ldr	r2, [r7, #24]
 8007dba:	4013      	ands	r3, r2
 8007dbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a1d      	ldr	r2, [pc, #116]	; (8007e38 <HAL_GPIO_Init+0x234>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d04a      	beq.n	8007e5c <HAL_GPIO_Init+0x258>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a1c      	ldr	r2, [pc, #112]	; (8007e3c <HAL_GPIO_Init+0x238>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d02b      	beq.n	8007e26 <HAL_GPIO_Init+0x222>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a1b      	ldr	r2, [pc, #108]	; (8007e40 <HAL_GPIO_Init+0x23c>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d025      	beq.n	8007e22 <HAL_GPIO_Init+0x21e>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a1a      	ldr	r2, [pc, #104]	; (8007e44 <HAL_GPIO_Init+0x240>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d01f      	beq.n	8007e1e <HAL_GPIO_Init+0x21a>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a19      	ldr	r2, [pc, #100]	; (8007e48 <HAL_GPIO_Init+0x244>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d019      	beq.n	8007e1a <HAL_GPIO_Init+0x216>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a18      	ldr	r2, [pc, #96]	; (8007e4c <HAL_GPIO_Init+0x248>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d013      	beq.n	8007e16 <HAL_GPIO_Init+0x212>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a17      	ldr	r2, [pc, #92]	; (8007e50 <HAL_GPIO_Init+0x24c>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d00d      	beq.n	8007e12 <HAL_GPIO_Init+0x20e>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a16      	ldr	r2, [pc, #88]	; (8007e54 <HAL_GPIO_Init+0x250>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d007      	beq.n	8007e0e <HAL_GPIO_Init+0x20a>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a15      	ldr	r2, [pc, #84]	; (8007e58 <HAL_GPIO_Init+0x254>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d101      	bne.n	8007e0a <HAL_GPIO_Init+0x206>
 8007e06:	2309      	movs	r3, #9
 8007e08:	e029      	b.n	8007e5e <HAL_GPIO_Init+0x25a>
 8007e0a:	230a      	movs	r3, #10
 8007e0c:	e027      	b.n	8007e5e <HAL_GPIO_Init+0x25a>
 8007e0e:	2307      	movs	r3, #7
 8007e10:	e025      	b.n	8007e5e <HAL_GPIO_Init+0x25a>
 8007e12:	2306      	movs	r3, #6
 8007e14:	e023      	b.n	8007e5e <HAL_GPIO_Init+0x25a>
 8007e16:	2305      	movs	r3, #5
 8007e18:	e021      	b.n	8007e5e <HAL_GPIO_Init+0x25a>
 8007e1a:	2304      	movs	r3, #4
 8007e1c:	e01f      	b.n	8007e5e <HAL_GPIO_Init+0x25a>
 8007e1e:	2303      	movs	r3, #3
 8007e20:	e01d      	b.n	8007e5e <HAL_GPIO_Init+0x25a>
 8007e22:	2302      	movs	r3, #2
 8007e24:	e01b      	b.n	8007e5e <HAL_GPIO_Init+0x25a>
 8007e26:	2301      	movs	r3, #1
 8007e28:	e019      	b.n	8007e5e <HAL_GPIO_Init+0x25a>
 8007e2a:	bf00      	nop
 8007e2c:	58000080 	.word	0x58000080
 8007e30:	58024400 	.word	0x58024400
 8007e34:	58000400 	.word	0x58000400
 8007e38:	58020000 	.word	0x58020000
 8007e3c:	58020400 	.word	0x58020400
 8007e40:	58020800 	.word	0x58020800
 8007e44:	58020c00 	.word	0x58020c00
 8007e48:	58021000 	.word	0x58021000
 8007e4c:	58021400 	.word	0x58021400
 8007e50:	58021800 	.word	0x58021800
 8007e54:	58021c00 	.word	0x58021c00
 8007e58:	58022400 	.word	0x58022400
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	69fa      	ldr	r2, [r7, #28]
 8007e60:	f002 0203 	and.w	r2, r2, #3
 8007e64:	0092      	lsls	r2, r2, #2
 8007e66:	4093      	lsls	r3, r2
 8007e68:	69ba      	ldr	r2, [r7, #24]
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007e6e:	4938      	ldr	r1, [pc, #224]	; (8007f50 <HAL_GPIO_Init+0x34c>)
 8007e70:	69fb      	ldr	r3, [r7, #28]
 8007e72:	089b      	lsrs	r3, r3, #2
 8007e74:	3302      	adds	r3, #2
 8007e76:	69ba      	ldr	r2, [r7, #24]
 8007e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007e7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	43db      	mvns	r3, r3
 8007e88:	69ba      	ldr	r2, [r7, #24]
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d003      	beq.n	8007ea2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8007e9a:	69ba      	ldr	r2, [r7, #24]
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007ea2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007ea6:	69bb      	ldr	r3, [r7, #24]
 8007ea8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007eaa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	43db      	mvns	r3, r3
 8007eb6:	69ba      	ldr	r2, [r7, #24]
 8007eb8:	4013      	ands	r3, r2
 8007eba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d003      	beq.n	8007ed0 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8007ec8:	69ba      	ldr	r2, [r7, #24]
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007ed0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007ed4:	69bb      	ldr	r3, [r7, #24]
 8007ed6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	43db      	mvns	r3, r3
 8007ee2:	69ba      	ldr	r2, [r7, #24]
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d003      	beq.n	8007efc <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8007ef4:	69ba      	ldr	r2, [r7, #24]
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	69ba      	ldr	r2, [r7, #24]
 8007f00:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	43db      	mvns	r3, r3
 8007f0c:	69ba      	ldr	r2, [r7, #24]
 8007f0e:	4013      	ands	r3, r2
 8007f10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d003      	beq.n	8007f26 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8007f1e:	69ba      	ldr	r2, [r7, #24]
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	4313      	orrs	r3, r2
 8007f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	69ba      	ldr	r2, [r7, #24]
 8007f2a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	3301      	adds	r3, #1
 8007f30:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	681a      	ldr	r2, [r3, #0]
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	fa22 f303 	lsr.w	r3, r2, r3
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	f47f ae6b 	bne.w	8007c18 <HAL_GPIO_Init+0x14>
  }
}
 8007f42:	bf00      	nop
 8007f44:	bf00      	nop
 8007f46:	3724      	adds	r7, #36	; 0x24
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr
 8007f50:	58000400 	.word	0x58000400

08007f54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b085      	sub	sp, #20
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
 8007f5c:	460b      	mov	r3, r1
 8007f5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	691a      	ldr	r2, [r3, #16]
 8007f64:	887b      	ldrh	r3, [r7, #2]
 8007f66:	4013      	ands	r3, r2
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d002      	beq.n	8007f72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	73fb      	strb	r3, [r7, #15]
 8007f70:	e001      	b.n	8007f76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007f72:	2300      	movs	r3, #0
 8007f74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3714      	adds	r7, #20
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	807b      	strh	r3, [r7, #2]
 8007f90:	4613      	mov	r3, r2
 8007f92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007f94:	787b      	ldrb	r3, [r7, #1]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d003      	beq.n	8007fa2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007f9a:	887a      	ldrh	r2, [r7, #2]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007fa0:	e003      	b.n	8007faa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007fa2:	887b      	ldrh	r3, [r7, #2]
 8007fa4:	041a      	lsls	r2, r3, #16
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	619a      	str	r2, [r3, #24]
}
 8007faa:	bf00      	nop
 8007fac:	370c      	adds	r7, #12
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr
	...

08007fb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d101      	bne.n	8007fca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	e07f      	b.n	80080ca <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d106      	bne.n	8007fe4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f7fa fde2 	bl	8002ba8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2224      	movs	r2, #36	; 0x24
 8007fe8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f022 0201 	bic.w	r2, r2, #1
 8007ffa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	685a      	ldr	r2, [r3, #4]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008008:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	689a      	ldr	r2, [r3, #8]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008018:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	68db      	ldr	r3, [r3, #12]
 800801e:	2b01      	cmp	r3, #1
 8008020:	d107      	bne.n	8008032 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	689a      	ldr	r2, [r3, #8]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800802e:	609a      	str	r2, [r3, #8]
 8008030:	e006      	b.n	8008040 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	689a      	ldr	r2, [r3, #8]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800803e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	68db      	ldr	r3, [r3, #12]
 8008044:	2b02      	cmp	r3, #2
 8008046:	d104      	bne.n	8008052 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008050:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	6859      	ldr	r1, [r3, #4]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	4b1d      	ldr	r3, [pc, #116]	; (80080d4 <HAL_I2C_Init+0x11c>)
 800805e:	430b      	orrs	r3, r1
 8008060:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68da      	ldr	r2, [r3, #12]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008070:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	691a      	ldr	r2, [r3, #16]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	695b      	ldr	r3, [r3, #20]
 800807a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	699b      	ldr	r3, [r3, #24]
 8008082:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	430a      	orrs	r2, r1
 800808a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	69d9      	ldr	r1, [r3, #28]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6a1a      	ldr	r2, [r3, #32]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	430a      	orrs	r2, r1
 800809a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f042 0201 	orr.w	r2, r2, #1
 80080aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2220      	movs	r2, #32
 80080b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80080c8:	2300      	movs	r3, #0
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3708      	adds	r7, #8
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}
 80080d2:	bf00      	nop
 80080d4:	02008000 	.word	0x02008000

080080d8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b084      	sub	sp, #16
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	699b      	ldr	r3, [r3, #24]
 80080e6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d005      	beq.n	8008104 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080fc:	68ba      	ldr	r2, [r7, #8]
 80080fe:	68f9      	ldr	r1, [r7, #12]
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	4798      	blx	r3
  }
}
 8008104:	bf00      	nop
 8008106:	3710      	adds	r7, #16
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800810c:	b480      	push	{r7}
 800810e:	b083      	sub	sp, #12
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800811c:	b2db      	uxtb	r3, r3
 800811e:	2b20      	cmp	r3, #32
 8008120:	d138      	bne.n	8008194 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008128:	2b01      	cmp	r3, #1
 800812a:	d101      	bne.n	8008130 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800812c:	2302      	movs	r3, #2
 800812e:	e032      	b.n	8008196 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2201      	movs	r2, #1
 8008134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2224      	movs	r2, #36	; 0x24
 800813c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681a      	ldr	r2, [r3, #0]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f022 0201 	bic.w	r2, r2, #1
 800814e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800815e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	6819      	ldr	r1, [r3, #0]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	683a      	ldr	r2, [r7, #0]
 800816c:	430a      	orrs	r2, r1
 800816e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	681a      	ldr	r2, [r3, #0]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f042 0201 	orr.w	r2, r2, #1
 800817e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2220      	movs	r2, #32
 8008184:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2200      	movs	r2, #0
 800818c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008190:	2300      	movs	r3, #0
 8008192:	e000      	b.n	8008196 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008194:	2302      	movs	r3, #2
  }
}
 8008196:	4618      	mov	r0, r3
 8008198:	370c      	adds	r7, #12
 800819a:	46bd      	mov	sp, r7
 800819c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a0:	4770      	bx	lr

080081a2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80081a2:	b480      	push	{r7}
 80081a4:	b085      	sub	sp, #20
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
 80081aa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081b2:	b2db      	uxtb	r3, r3
 80081b4:	2b20      	cmp	r3, #32
 80081b6:	d139      	bne.n	800822c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d101      	bne.n	80081c6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80081c2:	2302      	movs	r3, #2
 80081c4:	e033      	b.n	800822e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2224      	movs	r2, #36	; 0x24
 80081d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f022 0201 	bic.w	r2, r2, #1
 80081e4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80081f4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	021b      	lsls	r3, r3, #8
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	4313      	orrs	r3, r2
 80081fe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	68fa      	ldr	r2, [r7, #12]
 8008206:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	681a      	ldr	r2, [r3, #0]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f042 0201 	orr.w	r2, r2, #1
 8008216:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2220      	movs	r2, #32
 800821c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008228:	2300      	movs	r3, #0
 800822a:	e000      	b.n	800822e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800822c:	2302      	movs	r3, #2
  }
}
 800822e:	4618      	mov	r0, r3
 8008230:	3714      	adds	r7, #20
 8008232:	46bd      	mov	sp, r7
 8008234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008238:	4770      	bx	lr

0800823a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800823a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800823c:	b08f      	sub	sp, #60	; 0x3c
 800823e:	af0a      	add	r7, sp, #40	; 0x28
 8008240:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d101      	bne.n	800824c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008248:	2301      	movs	r3, #1
 800824a:	e116      	b.n	800847a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8008258:	b2db      	uxtb	r3, r3
 800825a:	2b00      	cmp	r3, #0
 800825c:	d106      	bne.n	800826c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f00e fbc8 	bl	80169fc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2203      	movs	r2, #3
 8008270:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800827c:	2b00      	cmp	r3, #0
 800827e:	d102      	bne.n	8008286 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2200      	movs	r2, #0
 8008284:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4618      	mov	r0, r3
 800828c:	f00a fcf7 	bl	8012c7e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	603b      	str	r3, [r7, #0]
 8008296:	687e      	ldr	r6, [r7, #4]
 8008298:	466d      	mov	r5, sp
 800829a:	f106 0410 	add.w	r4, r6, #16
 800829e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80082a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80082a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80082a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80082a6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80082aa:	e885 0003 	stmia.w	r5, {r0, r1}
 80082ae:	1d33      	adds	r3, r6, #4
 80082b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80082b2:	6838      	ldr	r0, [r7, #0]
 80082b4:	f00a fbc2 	bl	8012a3c <USB_CoreInit>
 80082b8:	4603      	mov	r3, r0
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d005      	beq.n	80082ca <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2202      	movs	r2, #2
 80082c2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	e0d7      	b.n	800847a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	2100      	movs	r1, #0
 80082d0:	4618      	mov	r0, r3
 80082d2:	f00a fce5 	bl	8012ca0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80082d6:	2300      	movs	r3, #0
 80082d8:	73fb      	strb	r3, [r7, #15]
 80082da:	e04a      	b.n	8008372 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80082dc:	7bfa      	ldrb	r2, [r7, #15]
 80082de:	6879      	ldr	r1, [r7, #4]
 80082e0:	4613      	mov	r3, r2
 80082e2:	00db      	lsls	r3, r3, #3
 80082e4:	4413      	add	r3, r2
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	440b      	add	r3, r1
 80082ea:	333d      	adds	r3, #61	; 0x3d
 80082ec:	2201      	movs	r2, #1
 80082ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80082f0:	7bfa      	ldrb	r2, [r7, #15]
 80082f2:	6879      	ldr	r1, [r7, #4]
 80082f4:	4613      	mov	r3, r2
 80082f6:	00db      	lsls	r3, r3, #3
 80082f8:	4413      	add	r3, r2
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	440b      	add	r3, r1
 80082fe:	333c      	adds	r3, #60	; 0x3c
 8008300:	7bfa      	ldrb	r2, [r7, #15]
 8008302:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008304:	7bfa      	ldrb	r2, [r7, #15]
 8008306:	7bfb      	ldrb	r3, [r7, #15]
 8008308:	b298      	uxth	r0, r3
 800830a:	6879      	ldr	r1, [r7, #4]
 800830c:	4613      	mov	r3, r2
 800830e:	00db      	lsls	r3, r3, #3
 8008310:	4413      	add	r3, r2
 8008312:	009b      	lsls	r3, r3, #2
 8008314:	440b      	add	r3, r1
 8008316:	3356      	adds	r3, #86	; 0x56
 8008318:	4602      	mov	r2, r0
 800831a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800831c:	7bfa      	ldrb	r2, [r7, #15]
 800831e:	6879      	ldr	r1, [r7, #4]
 8008320:	4613      	mov	r3, r2
 8008322:	00db      	lsls	r3, r3, #3
 8008324:	4413      	add	r3, r2
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	440b      	add	r3, r1
 800832a:	3340      	adds	r3, #64	; 0x40
 800832c:	2200      	movs	r2, #0
 800832e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008330:	7bfa      	ldrb	r2, [r7, #15]
 8008332:	6879      	ldr	r1, [r7, #4]
 8008334:	4613      	mov	r3, r2
 8008336:	00db      	lsls	r3, r3, #3
 8008338:	4413      	add	r3, r2
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	440b      	add	r3, r1
 800833e:	3344      	adds	r3, #68	; 0x44
 8008340:	2200      	movs	r2, #0
 8008342:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008344:	7bfa      	ldrb	r2, [r7, #15]
 8008346:	6879      	ldr	r1, [r7, #4]
 8008348:	4613      	mov	r3, r2
 800834a:	00db      	lsls	r3, r3, #3
 800834c:	4413      	add	r3, r2
 800834e:	009b      	lsls	r3, r3, #2
 8008350:	440b      	add	r3, r1
 8008352:	3348      	adds	r3, #72	; 0x48
 8008354:	2200      	movs	r2, #0
 8008356:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008358:	7bfa      	ldrb	r2, [r7, #15]
 800835a:	6879      	ldr	r1, [r7, #4]
 800835c:	4613      	mov	r3, r2
 800835e:	00db      	lsls	r3, r3, #3
 8008360:	4413      	add	r3, r2
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	440b      	add	r3, r1
 8008366:	334c      	adds	r3, #76	; 0x4c
 8008368:	2200      	movs	r2, #0
 800836a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800836c:	7bfb      	ldrb	r3, [r7, #15]
 800836e:	3301      	adds	r3, #1
 8008370:	73fb      	strb	r3, [r7, #15]
 8008372:	7bfa      	ldrb	r2, [r7, #15]
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	429a      	cmp	r2, r3
 800837a:	d3af      	bcc.n	80082dc <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800837c:	2300      	movs	r3, #0
 800837e:	73fb      	strb	r3, [r7, #15]
 8008380:	e044      	b.n	800840c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008382:	7bfa      	ldrb	r2, [r7, #15]
 8008384:	6879      	ldr	r1, [r7, #4]
 8008386:	4613      	mov	r3, r2
 8008388:	00db      	lsls	r3, r3, #3
 800838a:	4413      	add	r3, r2
 800838c:	009b      	lsls	r3, r3, #2
 800838e:	440b      	add	r3, r1
 8008390:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8008394:	2200      	movs	r2, #0
 8008396:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008398:	7bfa      	ldrb	r2, [r7, #15]
 800839a:	6879      	ldr	r1, [r7, #4]
 800839c:	4613      	mov	r3, r2
 800839e:	00db      	lsls	r3, r3, #3
 80083a0:	4413      	add	r3, r2
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	440b      	add	r3, r1
 80083a6:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80083aa:	7bfa      	ldrb	r2, [r7, #15]
 80083ac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80083ae:	7bfa      	ldrb	r2, [r7, #15]
 80083b0:	6879      	ldr	r1, [r7, #4]
 80083b2:	4613      	mov	r3, r2
 80083b4:	00db      	lsls	r3, r3, #3
 80083b6:	4413      	add	r3, r2
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	440b      	add	r3, r1
 80083bc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80083c0:	2200      	movs	r2, #0
 80083c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80083c4:	7bfa      	ldrb	r2, [r7, #15]
 80083c6:	6879      	ldr	r1, [r7, #4]
 80083c8:	4613      	mov	r3, r2
 80083ca:	00db      	lsls	r3, r3, #3
 80083cc:	4413      	add	r3, r2
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	440b      	add	r3, r1
 80083d2:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80083d6:	2200      	movs	r2, #0
 80083d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80083da:	7bfa      	ldrb	r2, [r7, #15]
 80083dc:	6879      	ldr	r1, [r7, #4]
 80083de:	4613      	mov	r3, r2
 80083e0:	00db      	lsls	r3, r3, #3
 80083e2:	4413      	add	r3, r2
 80083e4:	009b      	lsls	r3, r3, #2
 80083e6:	440b      	add	r3, r1
 80083e8:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80083ec:	2200      	movs	r2, #0
 80083ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80083f0:	7bfa      	ldrb	r2, [r7, #15]
 80083f2:	6879      	ldr	r1, [r7, #4]
 80083f4:	4613      	mov	r3, r2
 80083f6:	00db      	lsls	r3, r3, #3
 80083f8:	4413      	add	r3, r2
 80083fa:	009b      	lsls	r3, r3, #2
 80083fc:	440b      	add	r3, r1
 80083fe:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8008402:	2200      	movs	r2, #0
 8008404:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008406:	7bfb      	ldrb	r3, [r7, #15]
 8008408:	3301      	adds	r3, #1
 800840a:	73fb      	strb	r3, [r7, #15]
 800840c:	7bfa      	ldrb	r2, [r7, #15]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	429a      	cmp	r2, r3
 8008414:	d3b5      	bcc.n	8008382 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	603b      	str	r3, [r7, #0]
 800841c:	687e      	ldr	r6, [r7, #4]
 800841e:	466d      	mov	r5, sp
 8008420:	f106 0410 	add.w	r4, r6, #16
 8008424:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008426:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008428:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800842a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800842c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008430:	e885 0003 	stmia.w	r5, {r0, r1}
 8008434:	1d33      	adds	r3, r6, #4
 8008436:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008438:	6838      	ldr	r0, [r7, #0]
 800843a:	f00a fc7d 	bl	8012d38 <USB_DevInit>
 800843e:	4603      	mov	r3, r0
 8008440:	2b00      	cmp	r3, #0
 8008442:	d005      	beq.n	8008450 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2202      	movs	r2, #2
 8008448:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800844c:	2301      	movs	r3, #1
 800844e:	e014      	b.n	800847a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2200      	movs	r2, #0
 8008454:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2201      	movs	r2, #1
 800845c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008464:	2b01      	cmp	r3, #1
 8008466:	d102      	bne.n	800846e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f001 f96f 	bl	800974c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4618      	mov	r0, r3
 8008474:	f00b fcbf 	bl	8013df6 <USB_DevDisconnect>

  return HAL_OK;
 8008478:	2300      	movs	r3, #0
}
 800847a:	4618      	mov	r0, r3
 800847c:	3714      	adds	r7, #20
 800847e:	46bd      	mov	sp, r7
 8008480:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008482 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008482:	b580      	push	{r7, lr}
 8008484:	b084      	sub	sp, #16
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008496:	2b01      	cmp	r3, #1
 8008498:	d101      	bne.n	800849e <HAL_PCD_Start+0x1c>
 800849a:	2302      	movs	r3, #2
 800849c:	e022      	b.n	80084e4 <HAL_PCD_Start+0x62>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2201      	movs	r2, #1
 80084a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d109      	bne.n	80084c6 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	d105      	bne.n	80084c6 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084be:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4618      	mov	r0, r3
 80084cc:	f00a fbc6 	bl	8012c5c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4618      	mov	r0, r3
 80084d6:	f00b fc6d 	bl	8013db4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2200      	movs	r2, #0
 80084de:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80084e2:	2300      	movs	r3, #0
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3710      	adds	r7, #16
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}

080084ec <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80084ec:	b590      	push	{r4, r7, lr}
 80084ee:	b08d      	sub	sp, #52	; 0x34
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084fa:	6a3b      	ldr	r3, [r7, #32]
 80084fc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4618      	mov	r0, r3
 8008504:	f00b fd2b 	bl	8013f5e <USB_GetMode>
 8008508:	4603      	mov	r3, r0
 800850a:	2b00      	cmp	r3, #0
 800850c:	f040 84b7 	bne.w	8008e7e <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4618      	mov	r0, r3
 8008516:	f00b fc8f 	bl	8013e38 <USB_ReadInterrupts>
 800851a:	4603      	mov	r3, r0
 800851c:	2b00      	cmp	r3, #0
 800851e:	f000 84ad 	beq.w	8008e7c <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8008522:	69fb      	ldr	r3, [r7, #28]
 8008524:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008528:	689b      	ldr	r3, [r3, #8]
 800852a:	0a1b      	lsrs	r3, r3, #8
 800852c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4618      	mov	r0, r3
 800853c:	f00b fc7c 	bl	8013e38 <USB_ReadInterrupts>
 8008540:	4603      	mov	r3, r0
 8008542:	f003 0302 	and.w	r3, r3, #2
 8008546:	2b02      	cmp	r3, #2
 8008548:	d107      	bne.n	800855a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	695a      	ldr	r2, [r3, #20]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f002 0202 	and.w	r2, r2, #2
 8008558:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4618      	mov	r0, r3
 8008560:	f00b fc6a 	bl	8013e38 <USB_ReadInterrupts>
 8008564:	4603      	mov	r3, r0
 8008566:	f003 0310 	and.w	r3, r3, #16
 800856a:	2b10      	cmp	r3, #16
 800856c:	d161      	bne.n	8008632 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	699a      	ldr	r2, [r3, #24]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f022 0210 	bic.w	r2, r2, #16
 800857c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800857e:	6a3b      	ldr	r3, [r7, #32]
 8008580:	6a1b      	ldr	r3, [r3, #32]
 8008582:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8008584:	69bb      	ldr	r3, [r7, #24]
 8008586:	f003 020f 	and.w	r2, r3, #15
 800858a:	4613      	mov	r3, r2
 800858c:	00db      	lsls	r3, r3, #3
 800858e:	4413      	add	r3, r2
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008596:	687a      	ldr	r2, [r7, #4]
 8008598:	4413      	add	r3, r2
 800859a:	3304      	adds	r3, #4
 800859c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800859e:	69bb      	ldr	r3, [r7, #24]
 80085a0:	0c5b      	lsrs	r3, r3, #17
 80085a2:	f003 030f 	and.w	r3, r3, #15
 80085a6:	2b02      	cmp	r3, #2
 80085a8:	d124      	bne.n	80085f4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80085aa:	69ba      	ldr	r2, [r7, #24]
 80085ac:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80085b0:	4013      	ands	r3, r2
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d035      	beq.n	8008622 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	091b      	lsrs	r3, r3, #4
 80085be:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80085c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80085c4:	b29b      	uxth	r3, r3
 80085c6:	461a      	mov	r2, r3
 80085c8:	6a38      	ldr	r0, [r7, #32]
 80085ca:	f00b faa1 	bl	8013b10 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	68da      	ldr	r2, [r3, #12]
 80085d2:	69bb      	ldr	r3, [r7, #24]
 80085d4:	091b      	lsrs	r3, r3, #4
 80085d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80085da:	441a      	add	r2, r3
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	695a      	ldr	r2, [r3, #20]
 80085e4:	69bb      	ldr	r3, [r7, #24]
 80085e6:	091b      	lsrs	r3, r3, #4
 80085e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80085ec:	441a      	add	r2, r3
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	615a      	str	r2, [r3, #20]
 80085f2:	e016      	b.n	8008622 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80085f4:	69bb      	ldr	r3, [r7, #24]
 80085f6:	0c5b      	lsrs	r3, r3, #17
 80085f8:	f003 030f 	and.w	r3, r3, #15
 80085fc:	2b06      	cmp	r3, #6
 80085fe:	d110      	bne.n	8008622 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008606:	2208      	movs	r2, #8
 8008608:	4619      	mov	r1, r3
 800860a:	6a38      	ldr	r0, [r7, #32]
 800860c:	f00b fa80 	bl	8013b10 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	695a      	ldr	r2, [r3, #20]
 8008614:	69bb      	ldr	r3, [r7, #24]
 8008616:	091b      	lsrs	r3, r3, #4
 8008618:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800861c:	441a      	add	r2, r3
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	699a      	ldr	r2, [r3, #24]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f042 0210 	orr.w	r2, r2, #16
 8008630:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4618      	mov	r0, r3
 8008638:	f00b fbfe 	bl	8013e38 <USB_ReadInterrupts>
 800863c:	4603      	mov	r3, r0
 800863e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008642:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008646:	f040 80a7 	bne.w	8008798 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800864a:	2300      	movs	r3, #0
 800864c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4618      	mov	r0, r3
 8008654:	f00b fc03 	bl	8013e5e <USB_ReadDevAllOutEpInterrupt>
 8008658:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800865a:	e099      	b.n	8008790 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800865c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800865e:	f003 0301 	and.w	r3, r3, #1
 8008662:	2b00      	cmp	r3, #0
 8008664:	f000 808e 	beq.w	8008784 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800866e:	b2d2      	uxtb	r2, r2
 8008670:	4611      	mov	r1, r2
 8008672:	4618      	mov	r0, r3
 8008674:	f00b fc27 	bl	8013ec6 <USB_ReadDevOutEPInterrupt>
 8008678:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800867a:	693b      	ldr	r3, [r7, #16]
 800867c:	f003 0301 	and.w	r3, r3, #1
 8008680:	2b00      	cmp	r3, #0
 8008682:	d00c      	beq.n	800869e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008686:	015a      	lsls	r2, r3, #5
 8008688:	69fb      	ldr	r3, [r7, #28]
 800868a:	4413      	add	r3, r2
 800868c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008690:	461a      	mov	r2, r3
 8008692:	2301      	movs	r3, #1
 8008694:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008696:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f000 fed1 	bl	8009440 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	f003 0308 	and.w	r3, r3, #8
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d00c      	beq.n	80086c2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80086a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086aa:	015a      	lsls	r2, r3, #5
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	4413      	add	r3, r2
 80086b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086b4:	461a      	mov	r2, r3
 80086b6:	2308      	movs	r3, #8
 80086b8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80086ba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f000 ffa7 	bl	8009610 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	f003 0310 	and.w	r3, r3, #16
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d008      	beq.n	80086de <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80086cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ce:	015a      	lsls	r2, r3, #5
 80086d0:	69fb      	ldr	r3, [r7, #28]
 80086d2:	4413      	add	r3, r2
 80086d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086d8:	461a      	mov	r2, r3
 80086da:	2310      	movs	r3, #16
 80086dc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80086de:	693b      	ldr	r3, [r7, #16]
 80086e0:	f003 0302 	and.w	r3, r3, #2
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d030      	beq.n	800874a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80086e8:	6a3b      	ldr	r3, [r7, #32]
 80086ea:	695b      	ldr	r3, [r3, #20]
 80086ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086f0:	2b80      	cmp	r3, #128	; 0x80
 80086f2:	d109      	bne.n	8008708 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80086f4:	69fb      	ldr	r3, [r7, #28]
 80086f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	69fa      	ldr	r2, [r7, #28]
 80086fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008702:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008706:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8008708:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800870a:	4613      	mov	r3, r2
 800870c:	00db      	lsls	r3, r3, #3
 800870e:	4413      	add	r3, r2
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008716:	687a      	ldr	r2, [r7, #4]
 8008718:	4413      	add	r3, r2
 800871a:	3304      	adds	r3, #4
 800871c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	78db      	ldrb	r3, [r3, #3]
 8008722:	2b01      	cmp	r3, #1
 8008724:	d108      	bne.n	8008738 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	2200      	movs	r2, #0
 800872a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800872c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800872e:	b2db      	uxtb	r3, r3
 8008730:	4619      	mov	r1, r3
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f00e fa5a 	bl	8016bec <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8008738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873a:	015a      	lsls	r2, r3, #5
 800873c:	69fb      	ldr	r3, [r7, #28]
 800873e:	4413      	add	r3, r2
 8008740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008744:	461a      	mov	r2, r3
 8008746:	2302      	movs	r3, #2
 8008748:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	f003 0320 	and.w	r3, r3, #32
 8008750:	2b00      	cmp	r3, #0
 8008752:	d008      	beq.n	8008766 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008756:	015a      	lsls	r2, r3, #5
 8008758:	69fb      	ldr	r3, [r7, #28]
 800875a:	4413      	add	r3, r2
 800875c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008760:	461a      	mov	r2, r3
 8008762:	2320      	movs	r3, #32
 8008764:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800876c:	2b00      	cmp	r3, #0
 800876e:	d009      	beq.n	8008784 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008772:	015a      	lsls	r2, r3, #5
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	4413      	add	r3, r2
 8008778:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800877c:	461a      	mov	r2, r3
 800877e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008782:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008786:	3301      	adds	r3, #1
 8008788:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800878a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800878c:	085b      	lsrs	r3, r3, #1
 800878e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008792:	2b00      	cmp	r3, #0
 8008794:	f47f af62 	bne.w	800865c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4618      	mov	r0, r3
 800879e:	f00b fb4b 	bl	8013e38 <USB_ReadInterrupts>
 80087a2:	4603      	mov	r3, r0
 80087a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80087a8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80087ac:	f040 80db 	bne.w	8008966 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4618      	mov	r0, r3
 80087b6:	f00b fb6c 	bl	8013e92 <USB_ReadDevAllInEpInterrupt>
 80087ba:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80087bc:	2300      	movs	r3, #0
 80087be:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80087c0:	e0cd      	b.n	800895e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80087c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087c4:	f003 0301 	and.w	r3, r3, #1
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	f000 80c2 	beq.w	8008952 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087d4:	b2d2      	uxtb	r2, r2
 80087d6:	4611      	mov	r1, r2
 80087d8:	4618      	mov	r0, r3
 80087da:	f00b fb92 	bl	8013f02 <USB_ReadDevInEPInterrupt>
 80087de:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	f003 0301 	and.w	r3, r3, #1
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d057      	beq.n	800889a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80087ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ec:	f003 030f 	and.w	r3, r3, #15
 80087f0:	2201      	movs	r2, #1
 80087f2:	fa02 f303 	lsl.w	r3, r2, r3
 80087f6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80087f8:	69fb      	ldr	r3, [r7, #28]
 80087fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	43db      	mvns	r3, r3
 8008804:	69f9      	ldr	r1, [r7, #28]
 8008806:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800880a:	4013      	ands	r3, r2
 800880c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800880e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008810:	015a      	lsls	r2, r3, #5
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	4413      	add	r3, r2
 8008816:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800881a:	461a      	mov	r2, r3
 800881c:	2301      	movs	r3, #1
 800881e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	68db      	ldr	r3, [r3, #12]
 8008824:	2b01      	cmp	r3, #1
 8008826:	d132      	bne.n	800888e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008828:	6879      	ldr	r1, [r7, #4]
 800882a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800882c:	4613      	mov	r3, r2
 800882e:	00db      	lsls	r3, r3, #3
 8008830:	4413      	add	r3, r2
 8008832:	009b      	lsls	r3, r3, #2
 8008834:	440b      	add	r3, r1
 8008836:	3348      	adds	r3, #72	; 0x48
 8008838:	6819      	ldr	r1, [r3, #0]
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800883e:	4613      	mov	r3, r2
 8008840:	00db      	lsls	r3, r3, #3
 8008842:	4413      	add	r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	4403      	add	r3, r0
 8008848:	3344      	adds	r3, #68	; 0x44
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4419      	add	r1, r3
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008852:	4613      	mov	r3, r2
 8008854:	00db      	lsls	r3, r3, #3
 8008856:	4413      	add	r3, r2
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	4403      	add	r3, r0
 800885c:	3348      	adds	r3, #72	; 0x48
 800885e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008862:	2b00      	cmp	r3, #0
 8008864:	d113      	bne.n	800888e <HAL_PCD_IRQHandler+0x3a2>
 8008866:	6879      	ldr	r1, [r7, #4]
 8008868:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800886a:	4613      	mov	r3, r2
 800886c:	00db      	lsls	r3, r3, #3
 800886e:	4413      	add	r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	440b      	add	r3, r1
 8008874:	334c      	adds	r3, #76	; 0x4c
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d108      	bne.n	800888e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6818      	ldr	r0, [r3, #0]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008886:	461a      	mov	r2, r3
 8008888:	2101      	movs	r1, #1
 800888a:	f00b fb9b 	bl	8013fc4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800888e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008890:	b2db      	uxtb	r3, r3
 8008892:	4619      	mov	r1, r3
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f00e f924 	bl	8016ae2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	f003 0308 	and.w	r3, r3, #8
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d008      	beq.n	80088b6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80088a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a6:	015a      	lsls	r2, r3, #5
 80088a8:	69fb      	ldr	r3, [r7, #28]
 80088aa:	4413      	add	r3, r2
 80088ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088b0:	461a      	mov	r2, r3
 80088b2:	2308      	movs	r3, #8
 80088b4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	f003 0310 	and.w	r3, r3, #16
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d008      	beq.n	80088d2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80088c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c2:	015a      	lsls	r2, r3, #5
 80088c4:	69fb      	ldr	r3, [r7, #28]
 80088c6:	4413      	add	r3, r2
 80088c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088cc:	461a      	mov	r2, r3
 80088ce:	2310      	movs	r3, #16
 80088d0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d008      	beq.n	80088ee <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80088dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088de:	015a      	lsls	r2, r3, #5
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	4413      	add	r3, r2
 80088e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088e8:	461a      	mov	r2, r3
 80088ea:	2340      	movs	r3, #64	; 0x40
 80088ec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	f003 0302 	and.w	r3, r3, #2
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d023      	beq.n	8008940 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80088f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80088fa:	6a38      	ldr	r0, [r7, #32]
 80088fc:	f00a fb7a 	bl	8012ff4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8008900:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008902:	4613      	mov	r3, r2
 8008904:	00db      	lsls	r3, r3, #3
 8008906:	4413      	add	r3, r2
 8008908:	009b      	lsls	r3, r3, #2
 800890a:	3338      	adds	r3, #56	; 0x38
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	4413      	add	r3, r2
 8008910:	3304      	adds	r3, #4
 8008912:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008914:	697b      	ldr	r3, [r7, #20]
 8008916:	78db      	ldrb	r3, [r3, #3]
 8008918:	2b01      	cmp	r3, #1
 800891a:	d108      	bne.n	800892e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	2200      	movs	r2, #0
 8008920:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008924:	b2db      	uxtb	r3, r3
 8008926:	4619      	mov	r1, r3
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f00e f971 	bl	8016c10 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800892e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008930:	015a      	lsls	r2, r3, #5
 8008932:	69fb      	ldr	r3, [r7, #28]
 8008934:	4413      	add	r3, r2
 8008936:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800893a:	461a      	mov	r2, r3
 800893c:	2302      	movs	r3, #2
 800893e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008946:	2b00      	cmp	r3, #0
 8008948:	d003      	beq.n	8008952 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800894a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f000 fcea 	bl	8009326 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008954:	3301      	adds	r3, #1
 8008956:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800895a:	085b      	lsrs	r3, r3, #1
 800895c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800895e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008960:	2b00      	cmp	r3, #0
 8008962:	f47f af2e 	bne.w	80087c2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4618      	mov	r0, r3
 800896c:	f00b fa64 	bl	8013e38 <USB_ReadInterrupts>
 8008970:	4603      	mov	r3, r0
 8008972:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008976:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800897a:	d122      	bne.n	80089c2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800897c:	69fb      	ldr	r3, [r7, #28]
 800897e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	69fa      	ldr	r2, [r7, #28]
 8008986:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800898a:	f023 0301 	bic.w	r3, r3, #1
 800898e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8008996:	2b01      	cmp	r3, #1
 8008998:	d108      	bne.n	80089ac <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2200      	movs	r2, #0
 800899e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80089a2:	2100      	movs	r1, #0
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f000 fef5 	bl	8009794 <HAL_PCDEx_LPM_Callback>
 80089aa:	e002      	b.n	80089b2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f00e f90f 	bl	8016bd0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	695a      	ldr	r2, [r3, #20]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80089c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4618      	mov	r0, r3
 80089c8:	f00b fa36 	bl	8013e38 <USB_ReadInterrupts>
 80089cc:	4603      	mov	r3, r0
 80089ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80089d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80089d6:	d112      	bne.n	80089fe <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80089d8:	69fb      	ldr	r3, [r7, #28]
 80089da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089de:	689b      	ldr	r3, [r3, #8]
 80089e0:	f003 0301 	and.w	r3, r3, #1
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	d102      	bne.n	80089ee <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f00e f8cb 	bl	8016b84 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	695a      	ldr	r2, [r3, #20]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80089fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4618      	mov	r0, r3
 8008a04:	f00b fa18 	bl	8013e38 <USB_ReadInterrupts>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a12:	d121      	bne.n	8008a58 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	695a      	ldr	r2, [r3, #20]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8008a22:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d111      	bne.n	8008a52 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2201      	movs	r2, #1
 8008a32:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a3c:	089b      	lsrs	r3, r3, #2
 8008a3e:	f003 020f 	and.w	r2, r3, #15
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008a48:	2101      	movs	r1, #1
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 fea2 	bl	8009794 <HAL_PCDEx_LPM_Callback>
 8008a50:	e002      	b.n	8008a58 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f00e f896 	bl	8016b84 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	f00b f9eb 	bl	8013e38 <USB_ReadInterrupts>
 8008a62:	4603      	mov	r3, r0
 8008a64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a6c:	f040 80b7 	bne.w	8008bde <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	69fa      	ldr	r2, [r7, #28]
 8008a7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a7e:	f023 0301 	bic.w	r3, r3, #1
 8008a82:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	2110      	movs	r1, #16
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f00a fab2 	bl	8012ff4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008a90:	2300      	movs	r3, #0
 8008a92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a94:	e046      	b.n	8008b24 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a98:	015a      	lsls	r2, r3, #5
 8008a9a:	69fb      	ldr	r3, [r7, #28]
 8008a9c:	4413      	add	r3, r2
 8008a9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008aa8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aac:	015a      	lsls	r2, r3, #5
 8008aae:	69fb      	ldr	r3, [r7, #28]
 8008ab0:	4413      	add	r3, r2
 8008ab2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008aba:	0151      	lsls	r1, r2, #5
 8008abc:	69fa      	ldr	r2, [r7, #28]
 8008abe:	440a      	add	r2, r1
 8008ac0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ac4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008ac8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008acc:	015a      	lsls	r2, r3, #5
 8008ace:	69fb      	ldr	r3, [r7, #28]
 8008ad0:	4413      	add	r3, r2
 8008ad2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008adc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ae0:	015a      	lsls	r2, r3, #5
 8008ae2:	69fb      	ldr	r3, [r7, #28]
 8008ae4:	4413      	add	r3, r2
 8008ae6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008aee:	0151      	lsls	r1, r2, #5
 8008af0:	69fa      	ldr	r2, [r7, #28]
 8008af2:	440a      	add	r2, r1
 8008af4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008af8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008afc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b00:	015a      	lsls	r2, r3, #5
 8008b02:	69fb      	ldr	r3, [r7, #28]
 8008b04:	4413      	add	r3, r2
 8008b06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b0e:	0151      	lsls	r1, r2, #5
 8008b10:	69fa      	ldr	r2, [r7, #28]
 8008b12:	440a      	add	r2, r1
 8008b14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b18:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008b1c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b20:	3301      	adds	r3, #1
 8008b22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d3b3      	bcc.n	8008a96 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008b2e:	69fb      	ldr	r3, [r7, #28]
 8008b30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b34:	69db      	ldr	r3, [r3, #28]
 8008b36:	69fa      	ldr	r2, [r7, #28]
 8008b38:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b3c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008b40:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d016      	beq.n	8008b78 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008b4a:	69fb      	ldr	r3, [r7, #28]
 8008b4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b54:	69fa      	ldr	r2, [r7, #28]
 8008b56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b5a:	f043 030b 	orr.w	r3, r3, #11
 8008b5e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008b62:	69fb      	ldr	r3, [r7, #28]
 8008b64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b6a:	69fa      	ldr	r2, [r7, #28]
 8008b6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b70:	f043 030b 	orr.w	r3, r3, #11
 8008b74:	6453      	str	r3, [r2, #68]	; 0x44
 8008b76:	e015      	b.n	8008ba4 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008b78:	69fb      	ldr	r3, [r7, #28]
 8008b7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b7e:	695a      	ldr	r2, [r3, #20]
 8008b80:	69fb      	ldr	r3, [r7, #28]
 8008b82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b86:	4619      	mov	r1, r3
 8008b88:	f242 032b 	movw	r3, #8235	; 0x202b
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008b90:	69fb      	ldr	r3, [r7, #28]
 8008b92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b96:	691b      	ldr	r3, [r3, #16]
 8008b98:	69fa      	ldr	r2, [r7, #28]
 8008b9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b9e:	f043 030b 	orr.w	r3, r3, #11
 8008ba2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	69fa      	ldr	r2, [r7, #28]
 8008bae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bb2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008bb6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6818      	ldr	r0, [r3, #0]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008bc8:	461a      	mov	r2, r3
 8008bca:	f00b f9fb 	bl	8013fc4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	695a      	ldr	r2, [r3, #20]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008bdc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4618      	mov	r0, r3
 8008be4:	f00b f928 	bl	8013e38 <USB_ReadInterrupts>
 8008be8:	4603      	mov	r3, r0
 8008bea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008bee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008bf2:	d124      	bne.n	8008c3e <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f00b f9bf 	bl	8013f7c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4618      	mov	r0, r3
 8008c04:	f00a fa73 	bl	80130ee <USB_GetDevSpeed>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681c      	ldr	r4, [r3, #0]
 8008c14:	f001 fd88 	bl	800a728 <HAL_RCC_GetHCLKFreq>
 8008c18:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008c1e:	b2db      	uxtb	r3, r3
 8008c20:	461a      	mov	r2, r3
 8008c22:	4620      	mov	r0, r4
 8008c24:	f009 ff78 	bl	8012b18 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f00d ff82 	bl	8016b32 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	695a      	ldr	r2, [r3, #20]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008c3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4618      	mov	r0, r3
 8008c44:	f00b f8f8 	bl	8013e38 <USB_ReadInterrupts>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	f003 0308 	and.w	r3, r3, #8
 8008c4e:	2b08      	cmp	r3, #8
 8008c50:	d10a      	bne.n	8008c68 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f00d ff5f 	bl	8016b16 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	695a      	ldr	r2, [r3, #20]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f002 0208 	and.w	r2, r2, #8
 8008c66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f00b f8e3 	bl	8013e38 <USB_ReadInterrupts>
 8008c72:	4603      	mov	r3, r0
 8008c74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c78:	2b80      	cmp	r3, #128	; 0x80
 8008c7a:	d122      	bne.n	8008cc2 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008c7c:	6a3b      	ldr	r3, [r7, #32]
 8008c7e:	699b      	ldr	r3, [r3, #24]
 8008c80:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c84:	6a3b      	ldr	r3, [r7, #32]
 8008c86:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008c88:	2301      	movs	r3, #1
 8008c8a:	627b      	str	r3, [r7, #36]	; 0x24
 8008c8c:	e014      	b.n	8008cb8 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008c8e:	6879      	ldr	r1, [r7, #4]
 8008c90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c92:	4613      	mov	r3, r2
 8008c94:	00db      	lsls	r3, r3, #3
 8008c96:	4413      	add	r3, r2
 8008c98:	009b      	lsls	r3, r3, #2
 8008c9a:	440b      	add	r3, r1
 8008c9c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008ca0:	781b      	ldrb	r3, [r3, #0]
 8008ca2:	2b01      	cmp	r3, #1
 8008ca4:	d105      	bne.n	8008cb2 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8008ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ca8:	b2db      	uxtb	r3, r3
 8008caa:	4619      	mov	r1, r3
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 fb09 	bl	80092c4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	627b      	str	r3, [r7, #36]	; 0x24
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	d3e5      	bcc.n	8008c8e <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f00b f8b6 	bl	8013e38 <USB_ReadInterrupts>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008cd2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008cd6:	d13b      	bne.n	8008d50 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008cd8:	2301      	movs	r3, #1
 8008cda:	627b      	str	r3, [r7, #36]	; 0x24
 8008cdc:	e02b      	b.n	8008d36 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8008cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ce0:	015a      	lsls	r2, r3, #5
 8008ce2:	69fb      	ldr	r3, [r7, #28]
 8008ce4:	4413      	add	r3, r2
 8008ce6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008cee:	6879      	ldr	r1, [r7, #4]
 8008cf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cf2:	4613      	mov	r3, r2
 8008cf4:	00db      	lsls	r3, r3, #3
 8008cf6:	4413      	add	r3, r2
 8008cf8:	009b      	lsls	r3, r3, #2
 8008cfa:	440b      	add	r3, r1
 8008cfc:	3340      	adds	r3, #64	; 0x40
 8008cfe:	781b      	ldrb	r3, [r3, #0]
 8008d00:	2b01      	cmp	r3, #1
 8008d02:	d115      	bne.n	8008d30 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8008d04:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	da12      	bge.n	8008d30 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8008d0a:	6879      	ldr	r1, [r7, #4]
 8008d0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d0e:	4613      	mov	r3, r2
 8008d10:	00db      	lsls	r3, r3, #3
 8008d12:	4413      	add	r3, r2
 8008d14:	009b      	lsls	r3, r3, #2
 8008d16:	440b      	add	r3, r1
 8008d18:	333f      	adds	r3, #63	; 0x3f
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8008d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d20:	b2db      	uxtb	r3, r3
 8008d22:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008d26:	b2db      	uxtb	r3, r3
 8008d28:	4619      	mov	r1, r3
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 faca 	bl	80092c4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d32:	3301      	adds	r3, #1
 8008d34:	627b      	str	r3, [r7, #36]	; 0x24
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d3ce      	bcc.n	8008cde <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	695a      	ldr	r2, [r3, #20]
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008d4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4618      	mov	r0, r3
 8008d56:	f00b f86f 	bl	8013e38 <USB_ReadInterrupts>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d60:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008d64:	d155      	bne.n	8008e12 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008d66:	2301      	movs	r3, #1
 8008d68:	627b      	str	r3, [r7, #36]	; 0x24
 8008d6a:	e045      	b.n	8008df8 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8008d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d6e:	015a      	lsls	r2, r3, #5
 8008d70:	69fb      	ldr	r3, [r7, #28]
 8008d72:	4413      	add	r3, r2
 8008d74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008d7c:	6879      	ldr	r1, [r7, #4]
 8008d7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d80:	4613      	mov	r3, r2
 8008d82:	00db      	lsls	r3, r3, #3
 8008d84:	4413      	add	r3, r2
 8008d86:	009b      	lsls	r3, r3, #2
 8008d88:	440b      	add	r3, r1
 8008d8a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	2b01      	cmp	r3, #1
 8008d92:	d12e      	bne.n	8008df2 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008d94:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	da2b      	bge.n	8008df2 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8008d9a:	69bb      	ldr	r3, [r7, #24]
 8008d9c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8008da6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d121      	bne.n	8008df2 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8008dae:	6879      	ldr	r1, [r7, #4]
 8008db0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008db2:	4613      	mov	r3, r2
 8008db4:	00db      	lsls	r3, r3, #3
 8008db6:	4413      	add	r3, r2
 8008db8:	009b      	lsls	r3, r3, #2
 8008dba:	440b      	add	r3, r1
 8008dbc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008dc4:	6a3b      	ldr	r3, [r7, #32]
 8008dc6:	699b      	ldr	r3, [r3, #24]
 8008dc8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008dcc:	6a3b      	ldr	r3, [r7, #32]
 8008dce:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008dd0:	6a3b      	ldr	r3, [r7, #32]
 8008dd2:	695b      	ldr	r3, [r3, #20]
 8008dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d10a      	bne.n	8008df2 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008ddc:	69fb      	ldr	r3, [r7, #28]
 8008dde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	69fa      	ldr	r2, [r7, #28]
 8008de6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008dea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008dee:	6053      	str	r3, [r2, #4]
            break;
 8008df0:	e007      	b.n	8008e02 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008df4:	3301      	adds	r3, #1
 8008df6:	627b      	str	r3, [r7, #36]	; 0x24
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dfe:	429a      	cmp	r2, r3
 8008e00:	d3b4      	bcc.n	8008d6c <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	695a      	ldr	r2, [r3, #20]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008e10:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	4618      	mov	r0, r3
 8008e18:	f00b f80e 	bl	8013e38 <USB_ReadInterrupts>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e26:	d10a      	bne.n	8008e3e <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f00d ff03 	bl	8016c34 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	695a      	ldr	r2, [r3, #20]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008e3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4618      	mov	r0, r3
 8008e44:	f00a fff8 	bl	8013e38 <USB_ReadInterrupts>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	f003 0304 	and.w	r3, r3, #4
 8008e4e:	2b04      	cmp	r3, #4
 8008e50:	d115      	bne.n	8008e7e <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008e5a:	69bb      	ldr	r3, [r7, #24]
 8008e5c:	f003 0304 	and.w	r3, r3, #4
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d002      	beq.n	8008e6a <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f00d fef3 	bl	8016c50 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	6859      	ldr	r1, [r3, #4]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	69ba      	ldr	r2, [r7, #24]
 8008e76:	430a      	orrs	r2, r1
 8008e78:	605a      	str	r2, [r3, #4]
 8008e7a:	e000      	b.n	8008e7e <HAL_PCD_IRQHandler+0x992>
      return;
 8008e7c:	bf00      	nop
    }
  }
}
 8008e7e:	3734      	adds	r7, #52	; 0x34
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd90      	pop	{r4, r7, pc}

08008e84 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b082      	sub	sp, #8
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
 8008e8c:	460b      	mov	r3, r1
 8008e8e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d101      	bne.n	8008e9e <HAL_PCD_SetAddress+0x1a>
 8008e9a:	2302      	movs	r3, #2
 8008e9c:	e013      	b.n	8008ec6 <HAL_PCD_SetAddress+0x42>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2201      	movs	r2, #1
 8008ea2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	78fa      	ldrb	r2, [r7, #3]
 8008eaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	78fa      	ldrb	r2, [r7, #3]
 8008eb4:	4611      	mov	r1, r2
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f00a ff56 	bl	8013d68 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008ec4:	2300      	movs	r3, #0
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3708      	adds	r7, #8
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}

08008ece <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008ece:	b580      	push	{r7, lr}
 8008ed0:	b084      	sub	sp, #16
 8008ed2:	af00      	add	r7, sp, #0
 8008ed4:	6078      	str	r0, [r7, #4]
 8008ed6:	4608      	mov	r0, r1
 8008ed8:	4611      	mov	r1, r2
 8008eda:	461a      	mov	r2, r3
 8008edc:	4603      	mov	r3, r0
 8008ede:	70fb      	strb	r3, [r7, #3]
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	803b      	strh	r3, [r7, #0]
 8008ee4:	4613      	mov	r3, r2
 8008ee6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008eec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	da0f      	bge.n	8008f14 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ef4:	78fb      	ldrb	r3, [r7, #3]
 8008ef6:	f003 020f 	and.w	r2, r3, #15
 8008efa:	4613      	mov	r3, r2
 8008efc:	00db      	lsls	r3, r3, #3
 8008efe:	4413      	add	r3, r2
 8008f00:	009b      	lsls	r3, r3, #2
 8008f02:	3338      	adds	r3, #56	; 0x38
 8008f04:	687a      	ldr	r2, [r7, #4]
 8008f06:	4413      	add	r3, r2
 8008f08:	3304      	adds	r3, #4
 8008f0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2201      	movs	r2, #1
 8008f10:	705a      	strb	r2, [r3, #1]
 8008f12:	e00f      	b.n	8008f34 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008f14:	78fb      	ldrb	r3, [r7, #3]
 8008f16:	f003 020f 	and.w	r2, r3, #15
 8008f1a:	4613      	mov	r3, r2
 8008f1c:	00db      	lsls	r3, r3, #3
 8008f1e:	4413      	add	r3, r2
 8008f20:	009b      	lsls	r3, r3, #2
 8008f22:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008f26:	687a      	ldr	r2, [r7, #4]
 8008f28:	4413      	add	r3, r2
 8008f2a:	3304      	adds	r3, #4
 8008f2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2200      	movs	r2, #0
 8008f32:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008f34:	78fb      	ldrb	r3, [r7, #3]
 8008f36:	f003 030f 	and.w	r3, r3, #15
 8008f3a:	b2da      	uxtb	r2, r3
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008f40:	883a      	ldrh	r2, [r7, #0]
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	78ba      	ldrb	r2, [r7, #2]
 8008f4a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	785b      	ldrb	r3, [r3, #1]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d004      	beq.n	8008f5e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	b29a      	uxth	r2, r3
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008f5e:	78bb      	ldrb	r3, [r7, #2]
 8008f60:	2b02      	cmp	r3, #2
 8008f62:	d102      	bne.n	8008f6a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	2200      	movs	r2, #0
 8008f68:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008f70:	2b01      	cmp	r3, #1
 8008f72:	d101      	bne.n	8008f78 <HAL_PCD_EP_Open+0xaa>
 8008f74:	2302      	movs	r3, #2
 8008f76:	e00e      	b.n	8008f96 <HAL_PCD_EP_Open+0xc8>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	68f9      	ldr	r1, [r7, #12]
 8008f86:	4618      	mov	r0, r3
 8008f88:	f00a f8d6 	bl	8013138 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8008f94:	7afb      	ldrb	r3, [r7, #11]
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3710      	adds	r7, #16
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}

08008f9e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b084      	sub	sp, #16
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
 8008fa6:	460b      	mov	r3, r1
 8008fa8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008faa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	da0f      	bge.n	8008fd2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008fb2:	78fb      	ldrb	r3, [r7, #3]
 8008fb4:	f003 020f 	and.w	r2, r3, #15
 8008fb8:	4613      	mov	r3, r2
 8008fba:	00db      	lsls	r3, r3, #3
 8008fbc:	4413      	add	r3, r2
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	3338      	adds	r3, #56	; 0x38
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	4413      	add	r3, r2
 8008fc6:	3304      	adds	r3, #4
 8008fc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2201      	movs	r2, #1
 8008fce:	705a      	strb	r2, [r3, #1]
 8008fd0:	e00f      	b.n	8008ff2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008fd2:	78fb      	ldrb	r3, [r7, #3]
 8008fd4:	f003 020f 	and.w	r2, r3, #15
 8008fd8:	4613      	mov	r3, r2
 8008fda:	00db      	lsls	r3, r3, #3
 8008fdc:	4413      	add	r3, r2
 8008fde:	009b      	lsls	r3, r3, #2
 8008fe0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	4413      	add	r3, r2
 8008fe8:	3304      	adds	r3, #4
 8008fea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008ff2:	78fb      	ldrb	r3, [r7, #3]
 8008ff4:	f003 030f 	and.w	r3, r3, #15
 8008ff8:	b2da      	uxtb	r2, r3
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009004:	2b01      	cmp	r3, #1
 8009006:	d101      	bne.n	800900c <HAL_PCD_EP_Close+0x6e>
 8009008:	2302      	movs	r3, #2
 800900a:	e00e      	b.n	800902a <HAL_PCD_EP_Close+0x8c>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2201      	movs	r2, #1
 8009010:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	68f9      	ldr	r1, [r7, #12]
 800901a:	4618      	mov	r0, r3
 800901c:	f00a f914 	bl	8013248 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2200      	movs	r2, #0
 8009024:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8009028:	2300      	movs	r3, #0
}
 800902a:	4618      	mov	r0, r3
 800902c:	3710      	adds	r7, #16
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}

08009032 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009032:	b580      	push	{r7, lr}
 8009034:	b086      	sub	sp, #24
 8009036:	af00      	add	r7, sp, #0
 8009038:	60f8      	str	r0, [r7, #12]
 800903a:	607a      	str	r2, [r7, #4]
 800903c:	603b      	str	r3, [r7, #0]
 800903e:	460b      	mov	r3, r1
 8009040:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009042:	7afb      	ldrb	r3, [r7, #11]
 8009044:	f003 020f 	and.w	r2, r3, #15
 8009048:	4613      	mov	r3, r2
 800904a:	00db      	lsls	r3, r3, #3
 800904c:	4413      	add	r3, r2
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009054:	68fa      	ldr	r2, [r7, #12]
 8009056:	4413      	add	r3, r2
 8009058:	3304      	adds	r3, #4
 800905a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	683a      	ldr	r2, [r7, #0]
 8009066:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009068:	697b      	ldr	r3, [r7, #20]
 800906a:	2200      	movs	r2, #0
 800906c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	2200      	movs	r2, #0
 8009072:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009074:	7afb      	ldrb	r3, [r7, #11]
 8009076:	f003 030f 	and.w	r3, r3, #15
 800907a:	b2da      	uxtb	r2, r3
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	68db      	ldr	r3, [r3, #12]
 8009084:	2b01      	cmp	r3, #1
 8009086:	d102      	bne.n	800908e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	6818      	ldr	r0, [r3, #0]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	b2db      	uxtb	r3, r3
 8009098:	461a      	mov	r2, r3
 800909a:	6979      	ldr	r1, [r7, #20]
 800909c:	f00a f9b0 	bl	8013400 <USB_EPStartXfer>

  return HAL_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3718      	adds	r7, #24
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}

080090aa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80090aa:	b480      	push	{r7}
 80090ac:	b083      	sub	sp, #12
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	6078      	str	r0, [r7, #4]
 80090b2:	460b      	mov	r3, r1
 80090b4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80090b6:	78fb      	ldrb	r3, [r7, #3]
 80090b8:	f003 020f 	and.w	r2, r3, #15
 80090bc:	6879      	ldr	r1, [r7, #4]
 80090be:	4613      	mov	r3, r2
 80090c0:	00db      	lsls	r3, r3, #3
 80090c2:	4413      	add	r3, r2
 80090c4:	009b      	lsls	r3, r3, #2
 80090c6:	440b      	add	r3, r1
 80090c8:	f503 7324 	add.w	r3, r3, #656	; 0x290
 80090cc:	681b      	ldr	r3, [r3, #0]
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	370c      	adds	r7, #12
 80090d2:	46bd      	mov	sp, r7
 80090d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d8:	4770      	bx	lr

080090da <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80090da:	b580      	push	{r7, lr}
 80090dc:	b086      	sub	sp, #24
 80090de:	af00      	add	r7, sp, #0
 80090e0:	60f8      	str	r0, [r7, #12]
 80090e2:	607a      	str	r2, [r7, #4]
 80090e4:	603b      	str	r3, [r7, #0]
 80090e6:	460b      	mov	r3, r1
 80090e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090ea:	7afb      	ldrb	r3, [r7, #11]
 80090ec:	f003 020f 	and.w	r2, r3, #15
 80090f0:	4613      	mov	r3, r2
 80090f2:	00db      	lsls	r3, r3, #3
 80090f4:	4413      	add	r3, r2
 80090f6:	009b      	lsls	r3, r3, #2
 80090f8:	3338      	adds	r3, #56	; 0x38
 80090fa:	68fa      	ldr	r2, [r7, #12]
 80090fc:	4413      	add	r3, r2
 80090fe:	3304      	adds	r3, #4
 8009100:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	687a      	ldr	r2, [r7, #4]
 8009106:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	683a      	ldr	r2, [r7, #0]
 800910c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	2200      	movs	r2, #0
 8009112:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	2201      	movs	r2, #1
 8009118:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800911a:	7afb      	ldrb	r3, [r7, #11]
 800911c:	f003 030f 	and.w	r3, r3, #15
 8009120:	b2da      	uxtb	r2, r3
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	68db      	ldr	r3, [r3, #12]
 800912a:	2b01      	cmp	r3, #1
 800912c:	d102      	bne.n	8009134 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800912e:	687a      	ldr	r2, [r7, #4]
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	6818      	ldr	r0, [r3, #0]
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	68db      	ldr	r3, [r3, #12]
 800913c:	b2db      	uxtb	r3, r3
 800913e:	461a      	mov	r2, r3
 8009140:	6979      	ldr	r1, [r7, #20]
 8009142:	f00a f95d 	bl	8013400 <USB_EPStartXfer>

  return HAL_OK;
 8009146:	2300      	movs	r3, #0
}
 8009148:	4618      	mov	r0, r3
 800914a:	3718      	adds	r7, #24
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}

08009150 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b084      	sub	sp, #16
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	460b      	mov	r3, r1
 800915a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800915c:	78fb      	ldrb	r3, [r7, #3]
 800915e:	f003 020f 	and.w	r2, r3, #15
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	685b      	ldr	r3, [r3, #4]
 8009166:	429a      	cmp	r2, r3
 8009168:	d901      	bls.n	800916e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800916a:	2301      	movs	r3, #1
 800916c:	e050      	b.n	8009210 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800916e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009172:	2b00      	cmp	r3, #0
 8009174:	da0f      	bge.n	8009196 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009176:	78fb      	ldrb	r3, [r7, #3]
 8009178:	f003 020f 	and.w	r2, r3, #15
 800917c:	4613      	mov	r3, r2
 800917e:	00db      	lsls	r3, r3, #3
 8009180:	4413      	add	r3, r2
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	3338      	adds	r3, #56	; 0x38
 8009186:	687a      	ldr	r2, [r7, #4]
 8009188:	4413      	add	r3, r2
 800918a:	3304      	adds	r3, #4
 800918c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2201      	movs	r2, #1
 8009192:	705a      	strb	r2, [r3, #1]
 8009194:	e00d      	b.n	80091b2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009196:	78fa      	ldrb	r2, [r7, #3]
 8009198:	4613      	mov	r3, r2
 800919a:	00db      	lsls	r3, r3, #3
 800919c:	4413      	add	r3, r2
 800919e:	009b      	lsls	r3, r3, #2
 80091a0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	4413      	add	r3, r2
 80091a8:	3304      	adds	r3, #4
 80091aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2200      	movs	r2, #0
 80091b0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2201      	movs	r2, #1
 80091b6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80091b8:	78fb      	ldrb	r3, [r7, #3]
 80091ba:	f003 030f 	and.w	r3, r3, #15
 80091be:	b2da      	uxtb	r2, r3
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	d101      	bne.n	80091d2 <HAL_PCD_EP_SetStall+0x82>
 80091ce:	2302      	movs	r3, #2
 80091d0:	e01e      	b.n	8009210 <HAL_PCD_EP_SetStall+0xc0>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2201      	movs	r2, #1
 80091d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	68f9      	ldr	r1, [r7, #12]
 80091e0:	4618      	mov	r0, r3
 80091e2:	f00a fced 	bl	8013bc0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80091e6:	78fb      	ldrb	r3, [r7, #3]
 80091e8:	f003 030f 	and.w	r3, r3, #15
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d10a      	bne.n	8009206 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6818      	ldr	r0, [r3, #0]
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	68db      	ldr	r3, [r3, #12]
 80091f8:	b2d9      	uxtb	r1, r3
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009200:	461a      	mov	r2, r3
 8009202:	f00a fedf 	bl	8013fc4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2200      	movs	r2, #0
 800920a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800920e:	2300      	movs	r3, #0
}
 8009210:	4618      	mov	r0, r3
 8009212:	3710      	adds	r7, #16
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}

08009218 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b084      	sub	sp, #16
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	460b      	mov	r3, r1
 8009222:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009224:	78fb      	ldrb	r3, [r7, #3]
 8009226:	f003 020f 	and.w	r2, r3, #15
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	429a      	cmp	r2, r3
 8009230:	d901      	bls.n	8009236 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009232:	2301      	movs	r3, #1
 8009234:	e042      	b.n	80092bc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009236:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800923a:	2b00      	cmp	r3, #0
 800923c:	da0f      	bge.n	800925e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800923e:	78fb      	ldrb	r3, [r7, #3]
 8009240:	f003 020f 	and.w	r2, r3, #15
 8009244:	4613      	mov	r3, r2
 8009246:	00db      	lsls	r3, r3, #3
 8009248:	4413      	add	r3, r2
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	3338      	adds	r3, #56	; 0x38
 800924e:	687a      	ldr	r2, [r7, #4]
 8009250:	4413      	add	r3, r2
 8009252:	3304      	adds	r3, #4
 8009254:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2201      	movs	r2, #1
 800925a:	705a      	strb	r2, [r3, #1]
 800925c:	e00f      	b.n	800927e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800925e:	78fb      	ldrb	r3, [r7, #3]
 8009260:	f003 020f 	and.w	r2, r3, #15
 8009264:	4613      	mov	r3, r2
 8009266:	00db      	lsls	r3, r3, #3
 8009268:	4413      	add	r3, r2
 800926a:	009b      	lsls	r3, r3, #2
 800926c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	4413      	add	r3, r2
 8009274:	3304      	adds	r3, #4
 8009276:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	2200      	movs	r2, #0
 800927c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	2200      	movs	r2, #0
 8009282:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009284:	78fb      	ldrb	r3, [r7, #3]
 8009286:	f003 030f 	and.w	r3, r3, #15
 800928a:	b2da      	uxtb	r2, r3
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009296:	2b01      	cmp	r3, #1
 8009298:	d101      	bne.n	800929e <HAL_PCD_EP_ClrStall+0x86>
 800929a:	2302      	movs	r3, #2
 800929c:	e00e      	b.n	80092bc <HAL_PCD_EP_ClrStall+0xa4>
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2201      	movs	r2, #1
 80092a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	68f9      	ldr	r1, [r7, #12]
 80092ac:	4618      	mov	r0, r3
 80092ae:	f00a fcf5 	bl	8013c9c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2200      	movs	r2, #0
 80092b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80092ba:	2300      	movs	r3, #0
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3710      	adds	r7, #16
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b084      	sub	sp, #16
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	460b      	mov	r3, r1
 80092ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80092d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	da0c      	bge.n	80092f2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80092d8:	78fb      	ldrb	r3, [r7, #3]
 80092da:	f003 020f 	and.w	r2, r3, #15
 80092de:	4613      	mov	r3, r2
 80092e0:	00db      	lsls	r3, r3, #3
 80092e2:	4413      	add	r3, r2
 80092e4:	009b      	lsls	r3, r3, #2
 80092e6:	3338      	adds	r3, #56	; 0x38
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	4413      	add	r3, r2
 80092ec:	3304      	adds	r3, #4
 80092ee:	60fb      	str	r3, [r7, #12]
 80092f0:	e00c      	b.n	800930c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80092f2:	78fb      	ldrb	r3, [r7, #3]
 80092f4:	f003 020f 	and.w	r2, r3, #15
 80092f8:	4613      	mov	r3, r2
 80092fa:	00db      	lsls	r3, r3, #3
 80092fc:	4413      	add	r3, r2
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	4413      	add	r3, r2
 8009308:	3304      	adds	r3, #4
 800930a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	68f9      	ldr	r1, [r7, #12]
 8009312:	4618      	mov	r0, r3
 8009314:	f00a fb14 	bl	8013940 <USB_EPStopXfer>
 8009318:	4603      	mov	r3, r0
 800931a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800931c:	7afb      	ldrb	r3, [r7, #11]
}
 800931e:	4618      	mov	r0, r3
 8009320:	3710      	adds	r7, #16
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}

08009326 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009326:	b580      	push	{r7, lr}
 8009328:	b08a      	sub	sp, #40	; 0x28
 800932a:	af02      	add	r7, sp, #8
 800932c:	6078      	str	r0, [r7, #4]
 800932e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800933a:	683a      	ldr	r2, [r7, #0]
 800933c:	4613      	mov	r3, r2
 800933e:	00db      	lsls	r3, r3, #3
 8009340:	4413      	add	r3, r2
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	3338      	adds	r3, #56	; 0x38
 8009346:	687a      	ldr	r2, [r7, #4]
 8009348:	4413      	add	r3, r2
 800934a:	3304      	adds	r3, #4
 800934c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	695a      	ldr	r2, [r3, #20]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	691b      	ldr	r3, [r3, #16]
 8009356:	429a      	cmp	r2, r3
 8009358:	d901      	bls.n	800935e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800935a:	2301      	movs	r3, #1
 800935c:	e06c      	b.n	8009438 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	691a      	ldr	r2, [r3, #16]
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	695b      	ldr	r3, [r3, #20]
 8009366:	1ad3      	subs	r3, r2, r3
 8009368:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	689b      	ldr	r3, [r3, #8]
 800936e:	69fa      	ldr	r2, [r7, #28]
 8009370:	429a      	cmp	r2, r3
 8009372:	d902      	bls.n	800937a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800937a:	69fb      	ldr	r3, [r7, #28]
 800937c:	3303      	adds	r3, #3
 800937e:	089b      	lsrs	r3, r3, #2
 8009380:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009382:	e02b      	b.n	80093dc <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	691a      	ldr	r2, [r3, #16]
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	695b      	ldr	r3, [r3, #20]
 800938c:	1ad3      	subs	r3, r2, r3
 800938e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	69fa      	ldr	r2, [r7, #28]
 8009396:	429a      	cmp	r2, r3
 8009398:	d902      	bls.n	80093a0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80093a0:	69fb      	ldr	r3, [r7, #28]
 80093a2:	3303      	adds	r3, #3
 80093a4:	089b      	lsrs	r3, r3, #2
 80093a6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	68d9      	ldr	r1, [r3, #12]
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	b2da      	uxtb	r2, r3
 80093b0:	69fb      	ldr	r3, [r7, #28]
 80093b2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80093b8:	b2db      	uxtb	r3, r3
 80093ba:	9300      	str	r3, [sp, #0]
 80093bc:	4603      	mov	r3, r0
 80093be:	6978      	ldr	r0, [r7, #20]
 80093c0:	f00a fb68 	bl	8013a94 <USB_WritePacket>

    ep->xfer_buff  += len;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	68da      	ldr	r2, [r3, #12]
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	441a      	add	r2, r3
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	695a      	ldr	r2, [r3, #20]
 80093d4:	69fb      	ldr	r3, [r7, #28]
 80093d6:	441a      	add	r2, r3
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	015a      	lsls	r2, r3, #5
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	4413      	add	r3, r2
 80093e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093e8:	699b      	ldr	r3, [r3, #24]
 80093ea:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80093ec:	69ba      	ldr	r2, [r7, #24]
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d809      	bhi.n	8009406 <PCD_WriteEmptyTxFifo+0xe0>
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	695a      	ldr	r2, [r3, #20]
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d203      	bcs.n	8009406 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d1be      	bne.n	8009384 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	691a      	ldr	r2, [r3, #16]
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	695b      	ldr	r3, [r3, #20]
 800940e:	429a      	cmp	r2, r3
 8009410:	d811      	bhi.n	8009436 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	f003 030f 	and.w	r3, r3, #15
 8009418:	2201      	movs	r2, #1
 800941a:	fa02 f303 	lsl.w	r3, r2, r3
 800941e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009420:	693b      	ldr	r3, [r7, #16]
 8009422:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009426:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	43db      	mvns	r3, r3
 800942c:	6939      	ldr	r1, [r7, #16]
 800942e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009432:	4013      	ands	r3, r2
 8009434:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009436:	2300      	movs	r3, #0
}
 8009438:	4618      	mov	r0, r3
 800943a:	3720      	adds	r7, #32
 800943c:	46bd      	mov	sp, r7
 800943e:	bd80      	pop	{r7, pc}

08009440 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b088      	sub	sp, #32
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
 8009448:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009450:	69fb      	ldr	r3, [r7, #28]
 8009452:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009454:	69fb      	ldr	r3, [r7, #28]
 8009456:	333c      	adds	r3, #60	; 0x3c
 8009458:	3304      	adds	r3, #4
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	015a      	lsls	r2, r3, #5
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	4413      	add	r3, r2
 8009466:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800946a:	689b      	ldr	r3, [r3, #8]
 800946c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	68db      	ldr	r3, [r3, #12]
 8009472:	2b01      	cmp	r3, #1
 8009474:	d17b      	bne.n	800956e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	f003 0308 	and.w	r3, r3, #8
 800947c:	2b00      	cmp	r3, #0
 800947e:	d015      	beq.n	80094ac <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	4a61      	ldr	r2, [pc, #388]	; (8009608 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8009484:	4293      	cmp	r3, r2
 8009486:	f240 80b9 	bls.w	80095fc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800948a:	693b      	ldr	r3, [r7, #16]
 800948c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009490:	2b00      	cmp	r3, #0
 8009492:	f000 80b3 	beq.w	80095fc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	015a      	lsls	r2, r3, #5
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	4413      	add	r3, r2
 800949e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094a2:	461a      	mov	r2, r3
 80094a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094a8:	6093      	str	r3, [r2, #8]
 80094aa:	e0a7      	b.n	80095fc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80094ac:	693b      	ldr	r3, [r7, #16]
 80094ae:	f003 0320 	and.w	r3, r3, #32
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d009      	beq.n	80094ca <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	015a      	lsls	r2, r3, #5
 80094ba:	69bb      	ldr	r3, [r7, #24]
 80094bc:	4413      	add	r3, r2
 80094be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094c2:	461a      	mov	r2, r3
 80094c4:	2320      	movs	r3, #32
 80094c6:	6093      	str	r3, [r2, #8]
 80094c8:	e098      	b.n	80095fc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	f040 8093 	bne.w	80095fc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	4a4b      	ldr	r2, [pc, #300]	; (8009608 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d90f      	bls.n	80094fe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d00a      	beq.n	80094fe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	015a      	lsls	r2, r3, #5
 80094ec:	69bb      	ldr	r3, [r7, #24]
 80094ee:	4413      	add	r3, r2
 80094f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094f4:	461a      	mov	r2, r3
 80094f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094fa:	6093      	str	r3, [r2, #8]
 80094fc:	e07e      	b.n	80095fc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80094fe:	683a      	ldr	r2, [r7, #0]
 8009500:	4613      	mov	r3, r2
 8009502:	00db      	lsls	r3, r3, #3
 8009504:	4413      	add	r3, r2
 8009506:	009b      	lsls	r3, r3, #2
 8009508:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800950c:	687a      	ldr	r2, [r7, #4]
 800950e:	4413      	add	r3, r2
 8009510:	3304      	adds	r3, #4
 8009512:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	6a1a      	ldr	r2, [r3, #32]
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	0159      	lsls	r1, r3, #5
 800951c:	69bb      	ldr	r3, [r7, #24]
 800951e:	440b      	add	r3, r1
 8009520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009524:	691b      	ldr	r3, [r3, #16]
 8009526:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800952a:	1ad2      	subs	r2, r2, r3
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d114      	bne.n	8009560 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	691b      	ldr	r3, [r3, #16]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d109      	bne.n	8009552 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6818      	ldr	r0, [r3, #0]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009548:	461a      	mov	r2, r3
 800954a:	2101      	movs	r1, #1
 800954c:	f00a fd3a 	bl	8013fc4 <USB_EP0_OutStart>
 8009550:	e006      	b.n	8009560 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	68da      	ldr	r2, [r3, #12]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	695b      	ldr	r3, [r3, #20]
 800955a:	441a      	add	r2, r3
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	b2db      	uxtb	r3, r3
 8009564:	4619      	mov	r1, r3
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f00d faa0 	bl	8016aac <HAL_PCD_DataOutStageCallback>
 800956c:	e046      	b.n	80095fc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	4a26      	ldr	r2, [pc, #152]	; (800960c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d124      	bne.n	80095c0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800957c:	2b00      	cmp	r3, #0
 800957e:	d00a      	beq.n	8009596 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	015a      	lsls	r2, r3, #5
 8009584:	69bb      	ldr	r3, [r7, #24]
 8009586:	4413      	add	r3, r2
 8009588:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800958c:	461a      	mov	r2, r3
 800958e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009592:	6093      	str	r3, [r2, #8]
 8009594:	e032      	b.n	80095fc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	f003 0320 	and.w	r3, r3, #32
 800959c:	2b00      	cmp	r3, #0
 800959e:	d008      	beq.n	80095b2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	015a      	lsls	r2, r3, #5
 80095a4:	69bb      	ldr	r3, [r7, #24]
 80095a6:	4413      	add	r3, r2
 80095a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095ac:	461a      	mov	r2, r3
 80095ae:	2320      	movs	r3, #32
 80095b0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	b2db      	uxtb	r3, r3
 80095b6:	4619      	mov	r1, r3
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f00d fa77 	bl	8016aac <HAL_PCD_DataOutStageCallback>
 80095be:	e01d      	b.n	80095fc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d114      	bne.n	80095f0 <PCD_EP_OutXfrComplete_int+0x1b0>
 80095c6:	6879      	ldr	r1, [r7, #4]
 80095c8:	683a      	ldr	r2, [r7, #0]
 80095ca:	4613      	mov	r3, r2
 80095cc:	00db      	lsls	r3, r3, #3
 80095ce:	4413      	add	r3, r2
 80095d0:	009b      	lsls	r3, r3, #2
 80095d2:	440b      	add	r3, r1
 80095d4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d108      	bne.n	80095f0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6818      	ldr	r0, [r3, #0]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80095e8:	461a      	mov	r2, r3
 80095ea:	2100      	movs	r1, #0
 80095ec:	f00a fcea 	bl	8013fc4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	b2db      	uxtb	r3, r3
 80095f4:	4619      	mov	r1, r3
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f00d fa58 	bl	8016aac <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3720      	adds	r7, #32
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	4f54300a 	.word	0x4f54300a
 800960c:	4f54310a 	.word	0x4f54310a

08009610 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b086      	sub	sp, #24
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	333c      	adds	r3, #60	; 0x3c
 8009628:	3304      	adds	r3, #4
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	015a      	lsls	r2, r3, #5
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	4413      	add	r3, r2
 8009636:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	4a15      	ldr	r2, [pc, #84]	; (8009698 <PCD_EP_OutSetupPacket_int+0x88>)
 8009642:	4293      	cmp	r3, r2
 8009644:	d90e      	bls.n	8009664 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800964c:	2b00      	cmp	r3, #0
 800964e:	d009      	beq.n	8009664 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	015a      	lsls	r2, r3, #5
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	4413      	add	r3, r2
 8009658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800965c:	461a      	mov	r2, r3
 800965e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009662:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f00d fa0f 	bl	8016a88 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	4a0a      	ldr	r2, [pc, #40]	; (8009698 <PCD_EP_OutSetupPacket_int+0x88>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d90c      	bls.n	800968c <PCD_EP_OutSetupPacket_int+0x7c>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	68db      	ldr	r3, [r3, #12]
 8009676:	2b01      	cmp	r3, #1
 8009678:	d108      	bne.n	800968c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6818      	ldr	r0, [r3, #0]
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009684:	461a      	mov	r2, r3
 8009686:	2101      	movs	r1, #1
 8009688:	f00a fc9c 	bl	8013fc4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800968c:	2300      	movs	r3, #0
}
 800968e:	4618      	mov	r0, r3
 8009690:	3718      	adds	r7, #24
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}
 8009696:	bf00      	nop
 8009698:	4f54300a 	.word	0x4f54300a

0800969c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800969c:	b480      	push	{r7}
 800969e:	b085      	sub	sp, #20
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	460b      	mov	r3, r1
 80096a6:	70fb      	strb	r3, [r7, #3]
 80096a8:	4613      	mov	r3, r2
 80096aa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096b2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80096b4:	78fb      	ldrb	r3, [r7, #3]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d107      	bne.n	80096ca <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80096ba:	883b      	ldrh	r3, [r7, #0]
 80096bc:	0419      	lsls	r1, r3, #16
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	68ba      	ldr	r2, [r7, #8]
 80096c4:	430a      	orrs	r2, r1
 80096c6:	629a      	str	r2, [r3, #40]	; 0x28
 80096c8:	e028      	b.n	800971c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096d0:	0c1b      	lsrs	r3, r3, #16
 80096d2:	68ba      	ldr	r2, [r7, #8]
 80096d4:	4413      	add	r3, r2
 80096d6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80096d8:	2300      	movs	r3, #0
 80096da:	73fb      	strb	r3, [r7, #15]
 80096dc:	e00d      	b.n	80096fa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681a      	ldr	r2, [r3, #0]
 80096e2:	7bfb      	ldrb	r3, [r7, #15]
 80096e4:	3340      	adds	r3, #64	; 0x40
 80096e6:	009b      	lsls	r3, r3, #2
 80096e8:	4413      	add	r3, r2
 80096ea:	685b      	ldr	r3, [r3, #4]
 80096ec:	0c1b      	lsrs	r3, r3, #16
 80096ee:	68ba      	ldr	r2, [r7, #8]
 80096f0:	4413      	add	r3, r2
 80096f2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80096f4:	7bfb      	ldrb	r3, [r7, #15]
 80096f6:	3301      	adds	r3, #1
 80096f8:	73fb      	strb	r3, [r7, #15]
 80096fa:	7bfa      	ldrb	r2, [r7, #15]
 80096fc:	78fb      	ldrb	r3, [r7, #3]
 80096fe:	3b01      	subs	r3, #1
 8009700:	429a      	cmp	r2, r3
 8009702:	d3ec      	bcc.n	80096de <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009704:	883b      	ldrh	r3, [r7, #0]
 8009706:	0418      	lsls	r0, r3, #16
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	6819      	ldr	r1, [r3, #0]
 800970c:	78fb      	ldrb	r3, [r7, #3]
 800970e:	3b01      	subs	r3, #1
 8009710:	68ba      	ldr	r2, [r7, #8]
 8009712:	4302      	orrs	r2, r0
 8009714:	3340      	adds	r3, #64	; 0x40
 8009716:	009b      	lsls	r3, r3, #2
 8009718:	440b      	add	r3, r1
 800971a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800971c:	2300      	movs	r3, #0
}
 800971e:	4618      	mov	r0, r3
 8009720:	3714      	adds	r7, #20
 8009722:	46bd      	mov	sp, r7
 8009724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009728:	4770      	bx	lr

0800972a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800972a:	b480      	push	{r7}
 800972c:	b083      	sub	sp, #12
 800972e:	af00      	add	r7, sp, #0
 8009730:	6078      	str	r0, [r7, #4]
 8009732:	460b      	mov	r3, r1
 8009734:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	887a      	ldrh	r2, [r7, #2]
 800973c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800973e:	2300      	movs	r3, #0
}
 8009740:	4618      	mov	r0, r3
 8009742:	370c      	adds	r7, #12
 8009744:	46bd      	mov	sp, r7
 8009746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974a:	4770      	bx	lr

0800974c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800974c:	b480      	push	{r7}
 800974e:	b085      	sub	sp, #20
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2201      	movs	r2, #1
 800975e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2200      	movs	r2, #0
 8009766:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	699b      	ldr	r3, [r3, #24]
 800976e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800977a:	4b05      	ldr	r3, [pc, #20]	; (8009790 <HAL_PCDEx_ActivateLPM+0x44>)
 800977c:	4313      	orrs	r3, r2
 800977e:	68fa      	ldr	r2, [r7, #12]
 8009780:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8009782:	2300      	movs	r3, #0
}
 8009784:	4618      	mov	r0, r3
 8009786:	3714      	adds	r7, #20
 8009788:	46bd      	mov	sp, r7
 800978a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978e:	4770      	bx	lr
 8009790:	10000003 	.word	0x10000003

08009794 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009794:	b480      	push	{r7}
 8009796:	b083      	sub	sp, #12
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
 800979c:	460b      	mov	r3, r1
 800979e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80097a0:	bf00      	nop
 80097a2:	370c      	adds	r7, #12
 80097a4:	46bd      	mov	sp, r7
 80097a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097aa:	4770      	bx	lr

080097ac <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b084      	sub	sp, #16
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80097b4:	4b19      	ldr	r3, [pc, #100]	; (800981c <HAL_PWREx_ConfigSupply+0x70>)
 80097b6:	68db      	ldr	r3, [r3, #12]
 80097b8:	f003 0304 	and.w	r3, r3, #4
 80097bc:	2b04      	cmp	r3, #4
 80097be:	d00a      	beq.n	80097d6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80097c0:	4b16      	ldr	r3, [pc, #88]	; (800981c <HAL_PWREx_ConfigSupply+0x70>)
 80097c2:	68db      	ldr	r3, [r3, #12]
 80097c4:	f003 0307 	and.w	r3, r3, #7
 80097c8:	687a      	ldr	r2, [r7, #4]
 80097ca:	429a      	cmp	r2, r3
 80097cc:	d001      	beq.n	80097d2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80097ce:	2301      	movs	r3, #1
 80097d0:	e01f      	b.n	8009812 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80097d2:	2300      	movs	r3, #0
 80097d4:	e01d      	b.n	8009812 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80097d6:	4b11      	ldr	r3, [pc, #68]	; (800981c <HAL_PWREx_ConfigSupply+0x70>)
 80097d8:	68db      	ldr	r3, [r3, #12]
 80097da:	f023 0207 	bic.w	r2, r3, #7
 80097de:	490f      	ldr	r1, [pc, #60]	; (800981c <HAL_PWREx_ConfigSupply+0x70>)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	4313      	orrs	r3, r2
 80097e4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80097e6:	f7fa f90f 	bl	8003a08 <HAL_GetTick>
 80097ea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80097ec:	e009      	b.n	8009802 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80097ee:	f7fa f90b 	bl	8003a08 <HAL_GetTick>
 80097f2:	4602      	mov	r2, r0
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	1ad3      	subs	r3, r2, r3
 80097f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80097fc:	d901      	bls.n	8009802 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80097fe:	2301      	movs	r3, #1
 8009800:	e007      	b.n	8009812 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009802:	4b06      	ldr	r3, [pc, #24]	; (800981c <HAL_PWREx_ConfigSupply+0x70>)
 8009804:	685b      	ldr	r3, [r3, #4]
 8009806:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800980a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800980e:	d1ee      	bne.n	80097ee <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009810:	2300      	movs	r3, #0
}
 8009812:	4618      	mov	r0, r3
 8009814:	3710      	adds	r7, #16
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
 800981a:	bf00      	nop
 800981c:	58024800 	.word	0x58024800

08009820 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8009820:	b480      	push	{r7}
 8009822:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8009824:	4b05      	ldr	r3, [pc, #20]	; (800983c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	4a04      	ldr	r2, [pc, #16]	; (800983c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800982a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800982e:	60d3      	str	r3, [r2, #12]
}
 8009830:	bf00      	nop
 8009832:	46bd      	mov	sp, r7
 8009834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009838:	4770      	bx	lr
 800983a:	bf00      	nop
 800983c:	58024800 	.word	0x58024800

08009840 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b08c      	sub	sp, #48	; 0x30
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d101      	bne.n	8009852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800984e:	2301      	movs	r3, #1
 8009850:	e3c8      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f003 0301 	and.w	r3, r3, #1
 800985a:	2b00      	cmp	r3, #0
 800985c:	f000 8087 	beq.w	800996e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009860:	4b88      	ldr	r3, [pc, #544]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009862:	691b      	ldr	r3, [r3, #16]
 8009864:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009868:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800986a:	4b86      	ldr	r3, [pc, #536]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 800986c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800986e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009872:	2b10      	cmp	r3, #16
 8009874:	d007      	beq.n	8009886 <HAL_RCC_OscConfig+0x46>
 8009876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009878:	2b18      	cmp	r3, #24
 800987a:	d110      	bne.n	800989e <HAL_RCC_OscConfig+0x5e>
 800987c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800987e:	f003 0303 	and.w	r3, r3, #3
 8009882:	2b02      	cmp	r3, #2
 8009884:	d10b      	bne.n	800989e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009886:	4b7f      	ldr	r3, [pc, #508]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800988e:	2b00      	cmp	r3, #0
 8009890:	d06c      	beq.n	800996c <HAL_RCC_OscConfig+0x12c>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d168      	bne.n	800996c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800989a:	2301      	movs	r3, #1
 800989c:	e3a2      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098a6:	d106      	bne.n	80098b6 <HAL_RCC_OscConfig+0x76>
 80098a8:	4b76      	ldr	r3, [pc, #472]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a75      	ldr	r2, [pc, #468]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80098ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098b2:	6013      	str	r3, [r2, #0]
 80098b4:	e02e      	b.n	8009914 <HAL_RCC_OscConfig+0xd4>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d10c      	bne.n	80098d8 <HAL_RCC_OscConfig+0x98>
 80098be:	4b71      	ldr	r3, [pc, #452]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	4a70      	ldr	r2, [pc, #448]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80098c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80098c8:	6013      	str	r3, [r2, #0]
 80098ca:	4b6e      	ldr	r3, [pc, #440]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a6d      	ldr	r2, [pc, #436]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80098d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80098d4:	6013      	str	r3, [r2, #0]
 80098d6:	e01d      	b.n	8009914 <HAL_RCC_OscConfig+0xd4>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80098e0:	d10c      	bne.n	80098fc <HAL_RCC_OscConfig+0xbc>
 80098e2:	4b68      	ldr	r3, [pc, #416]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a67      	ldr	r2, [pc, #412]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80098e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80098ec:	6013      	str	r3, [r2, #0]
 80098ee:	4b65      	ldr	r3, [pc, #404]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a64      	ldr	r2, [pc, #400]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80098f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098f8:	6013      	str	r3, [r2, #0]
 80098fa:	e00b      	b.n	8009914 <HAL_RCC_OscConfig+0xd4>
 80098fc:	4b61      	ldr	r3, [pc, #388]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4a60      	ldr	r2, [pc, #384]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009906:	6013      	str	r3, [r2, #0]
 8009908:	4b5e      	ldr	r3, [pc, #376]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	4a5d      	ldr	r2, [pc, #372]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 800990e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009912:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d013      	beq.n	8009944 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800991c:	f7fa f874 	bl	8003a08 <HAL_GetTick>
 8009920:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009922:	e008      	b.n	8009936 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009924:	f7fa f870 	bl	8003a08 <HAL_GetTick>
 8009928:	4602      	mov	r2, r0
 800992a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800992c:	1ad3      	subs	r3, r2, r3
 800992e:	2b64      	cmp	r3, #100	; 0x64
 8009930:	d901      	bls.n	8009936 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8009932:	2303      	movs	r3, #3
 8009934:	e356      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009936:	4b53      	ldr	r3, [pc, #332]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800993e:	2b00      	cmp	r3, #0
 8009940:	d0f0      	beq.n	8009924 <HAL_RCC_OscConfig+0xe4>
 8009942:	e014      	b.n	800996e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009944:	f7fa f860 	bl	8003a08 <HAL_GetTick>
 8009948:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800994a:	e008      	b.n	800995e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800994c:	f7fa f85c 	bl	8003a08 <HAL_GetTick>
 8009950:	4602      	mov	r2, r0
 8009952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009954:	1ad3      	subs	r3, r2, r3
 8009956:	2b64      	cmp	r3, #100	; 0x64
 8009958:	d901      	bls.n	800995e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800995a:	2303      	movs	r3, #3
 800995c:	e342      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800995e:	4b49      	ldr	r3, [pc, #292]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009966:	2b00      	cmp	r3, #0
 8009968:	d1f0      	bne.n	800994c <HAL_RCC_OscConfig+0x10c>
 800996a:	e000      	b.n	800996e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800996c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f003 0302 	and.w	r3, r3, #2
 8009976:	2b00      	cmp	r3, #0
 8009978:	f000 808c 	beq.w	8009a94 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800997c:	4b41      	ldr	r3, [pc, #260]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 800997e:	691b      	ldr	r3, [r3, #16]
 8009980:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009984:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009986:	4b3f      	ldr	r3, [pc, #252]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800998a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800998c:	6a3b      	ldr	r3, [r7, #32]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d007      	beq.n	80099a2 <HAL_RCC_OscConfig+0x162>
 8009992:	6a3b      	ldr	r3, [r7, #32]
 8009994:	2b18      	cmp	r3, #24
 8009996:	d137      	bne.n	8009a08 <HAL_RCC_OscConfig+0x1c8>
 8009998:	69fb      	ldr	r3, [r7, #28]
 800999a:	f003 0303 	and.w	r3, r3, #3
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d132      	bne.n	8009a08 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80099a2:	4b38      	ldr	r3, [pc, #224]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f003 0304 	and.w	r3, r3, #4
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d005      	beq.n	80099ba <HAL_RCC_OscConfig+0x17a>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	68db      	ldr	r3, [r3, #12]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d101      	bne.n	80099ba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80099b6:	2301      	movs	r3, #1
 80099b8:	e314      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80099ba:	4b32      	ldr	r3, [pc, #200]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f023 0219 	bic.w	r2, r3, #25
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	68db      	ldr	r3, [r3, #12]
 80099c6:	492f      	ldr	r1, [pc, #188]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80099c8:	4313      	orrs	r3, r2
 80099ca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099cc:	f7fa f81c 	bl	8003a08 <HAL_GetTick>
 80099d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80099d2:	e008      	b.n	80099e6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80099d4:	f7fa f818 	bl	8003a08 <HAL_GetTick>
 80099d8:	4602      	mov	r2, r0
 80099da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099dc:	1ad3      	subs	r3, r2, r3
 80099de:	2b02      	cmp	r3, #2
 80099e0:	d901      	bls.n	80099e6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80099e2:	2303      	movs	r3, #3
 80099e4:	e2fe      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80099e6:	4b27      	ldr	r3, [pc, #156]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f003 0304 	and.w	r3, r3, #4
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d0f0      	beq.n	80099d4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80099f2:	4b24      	ldr	r3, [pc, #144]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	691b      	ldr	r3, [r3, #16]
 80099fe:	061b      	lsls	r3, r3, #24
 8009a00:	4920      	ldr	r1, [pc, #128]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009a02:	4313      	orrs	r3, r2
 8009a04:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a06:	e045      	b.n	8009a94 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	68db      	ldr	r3, [r3, #12]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d026      	beq.n	8009a5e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009a10:	4b1c      	ldr	r3, [pc, #112]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f023 0219 	bic.w	r2, r3, #25
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	4919      	ldr	r1, [pc, #100]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a22:	f7f9 fff1 	bl	8003a08 <HAL_GetTick>
 8009a26:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a28:	e008      	b.n	8009a3c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a2a:	f7f9 ffed 	bl	8003a08 <HAL_GetTick>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a32:	1ad3      	subs	r3, r2, r3
 8009a34:	2b02      	cmp	r3, #2
 8009a36:	d901      	bls.n	8009a3c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8009a38:	2303      	movs	r3, #3
 8009a3a:	e2d3      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a3c:	4b11      	ldr	r3, [pc, #68]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f003 0304 	and.w	r3, r3, #4
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d0f0      	beq.n	8009a2a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a48:	4b0e      	ldr	r3, [pc, #56]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009a4a:	685b      	ldr	r3, [r3, #4]
 8009a4c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	691b      	ldr	r3, [r3, #16]
 8009a54:	061b      	lsls	r3, r3, #24
 8009a56:	490b      	ldr	r1, [pc, #44]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	604b      	str	r3, [r1, #4]
 8009a5c:	e01a      	b.n	8009a94 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009a5e:	4b09      	ldr	r3, [pc, #36]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4a08      	ldr	r2, [pc, #32]	; (8009a84 <HAL_RCC_OscConfig+0x244>)
 8009a64:	f023 0301 	bic.w	r3, r3, #1
 8009a68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a6a:	f7f9 ffcd 	bl	8003a08 <HAL_GetTick>
 8009a6e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009a70:	e00a      	b.n	8009a88 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a72:	f7f9 ffc9 	bl	8003a08 <HAL_GetTick>
 8009a76:	4602      	mov	r2, r0
 8009a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a7a:	1ad3      	subs	r3, r2, r3
 8009a7c:	2b02      	cmp	r3, #2
 8009a7e:	d903      	bls.n	8009a88 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8009a80:	2303      	movs	r3, #3
 8009a82:	e2af      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
 8009a84:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009a88:	4b96      	ldr	r3, [pc, #600]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f003 0304 	and.w	r3, r3, #4
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d1ee      	bne.n	8009a72 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f003 0310 	and.w	r3, r3, #16
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d06a      	beq.n	8009b76 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009aa0:	4b90      	ldr	r3, [pc, #576]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009aa2:	691b      	ldr	r3, [r3, #16]
 8009aa4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009aa8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009aaa:	4b8e      	ldr	r3, [pc, #568]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009aae:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009ab0:	69bb      	ldr	r3, [r7, #24]
 8009ab2:	2b08      	cmp	r3, #8
 8009ab4:	d007      	beq.n	8009ac6 <HAL_RCC_OscConfig+0x286>
 8009ab6:	69bb      	ldr	r3, [r7, #24]
 8009ab8:	2b18      	cmp	r3, #24
 8009aba:	d11b      	bne.n	8009af4 <HAL_RCC_OscConfig+0x2b4>
 8009abc:	697b      	ldr	r3, [r7, #20]
 8009abe:	f003 0303 	and.w	r3, r3, #3
 8009ac2:	2b01      	cmp	r3, #1
 8009ac4:	d116      	bne.n	8009af4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009ac6:	4b87      	ldr	r3, [pc, #540]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d005      	beq.n	8009ade <HAL_RCC_OscConfig+0x29e>
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	69db      	ldr	r3, [r3, #28]
 8009ad6:	2b80      	cmp	r3, #128	; 0x80
 8009ad8:	d001      	beq.n	8009ade <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8009ada:	2301      	movs	r3, #1
 8009adc:	e282      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009ade:	4b81      	ldr	r3, [pc, #516]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009ae0:	68db      	ldr	r3, [r3, #12]
 8009ae2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6a1b      	ldr	r3, [r3, #32]
 8009aea:	061b      	lsls	r3, r3, #24
 8009aec:	497d      	ldr	r1, [pc, #500]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009aee:	4313      	orrs	r3, r2
 8009af0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009af2:	e040      	b.n	8009b76 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	69db      	ldr	r3, [r3, #28]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d023      	beq.n	8009b44 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009afc:	4b79      	ldr	r3, [pc, #484]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a78      	ldr	r2, [pc, #480]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009b02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b08:	f7f9 ff7e 	bl	8003a08 <HAL_GetTick>
 8009b0c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009b0e:	e008      	b.n	8009b22 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009b10:	f7f9 ff7a 	bl	8003a08 <HAL_GetTick>
 8009b14:	4602      	mov	r2, r0
 8009b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b18:	1ad3      	subs	r3, r2, r3
 8009b1a:	2b02      	cmp	r3, #2
 8009b1c:	d901      	bls.n	8009b22 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009b1e:	2303      	movs	r3, #3
 8009b20:	e260      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009b22:	4b70      	ldr	r3, [pc, #448]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d0f0      	beq.n	8009b10 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009b2e:	4b6d      	ldr	r3, [pc, #436]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009b30:	68db      	ldr	r3, [r3, #12]
 8009b32:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6a1b      	ldr	r3, [r3, #32]
 8009b3a:	061b      	lsls	r3, r3, #24
 8009b3c:	4969      	ldr	r1, [pc, #420]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009b3e:	4313      	orrs	r3, r2
 8009b40:	60cb      	str	r3, [r1, #12]
 8009b42:	e018      	b.n	8009b76 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009b44:	4b67      	ldr	r3, [pc, #412]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4a66      	ldr	r2, [pc, #408]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009b4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b50:	f7f9 ff5a 	bl	8003a08 <HAL_GetTick>
 8009b54:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009b56:	e008      	b.n	8009b6a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009b58:	f7f9 ff56 	bl	8003a08 <HAL_GetTick>
 8009b5c:	4602      	mov	r2, r0
 8009b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b60:	1ad3      	subs	r3, r2, r3
 8009b62:	2b02      	cmp	r3, #2
 8009b64:	d901      	bls.n	8009b6a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8009b66:	2303      	movs	r3, #3
 8009b68:	e23c      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009b6a:	4b5e      	ldr	r3, [pc, #376]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d1f0      	bne.n	8009b58 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f003 0308 	and.w	r3, r3, #8
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d036      	beq.n	8009bf0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	695b      	ldr	r3, [r3, #20]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d019      	beq.n	8009bbe <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009b8a:	4b56      	ldr	r3, [pc, #344]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009b8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b8e:	4a55      	ldr	r2, [pc, #340]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009b90:	f043 0301 	orr.w	r3, r3, #1
 8009b94:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b96:	f7f9 ff37 	bl	8003a08 <HAL_GetTick>
 8009b9a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009b9c:	e008      	b.n	8009bb0 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009b9e:	f7f9 ff33 	bl	8003a08 <HAL_GetTick>
 8009ba2:	4602      	mov	r2, r0
 8009ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ba6:	1ad3      	subs	r3, r2, r3
 8009ba8:	2b02      	cmp	r3, #2
 8009baa:	d901      	bls.n	8009bb0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8009bac:	2303      	movs	r3, #3
 8009bae:	e219      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009bb0:	4b4c      	ldr	r3, [pc, #304]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009bb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009bb4:	f003 0302 	and.w	r3, r3, #2
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d0f0      	beq.n	8009b9e <HAL_RCC_OscConfig+0x35e>
 8009bbc:	e018      	b.n	8009bf0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009bbe:	4b49      	ldr	r3, [pc, #292]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009bc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009bc2:	4a48      	ldr	r2, [pc, #288]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009bc4:	f023 0301 	bic.w	r3, r3, #1
 8009bc8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bca:	f7f9 ff1d 	bl	8003a08 <HAL_GetTick>
 8009bce:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009bd0:	e008      	b.n	8009be4 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009bd2:	f7f9 ff19 	bl	8003a08 <HAL_GetTick>
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bda:	1ad3      	subs	r3, r2, r3
 8009bdc:	2b02      	cmp	r3, #2
 8009bde:	d901      	bls.n	8009be4 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8009be0:	2303      	movs	r3, #3
 8009be2:	e1ff      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009be4:	4b3f      	ldr	r3, [pc, #252]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009be6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009be8:	f003 0302 	and.w	r3, r3, #2
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d1f0      	bne.n	8009bd2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f003 0320 	and.w	r3, r3, #32
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d036      	beq.n	8009c6a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	699b      	ldr	r3, [r3, #24]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d019      	beq.n	8009c38 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009c04:	4b37      	ldr	r3, [pc, #220]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	4a36      	ldr	r2, [pc, #216]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009c0a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009c0e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009c10:	f7f9 fefa 	bl	8003a08 <HAL_GetTick>
 8009c14:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009c16:	e008      	b.n	8009c2a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009c18:	f7f9 fef6 	bl	8003a08 <HAL_GetTick>
 8009c1c:	4602      	mov	r2, r0
 8009c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c20:	1ad3      	subs	r3, r2, r3
 8009c22:	2b02      	cmp	r3, #2
 8009c24:	d901      	bls.n	8009c2a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8009c26:	2303      	movs	r3, #3
 8009c28:	e1dc      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009c2a:	4b2e      	ldr	r3, [pc, #184]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d0f0      	beq.n	8009c18 <HAL_RCC_OscConfig+0x3d8>
 8009c36:	e018      	b.n	8009c6a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009c38:	4b2a      	ldr	r3, [pc, #168]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	4a29      	ldr	r2, [pc, #164]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009c3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c42:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009c44:	f7f9 fee0 	bl	8003a08 <HAL_GetTick>
 8009c48:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009c4a:	e008      	b.n	8009c5e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009c4c:	f7f9 fedc 	bl	8003a08 <HAL_GetTick>
 8009c50:	4602      	mov	r2, r0
 8009c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c54:	1ad3      	subs	r3, r2, r3
 8009c56:	2b02      	cmp	r3, #2
 8009c58:	d901      	bls.n	8009c5e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8009c5a:	2303      	movs	r3, #3
 8009c5c:	e1c2      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009c5e:	4b21      	ldr	r3, [pc, #132]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d1f0      	bne.n	8009c4c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f003 0304 	and.w	r3, r3, #4
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	f000 8086 	beq.w	8009d84 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009c78:	4b1b      	ldr	r3, [pc, #108]	; (8009ce8 <HAL_RCC_OscConfig+0x4a8>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	4a1a      	ldr	r2, [pc, #104]	; (8009ce8 <HAL_RCC_OscConfig+0x4a8>)
 8009c7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c82:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009c84:	f7f9 fec0 	bl	8003a08 <HAL_GetTick>
 8009c88:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009c8a:	e008      	b.n	8009c9e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c8c:	f7f9 febc 	bl	8003a08 <HAL_GetTick>
 8009c90:	4602      	mov	r2, r0
 8009c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c94:	1ad3      	subs	r3, r2, r3
 8009c96:	2b64      	cmp	r3, #100	; 0x64
 8009c98:	d901      	bls.n	8009c9e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8009c9a:	2303      	movs	r3, #3
 8009c9c:	e1a2      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009c9e:	4b12      	ldr	r3, [pc, #72]	; (8009ce8 <HAL_RCC_OscConfig+0x4a8>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d0f0      	beq.n	8009c8c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	689b      	ldr	r3, [r3, #8]
 8009cae:	2b01      	cmp	r3, #1
 8009cb0:	d106      	bne.n	8009cc0 <HAL_RCC_OscConfig+0x480>
 8009cb2:	4b0c      	ldr	r3, [pc, #48]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cb6:	4a0b      	ldr	r2, [pc, #44]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009cb8:	f043 0301 	orr.w	r3, r3, #1
 8009cbc:	6713      	str	r3, [r2, #112]	; 0x70
 8009cbe:	e032      	b.n	8009d26 <HAL_RCC_OscConfig+0x4e6>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d111      	bne.n	8009cec <HAL_RCC_OscConfig+0x4ac>
 8009cc8:	4b06      	ldr	r3, [pc, #24]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ccc:	4a05      	ldr	r2, [pc, #20]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009cce:	f023 0301 	bic.w	r3, r3, #1
 8009cd2:	6713      	str	r3, [r2, #112]	; 0x70
 8009cd4:	4b03      	ldr	r3, [pc, #12]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cd8:	4a02      	ldr	r2, [pc, #8]	; (8009ce4 <HAL_RCC_OscConfig+0x4a4>)
 8009cda:	f023 0304 	bic.w	r3, r3, #4
 8009cde:	6713      	str	r3, [r2, #112]	; 0x70
 8009ce0:	e021      	b.n	8009d26 <HAL_RCC_OscConfig+0x4e6>
 8009ce2:	bf00      	nop
 8009ce4:	58024400 	.word	0x58024400
 8009ce8:	58024800 	.word	0x58024800
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	689b      	ldr	r3, [r3, #8]
 8009cf0:	2b05      	cmp	r3, #5
 8009cf2:	d10c      	bne.n	8009d0e <HAL_RCC_OscConfig+0x4ce>
 8009cf4:	4b83      	ldr	r3, [pc, #524]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cf8:	4a82      	ldr	r2, [pc, #520]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009cfa:	f043 0304 	orr.w	r3, r3, #4
 8009cfe:	6713      	str	r3, [r2, #112]	; 0x70
 8009d00:	4b80      	ldr	r3, [pc, #512]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d04:	4a7f      	ldr	r2, [pc, #508]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009d06:	f043 0301 	orr.w	r3, r3, #1
 8009d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8009d0c:	e00b      	b.n	8009d26 <HAL_RCC_OscConfig+0x4e6>
 8009d0e:	4b7d      	ldr	r3, [pc, #500]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d12:	4a7c      	ldr	r2, [pc, #496]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009d14:	f023 0301 	bic.w	r3, r3, #1
 8009d18:	6713      	str	r3, [r2, #112]	; 0x70
 8009d1a:	4b7a      	ldr	r3, [pc, #488]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d1e:	4a79      	ldr	r2, [pc, #484]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009d20:	f023 0304 	bic.w	r3, r3, #4
 8009d24:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	689b      	ldr	r3, [r3, #8]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d015      	beq.n	8009d5a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d2e:	f7f9 fe6b 	bl	8003a08 <HAL_GetTick>
 8009d32:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d34:	e00a      	b.n	8009d4c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d36:	f7f9 fe67 	bl	8003a08 <HAL_GetTick>
 8009d3a:	4602      	mov	r2, r0
 8009d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d3e:	1ad3      	subs	r3, r2, r3
 8009d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d901      	bls.n	8009d4c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8009d48:	2303      	movs	r3, #3
 8009d4a:	e14b      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d4c:	4b6d      	ldr	r3, [pc, #436]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d50:	f003 0302 	and.w	r3, r3, #2
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d0ee      	beq.n	8009d36 <HAL_RCC_OscConfig+0x4f6>
 8009d58:	e014      	b.n	8009d84 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d5a:	f7f9 fe55 	bl	8003a08 <HAL_GetTick>
 8009d5e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009d60:	e00a      	b.n	8009d78 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d62:	f7f9 fe51 	bl	8003a08 <HAL_GetTick>
 8009d66:	4602      	mov	r2, r0
 8009d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d6a:	1ad3      	subs	r3, r2, r3
 8009d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d901      	bls.n	8009d78 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8009d74:	2303      	movs	r3, #3
 8009d76:	e135      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009d78:	4b62      	ldr	r3, [pc, #392]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d7c:	f003 0302 	and.w	r3, r3, #2
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d1ee      	bne.n	8009d62 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	f000 812a 	beq.w	8009fe2 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009d8e:	4b5d      	ldr	r3, [pc, #372]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009d90:	691b      	ldr	r3, [r3, #16]
 8009d92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009d96:	2b18      	cmp	r3, #24
 8009d98:	f000 80ba 	beq.w	8009f10 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009da0:	2b02      	cmp	r3, #2
 8009da2:	f040 8095 	bne.w	8009ed0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009da6:	4b57      	ldr	r3, [pc, #348]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	4a56      	ldr	r2, [pc, #344]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009dac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009db0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009db2:	f7f9 fe29 	bl	8003a08 <HAL_GetTick>
 8009db6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009db8:	e008      	b.n	8009dcc <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009dba:	f7f9 fe25 	bl	8003a08 <HAL_GetTick>
 8009dbe:	4602      	mov	r2, r0
 8009dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc2:	1ad3      	subs	r3, r2, r3
 8009dc4:	2b02      	cmp	r3, #2
 8009dc6:	d901      	bls.n	8009dcc <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8009dc8:	2303      	movs	r3, #3
 8009dca:	e10b      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009dcc:	4b4d      	ldr	r3, [pc, #308]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d1f0      	bne.n	8009dba <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009dd8:	4b4a      	ldr	r3, [pc, #296]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009dda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009ddc:	4b4a      	ldr	r3, [pc, #296]	; (8009f08 <HAL_RCC_OscConfig+0x6c8>)
 8009dde:	4013      	ands	r3, r2
 8009de0:	687a      	ldr	r2, [r7, #4]
 8009de2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8009de4:	687a      	ldr	r2, [r7, #4]
 8009de6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009de8:	0112      	lsls	r2, r2, #4
 8009dea:	430a      	orrs	r2, r1
 8009dec:	4945      	ldr	r1, [pc, #276]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009dee:	4313      	orrs	r3, r2
 8009df0:	628b      	str	r3, [r1, #40]	; 0x28
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009df6:	3b01      	subs	r3, #1
 8009df8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e00:	3b01      	subs	r3, #1
 8009e02:	025b      	lsls	r3, r3, #9
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	431a      	orrs	r2, r3
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e0c:	3b01      	subs	r3, #1
 8009e0e:	041b      	lsls	r3, r3, #16
 8009e10:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009e14:	431a      	orrs	r2, r3
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e1a:	3b01      	subs	r3, #1
 8009e1c:	061b      	lsls	r3, r3, #24
 8009e1e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009e22:	4938      	ldr	r1, [pc, #224]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e24:	4313      	orrs	r3, r2
 8009e26:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009e28:	4b36      	ldr	r3, [pc, #216]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e2c:	4a35      	ldr	r2, [pc, #212]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e2e:	f023 0301 	bic.w	r3, r3, #1
 8009e32:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009e34:	4b33      	ldr	r3, [pc, #204]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009e38:	4b34      	ldr	r3, [pc, #208]	; (8009f0c <HAL_RCC_OscConfig+0x6cc>)
 8009e3a:	4013      	ands	r3, r2
 8009e3c:	687a      	ldr	r2, [r7, #4]
 8009e3e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009e40:	00d2      	lsls	r2, r2, #3
 8009e42:	4930      	ldr	r1, [pc, #192]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e44:	4313      	orrs	r3, r2
 8009e46:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009e48:	4b2e      	ldr	r3, [pc, #184]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e4c:	f023 020c 	bic.w	r2, r3, #12
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e54:	492b      	ldr	r1, [pc, #172]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e56:	4313      	orrs	r3, r2
 8009e58:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009e5a:	4b2a      	ldr	r3, [pc, #168]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e5e:	f023 0202 	bic.w	r2, r3, #2
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e66:	4927      	ldr	r1, [pc, #156]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e68:	4313      	orrs	r3, r2
 8009e6a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009e6c:	4b25      	ldr	r3, [pc, #148]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e70:	4a24      	ldr	r2, [pc, #144]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e76:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e78:	4b22      	ldr	r3, [pc, #136]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e7c:	4a21      	ldr	r2, [pc, #132]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009e82:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009e84:	4b1f      	ldr	r3, [pc, #124]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e88:	4a1e      	ldr	r2, [pc, #120]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e8a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009e8e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8009e90:	4b1c      	ldr	r3, [pc, #112]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e94:	4a1b      	ldr	r2, [pc, #108]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e96:	f043 0301 	orr.w	r3, r3, #1
 8009e9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009e9c:	4b19      	ldr	r3, [pc, #100]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	4a18      	ldr	r2, [pc, #96]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009ea2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009ea6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ea8:	f7f9 fdae 	bl	8003a08 <HAL_GetTick>
 8009eac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009eae:	e008      	b.n	8009ec2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009eb0:	f7f9 fdaa 	bl	8003a08 <HAL_GetTick>
 8009eb4:	4602      	mov	r2, r0
 8009eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eb8:	1ad3      	subs	r3, r2, r3
 8009eba:	2b02      	cmp	r3, #2
 8009ebc:	d901      	bls.n	8009ec2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8009ebe:	2303      	movs	r3, #3
 8009ec0:	e090      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009ec2:	4b10      	ldr	r3, [pc, #64]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d0f0      	beq.n	8009eb0 <HAL_RCC_OscConfig+0x670>
 8009ece:	e088      	b.n	8009fe2 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ed0:	4b0c      	ldr	r3, [pc, #48]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	4a0b      	ldr	r2, [pc, #44]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009ed6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009eda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009edc:	f7f9 fd94 	bl	8003a08 <HAL_GetTick>
 8009ee0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009ee2:	e008      	b.n	8009ef6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ee4:	f7f9 fd90 	bl	8003a08 <HAL_GetTick>
 8009ee8:	4602      	mov	r2, r0
 8009eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eec:	1ad3      	subs	r3, r2, r3
 8009eee:	2b02      	cmp	r3, #2
 8009ef0:	d901      	bls.n	8009ef6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8009ef2:	2303      	movs	r3, #3
 8009ef4:	e076      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009ef6:	4b03      	ldr	r3, [pc, #12]	; (8009f04 <HAL_RCC_OscConfig+0x6c4>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d1f0      	bne.n	8009ee4 <HAL_RCC_OscConfig+0x6a4>
 8009f02:	e06e      	b.n	8009fe2 <HAL_RCC_OscConfig+0x7a2>
 8009f04:	58024400 	.word	0x58024400
 8009f08:	fffffc0c 	.word	0xfffffc0c
 8009f0c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009f10:	4b36      	ldr	r3, [pc, #216]	; (8009fec <HAL_RCC_OscConfig+0x7ac>)
 8009f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f14:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009f16:	4b35      	ldr	r3, [pc, #212]	; (8009fec <HAL_RCC_OscConfig+0x7ac>)
 8009f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f1a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f20:	2b01      	cmp	r3, #1
 8009f22:	d031      	beq.n	8009f88 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f24:	693b      	ldr	r3, [r7, #16]
 8009f26:	f003 0203 	and.w	r2, r3, #3
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009f2e:	429a      	cmp	r2, r3
 8009f30:	d12a      	bne.n	8009f88 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	091b      	lsrs	r3, r3, #4
 8009f36:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f3e:	429a      	cmp	r2, r3
 8009f40:	d122      	bne.n	8009f88 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f4c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d11a      	bne.n	8009f88 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	0a5b      	lsrs	r3, r3, #9
 8009f56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f5e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009f60:	429a      	cmp	r2, r3
 8009f62:	d111      	bne.n	8009f88 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	0c1b      	lsrs	r3, r3, #16
 8009f68:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f70:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d108      	bne.n	8009f88 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	0e1b      	lsrs	r3, r3, #24
 8009f7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f82:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d001      	beq.n	8009f8c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8009f88:	2301      	movs	r3, #1
 8009f8a:	e02b      	b.n	8009fe4 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009f8c:	4b17      	ldr	r3, [pc, #92]	; (8009fec <HAL_RCC_OscConfig+0x7ac>)
 8009f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f90:	08db      	lsrs	r3, r3, #3
 8009f92:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009f96:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f9c:	693a      	ldr	r2, [r7, #16]
 8009f9e:	429a      	cmp	r2, r3
 8009fa0:	d01f      	beq.n	8009fe2 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009fa2:	4b12      	ldr	r3, [pc, #72]	; (8009fec <HAL_RCC_OscConfig+0x7ac>)
 8009fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fa6:	4a11      	ldr	r2, [pc, #68]	; (8009fec <HAL_RCC_OscConfig+0x7ac>)
 8009fa8:	f023 0301 	bic.w	r3, r3, #1
 8009fac:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009fae:	f7f9 fd2b 	bl	8003a08 <HAL_GetTick>
 8009fb2:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009fb4:	bf00      	nop
 8009fb6:	f7f9 fd27 	bl	8003a08 <HAL_GetTick>
 8009fba:	4602      	mov	r2, r0
 8009fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d0f9      	beq.n	8009fb6 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009fc2:	4b0a      	ldr	r3, [pc, #40]	; (8009fec <HAL_RCC_OscConfig+0x7ac>)
 8009fc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009fc6:	4b0a      	ldr	r3, [pc, #40]	; (8009ff0 <HAL_RCC_OscConfig+0x7b0>)
 8009fc8:	4013      	ands	r3, r2
 8009fca:	687a      	ldr	r2, [r7, #4]
 8009fcc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009fce:	00d2      	lsls	r2, r2, #3
 8009fd0:	4906      	ldr	r1, [pc, #24]	; (8009fec <HAL_RCC_OscConfig+0x7ac>)
 8009fd2:	4313      	orrs	r3, r2
 8009fd4:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009fd6:	4b05      	ldr	r3, [pc, #20]	; (8009fec <HAL_RCC_OscConfig+0x7ac>)
 8009fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fda:	4a04      	ldr	r2, [pc, #16]	; (8009fec <HAL_RCC_OscConfig+0x7ac>)
 8009fdc:	f043 0301 	orr.w	r3, r3, #1
 8009fe0:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8009fe2:	2300      	movs	r3, #0
}
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	3730      	adds	r7, #48	; 0x30
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	bd80      	pop	{r7, pc}
 8009fec:	58024400 	.word	0x58024400
 8009ff0:	ffff0007 	.word	0xffff0007

08009ff4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b086      	sub	sp, #24
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
 8009ffc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d101      	bne.n	800a008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a004:	2301      	movs	r3, #1
 800a006:	e19c      	b.n	800a342 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a008:	4b8a      	ldr	r3, [pc, #552]	; (800a234 <HAL_RCC_ClockConfig+0x240>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f003 030f 	and.w	r3, r3, #15
 800a010:	683a      	ldr	r2, [r7, #0]
 800a012:	429a      	cmp	r2, r3
 800a014:	d910      	bls.n	800a038 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a016:	4b87      	ldr	r3, [pc, #540]	; (800a234 <HAL_RCC_ClockConfig+0x240>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f023 020f 	bic.w	r2, r3, #15
 800a01e:	4985      	ldr	r1, [pc, #532]	; (800a234 <HAL_RCC_ClockConfig+0x240>)
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	4313      	orrs	r3, r2
 800a024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a026:	4b83      	ldr	r3, [pc, #524]	; (800a234 <HAL_RCC_ClockConfig+0x240>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f003 030f 	and.w	r3, r3, #15
 800a02e:	683a      	ldr	r2, [r7, #0]
 800a030:	429a      	cmp	r2, r3
 800a032:	d001      	beq.n	800a038 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a034:	2301      	movs	r3, #1
 800a036:	e184      	b.n	800a342 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	f003 0304 	and.w	r3, r3, #4
 800a040:	2b00      	cmp	r3, #0
 800a042:	d010      	beq.n	800a066 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	691a      	ldr	r2, [r3, #16]
 800a048:	4b7b      	ldr	r3, [pc, #492]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a04a:	699b      	ldr	r3, [r3, #24]
 800a04c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a050:	429a      	cmp	r2, r3
 800a052:	d908      	bls.n	800a066 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a054:	4b78      	ldr	r3, [pc, #480]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a056:	699b      	ldr	r3, [r3, #24]
 800a058:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	691b      	ldr	r3, [r3, #16]
 800a060:	4975      	ldr	r1, [pc, #468]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a062:	4313      	orrs	r3, r2
 800a064:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f003 0308 	and.w	r3, r3, #8
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d010      	beq.n	800a094 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	695a      	ldr	r2, [r3, #20]
 800a076:	4b70      	ldr	r3, [pc, #448]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a078:	69db      	ldr	r3, [r3, #28]
 800a07a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a07e:	429a      	cmp	r2, r3
 800a080:	d908      	bls.n	800a094 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a082:	4b6d      	ldr	r3, [pc, #436]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a084:	69db      	ldr	r3, [r3, #28]
 800a086:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	695b      	ldr	r3, [r3, #20]
 800a08e:	496a      	ldr	r1, [pc, #424]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a090:	4313      	orrs	r3, r2
 800a092:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f003 0310 	and.w	r3, r3, #16
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d010      	beq.n	800a0c2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	699a      	ldr	r2, [r3, #24]
 800a0a4:	4b64      	ldr	r3, [pc, #400]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a0a6:	69db      	ldr	r3, [r3, #28]
 800a0a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d908      	bls.n	800a0c2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a0b0:	4b61      	ldr	r3, [pc, #388]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a0b2:	69db      	ldr	r3, [r3, #28]
 800a0b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	699b      	ldr	r3, [r3, #24]
 800a0bc:	495e      	ldr	r1, [pc, #376]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a0be:	4313      	orrs	r3, r2
 800a0c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f003 0320 	and.w	r3, r3, #32
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d010      	beq.n	800a0f0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	69da      	ldr	r2, [r3, #28]
 800a0d2:	4b59      	ldr	r3, [pc, #356]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a0d4:	6a1b      	ldr	r3, [r3, #32]
 800a0d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a0da:	429a      	cmp	r2, r3
 800a0dc:	d908      	bls.n	800a0f0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a0de:	4b56      	ldr	r3, [pc, #344]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a0e0:	6a1b      	ldr	r3, [r3, #32]
 800a0e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	69db      	ldr	r3, [r3, #28]
 800a0ea:	4953      	ldr	r1, [pc, #332]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f003 0302 	and.w	r3, r3, #2
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d010      	beq.n	800a11e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	68da      	ldr	r2, [r3, #12]
 800a100:	4b4d      	ldr	r3, [pc, #308]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a102:	699b      	ldr	r3, [r3, #24]
 800a104:	f003 030f 	and.w	r3, r3, #15
 800a108:	429a      	cmp	r2, r3
 800a10a:	d908      	bls.n	800a11e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a10c:	4b4a      	ldr	r3, [pc, #296]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a10e:	699b      	ldr	r3, [r3, #24]
 800a110:	f023 020f 	bic.w	r2, r3, #15
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	68db      	ldr	r3, [r3, #12]
 800a118:	4947      	ldr	r1, [pc, #284]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a11a:	4313      	orrs	r3, r2
 800a11c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f003 0301 	and.w	r3, r3, #1
 800a126:	2b00      	cmp	r3, #0
 800a128:	d055      	beq.n	800a1d6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a12a:	4b43      	ldr	r3, [pc, #268]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a12c:	699b      	ldr	r3, [r3, #24]
 800a12e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	4940      	ldr	r1, [pc, #256]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a138:	4313      	orrs	r3, r2
 800a13a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	685b      	ldr	r3, [r3, #4]
 800a140:	2b02      	cmp	r3, #2
 800a142:	d107      	bne.n	800a154 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a144:	4b3c      	ldr	r3, [pc, #240]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d121      	bne.n	800a194 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a150:	2301      	movs	r3, #1
 800a152:	e0f6      	b.n	800a342 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	685b      	ldr	r3, [r3, #4]
 800a158:	2b03      	cmp	r3, #3
 800a15a:	d107      	bne.n	800a16c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a15c:	4b36      	ldr	r3, [pc, #216]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a164:	2b00      	cmp	r3, #0
 800a166:	d115      	bne.n	800a194 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a168:	2301      	movs	r3, #1
 800a16a:	e0ea      	b.n	800a342 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	2b01      	cmp	r3, #1
 800a172:	d107      	bne.n	800a184 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a174:	4b30      	ldr	r3, [pc, #192]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d109      	bne.n	800a194 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a180:	2301      	movs	r3, #1
 800a182:	e0de      	b.n	800a342 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a184:	4b2c      	ldr	r3, [pc, #176]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f003 0304 	and.w	r3, r3, #4
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d101      	bne.n	800a194 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a190:	2301      	movs	r3, #1
 800a192:	e0d6      	b.n	800a342 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a194:	4b28      	ldr	r3, [pc, #160]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a196:	691b      	ldr	r3, [r3, #16]
 800a198:	f023 0207 	bic.w	r2, r3, #7
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	685b      	ldr	r3, [r3, #4]
 800a1a0:	4925      	ldr	r1, [pc, #148]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a1a2:	4313      	orrs	r3, r2
 800a1a4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a1a6:	f7f9 fc2f 	bl	8003a08 <HAL_GetTick>
 800a1aa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1ac:	e00a      	b.n	800a1c4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a1ae:	f7f9 fc2b 	bl	8003a08 <HAL_GetTick>
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	1ad3      	subs	r3, r2, r3
 800a1b8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d901      	bls.n	800a1c4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a1c0:	2303      	movs	r3, #3
 800a1c2:	e0be      	b.n	800a342 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1c4:	4b1c      	ldr	r3, [pc, #112]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a1c6:	691b      	ldr	r3, [r3, #16]
 800a1c8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	00db      	lsls	r3, r3, #3
 800a1d2:	429a      	cmp	r2, r3
 800a1d4:	d1eb      	bne.n	800a1ae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	f003 0302 	and.w	r3, r3, #2
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d010      	beq.n	800a204 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	68da      	ldr	r2, [r3, #12]
 800a1e6:	4b14      	ldr	r3, [pc, #80]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a1e8:	699b      	ldr	r3, [r3, #24]
 800a1ea:	f003 030f 	and.w	r3, r3, #15
 800a1ee:	429a      	cmp	r2, r3
 800a1f0:	d208      	bcs.n	800a204 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a1f2:	4b11      	ldr	r3, [pc, #68]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a1f4:	699b      	ldr	r3, [r3, #24]
 800a1f6:	f023 020f 	bic.w	r2, r3, #15
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	68db      	ldr	r3, [r3, #12]
 800a1fe:	490e      	ldr	r1, [pc, #56]	; (800a238 <HAL_RCC_ClockConfig+0x244>)
 800a200:	4313      	orrs	r3, r2
 800a202:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a204:	4b0b      	ldr	r3, [pc, #44]	; (800a234 <HAL_RCC_ClockConfig+0x240>)
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f003 030f 	and.w	r3, r3, #15
 800a20c:	683a      	ldr	r2, [r7, #0]
 800a20e:	429a      	cmp	r2, r3
 800a210:	d214      	bcs.n	800a23c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a212:	4b08      	ldr	r3, [pc, #32]	; (800a234 <HAL_RCC_ClockConfig+0x240>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f023 020f 	bic.w	r2, r3, #15
 800a21a:	4906      	ldr	r1, [pc, #24]	; (800a234 <HAL_RCC_ClockConfig+0x240>)
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	4313      	orrs	r3, r2
 800a220:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a222:	4b04      	ldr	r3, [pc, #16]	; (800a234 <HAL_RCC_ClockConfig+0x240>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f003 030f 	and.w	r3, r3, #15
 800a22a:	683a      	ldr	r2, [r7, #0]
 800a22c:	429a      	cmp	r2, r3
 800a22e:	d005      	beq.n	800a23c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a230:	2301      	movs	r3, #1
 800a232:	e086      	b.n	800a342 <HAL_RCC_ClockConfig+0x34e>
 800a234:	52002000 	.word	0x52002000
 800a238:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f003 0304 	and.w	r3, r3, #4
 800a244:	2b00      	cmp	r3, #0
 800a246:	d010      	beq.n	800a26a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	691a      	ldr	r2, [r3, #16]
 800a24c:	4b3f      	ldr	r3, [pc, #252]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a24e:	699b      	ldr	r3, [r3, #24]
 800a250:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a254:	429a      	cmp	r2, r3
 800a256:	d208      	bcs.n	800a26a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a258:	4b3c      	ldr	r3, [pc, #240]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a25a:	699b      	ldr	r3, [r3, #24]
 800a25c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	691b      	ldr	r3, [r3, #16]
 800a264:	4939      	ldr	r1, [pc, #228]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a266:	4313      	orrs	r3, r2
 800a268:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f003 0308 	and.w	r3, r3, #8
 800a272:	2b00      	cmp	r3, #0
 800a274:	d010      	beq.n	800a298 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	695a      	ldr	r2, [r3, #20]
 800a27a:	4b34      	ldr	r3, [pc, #208]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a27c:	69db      	ldr	r3, [r3, #28]
 800a27e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a282:	429a      	cmp	r2, r3
 800a284:	d208      	bcs.n	800a298 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a286:	4b31      	ldr	r3, [pc, #196]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a288:	69db      	ldr	r3, [r3, #28]
 800a28a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	695b      	ldr	r3, [r3, #20]
 800a292:	492e      	ldr	r1, [pc, #184]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a294:	4313      	orrs	r3, r2
 800a296:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f003 0310 	and.w	r3, r3, #16
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d010      	beq.n	800a2c6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	699a      	ldr	r2, [r3, #24]
 800a2a8:	4b28      	ldr	r3, [pc, #160]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a2aa:	69db      	ldr	r3, [r3, #28]
 800a2ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d208      	bcs.n	800a2c6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a2b4:	4b25      	ldr	r3, [pc, #148]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a2b6:	69db      	ldr	r3, [r3, #28]
 800a2b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	699b      	ldr	r3, [r3, #24]
 800a2c0:	4922      	ldr	r1, [pc, #136]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a2c2:	4313      	orrs	r3, r2
 800a2c4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f003 0320 	and.w	r3, r3, #32
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d010      	beq.n	800a2f4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	69da      	ldr	r2, [r3, #28]
 800a2d6:	4b1d      	ldr	r3, [pc, #116]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a2d8:	6a1b      	ldr	r3, [r3, #32]
 800a2da:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a2de:	429a      	cmp	r2, r3
 800a2e0:	d208      	bcs.n	800a2f4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a2e2:	4b1a      	ldr	r3, [pc, #104]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a2e4:	6a1b      	ldr	r3, [r3, #32]
 800a2e6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	69db      	ldr	r3, [r3, #28]
 800a2ee:	4917      	ldr	r1, [pc, #92]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a2f0:	4313      	orrs	r3, r2
 800a2f2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a2f4:	f000 f89e 	bl	800a434 <HAL_RCC_GetSysClockFreq>
 800a2f8:	4602      	mov	r2, r0
 800a2fa:	4b14      	ldr	r3, [pc, #80]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a2fc:	699b      	ldr	r3, [r3, #24]
 800a2fe:	0a1b      	lsrs	r3, r3, #8
 800a300:	f003 030f 	and.w	r3, r3, #15
 800a304:	4912      	ldr	r1, [pc, #72]	; (800a350 <HAL_RCC_ClockConfig+0x35c>)
 800a306:	5ccb      	ldrb	r3, [r1, r3]
 800a308:	f003 031f 	and.w	r3, r3, #31
 800a30c:	fa22 f303 	lsr.w	r3, r2, r3
 800a310:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a312:	4b0e      	ldr	r3, [pc, #56]	; (800a34c <HAL_RCC_ClockConfig+0x358>)
 800a314:	699b      	ldr	r3, [r3, #24]
 800a316:	f003 030f 	and.w	r3, r3, #15
 800a31a:	4a0d      	ldr	r2, [pc, #52]	; (800a350 <HAL_RCC_ClockConfig+0x35c>)
 800a31c:	5cd3      	ldrb	r3, [r2, r3]
 800a31e:	f003 031f 	and.w	r3, r3, #31
 800a322:	693a      	ldr	r2, [r7, #16]
 800a324:	fa22 f303 	lsr.w	r3, r2, r3
 800a328:	4a0a      	ldr	r2, [pc, #40]	; (800a354 <HAL_RCC_ClockConfig+0x360>)
 800a32a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a32c:	4a0a      	ldr	r2, [pc, #40]	; (800a358 <HAL_RCC_ClockConfig+0x364>)
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a332:	4b0a      	ldr	r3, [pc, #40]	; (800a35c <HAL_RCC_ClockConfig+0x368>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4618      	mov	r0, r3
 800a338:	f7f9 fb1c 	bl	8003974 <HAL_InitTick>
 800a33c:	4603      	mov	r3, r0
 800a33e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a340:	7bfb      	ldrb	r3, [r7, #15]
}
 800a342:	4618      	mov	r0, r3
 800a344:	3718      	adds	r7, #24
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}
 800a34a:	bf00      	nop
 800a34c:	58024400 	.word	0x58024400
 800a350:	08018500 	.word	0x08018500
 800a354:	24000004 	.word	0x24000004
 800a358:	24000000 	.word	0x24000000
 800a35c:	24000008 	.word	0x24000008

0800a360 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b08c      	sub	sp, #48	; 0x30
 800a364:	af00      	add	r7, sp, #0
 800a366:	60f8      	str	r0, [r7, #12]
 800a368:	60b9      	str	r1, [r7, #8]
 800a36a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d12a      	bne.n	800a3c8 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800a372:	4b2d      	ldr	r3, [pc, #180]	; (800a428 <HAL_RCC_MCOConfig+0xc8>)
 800a374:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a378:	4a2b      	ldr	r2, [pc, #172]	; (800a428 <HAL_RCC_MCOConfig+0xc8>)
 800a37a:	f043 0301 	orr.w	r3, r3, #1
 800a37e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a382:	4b29      	ldr	r3, [pc, #164]	; (800a428 <HAL_RCC_MCOConfig+0xc8>)
 800a384:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a388:	f003 0301 	and.w	r3, r3, #1
 800a38c:	61bb      	str	r3, [r7, #24]
 800a38e:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800a390:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a396:	2302      	movs	r3, #2
 800a398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a39a:	2303      	movs	r3, #3
 800a39c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800a3a6:	f107 031c 	add.w	r3, r7, #28
 800a3aa:	4619      	mov	r1, r3
 800a3ac:	481f      	ldr	r0, [pc, #124]	; (800a42c <HAL_RCC_MCOConfig+0xcc>)
 800a3ae:	f7fd fc29 	bl	8007c04 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800a3b2:	4b1d      	ldr	r3, [pc, #116]	; (800a428 <HAL_RCC_MCOConfig+0xc8>)
 800a3b4:	691b      	ldr	r3, [r3, #16]
 800a3b6:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 800a3ba:	68b9      	ldr	r1, [r7, #8]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	430b      	orrs	r3, r1
 800a3c0:	4919      	ldr	r1, [pc, #100]	; (800a428 <HAL_RCC_MCOConfig+0xc8>)
 800a3c2:	4313      	orrs	r3, r2
 800a3c4:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800a3c6:	e02a      	b.n	800a41e <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 800a3c8:	4b17      	ldr	r3, [pc, #92]	; (800a428 <HAL_RCC_MCOConfig+0xc8>)
 800a3ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a3ce:	4a16      	ldr	r2, [pc, #88]	; (800a428 <HAL_RCC_MCOConfig+0xc8>)
 800a3d0:	f043 0304 	orr.w	r3, r3, #4
 800a3d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a3d8:	4b13      	ldr	r3, [pc, #76]	; (800a428 <HAL_RCC_MCOConfig+0xc8>)
 800a3da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a3de:	f003 0304 	and.w	r3, r3, #4
 800a3e2:	617b      	str	r3, [r7, #20]
 800a3e4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800a3e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a3ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a3ec:	2302      	movs	r3, #2
 800a3ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a3f0:	2303      	movs	r3, #3
 800a3f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800a3fc:	f107 031c 	add.w	r3, r7, #28
 800a400:	4619      	mov	r1, r3
 800a402:	480b      	ldr	r0, [pc, #44]	; (800a430 <HAL_RCC_MCOConfig+0xd0>)
 800a404:	f7fd fbfe 	bl	8007c04 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800a408:	4b07      	ldr	r3, [pc, #28]	; (800a428 <HAL_RCC_MCOConfig+0xc8>)
 800a40a:	691b      	ldr	r3, [r3, #16]
 800a40c:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	01d9      	lsls	r1, r3, #7
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	430b      	orrs	r3, r1
 800a418:	4903      	ldr	r1, [pc, #12]	; (800a428 <HAL_RCC_MCOConfig+0xc8>)
 800a41a:	4313      	orrs	r3, r2
 800a41c:	610b      	str	r3, [r1, #16]
}
 800a41e:	bf00      	nop
 800a420:	3730      	adds	r7, #48	; 0x30
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}
 800a426:	bf00      	nop
 800a428:	58024400 	.word	0x58024400
 800a42c:	58020000 	.word	0x58020000
 800a430:	58020800 	.word	0x58020800

0800a434 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a434:	b480      	push	{r7}
 800a436:	b089      	sub	sp, #36	; 0x24
 800a438:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a43a:	4bb3      	ldr	r3, [pc, #716]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a43c:	691b      	ldr	r3, [r3, #16]
 800a43e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a442:	2b18      	cmp	r3, #24
 800a444:	f200 8155 	bhi.w	800a6f2 <HAL_RCC_GetSysClockFreq+0x2be>
 800a448:	a201      	add	r2, pc, #4	; (adr r2, 800a450 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a44a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a44e:	bf00      	nop
 800a450:	0800a4b5 	.word	0x0800a4b5
 800a454:	0800a6f3 	.word	0x0800a6f3
 800a458:	0800a6f3 	.word	0x0800a6f3
 800a45c:	0800a6f3 	.word	0x0800a6f3
 800a460:	0800a6f3 	.word	0x0800a6f3
 800a464:	0800a6f3 	.word	0x0800a6f3
 800a468:	0800a6f3 	.word	0x0800a6f3
 800a46c:	0800a6f3 	.word	0x0800a6f3
 800a470:	0800a4db 	.word	0x0800a4db
 800a474:	0800a6f3 	.word	0x0800a6f3
 800a478:	0800a6f3 	.word	0x0800a6f3
 800a47c:	0800a6f3 	.word	0x0800a6f3
 800a480:	0800a6f3 	.word	0x0800a6f3
 800a484:	0800a6f3 	.word	0x0800a6f3
 800a488:	0800a6f3 	.word	0x0800a6f3
 800a48c:	0800a6f3 	.word	0x0800a6f3
 800a490:	0800a4e1 	.word	0x0800a4e1
 800a494:	0800a6f3 	.word	0x0800a6f3
 800a498:	0800a6f3 	.word	0x0800a6f3
 800a49c:	0800a6f3 	.word	0x0800a6f3
 800a4a0:	0800a6f3 	.word	0x0800a6f3
 800a4a4:	0800a6f3 	.word	0x0800a6f3
 800a4a8:	0800a6f3 	.word	0x0800a6f3
 800a4ac:	0800a6f3 	.word	0x0800a6f3
 800a4b0:	0800a4e7 	.word	0x0800a4e7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a4b4:	4b94      	ldr	r3, [pc, #592]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f003 0320 	and.w	r3, r3, #32
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d009      	beq.n	800a4d4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a4c0:	4b91      	ldr	r3, [pc, #580]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	08db      	lsrs	r3, r3, #3
 800a4c6:	f003 0303 	and.w	r3, r3, #3
 800a4ca:	4a90      	ldr	r2, [pc, #576]	; (800a70c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a4cc:	fa22 f303 	lsr.w	r3, r2, r3
 800a4d0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a4d2:	e111      	b.n	800a6f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a4d4:	4b8d      	ldr	r3, [pc, #564]	; (800a70c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a4d6:	61bb      	str	r3, [r7, #24]
      break;
 800a4d8:	e10e      	b.n	800a6f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a4da:	4b8d      	ldr	r3, [pc, #564]	; (800a710 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a4dc:	61bb      	str	r3, [r7, #24]
      break;
 800a4de:	e10b      	b.n	800a6f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a4e0:	4b8c      	ldr	r3, [pc, #560]	; (800a714 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a4e2:	61bb      	str	r3, [r7, #24]
      break;
 800a4e4:	e108      	b.n	800a6f8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a4e6:	4b88      	ldr	r3, [pc, #544]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4ea:	f003 0303 	and.w	r3, r3, #3
 800a4ee:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a4f0:	4b85      	ldr	r3, [pc, #532]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4f4:	091b      	lsrs	r3, r3, #4
 800a4f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a4fa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a4fc:	4b82      	ldr	r3, [pc, #520]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a500:	f003 0301 	and.w	r3, r3, #1
 800a504:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a506:	4b80      	ldr	r3, [pc, #512]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a50a:	08db      	lsrs	r3, r3, #3
 800a50c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a510:	68fa      	ldr	r2, [r7, #12]
 800a512:	fb02 f303 	mul.w	r3, r2, r3
 800a516:	ee07 3a90 	vmov	s15, r3
 800a51a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a51e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	2b00      	cmp	r3, #0
 800a526:	f000 80e1 	beq.w	800a6ec <HAL_RCC_GetSysClockFreq+0x2b8>
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	2b02      	cmp	r3, #2
 800a52e:	f000 8083 	beq.w	800a638 <HAL_RCC_GetSysClockFreq+0x204>
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	2b02      	cmp	r3, #2
 800a536:	f200 80a1 	bhi.w	800a67c <HAL_RCC_GetSysClockFreq+0x248>
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d003      	beq.n	800a548 <HAL_RCC_GetSysClockFreq+0x114>
 800a540:	697b      	ldr	r3, [r7, #20]
 800a542:	2b01      	cmp	r3, #1
 800a544:	d056      	beq.n	800a5f4 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a546:	e099      	b.n	800a67c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a548:	4b6f      	ldr	r3, [pc, #444]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f003 0320 	and.w	r3, r3, #32
 800a550:	2b00      	cmp	r3, #0
 800a552:	d02d      	beq.n	800a5b0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a554:	4b6c      	ldr	r3, [pc, #432]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	08db      	lsrs	r3, r3, #3
 800a55a:	f003 0303 	and.w	r3, r3, #3
 800a55e:	4a6b      	ldr	r2, [pc, #428]	; (800a70c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a560:	fa22 f303 	lsr.w	r3, r2, r3
 800a564:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	ee07 3a90 	vmov	s15, r3
 800a56c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	ee07 3a90 	vmov	s15, r3
 800a576:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a57a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a57e:	4b62      	ldr	r3, [pc, #392]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a586:	ee07 3a90 	vmov	s15, r3
 800a58a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a58e:	ed97 6a02 	vldr	s12, [r7, #8]
 800a592:	eddf 5a61 	vldr	s11, [pc, #388]	; 800a718 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a59a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a59e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a5a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5aa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a5ae:	e087      	b.n	800a6c0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	ee07 3a90 	vmov	s15, r3
 800a5b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5ba:	eddf 6a58 	vldr	s13, [pc, #352]	; 800a71c <HAL_RCC_GetSysClockFreq+0x2e8>
 800a5be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5c2:	4b51      	ldr	r3, [pc, #324]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5ca:	ee07 3a90 	vmov	s15, r3
 800a5ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5d2:	ed97 6a02 	vldr	s12, [r7, #8]
 800a5d6:	eddf 5a50 	vldr	s11, [pc, #320]	; 800a718 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a5da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a5e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a5f2:	e065      	b.n	800a6c0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	ee07 3a90 	vmov	s15, r3
 800a5fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5fe:	eddf 6a48 	vldr	s13, [pc, #288]	; 800a720 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a606:	4b40      	ldr	r3, [pc, #256]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a60a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a60e:	ee07 3a90 	vmov	s15, r3
 800a612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a616:	ed97 6a02 	vldr	s12, [r7, #8]
 800a61a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800a718 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a61e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a626:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a62a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a62e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a632:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a636:	e043      	b.n	800a6c0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	ee07 3a90 	vmov	s15, r3
 800a63e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a642:	eddf 6a38 	vldr	s13, [pc, #224]	; 800a724 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a646:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a64a:	4b2f      	ldr	r3, [pc, #188]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a64c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a64e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a652:	ee07 3a90 	vmov	s15, r3
 800a656:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a65a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a65e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800a718 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a662:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a666:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a66a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a66e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a672:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a676:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a67a:	e021      	b.n	800a6c0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a67c:	693b      	ldr	r3, [r7, #16]
 800a67e:	ee07 3a90 	vmov	s15, r3
 800a682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a686:	eddf 6a26 	vldr	s13, [pc, #152]	; 800a720 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a68a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a68e:	4b1e      	ldr	r3, [pc, #120]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a696:	ee07 3a90 	vmov	s15, r3
 800a69a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a69e:	ed97 6a02 	vldr	s12, [r7, #8]
 800a6a2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800a718 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a6a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a6b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a6be:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a6c0:	4b11      	ldr	r3, [pc, #68]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6c4:	0a5b      	lsrs	r3, r3, #9
 800a6c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	ee07 3a90 	vmov	s15, r3
 800a6d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a6d8:	edd7 6a07 	vldr	s13, [r7, #28]
 800a6dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a6e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a6e4:	ee17 3a90 	vmov	r3, s15
 800a6e8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a6ea:	e005      	b.n	800a6f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	61bb      	str	r3, [r7, #24]
      break;
 800a6f0:	e002      	b.n	800a6f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a6f2:	4b07      	ldr	r3, [pc, #28]	; (800a710 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a6f4:	61bb      	str	r3, [r7, #24]
      break;
 800a6f6:	bf00      	nop
  }

  return sysclockfreq;
 800a6f8:	69bb      	ldr	r3, [r7, #24]
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3724      	adds	r7, #36	; 0x24
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr
 800a706:	bf00      	nop
 800a708:	58024400 	.word	0x58024400
 800a70c:	03d09000 	.word	0x03d09000
 800a710:	003d0900 	.word	0x003d0900
 800a714:	02faf080 	.word	0x02faf080
 800a718:	46000000 	.word	0x46000000
 800a71c:	4c742400 	.word	0x4c742400
 800a720:	4a742400 	.word	0x4a742400
 800a724:	4c3ebc20 	.word	0x4c3ebc20

0800a728 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b082      	sub	sp, #8
 800a72c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a72e:	f7ff fe81 	bl	800a434 <HAL_RCC_GetSysClockFreq>
 800a732:	4602      	mov	r2, r0
 800a734:	4b10      	ldr	r3, [pc, #64]	; (800a778 <HAL_RCC_GetHCLKFreq+0x50>)
 800a736:	699b      	ldr	r3, [r3, #24]
 800a738:	0a1b      	lsrs	r3, r3, #8
 800a73a:	f003 030f 	and.w	r3, r3, #15
 800a73e:	490f      	ldr	r1, [pc, #60]	; (800a77c <HAL_RCC_GetHCLKFreq+0x54>)
 800a740:	5ccb      	ldrb	r3, [r1, r3]
 800a742:	f003 031f 	and.w	r3, r3, #31
 800a746:	fa22 f303 	lsr.w	r3, r2, r3
 800a74a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a74c:	4b0a      	ldr	r3, [pc, #40]	; (800a778 <HAL_RCC_GetHCLKFreq+0x50>)
 800a74e:	699b      	ldr	r3, [r3, #24]
 800a750:	f003 030f 	and.w	r3, r3, #15
 800a754:	4a09      	ldr	r2, [pc, #36]	; (800a77c <HAL_RCC_GetHCLKFreq+0x54>)
 800a756:	5cd3      	ldrb	r3, [r2, r3]
 800a758:	f003 031f 	and.w	r3, r3, #31
 800a75c:	687a      	ldr	r2, [r7, #4]
 800a75e:	fa22 f303 	lsr.w	r3, r2, r3
 800a762:	4a07      	ldr	r2, [pc, #28]	; (800a780 <HAL_RCC_GetHCLKFreq+0x58>)
 800a764:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a766:	4a07      	ldr	r2, [pc, #28]	; (800a784 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a76c:	4b04      	ldr	r3, [pc, #16]	; (800a780 <HAL_RCC_GetHCLKFreq+0x58>)
 800a76e:	681b      	ldr	r3, [r3, #0]
}
 800a770:	4618      	mov	r0, r3
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}
 800a778:	58024400 	.word	0x58024400
 800a77c:	08018500 	.word	0x08018500
 800a780:	24000004 	.word	0x24000004
 800a784:	24000000 	.word	0x24000000

0800a788 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a78c:	f7ff ffcc 	bl	800a728 <HAL_RCC_GetHCLKFreq>
 800a790:	4602      	mov	r2, r0
 800a792:	4b06      	ldr	r3, [pc, #24]	; (800a7ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800a794:	69db      	ldr	r3, [r3, #28]
 800a796:	091b      	lsrs	r3, r3, #4
 800a798:	f003 0307 	and.w	r3, r3, #7
 800a79c:	4904      	ldr	r1, [pc, #16]	; (800a7b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a79e:	5ccb      	ldrb	r3, [r1, r3]
 800a7a0:	f003 031f 	and.w	r3, r3, #31
 800a7a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	bd80      	pop	{r7, pc}
 800a7ac:	58024400 	.word	0x58024400
 800a7b0:	08018500 	.word	0x08018500

0800a7b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a7b8:	f7ff ffb6 	bl	800a728 <HAL_RCC_GetHCLKFreq>
 800a7bc:	4602      	mov	r2, r0
 800a7be:	4b06      	ldr	r3, [pc, #24]	; (800a7d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a7c0:	69db      	ldr	r3, [r3, #28]
 800a7c2:	0a1b      	lsrs	r3, r3, #8
 800a7c4:	f003 0307 	and.w	r3, r3, #7
 800a7c8:	4904      	ldr	r1, [pc, #16]	; (800a7dc <HAL_RCC_GetPCLK2Freq+0x28>)
 800a7ca:	5ccb      	ldrb	r3, [r1, r3]
 800a7cc:	f003 031f 	and.w	r3, r3, #31
 800a7d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	bd80      	pop	{r7, pc}
 800a7d8:	58024400 	.word	0x58024400
 800a7dc:	08018500 	.word	0x08018500

0800a7e0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a7e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a7e4:	b0c6      	sub	sp, #280	; 0x118
 800a7e6:	af00      	add	r7, sp, #0
 800a7e8:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a7f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a800:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800a804:	2500      	movs	r5, #0
 800a806:	ea54 0305 	orrs.w	r3, r4, r5
 800a80a:	d049      	beq.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a80c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a810:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a812:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a816:	d02f      	beq.n	800a878 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a818:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a81c:	d828      	bhi.n	800a870 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a81e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a822:	d01a      	beq.n	800a85a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a824:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a828:	d822      	bhi.n	800a870 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d003      	beq.n	800a836 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a82e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a832:	d007      	beq.n	800a844 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a834:	e01c      	b.n	800a870 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a836:	4bab      	ldr	r3, [pc, #684]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a83a:	4aaa      	ldr	r2, [pc, #680]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a83c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a840:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a842:	e01a      	b.n	800a87a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a844:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a848:	3308      	adds	r3, #8
 800a84a:	2102      	movs	r1, #2
 800a84c:	4618      	mov	r0, r3
 800a84e:	f002 fa49 	bl	800cce4 <RCCEx_PLL2_Config>
 800a852:	4603      	mov	r3, r0
 800a854:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a858:	e00f      	b.n	800a87a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a85a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a85e:	3328      	adds	r3, #40	; 0x28
 800a860:	2102      	movs	r1, #2
 800a862:	4618      	mov	r0, r3
 800a864:	f002 faf0 	bl	800ce48 <RCCEx_PLL3_Config>
 800a868:	4603      	mov	r3, r0
 800a86a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a86e:	e004      	b.n	800a87a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a870:	2301      	movs	r3, #1
 800a872:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a876:	e000      	b.n	800a87a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a878:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a87a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d10a      	bne.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a882:	4b98      	ldr	r3, [pc, #608]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a884:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a886:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a88a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a88e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a890:	4a94      	ldr	r2, [pc, #592]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a892:	430b      	orrs	r3, r1
 800a894:	6513      	str	r3, [r2, #80]	; 0x50
 800a896:	e003      	b.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a898:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a89c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a8a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a8:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800a8ac:	f04f 0900 	mov.w	r9, #0
 800a8b0:	ea58 0309 	orrs.w	r3, r8, r9
 800a8b4:	d047      	beq.n	800a946 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a8b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8bc:	2b04      	cmp	r3, #4
 800a8be:	d82a      	bhi.n	800a916 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a8c0:	a201      	add	r2, pc, #4	; (adr r2, 800a8c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a8c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8c6:	bf00      	nop
 800a8c8:	0800a8dd 	.word	0x0800a8dd
 800a8cc:	0800a8eb 	.word	0x0800a8eb
 800a8d0:	0800a901 	.word	0x0800a901
 800a8d4:	0800a91f 	.word	0x0800a91f
 800a8d8:	0800a91f 	.word	0x0800a91f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a8dc:	4b81      	ldr	r3, [pc, #516]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a8de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8e0:	4a80      	ldr	r2, [pc, #512]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a8e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a8e6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a8e8:	e01a      	b.n	800a920 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a8ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8ee:	3308      	adds	r3, #8
 800a8f0:	2100      	movs	r1, #0
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	f002 f9f6 	bl	800cce4 <RCCEx_PLL2_Config>
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a8fe:	e00f      	b.n	800a920 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a900:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a904:	3328      	adds	r3, #40	; 0x28
 800a906:	2100      	movs	r1, #0
 800a908:	4618      	mov	r0, r3
 800a90a:	f002 fa9d 	bl	800ce48 <RCCEx_PLL3_Config>
 800a90e:	4603      	mov	r3, r0
 800a910:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a914:	e004      	b.n	800a920 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a916:	2301      	movs	r3, #1
 800a918:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a91c:	e000      	b.n	800a920 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a91e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a920:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a924:	2b00      	cmp	r3, #0
 800a926:	d10a      	bne.n	800a93e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a928:	4b6e      	ldr	r3, [pc, #440]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a92a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a92c:	f023 0107 	bic.w	r1, r3, #7
 800a930:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a936:	4a6b      	ldr	r2, [pc, #428]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a938:	430b      	orrs	r3, r1
 800a93a:	6513      	str	r3, [r2, #80]	; 0x50
 800a93c:	e003      	b.n	800a946 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a93e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a942:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a946:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a94a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a94e:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 800a952:	f04f 0b00 	mov.w	fp, #0
 800a956:	ea5a 030b 	orrs.w	r3, sl, fp
 800a95a:	d05b      	beq.n	800aa14 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a95c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a960:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a964:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800a968:	d03b      	beq.n	800a9e2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800a96a:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800a96e:	d834      	bhi.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a970:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a974:	d037      	beq.n	800a9e6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800a976:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a97a:	d82e      	bhi.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a97c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a980:	d033      	beq.n	800a9ea <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a982:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a986:	d828      	bhi.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a988:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a98c:	d01a      	beq.n	800a9c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800a98e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a992:	d822      	bhi.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a994:	2b00      	cmp	r3, #0
 800a996:	d003      	beq.n	800a9a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800a998:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a99c:	d007      	beq.n	800a9ae <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800a99e:	e01c      	b.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9a0:	4b50      	ldr	r3, [pc, #320]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a9a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9a4:	4a4f      	ldr	r2, [pc, #316]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a9a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a9aa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a9ac:	e01e      	b.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a9ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9b2:	3308      	adds	r3, #8
 800a9b4:	2100      	movs	r1, #0
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f002 f994 	bl	800cce4 <RCCEx_PLL2_Config>
 800a9bc:	4603      	mov	r3, r0
 800a9be:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a9c2:	e013      	b.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a9c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9c8:	3328      	adds	r3, #40	; 0x28
 800a9ca:	2100      	movs	r1, #0
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	f002 fa3b 	bl	800ce48 <RCCEx_PLL3_Config>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a9d8:	e008      	b.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a9da:	2301      	movs	r3, #1
 800a9dc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a9e0:	e004      	b.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a9e2:	bf00      	nop
 800a9e4:	e002      	b.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a9e6:	bf00      	nop
 800a9e8:	e000      	b.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a9ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a9ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d10b      	bne.n	800aa0c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a9f4:	4b3b      	ldr	r3, [pc, #236]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a9f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9f8:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800a9fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa00:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800aa04:	4a37      	ldr	r2, [pc, #220]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa06:	430b      	orrs	r3, r1
 800aa08:	6593      	str	r3, [r2, #88]	; 0x58
 800aa0a:	e003      	b.n	800aa14 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa0c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aa10:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800aa14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa1c:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800aa20:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800aa24:	2300      	movs	r3, #0
 800aa26:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800aa2a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800aa2e:	460b      	mov	r3, r1
 800aa30:	4313      	orrs	r3, r2
 800aa32:	d05d      	beq.n	800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800aa34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa38:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800aa3c:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800aa40:	d03b      	beq.n	800aaba <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800aa42:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800aa46:	d834      	bhi.n	800aab2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aa48:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aa4c:	d037      	beq.n	800aabe <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800aa4e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aa52:	d82e      	bhi.n	800aab2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aa54:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aa58:	d033      	beq.n	800aac2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800aa5a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aa5e:	d828      	bhi.n	800aab2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aa60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aa64:	d01a      	beq.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800aa66:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aa6a:	d822      	bhi.n	800aab2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d003      	beq.n	800aa78 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800aa70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800aa74:	d007      	beq.n	800aa86 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800aa76:	e01c      	b.n	800aab2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa78:	4b1a      	ldr	r3, [pc, #104]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa7c:	4a19      	ldr	r2, [pc, #100]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aa82:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa84:	e01e      	b.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aa86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa8a:	3308      	adds	r3, #8
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f002 f928 	bl	800cce4 <RCCEx_PLL2_Config>
 800aa94:	4603      	mov	r3, r0
 800aa96:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800aa9a:	e013      	b.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aa9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aaa0:	3328      	adds	r3, #40	; 0x28
 800aaa2:	2100      	movs	r1, #0
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f002 f9cf 	bl	800ce48 <RCCEx_PLL3_Config>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aab0:	e008      	b.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800aab2:	2301      	movs	r3, #1
 800aab4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800aab8:	e004      	b.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800aaba:	bf00      	nop
 800aabc:	e002      	b.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800aabe:	bf00      	nop
 800aac0:	e000      	b.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800aac2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aac4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d10d      	bne.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800aacc:	4b05      	ldr	r3, [pc, #20]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aad0:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800aad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aad8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800aadc:	4a01      	ldr	r2, [pc, #4]	; (800aae4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aade:	430b      	orrs	r3, r1
 800aae0:	6593      	str	r3, [r2, #88]	; 0x58
 800aae2:	e005      	b.n	800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800aae4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aae8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aaec:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800aaf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aaf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf8:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800aafc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ab00:	2300      	movs	r3, #0
 800ab02:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ab06:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800ab0a:	460b      	mov	r3, r1
 800ab0c:	4313      	orrs	r3, r2
 800ab0e:	d03a      	beq.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800ab10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab16:	2b30      	cmp	r3, #48	; 0x30
 800ab18:	d01f      	beq.n	800ab5a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800ab1a:	2b30      	cmp	r3, #48	; 0x30
 800ab1c:	d819      	bhi.n	800ab52 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800ab1e:	2b20      	cmp	r3, #32
 800ab20:	d00c      	beq.n	800ab3c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800ab22:	2b20      	cmp	r3, #32
 800ab24:	d815      	bhi.n	800ab52 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d019      	beq.n	800ab5e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800ab2a:	2b10      	cmp	r3, #16
 800ab2c:	d111      	bne.n	800ab52 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab2e:	4baa      	ldr	r3, [pc, #680]	; (800add8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab32:	4aa9      	ldr	r2, [pc, #676]	; (800add8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ab38:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800ab3a:	e011      	b.n	800ab60 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ab3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab40:	3308      	adds	r3, #8
 800ab42:	2102      	movs	r1, #2
 800ab44:	4618      	mov	r0, r3
 800ab46:	f002 f8cd 	bl	800cce4 <RCCEx_PLL2_Config>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800ab50:	e006      	b.n	800ab60 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ab52:	2301      	movs	r3, #1
 800ab54:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ab58:	e002      	b.n	800ab60 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800ab5a:	bf00      	nop
 800ab5c:	e000      	b.n	800ab60 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800ab5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab60:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d10a      	bne.n	800ab7e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800ab68:	4b9b      	ldr	r3, [pc, #620]	; (800add8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab6c:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800ab70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab76:	4a98      	ldr	r2, [pc, #608]	; (800add8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab78:	430b      	orrs	r3, r1
 800ab7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ab7c:	e003      	b.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab7e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ab82:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ab86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab8e:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800ab92:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ab96:	2300      	movs	r3, #0
 800ab98:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ab9c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800aba0:	460b      	mov	r3, r1
 800aba2:	4313      	orrs	r3, r2
 800aba4:	d051      	beq.n	800ac4a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800aba6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800abaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800abb0:	d035      	beq.n	800ac1e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800abb2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800abb6:	d82e      	bhi.n	800ac16 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800abb8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800abbc:	d031      	beq.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800abbe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800abc2:	d828      	bhi.n	800ac16 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800abc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abc8:	d01a      	beq.n	800ac00 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800abca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abce:	d822      	bhi.n	800ac16 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d003      	beq.n	800abdc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800abd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abd8:	d007      	beq.n	800abea <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800abda:	e01c      	b.n	800ac16 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800abdc:	4b7e      	ldr	r3, [pc, #504]	; (800add8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800abde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abe0:	4a7d      	ldr	r2, [pc, #500]	; (800add8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800abe2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800abe6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800abe8:	e01c      	b.n	800ac24 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800abea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800abee:	3308      	adds	r3, #8
 800abf0:	2100      	movs	r1, #0
 800abf2:	4618      	mov	r0, r3
 800abf4:	f002 f876 	bl	800cce4 <RCCEx_PLL2_Config>
 800abf8:	4603      	mov	r3, r0
 800abfa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800abfe:	e011      	b.n	800ac24 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ac00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac04:	3328      	adds	r3, #40	; 0x28
 800ac06:	2100      	movs	r1, #0
 800ac08:	4618      	mov	r0, r3
 800ac0a:	f002 f91d 	bl	800ce48 <RCCEx_PLL3_Config>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ac14:	e006      	b.n	800ac24 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac16:	2301      	movs	r3, #1
 800ac18:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ac1c:	e002      	b.n	800ac24 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800ac1e:	bf00      	nop
 800ac20:	e000      	b.n	800ac24 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800ac22:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac24:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d10a      	bne.n	800ac42 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800ac2c:	4b6a      	ldr	r3, [pc, #424]	; (800add8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ac2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac30:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800ac34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac3a:	4a67      	ldr	r2, [pc, #412]	; (800add8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ac3c:	430b      	orrs	r3, r1
 800ac3e:	6513      	str	r3, [r2, #80]	; 0x50
 800ac40:	e003      	b.n	800ac4a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac42:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ac46:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ac4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac52:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800ac56:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ac60:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800ac64:	460b      	mov	r3, r1
 800ac66:	4313      	orrs	r3, r2
 800ac68:	d053      	beq.n	800ad12 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800ac6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ac74:	d033      	beq.n	800acde <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800ac76:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ac7a:	d82c      	bhi.n	800acd6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800ac7c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ac80:	d02f      	beq.n	800ace2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800ac82:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ac86:	d826      	bhi.n	800acd6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800ac88:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ac8c:	d02b      	beq.n	800ace6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800ac8e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ac92:	d820      	bhi.n	800acd6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800ac94:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ac98:	d012      	beq.n	800acc0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800ac9a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ac9e:	d81a      	bhi.n	800acd6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d022      	beq.n	800acea <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800aca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aca8:	d115      	bne.n	800acd6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800acaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800acae:	3308      	adds	r3, #8
 800acb0:	2101      	movs	r1, #1
 800acb2:	4618      	mov	r0, r3
 800acb4:	f002 f816 	bl	800cce4 <RCCEx_PLL2_Config>
 800acb8:	4603      	mov	r3, r0
 800acba:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800acbe:	e015      	b.n	800acec <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800acc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800acc4:	3328      	adds	r3, #40	; 0x28
 800acc6:	2101      	movs	r1, #1
 800acc8:	4618      	mov	r0, r3
 800acca:	f002 f8bd 	bl	800ce48 <RCCEx_PLL3_Config>
 800acce:	4603      	mov	r3, r0
 800acd0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800acd4:	e00a      	b.n	800acec <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800acd6:	2301      	movs	r3, #1
 800acd8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800acdc:	e006      	b.n	800acec <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800acde:	bf00      	nop
 800ace0:	e004      	b.n	800acec <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800ace2:	bf00      	nop
 800ace4:	e002      	b.n	800acec <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800ace6:	bf00      	nop
 800ace8:	e000      	b.n	800acec <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800acea:	bf00      	nop
    }

    if (ret == HAL_OK)
 800acec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d10a      	bne.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800acf4:	4b38      	ldr	r3, [pc, #224]	; (800add8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800acf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800acf8:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800acfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad02:	4a35      	ldr	r2, [pc, #212]	; (800add8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ad04:	430b      	orrs	r3, r1
 800ad06:	6513      	str	r3, [r2, #80]	; 0x50
 800ad08:	e003      	b.n	800ad12 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad0a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ad0e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800ad12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad1a:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800ad1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ad22:	2300      	movs	r3, #0
 800ad24:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800ad28:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ad2c:	460b      	mov	r3, r1
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	d058      	beq.n	800ade4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800ad32:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad36:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ad3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ad3e:	d033      	beq.n	800ada8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800ad40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ad44:	d82c      	bhi.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ad46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad4a:	d02f      	beq.n	800adac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800ad4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad50:	d826      	bhi.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ad52:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ad56:	d02b      	beq.n	800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800ad58:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ad5c:	d820      	bhi.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ad5e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad62:	d012      	beq.n	800ad8a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800ad64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad68:	d81a      	bhi.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d022      	beq.n	800adb4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800ad6e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ad72:	d115      	bne.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ad74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad78:	3308      	adds	r3, #8
 800ad7a:	2101      	movs	r1, #1
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	f001 ffb1 	bl	800cce4 <RCCEx_PLL2_Config>
 800ad82:	4603      	mov	r3, r0
 800ad84:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ad88:	e015      	b.n	800adb6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ad8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad8e:	3328      	adds	r3, #40	; 0x28
 800ad90:	2101      	movs	r1, #1
 800ad92:	4618      	mov	r0, r3
 800ad94:	f002 f858 	bl	800ce48 <RCCEx_PLL3_Config>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ad9e:	e00a      	b.n	800adb6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800ada0:	2301      	movs	r3, #1
 800ada2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ada6:	e006      	b.n	800adb6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ada8:	bf00      	nop
 800adaa:	e004      	b.n	800adb6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800adac:	bf00      	nop
 800adae:	e002      	b.n	800adb6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800adb0:	bf00      	nop
 800adb2:	e000      	b.n	800adb6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800adb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800adb6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d10e      	bne.n	800addc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800adbe:	4b06      	ldr	r3, [pc, #24]	; (800add8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800adc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adc2:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800adc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800adca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800adce:	4a02      	ldr	r2, [pc, #8]	; (800add8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800add0:	430b      	orrs	r3, r1
 800add2:	6593      	str	r3, [r2, #88]	; 0x58
 800add4:	e006      	b.n	800ade4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800add6:	bf00      	nop
 800add8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800addc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ade0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ade4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ade8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adec:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800adf0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800adf4:	2300      	movs	r3, #0
 800adf6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800adfa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800adfe:	460b      	mov	r3, r1
 800ae00:	4313      	orrs	r3, r2
 800ae02:	d037      	beq.n	800ae74 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800ae04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ae0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ae0e:	d00e      	beq.n	800ae2e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800ae10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ae14:	d816      	bhi.n	800ae44 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d018      	beq.n	800ae4c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800ae1a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ae1e:	d111      	bne.n	800ae44 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae20:	4bc4      	ldr	r3, [pc, #784]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae24:	4ac3      	ldr	r2, [pc, #780]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ae2a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ae2c:	e00f      	b.n	800ae4e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ae2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae32:	3308      	adds	r3, #8
 800ae34:	2101      	movs	r1, #1
 800ae36:	4618      	mov	r0, r3
 800ae38:	f001 ff54 	bl	800cce4 <RCCEx_PLL2_Config>
 800ae3c:	4603      	mov	r3, r0
 800ae3e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ae42:	e004      	b.n	800ae4e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae44:	2301      	movs	r3, #1
 800ae46:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ae4a:	e000      	b.n	800ae4e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800ae4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae4e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d10a      	bne.n	800ae6c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ae56:	4bb7      	ldr	r3, [pc, #732]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae5a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800ae5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ae64:	4ab3      	ldr	r2, [pc, #716]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae66:	430b      	orrs	r3, r1
 800ae68:	6513      	str	r3, [r2, #80]	; 0x50
 800ae6a:	e003      	b.n	800ae74 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae6c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ae70:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800ae74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae7c:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800ae80:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ae84:	2300      	movs	r3, #0
 800ae86:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ae8a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800ae8e:	460b      	mov	r3, r1
 800ae90:	4313      	orrs	r3, r2
 800ae92:	d039      	beq.n	800af08 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800ae94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ae9a:	2b03      	cmp	r3, #3
 800ae9c:	d81c      	bhi.n	800aed8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800ae9e:	a201      	add	r2, pc, #4	; (adr r2, 800aea4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800aea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aea4:	0800aee1 	.word	0x0800aee1
 800aea8:	0800aeb5 	.word	0x0800aeb5
 800aeac:	0800aec3 	.word	0x0800aec3
 800aeb0:	0800aee1 	.word	0x0800aee1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aeb4:	4b9f      	ldr	r3, [pc, #636]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aeb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeb8:	4a9e      	ldr	r2, [pc, #632]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aeba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aebe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800aec0:	e00f      	b.n	800aee2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aec2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aec6:	3308      	adds	r3, #8
 800aec8:	2102      	movs	r1, #2
 800aeca:	4618      	mov	r0, r3
 800aecc:	f001 ff0a 	bl	800cce4 <RCCEx_PLL2_Config>
 800aed0:	4603      	mov	r3, r0
 800aed2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800aed6:	e004      	b.n	800aee2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800aed8:	2301      	movs	r3, #1
 800aeda:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800aede:	e000      	b.n	800aee2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800aee0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aee2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d10a      	bne.n	800af00 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800aeea:	4b92      	ldr	r3, [pc, #584]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aeec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aeee:	f023 0103 	bic.w	r1, r3, #3
 800aef2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aef6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aef8:	4a8e      	ldr	r2, [pc, #568]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aefa:	430b      	orrs	r3, r1
 800aefc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800aefe:	e003      	b.n	800af08 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af00:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800af04:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800af08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af10:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800af14:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800af18:	2300      	movs	r3, #0
 800af1a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800af1e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800af22:	460b      	mov	r3, r1
 800af24:	4313      	orrs	r3, r2
 800af26:	f000 8099 	beq.w	800b05c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800af2a:	4b83      	ldr	r3, [pc, #524]	; (800b138 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	4a82      	ldr	r2, [pc, #520]	; (800b138 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800af30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800af34:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800af36:	f7f8 fd67 	bl	8003a08 <HAL_GetTick>
 800af3a:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800af3e:	e00b      	b.n	800af58 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af40:	f7f8 fd62 	bl	8003a08 <HAL_GetTick>
 800af44:	4602      	mov	r2, r0
 800af46:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800af4a:	1ad3      	subs	r3, r2, r3
 800af4c:	2b64      	cmp	r3, #100	; 0x64
 800af4e:	d903      	bls.n	800af58 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800af50:	2303      	movs	r3, #3
 800af52:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800af56:	e005      	b.n	800af64 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800af58:	4b77      	ldr	r3, [pc, #476]	; (800b138 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af60:	2b00      	cmp	r3, #0
 800af62:	d0ed      	beq.n	800af40 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800af64:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d173      	bne.n	800b054 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800af6c:	4b71      	ldr	r3, [pc, #452]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af6e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800af70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af74:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800af78:	4053      	eors	r3, r2
 800af7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d015      	beq.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800af82:	4b6c      	ldr	r3, [pc, #432]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af8a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800af8e:	4b69      	ldr	r3, [pc, #420]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af92:	4a68      	ldr	r2, [pc, #416]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800af98:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800af9a:	4b66      	ldr	r3, [pc, #408]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af9e:	4a65      	ldr	r2, [pc, #404]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800afa0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800afa4:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800afa6:	4a63      	ldr	r2, [pc, #396]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800afa8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800afac:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800afae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afb2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800afb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800afba:	d118      	bne.n	800afee <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afbc:	f7f8 fd24 	bl	8003a08 <HAL_GetTick>
 800afc0:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800afc4:	e00d      	b.n	800afe2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800afc6:	f7f8 fd1f 	bl	8003a08 <HAL_GetTick>
 800afca:	4602      	mov	r2, r0
 800afcc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800afd0:	1ad2      	subs	r2, r2, r3
 800afd2:	f241 3388 	movw	r3, #5000	; 0x1388
 800afd6:	429a      	cmp	r2, r3
 800afd8:	d903      	bls.n	800afe2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800afda:	2303      	movs	r3, #3
 800afdc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 800afe0:	e005      	b.n	800afee <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800afe2:	4b54      	ldr	r3, [pc, #336]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800afe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800afe6:	f003 0302 	and.w	r3, r3, #2
 800afea:	2b00      	cmp	r3, #0
 800afec:	d0eb      	beq.n	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800afee:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d129      	bne.n	800b04a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800aff6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800affa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800affe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b002:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b006:	d10e      	bne.n	800b026 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800b008:	4b4a      	ldr	r3, [pc, #296]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b00a:	691b      	ldr	r3, [r3, #16]
 800b00c:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800b010:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b014:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b018:	091a      	lsrs	r2, r3, #4
 800b01a:	4b48      	ldr	r3, [pc, #288]	; (800b13c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800b01c:	4013      	ands	r3, r2
 800b01e:	4a45      	ldr	r2, [pc, #276]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b020:	430b      	orrs	r3, r1
 800b022:	6113      	str	r3, [r2, #16]
 800b024:	e005      	b.n	800b032 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800b026:	4b43      	ldr	r3, [pc, #268]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b028:	691b      	ldr	r3, [r3, #16]
 800b02a:	4a42      	ldr	r2, [pc, #264]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b02c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b030:	6113      	str	r3, [r2, #16]
 800b032:	4b40      	ldr	r3, [pc, #256]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b034:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800b036:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b03a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b03e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b042:	4a3c      	ldr	r2, [pc, #240]	; (800b134 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b044:	430b      	orrs	r3, r1
 800b046:	6713      	str	r3, [r2, #112]	; 0x70
 800b048:	e008      	b.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b04a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b04e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 800b052:	e003      	b.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b054:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b058:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b05c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b060:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b064:	f002 0301 	and.w	r3, r2, #1
 800b068:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b06c:	2300      	movs	r3, #0
 800b06e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b072:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800b076:	460b      	mov	r3, r1
 800b078:	4313      	orrs	r3, r2
 800b07a:	f000 808f 	beq.w	800b19c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b07e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b082:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b084:	2b28      	cmp	r3, #40	; 0x28
 800b086:	d871      	bhi.n	800b16c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800b088:	a201      	add	r2, pc, #4	; (adr r2, 800b090 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800b08a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b08e:	bf00      	nop
 800b090:	0800b175 	.word	0x0800b175
 800b094:	0800b16d 	.word	0x0800b16d
 800b098:	0800b16d 	.word	0x0800b16d
 800b09c:	0800b16d 	.word	0x0800b16d
 800b0a0:	0800b16d 	.word	0x0800b16d
 800b0a4:	0800b16d 	.word	0x0800b16d
 800b0a8:	0800b16d 	.word	0x0800b16d
 800b0ac:	0800b16d 	.word	0x0800b16d
 800b0b0:	0800b141 	.word	0x0800b141
 800b0b4:	0800b16d 	.word	0x0800b16d
 800b0b8:	0800b16d 	.word	0x0800b16d
 800b0bc:	0800b16d 	.word	0x0800b16d
 800b0c0:	0800b16d 	.word	0x0800b16d
 800b0c4:	0800b16d 	.word	0x0800b16d
 800b0c8:	0800b16d 	.word	0x0800b16d
 800b0cc:	0800b16d 	.word	0x0800b16d
 800b0d0:	0800b157 	.word	0x0800b157
 800b0d4:	0800b16d 	.word	0x0800b16d
 800b0d8:	0800b16d 	.word	0x0800b16d
 800b0dc:	0800b16d 	.word	0x0800b16d
 800b0e0:	0800b16d 	.word	0x0800b16d
 800b0e4:	0800b16d 	.word	0x0800b16d
 800b0e8:	0800b16d 	.word	0x0800b16d
 800b0ec:	0800b16d 	.word	0x0800b16d
 800b0f0:	0800b175 	.word	0x0800b175
 800b0f4:	0800b16d 	.word	0x0800b16d
 800b0f8:	0800b16d 	.word	0x0800b16d
 800b0fc:	0800b16d 	.word	0x0800b16d
 800b100:	0800b16d 	.word	0x0800b16d
 800b104:	0800b16d 	.word	0x0800b16d
 800b108:	0800b16d 	.word	0x0800b16d
 800b10c:	0800b16d 	.word	0x0800b16d
 800b110:	0800b175 	.word	0x0800b175
 800b114:	0800b16d 	.word	0x0800b16d
 800b118:	0800b16d 	.word	0x0800b16d
 800b11c:	0800b16d 	.word	0x0800b16d
 800b120:	0800b16d 	.word	0x0800b16d
 800b124:	0800b16d 	.word	0x0800b16d
 800b128:	0800b16d 	.word	0x0800b16d
 800b12c:	0800b16d 	.word	0x0800b16d
 800b130:	0800b175 	.word	0x0800b175
 800b134:	58024400 	.word	0x58024400
 800b138:	58024800 	.word	0x58024800
 800b13c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b140:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b144:	3308      	adds	r3, #8
 800b146:	2101      	movs	r1, #1
 800b148:	4618      	mov	r0, r3
 800b14a:	f001 fdcb 	bl	800cce4 <RCCEx_PLL2_Config>
 800b14e:	4603      	mov	r3, r0
 800b150:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b154:	e00f      	b.n	800b176 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b156:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b15a:	3328      	adds	r3, #40	; 0x28
 800b15c:	2101      	movs	r1, #1
 800b15e:	4618      	mov	r0, r3
 800b160:	f001 fe72 	bl	800ce48 <RCCEx_PLL3_Config>
 800b164:	4603      	mov	r3, r0
 800b166:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b16a:	e004      	b.n	800b176 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b16c:	2301      	movs	r3, #1
 800b16e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b172:	e000      	b.n	800b176 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800b174:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b176:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d10a      	bne.n	800b194 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b17e:	4bbf      	ldr	r3, [pc, #764]	; (800b47c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b182:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800b186:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b18a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b18c:	4abb      	ldr	r2, [pc, #748]	; (800b47c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b18e:	430b      	orrs	r3, r1
 800b190:	6553      	str	r3, [r2, #84]	; 0x54
 800b192:	e003      	b.n	800b19c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b194:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b198:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b19c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a4:	f002 0302 	and.w	r3, r2, #2
 800b1a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b1b2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800b1b6:	460b      	mov	r3, r1
 800b1b8:	4313      	orrs	r3, r2
 800b1ba:	d041      	beq.n	800b240 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b1bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b1c2:	2b05      	cmp	r3, #5
 800b1c4:	d824      	bhi.n	800b210 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800b1c6:	a201      	add	r2, pc, #4	; (adr r2, 800b1cc <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800b1c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1cc:	0800b219 	.word	0x0800b219
 800b1d0:	0800b1e5 	.word	0x0800b1e5
 800b1d4:	0800b1fb 	.word	0x0800b1fb
 800b1d8:	0800b219 	.word	0x0800b219
 800b1dc:	0800b219 	.word	0x0800b219
 800b1e0:	0800b219 	.word	0x0800b219
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b1e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1e8:	3308      	adds	r3, #8
 800b1ea:	2101      	movs	r1, #1
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	f001 fd79 	bl	800cce4 <RCCEx_PLL2_Config>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b1f8:	e00f      	b.n	800b21a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b1fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1fe:	3328      	adds	r3, #40	; 0x28
 800b200:	2101      	movs	r1, #1
 800b202:	4618      	mov	r0, r3
 800b204:	f001 fe20 	bl	800ce48 <RCCEx_PLL3_Config>
 800b208:	4603      	mov	r3, r0
 800b20a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b20e:	e004      	b.n	800b21a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b210:	2301      	movs	r3, #1
 800b212:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b216:	e000      	b.n	800b21a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800b218:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b21a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d10a      	bne.n	800b238 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b222:	4b96      	ldr	r3, [pc, #600]	; (800b47c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b226:	f023 0107 	bic.w	r1, r3, #7
 800b22a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b22e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b230:	4a92      	ldr	r2, [pc, #584]	; (800b47c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b232:	430b      	orrs	r3, r1
 800b234:	6553      	str	r3, [r2, #84]	; 0x54
 800b236:	e003      	b.n	800b240 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b238:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b23c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b240:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b244:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b248:	f002 0304 	and.w	r3, r2, #4
 800b24c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b250:	2300      	movs	r3, #0
 800b252:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b256:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b25a:	460b      	mov	r3, r1
 800b25c:	4313      	orrs	r3, r2
 800b25e:	d044      	beq.n	800b2ea <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b260:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b264:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b268:	2b05      	cmp	r3, #5
 800b26a:	d825      	bhi.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800b26c:	a201      	add	r2, pc, #4	; (adr r2, 800b274 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800b26e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b272:	bf00      	nop
 800b274:	0800b2c1 	.word	0x0800b2c1
 800b278:	0800b28d 	.word	0x0800b28d
 800b27c:	0800b2a3 	.word	0x0800b2a3
 800b280:	0800b2c1 	.word	0x0800b2c1
 800b284:	0800b2c1 	.word	0x0800b2c1
 800b288:	0800b2c1 	.word	0x0800b2c1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b28c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b290:	3308      	adds	r3, #8
 800b292:	2101      	movs	r1, #1
 800b294:	4618      	mov	r0, r3
 800b296:	f001 fd25 	bl	800cce4 <RCCEx_PLL2_Config>
 800b29a:	4603      	mov	r3, r0
 800b29c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b2a0:	e00f      	b.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b2a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b2a6:	3328      	adds	r3, #40	; 0x28
 800b2a8:	2101      	movs	r1, #1
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f001 fdcc 	bl	800ce48 <RCCEx_PLL3_Config>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b2b6:	e004      	b.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b2b8:	2301      	movs	r3, #1
 800b2ba:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b2be:	e000      	b.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800b2c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2c2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d10b      	bne.n	800b2e2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b2ca:	4b6c      	ldr	r3, [pc, #432]	; (800b47c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b2cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b2ce:	f023 0107 	bic.w	r1, r3, #7
 800b2d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b2d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b2da:	4a68      	ldr	r2, [pc, #416]	; (800b47c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b2dc:	430b      	orrs	r3, r1
 800b2de:	6593      	str	r3, [r2, #88]	; 0x58
 800b2e0:	e003      	b.n	800b2ea <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2e2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b2e6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b2ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f2:	f002 0320 	and.w	r3, r2, #32
 800b2f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b300:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800b304:	460b      	mov	r3, r1
 800b306:	4313      	orrs	r3, r2
 800b308:	d055      	beq.n	800b3b6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b30a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b30e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b312:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b316:	d033      	beq.n	800b380 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800b318:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b31c:	d82c      	bhi.n	800b378 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b31e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b322:	d02f      	beq.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800b324:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b328:	d826      	bhi.n	800b378 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b32a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b32e:	d02b      	beq.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800b330:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b334:	d820      	bhi.n	800b378 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b336:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b33a:	d012      	beq.n	800b362 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800b33c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b340:	d81a      	bhi.n	800b378 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b342:	2b00      	cmp	r3, #0
 800b344:	d022      	beq.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800b346:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b34a:	d115      	bne.n	800b378 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b34c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b350:	3308      	adds	r3, #8
 800b352:	2100      	movs	r1, #0
 800b354:	4618      	mov	r0, r3
 800b356:	f001 fcc5 	bl	800cce4 <RCCEx_PLL2_Config>
 800b35a:	4603      	mov	r3, r0
 800b35c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b360:	e015      	b.n	800b38e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b362:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b366:	3328      	adds	r3, #40	; 0x28
 800b368:	2102      	movs	r1, #2
 800b36a:	4618      	mov	r0, r3
 800b36c:	f001 fd6c 	bl	800ce48 <RCCEx_PLL3_Config>
 800b370:	4603      	mov	r3, r0
 800b372:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b376:	e00a      	b.n	800b38e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b378:	2301      	movs	r3, #1
 800b37a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b37e:	e006      	b.n	800b38e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b380:	bf00      	nop
 800b382:	e004      	b.n	800b38e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b384:	bf00      	nop
 800b386:	e002      	b.n	800b38e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b388:	bf00      	nop
 800b38a:	e000      	b.n	800b38e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b38c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b38e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b392:	2b00      	cmp	r3, #0
 800b394:	d10b      	bne.n	800b3ae <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b396:	4b39      	ldr	r3, [pc, #228]	; (800b47c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b39a:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b39e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b3a6:	4a35      	ldr	r2, [pc, #212]	; (800b47c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b3a8:	430b      	orrs	r3, r1
 800b3aa:	6553      	str	r3, [r2, #84]	; 0x54
 800b3ac:	e003      	b.n	800b3b6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3ae:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b3b2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b3b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3be:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800b3c2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b3cc:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800b3d0:	460b      	mov	r3, r1
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	d058      	beq.n	800b488 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b3d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b3de:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b3e2:	d033      	beq.n	800b44c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800b3e4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b3e8:	d82c      	bhi.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b3ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3ee:	d02f      	beq.n	800b450 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800b3f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3f4:	d826      	bhi.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b3f6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b3fa:	d02b      	beq.n	800b454 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800b3fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b400:	d820      	bhi.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b402:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b406:	d012      	beq.n	800b42e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800b408:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b40c:	d81a      	bhi.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d022      	beq.n	800b458 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800b412:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b416:	d115      	bne.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b418:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b41c:	3308      	adds	r3, #8
 800b41e:	2100      	movs	r1, #0
 800b420:	4618      	mov	r0, r3
 800b422:	f001 fc5f 	bl	800cce4 <RCCEx_PLL2_Config>
 800b426:	4603      	mov	r3, r0
 800b428:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b42c:	e015      	b.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b42e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b432:	3328      	adds	r3, #40	; 0x28
 800b434:	2102      	movs	r1, #2
 800b436:	4618      	mov	r0, r3
 800b438:	f001 fd06 	bl	800ce48 <RCCEx_PLL3_Config>
 800b43c:	4603      	mov	r3, r0
 800b43e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b442:	e00a      	b.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b444:	2301      	movs	r3, #1
 800b446:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b44a:	e006      	b.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b44c:	bf00      	nop
 800b44e:	e004      	b.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b450:	bf00      	nop
 800b452:	e002      	b.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b454:	bf00      	nop
 800b456:	e000      	b.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b458:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b45a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d10e      	bne.n	800b480 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b462:	4b06      	ldr	r3, [pc, #24]	; (800b47c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b466:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800b46a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b46e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b472:	4a02      	ldr	r2, [pc, #8]	; (800b47c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b474:	430b      	orrs	r3, r1
 800b476:	6593      	str	r3, [r2, #88]	; 0x58
 800b478:	e006      	b.n	800b488 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800b47a:	bf00      	nop
 800b47c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b480:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b484:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b488:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b490:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800b494:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b498:	2300      	movs	r3, #0
 800b49a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b49e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800b4a2:	460b      	mov	r3, r1
 800b4a4:	4313      	orrs	r3, r2
 800b4a6:	d055      	beq.n	800b554 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b4a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b4b0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b4b4:	d033      	beq.n	800b51e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800b4b6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b4ba:	d82c      	bhi.n	800b516 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b4bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b4c0:	d02f      	beq.n	800b522 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800b4c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b4c6:	d826      	bhi.n	800b516 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b4c8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b4cc:	d02b      	beq.n	800b526 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800b4ce:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b4d2:	d820      	bhi.n	800b516 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b4d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b4d8:	d012      	beq.n	800b500 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800b4da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b4de:	d81a      	bhi.n	800b516 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d022      	beq.n	800b52a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800b4e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b4e8:	d115      	bne.n	800b516 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b4ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4ee:	3308      	adds	r3, #8
 800b4f0:	2100      	movs	r1, #0
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f001 fbf6 	bl	800cce4 <RCCEx_PLL2_Config>
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b4fe:	e015      	b.n	800b52c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b500:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b504:	3328      	adds	r3, #40	; 0x28
 800b506:	2102      	movs	r1, #2
 800b508:	4618      	mov	r0, r3
 800b50a:	f001 fc9d 	bl	800ce48 <RCCEx_PLL3_Config>
 800b50e:	4603      	mov	r3, r0
 800b510:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b514:	e00a      	b.n	800b52c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b516:	2301      	movs	r3, #1
 800b518:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b51c:	e006      	b.n	800b52c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b51e:	bf00      	nop
 800b520:	e004      	b.n	800b52c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b522:	bf00      	nop
 800b524:	e002      	b.n	800b52c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b526:	bf00      	nop
 800b528:	e000      	b.n	800b52c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b52a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b52c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b530:	2b00      	cmp	r3, #0
 800b532:	d10b      	bne.n	800b54c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b534:	4ba0      	ldr	r3, [pc, #640]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b536:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b538:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800b53c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b540:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b544:	4a9c      	ldr	r2, [pc, #624]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b546:	430b      	orrs	r3, r1
 800b548:	6593      	str	r3, [r2, #88]	; 0x58
 800b54a:	e003      	b.n	800b554 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b54c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b550:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800b554:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b55c:	f002 0308 	and.w	r3, r2, #8
 800b560:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b564:	2300      	movs	r3, #0
 800b566:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b56a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800b56e:	460b      	mov	r3, r1
 800b570:	4313      	orrs	r3, r2
 800b572:	d01e      	beq.n	800b5b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800b574:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b578:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b57c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b580:	d10c      	bne.n	800b59c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b582:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b586:	3328      	adds	r3, #40	; 0x28
 800b588:	2102      	movs	r1, #2
 800b58a:	4618      	mov	r0, r3
 800b58c:	f001 fc5c 	bl	800ce48 <RCCEx_PLL3_Config>
 800b590:	4603      	mov	r3, r0
 800b592:	2b00      	cmp	r3, #0
 800b594:	d002      	beq.n	800b59c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800b596:	2301      	movs	r3, #1
 800b598:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800b59c:	4b86      	ldr	r3, [pc, #536]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b59e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5a0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b5a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b5ac:	4a82      	ldr	r2, [pc, #520]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b5ae:	430b      	orrs	r3, r1
 800b5b0:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b5b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ba:	f002 0310 	and.w	r3, r2, #16
 800b5be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b5c8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800b5cc:	460b      	mov	r3, r1
 800b5ce:	4313      	orrs	r3, r2
 800b5d0:	d01e      	beq.n	800b610 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b5d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b5da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b5de:	d10c      	bne.n	800b5fa <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b5e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5e4:	3328      	adds	r3, #40	; 0x28
 800b5e6:	2102      	movs	r1, #2
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	f001 fc2d 	bl	800ce48 <RCCEx_PLL3_Config>
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d002      	beq.n	800b5fa <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b5fa:	4b6f      	ldr	r3, [pc, #444]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b5fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b5fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b602:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b606:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b60a:	4a6b      	ldr	r2, [pc, #428]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b60c:	430b      	orrs	r3, r1
 800b60e:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b610:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b614:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b618:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800b61c:	67bb      	str	r3, [r7, #120]	; 0x78
 800b61e:	2300      	movs	r3, #0
 800b620:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b622:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800b626:	460b      	mov	r3, r1
 800b628:	4313      	orrs	r3, r2
 800b62a:	d03e      	beq.n	800b6aa <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b62c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b630:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b634:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b638:	d022      	beq.n	800b680 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800b63a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b63e:	d81b      	bhi.n	800b678 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800b640:	2b00      	cmp	r3, #0
 800b642:	d003      	beq.n	800b64c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800b644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b648:	d00b      	beq.n	800b662 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800b64a:	e015      	b.n	800b678 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b64c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b650:	3308      	adds	r3, #8
 800b652:	2100      	movs	r1, #0
 800b654:	4618      	mov	r0, r3
 800b656:	f001 fb45 	bl	800cce4 <RCCEx_PLL2_Config>
 800b65a:	4603      	mov	r3, r0
 800b65c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b660:	e00f      	b.n	800b682 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b662:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b666:	3328      	adds	r3, #40	; 0x28
 800b668:	2102      	movs	r1, #2
 800b66a:	4618      	mov	r0, r3
 800b66c:	f001 fbec 	bl	800ce48 <RCCEx_PLL3_Config>
 800b670:	4603      	mov	r3, r0
 800b672:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b676:	e004      	b.n	800b682 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b678:	2301      	movs	r3, #1
 800b67a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b67e:	e000      	b.n	800b682 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800b680:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b682:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b686:	2b00      	cmp	r3, #0
 800b688:	d10b      	bne.n	800b6a2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b68a:	4b4b      	ldr	r3, [pc, #300]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b68c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b68e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800b692:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b696:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b69a:	4a47      	ldr	r2, [pc, #284]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b69c:	430b      	orrs	r3, r1
 800b69e:	6593      	str	r3, [r2, #88]	; 0x58
 800b6a0:	e003      	b.n	800b6aa <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6a2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b6a6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b6aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b2:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800b6b6:	673b      	str	r3, [r7, #112]	; 0x70
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	677b      	str	r3, [r7, #116]	; 0x74
 800b6bc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	4313      	orrs	r3, r2
 800b6c4:	d03b      	beq.n	800b73e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b6c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b6ce:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b6d2:	d01f      	beq.n	800b714 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800b6d4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b6d8:	d818      	bhi.n	800b70c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800b6da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b6de:	d003      	beq.n	800b6e8 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800b6e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b6e4:	d007      	beq.n	800b6f6 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800b6e6:	e011      	b.n	800b70c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b6e8:	4b33      	ldr	r3, [pc, #204]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b6ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6ec:	4a32      	ldr	r2, [pc, #200]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b6ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b6f2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b6f4:	e00f      	b.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b6f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6fa:	3328      	adds	r3, #40	; 0x28
 800b6fc:	2101      	movs	r1, #1
 800b6fe:	4618      	mov	r0, r3
 800b700:	f001 fba2 	bl	800ce48 <RCCEx_PLL3_Config>
 800b704:	4603      	mov	r3, r0
 800b706:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800b70a:	e004      	b.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b70c:	2301      	movs	r3, #1
 800b70e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b712:	e000      	b.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800b714:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b716:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d10b      	bne.n	800b736 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b71e:	4b26      	ldr	r3, [pc, #152]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b722:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b726:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b72a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b72e:	4a22      	ldr	r2, [pc, #136]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b730:	430b      	orrs	r3, r1
 800b732:	6553      	str	r3, [r2, #84]	; 0x54
 800b734:	e003      	b.n	800b73e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b736:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b73a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b73e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b746:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800b74a:	66bb      	str	r3, [r7, #104]	; 0x68
 800b74c:	2300      	movs	r3, #0
 800b74e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b750:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800b754:	460b      	mov	r3, r1
 800b756:	4313      	orrs	r3, r2
 800b758:	d034      	beq.n	800b7c4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b75a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b75e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b760:	2b00      	cmp	r3, #0
 800b762:	d003      	beq.n	800b76c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800b764:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b768:	d007      	beq.n	800b77a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800b76a:	e011      	b.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b76c:	4b12      	ldr	r3, [pc, #72]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b76e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b770:	4a11      	ldr	r2, [pc, #68]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b772:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b776:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b778:	e00e      	b.n	800b798 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b77a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b77e:	3308      	adds	r3, #8
 800b780:	2102      	movs	r1, #2
 800b782:	4618      	mov	r0, r3
 800b784:	f001 faae 	bl	800cce4 <RCCEx_PLL2_Config>
 800b788:	4603      	mov	r3, r0
 800b78a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b78e:	e003      	b.n	800b798 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800b790:	2301      	movs	r3, #1
 800b792:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b796:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b798:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d10d      	bne.n	800b7bc <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b7a0:	4b05      	ldr	r3, [pc, #20]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b7a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b7a4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b7a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7ae:	4a02      	ldr	r2, [pc, #8]	; (800b7b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b7b0:	430b      	orrs	r3, r1
 800b7b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b7b4:	e006      	b.n	800b7c4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800b7b6:	bf00      	nop
 800b7b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7bc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b7c0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b7c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7cc:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800b7d0:	663b      	str	r3, [r7, #96]	; 0x60
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	667b      	str	r3, [r7, #100]	; 0x64
 800b7d6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800b7da:	460b      	mov	r3, r1
 800b7dc:	4313      	orrs	r3, r2
 800b7de:	d00c      	beq.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b7e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7e4:	3328      	adds	r3, #40	; 0x28
 800b7e6:	2102      	movs	r1, #2
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	f001 fb2d 	bl	800ce48 <RCCEx_PLL3_Config>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d002      	beq.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b7fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b802:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800b806:	65bb      	str	r3, [r7, #88]	; 0x58
 800b808:	2300      	movs	r3, #0
 800b80a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b80c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800b810:	460b      	mov	r3, r1
 800b812:	4313      	orrs	r3, r2
 800b814:	d036      	beq.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b816:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b81a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b81c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b820:	d018      	beq.n	800b854 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800b822:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b826:	d811      	bhi.n	800b84c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b828:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b82c:	d014      	beq.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800b82e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b832:	d80b      	bhi.n	800b84c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b834:	2b00      	cmp	r3, #0
 800b836:	d011      	beq.n	800b85c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800b838:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b83c:	d106      	bne.n	800b84c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b83e:	4bb7      	ldr	r3, [pc, #732]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b842:	4ab6      	ldr	r2, [pc, #728]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b844:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b848:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b84a:	e008      	b.n	800b85e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b84c:	2301      	movs	r3, #1
 800b84e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b852:	e004      	b.n	800b85e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b854:	bf00      	nop
 800b856:	e002      	b.n	800b85e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b858:	bf00      	nop
 800b85a:	e000      	b.n	800b85e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b85c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b85e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b862:	2b00      	cmp	r3, #0
 800b864:	d10a      	bne.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b866:	4bad      	ldr	r3, [pc, #692]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b86a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b86e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b872:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b874:	4aa9      	ldr	r2, [pc, #676]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b876:	430b      	orrs	r3, r1
 800b878:	6553      	str	r3, [r2, #84]	; 0x54
 800b87a:	e003      	b.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b87c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b880:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b884:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b88c:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800b890:	653b      	str	r3, [r7, #80]	; 0x50
 800b892:	2300      	movs	r3, #0
 800b894:	657b      	str	r3, [r7, #84]	; 0x54
 800b896:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800b89a:	460b      	mov	r3, r1
 800b89c:	4313      	orrs	r3, r2
 800b89e:	d009      	beq.n	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b8a0:	4b9e      	ldr	r3, [pc, #632]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8a4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b8a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b8ae:	4a9b      	ldr	r2, [pc, #620]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8b0:	430b      	orrs	r3, r1
 800b8b2:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b8b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8bc:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800b8c0:	64bb      	str	r3, [r7, #72]	; 0x48
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b8c6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800b8ca:	460b      	mov	r3, r1
 800b8cc:	4313      	orrs	r3, r2
 800b8ce:	d009      	beq.n	800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b8d0:	4b92      	ldr	r3, [pc, #584]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8d4:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800b8d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b8de:	4a8f      	ldr	r2, [pc, #572]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8e0:	430b      	orrs	r3, r1
 800b8e2:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b8e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ec:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800b8f0:	643b      	str	r3, [r7, #64]	; 0x40
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	647b      	str	r3, [r7, #68]	; 0x44
 800b8f6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800b8fa:	460b      	mov	r3, r1
 800b8fc:	4313      	orrs	r3, r2
 800b8fe:	d00e      	beq.n	800b91e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b900:	4b86      	ldr	r3, [pc, #536]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b902:	691b      	ldr	r3, [r3, #16]
 800b904:	4a85      	ldr	r2, [pc, #532]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b906:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b90a:	6113      	str	r3, [r2, #16]
 800b90c:	4b83      	ldr	r3, [pc, #524]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b90e:	6919      	ldr	r1, [r3, #16]
 800b910:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b914:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b918:	4a80      	ldr	r2, [pc, #512]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b91a:	430b      	orrs	r3, r1
 800b91c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b91e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b926:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800b92a:	63bb      	str	r3, [r7, #56]	; 0x38
 800b92c:	2300      	movs	r3, #0
 800b92e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b930:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800b934:	460b      	mov	r3, r1
 800b936:	4313      	orrs	r3, r2
 800b938:	d009      	beq.n	800b94e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b93a:	4b78      	ldr	r3, [pc, #480]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b93c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b93e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800b942:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b948:	4a74      	ldr	r2, [pc, #464]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b94a:	430b      	orrs	r3, r1
 800b94c:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b94e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b952:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b956:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800b95a:	633b      	str	r3, [r7, #48]	; 0x30
 800b95c:	2300      	movs	r3, #0
 800b95e:	637b      	str	r3, [r7, #52]	; 0x34
 800b960:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800b964:	460b      	mov	r3, r1
 800b966:	4313      	orrs	r3, r2
 800b968:	d00a      	beq.n	800b980 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b96a:	4b6c      	ldr	r3, [pc, #432]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b96c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b96e:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800b972:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b97a:	4a68      	ldr	r2, [pc, #416]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b97c:	430b      	orrs	r3, r1
 800b97e:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b980:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b984:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b988:	2100      	movs	r1, #0
 800b98a:	62b9      	str	r1, [r7, #40]	; 0x28
 800b98c:	f003 0301 	and.w	r3, r3, #1
 800b990:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b992:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800b996:	460b      	mov	r3, r1
 800b998:	4313      	orrs	r3, r2
 800b99a:	d011      	beq.n	800b9c0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b99c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9a0:	3308      	adds	r3, #8
 800b9a2:	2100      	movs	r1, #0
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f001 f99d 	bl	800cce4 <RCCEx_PLL2_Config>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800b9b0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d003      	beq.n	800b9c0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9b8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b9bc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b9c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c8:	2100      	movs	r1, #0
 800b9ca:	6239      	str	r1, [r7, #32]
 800b9cc:	f003 0302 	and.w	r3, r3, #2
 800b9d0:	627b      	str	r3, [r7, #36]	; 0x24
 800b9d2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b9d6:	460b      	mov	r3, r1
 800b9d8:	4313      	orrs	r3, r2
 800b9da:	d011      	beq.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b9dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9e0:	3308      	adds	r3, #8
 800b9e2:	2101      	movs	r1, #1
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	f001 f97d 	bl	800cce4 <RCCEx_PLL2_Config>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800b9f0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d003      	beq.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9f8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b9fc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800ba00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba08:	2100      	movs	r1, #0
 800ba0a:	61b9      	str	r1, [r7, #24]
 800ba0c:	f003 0304 	and.w	r3, r3, #4
 800ba10:	61fb      	str	r3, [r7, #28]
 800ba12:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800ba16:	460b      	mov	r3, r1
 800ba18:	4313      	orrs	r3, r2
 800ba1a:	d011      	beq.n	800ba40 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ba1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba20:	3308      	adds	r3, #8
 800ba22:	2102      	movs	r1, #2
 800ba24:	4618      	mov	r0, r3
 800ba26:	f001 f95d 	bl	800cce4 <RCCEx_PLL2_Config>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800ba30:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d003      	beq.n	800ba40 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba38:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba3c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ba40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba48:	2100      	movs	r1, #0
 800ba4a:	6139      	str	r1, [r7, #16]
 800ba4c:	f003 0308 	and.w	r3, r3, #8
 800ba50:	617b      	str	r3, [r7, #20]
 800ba52:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ba56:	460b      	mov	r3, r1
 800ba58:	4313      	orrs	r3, r2
 800ba5a:	d011      	beq.n	800ba80 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ba5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba60:	3328      	adds	r3, #40	; 0x28
 800ba62:	2100      	movs	r1, #0
 800ba64:	4618      	mov	r0, r3
 800ba66:	f001 f9ef 	bl	800ce48 <RCCEx_PLL3_Config>
 800ba6a:	4603      	mov	r3, r0
 800ba6c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 800ba70:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d003      	beq.n	800ba80 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba78:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba7c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ba80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba88:	2100      	movs	r1, #0
 800ba8a:	60b9      	str	r1, [r7, #8]
 800ba8c:	f003 0310 	and.w	r3, r3, #16
 800ba90:	60fb      	str	r3, [r7, #12]
 800ba92:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800ba96:	460b      	mov	r3, r1
 800ba98:	4313      	orrs	r3, r2
 800ba9a:	d011      	beq.n	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ba9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800baa0:	3328      	adds	r3, #40	; 0x28
 800baa2:	2101      	movs	r1, #1
 800baa4:	4618      	mov	r0, r3
 800baa6:	f001 f9cf 	bl	800ce48 <RCCEx_PLL3_Config>
 800baaa:	4603      	mov	r3, r0
 800baac:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800bab0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d003      	beq.n	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bab8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800babc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bac0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac8:	2100      	movs	r1, #0
 800baca:	6039      	str	r1, [r7, #0]
 800bacc:	f003 0320 	and.w	r3, r3, #32
 800bad0:	607b      	str	r3, [r7, #4]
 800bad2:	e9d7 1200 	ldrd	r1, r2, [r7]
 800bad6:	460b      	mov	r3, r1
 800bad8:	4313      	orrs	r3, r2
 800bada:	d011      	beq.n	800bb00 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800badc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bae0:	3328      	adds	r3, #40	; 0x28
 800bae2:	2102      	movs	r1, #2
 800bae4:	4618      	mov	r0, r3
 800bae6:	f001 f9af 	bl	800ce48 <RCCEx_PLL3_Config>
 800baea:	4603      	mov	r3, r0
 800baec:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800baf0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d003      	beq.n	800bb00 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800baf8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bafc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 800bb00:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d101      	bne.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800bb08:	2300      	movs	r3, #0
 800bb0a:	e000      	b.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800bb0c:	2301      	movs	r3, #1
}
 800bb0e:	4618      	mov	r0, r3
 800bb10:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800bb14:	46bd      	mov	sp, r7
 800bb16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bb1a:	bf00      	nop
 800bb1c:	58024400 	.word	0x58024400

0800bb20 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b090      	sub	sp, #64	; 0x40
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bb2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb2e:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800bb32:	430b      	orrs	r3, r1
 800bb34:	f040 8094 	bne.w	800bc60 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800bb38:	4b9b      	ldr	r3, [pc, #620]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb3c:	f003 0307 	and.w	r3, r3, #7
 800bb40:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bb42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb44:	2b04      	cmp	r3, #4
 800bb46:	f200 8087 	bhi.w	800bc58 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800bb4a:	a201      	add	r2, pc, #4	; (adr r2, 800bb50 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800bb4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb50:	0800bb65 	.word	0x0800bb65
 800bb54:	0800bb8d 	.word	0x0800bb8d
 800bb58:	0800bbb5 	.word	0x0800bbb5
 800bb5c:	0800bc51 	.word	0x0800bc51
 800bb60:	0800bbdd 	.word	0x0800bbdd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bb64:	4b90      	ldr	r3, [pc, #576]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bb6c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bb70:	d108      	bne.n	800bb84 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bb72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bb76:	4618      	mov	r0, r3
 800bb78:	f000 ff62 	bl	800ca40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bb7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb80:	f000 bc93 	b.w	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bb84:	2300      	movs	r3, #0
 800bb86:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bb88:	f000 bc8f 	b.w	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bb8c:	4b86      	ldr	r3, [pc, #536]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bb94:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bb98:	d108      	bne.n	800bbac <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bb9a:	f107 0318 	add.w	r3, r7, #24
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f000 fca6 	bl	800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bba4:	69bb      	ldr	r3, [r7, #24]
 800bba6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bba8:	f000 bc7f 	b.w	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bbac:	2300      	movs	r3, #0
 800bbae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bbb0:	f000 bc7b 	b.w	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bbb4:	4b7c      	ldr	r3, [pc, #496]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bbbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bbc0:	d108      	bne.n	800bbd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bbc2:	f107 030c 	add.w	r3, r7, #12
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f000 fde6 	bl	800c798 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bbd0:	f000 bc6b 	b.w	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bbd8:	f000 bc67 	b.w	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bbdc:	4b72      	ldr	r3, [pc, #456]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbe0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bbe4:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bbe6:	4b70      	ldr	r3, [pc, #448]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f003 0304 	and.w	r3, r3, #4
 800bbee:	2b04      	cmp	r3, #4
 800bbf0:	d10c      	bne.n	800bc0c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800bbf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d109      	bne.n	800bc0c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bbf8:	4b6b      	ldr	r3, [pc, #428]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	08db      	lsrs	r3, r3, #3
 800bbfe:	f003 0303 	and.w	r3, r3, #3
 800bc02:	4a6a      	ldr	r2, [pc, #424]	; (800bdac <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800bc04:	fa22 f303 	lsr.w	r3, r2, r3
 800bc08:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc0a:	e01f      	b.n	800bc4c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bc0c:	4b66      	ldr	r3, [pc, #408]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc18:	d106      	bne.n	800bc28 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800bc1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc1c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bc20:	d102      	bne.n	800bc28 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bc22:	4b63      	ldr	r3, [pc, #396]	; (800bdb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800bc24:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc26:	e011      	b.n	800bc4c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bc28:	4b5f      	ldr	r3, [pc, #380]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc30:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bc34:	d106      	bne.n	800bc44 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800bc36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc3c:	d102      	bne.n	800bc44 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bc3e:	4b5d      	ldr	r3, [pc, #372]	; (800bdb4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bc40:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc42:	e003      	b.n	800bc4c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bc44:	2300      	movs	r3, #0
 800bc46:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bc48:	f000 bc2f 	b.w	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bc4c:	f000 bc2d 	b.w	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bc50:	4b59      	ldr	r3, [pc, #356]	; (800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bc52:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc54:	f000 bc29 	b.w	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bc58:	2300      	movs	r3, #0
 800bc5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc5c:	f000 bc25 	b.w	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800bc60:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc64:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800bc68:	430b      	orrs	r3, r1
 800bc6a:	f040 80a7 	bne.w	800bdbc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800bc6e:	4b4e      	ldr	r3, [pc, #312]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc72:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800bc76:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bc78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc7a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bc7e:	d054      	beq.n	800bd2a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800bc80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc82:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bc86:	f200 808b 	bhi.w	800bda0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bc8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc8c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800bc90:	f000 8083 	beq.w	800bd9a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800bc94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc96:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800bc9a:	f200 8081 	bhi.w	800bda0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bc9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bca0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bca4:	d02f      	beq.n	800bd06 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800bca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bca8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bcac:	d878      	bhi.n	800bda0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bcae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d004      	beq.n	800bcbe <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800bcb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcb6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bcba:	d012      	beq.n	800bce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800bcbc:	e070      	b.n	800bda0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bcbe:	4b3a      	ldr	r3, [pc, #232]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bcc6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bcca:	d107      	bne.n	800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bccc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f000 feb5 	bl	800ca40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bcd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcd8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcda:	e3e6      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bcdc:	2300      	movs	r3, #0
 800bcde:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bce0:	e3e3      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bce2:	4b31      	ldr	r3, [pc, #196]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bcea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bcee:	d107      	bne.n	800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcf0:	f107 0318 	add.w	r3, r7, #24
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	f000 fbfb 	bl	800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bcfa:	69bb      	ldr	r3, [r7, #24]
 800bcfc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcfe:	e3d4      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd00:	2300      	movs	r3, #0
 800bd02:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd04:	e3d1      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bd06:	4b28      	ldr	r3, [pc, #160]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bd0e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bd12:	d107      	bne.n	800bd24 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd14:	f107 030c 	add.w	r3, r7, #12
 800bd18:	4618      	mov	r0, r3
 800bd1a:	f000 fd3d 	bl	800c798 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd22:	e3c2      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd24:	2300      	movs	r3, #0
 800bd26:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd28:	e3bf      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bd2a:	4b1f      	ldr	r3, [pc, #124]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd2e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bd32:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bd34:	4b1c      	ldr	r3, [pc, #112]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	f003 0304 	and.w	r3, r3, #4
 800bd3c:	2b04      	cmp	r3, #4
 800bd3e:	d10c      	bne.n	800bd5a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800bd40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d109      	bne.n	800bd5a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bd46:	4b18      	ldr	r3, [pc, #96]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	08db      	lsrs	r3, r3, #3
 800bd4c:	f003 0303 	and.w	r3, r3, #3
 800bd50:	4a16      	ldr	r2, [pc, #88]	; (800bdac <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800bd52:	fa22 f303 	lsr.w	r3, r2, r3
 800bd56:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd58:	e01e      	b.n	800bd98 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bd5a:	4b13      	ldr	r3, [pc, #76]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd66:	d106      	bne.n	800bd76 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800bd68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bd6e:	d102      	bne.n	800bd76 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bd70:	4b0f      	ldr	r3, [pc, #60]	; (800bdb0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800bd72:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd74:	e010      	b.n	800bd98 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bd76:	4b0c      	ldr	r3, [pc, #48]	; (800bda8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bd7e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bd82:	d106      	bne.n	800bd92 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800bd84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bd8a:	d102      	bne.n	800bd92 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bd8c:	4b09      	ldr	r3, [pc, #36]	; (800bdb4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bd8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd90:	e002      	b.n	800bd98 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bd92:	2300      	movs	r3, #0
 800bd94:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bd96:	e388      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bd98:	e387      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bd9a:	4b07      	ldr	r3, [pc, #28]	; (800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bd9c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd9e:	e384      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800bda0:	2300      	movs	r3, #0
 800bda2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bda4:	e381      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bda6:	bf00      	nop
 800bda8:	58024400 	.word	0x58024400
 800bdac:	03d09000 	.word	0x03d09000
 800bdb0:	003d0900 	.word	0x003d0900
 800bdb4:	02faf080 	.word	0x02faf080
 800bdb8:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800bdbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdc0:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800bdc4:	430b      	orrs	r3, r1
 800bdc6:	f040 809c 	bne.w	800bf02 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800bdca:	4b9e      	ldr	r3, [pc, #632]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bdcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bdce:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800bdd2:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bdd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdd6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bdda:	d054      	beq.n	800be86 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800bddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdde:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bde2:	f200 808b 	bhi.w	800befc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800bde6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bde8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800bdec:	f000 8083 	beq.w	800bef6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800bdf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdf2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800bdf6:	f200 8081 	bhi.w	800befc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800bdfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdfc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800be00:	d02f      	beq.n	800be62 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800be02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be04:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800be08:	d878      	bhi.n	800befc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800be0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d004      	beq.n	800be1a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800be10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be12:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800be16:	d012      	beq.n	800be3e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800be18:	e070      	b.n	800befc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800be1a:	4b8a      	ldr	r3, [pc, #552]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be22:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800be26:	d107      	bne.n	800be38 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800be28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800be2c:	4618      	mov	r0, r3
 800be2e:	f000 fe07 	bl	800ca40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800be32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be34:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be36:	e338      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be38:	2300      	movs	r3, #0
 800be3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be3c:	e335      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800be3e:	4b81      	ldr	r3, [pc, #516]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800be46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800be4a:	d107      	bne.n	800be5c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be4c:	f107 0318 	add.w	r3, r7, #24
 800be50:	4618      	mov	r0, r3
 800be52:	f000 fb4d 	bl	800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800be56:	69bb      	ldr	r3, [r7, #24]
 800be58:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be5a:	e326      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be5c:	2300      	movs	r3, #0
 800be5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be60:	e323      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800be62:	4b78      	ldr	r3, [pc, #480]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800be6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be6e:	d107      	bne.n	800be80 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be70:	f107 030c 	add.w	r3, r7, #12
 800be74:	4618      	mov	r0, r3
 800be76:	f000 fc8f 	bl	800c798 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be7e:	e314      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be80:	2300      	movs	r3, #0
 800be82:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be84:	e311      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800be86:	4b6f      	ldr	r3, [pc, #444]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800be8e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800be90:	4b6c      	ldr	r3, [pc, #432]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	f003 0304 	and.w	r3, r3, #4
 800be98:	2b04      	cmp	r3, #4
 800be9a:	d10c      	bne.n	800beb6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800be9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d109      	bne.n	800beb6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bea2:	4b68      	ldr	r3, [pc, #416]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	08db      	lsrs	r3, r3, #3
 800bea8:	f003 0303 	and.w	r3, r3, #3
 800beac:	4a66      	ldr	r2, [pc, #408]	; (800c048 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800beae:	fa22 f303 	lsr.w	r3, r2, r3
 800beb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800beb4:	e01e      	b.n	800bef4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800beb6:	4b63      	ldr	r3, [pc, #396]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bebe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bec2:	d106      	bne.n	800bed2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800bec4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bec6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800beca:	d102      	bne.n	800bed2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800becc:	4b5f      	ldr	r3, [pc, #380]	; (800c04c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800bece:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bed0:	e010      	b.n	800bef4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bed2:	4b5c      	ldr	r3, [pc, #368]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800beda:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bede:	d106      	bne.n	800beee <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800bee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bee2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bee6:	d102      	bne.n	800beee <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bee8:	4b59      	ldr	r3, [pc, #356]	; (800c050 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800beea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800beec:	e002      	b.n	800bef4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800beee:	2300      	movs	r3, #0
 800bef0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bef2:	e2da      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bef4:	e2d9      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bef6:	4b57      	ldr	r3, [pc, #348]	; (800c054 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bef8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800befa:	e2d6      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800befc:	2300      	movs	r3, #0
 800befe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf00:	e2d3      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800bf02:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf06:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800bf0a:	430b      	orrs	r3, r1
 800bf0c:	f040 80a7 	bne.w	800c05e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800bf10:	4b4c      	ldr	r3, [pc, #304]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf14:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800bf18:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800bf1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bf20:	d055      	beq.n	800bfce <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800bf22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bf28:	f200 8096 	bhi.w	800c058 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800bf2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf2e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bf32:	f000 8084 	beq.w	800c03e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800bf36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf38:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bf3c:	f200 808c 	bhi.w	800c058 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800bf40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bf46:	d030      	beq.n	800bfaa <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800bf48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bf4e:	f200 8083 	bhi.w	800c058 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800bf52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d004      	beq.n	800bf62 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800bf58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf5e:	d012      	beq.n	800bf86 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800bf60:	e07a      	b.n	800c058 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bf62:	4b38      	ldr	r3, [pc, #224]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bf6e:	d107      	bne.n	800bf80 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bf70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bf74:	4618      	mov	r0, r3
 800bf76:	f000 fd63 	bl	800ca40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bf7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf7e:	e294      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf80:	2300      	movs	r3, #0
 800bf82:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf84:	e291      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bf86:	4b2f      	ldr	r3, [pc, #188]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bf8e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bf92:	d107      	bne.n	800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf94:	f107 0318 	add.w	r3, r7, #24
 800bf98:	4618      	mov	r0, r3
 800bf9a:	f000 faa9 	bl	800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bf9e:	69bb      	ldr	r3, [r7, #24]
 800bfa0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfa2:	e282      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bfa8:	e27f      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bfaa:	4b26      	ldr	r3, [pc, #152]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bfb2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bfb6:	d107      	bne.n	800bfc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bfb8:	f107 030c 	add.w	r3, r7, #12
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	f000 fbeb 	bl	800c798 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfc6:	e270      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfc8:	2300      	movs	r3, #0
 800bfca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bfcc:	e26d      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bfce:	4b1d      	ldr	r3, [pc, #116]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bfd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfd2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bfd6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bfd8:	4b1a      	ldr	r3, [pc, #104]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	f003 0304 	and.w	r3, r3, #4
 800bfe0:	2b04      	cmp	r3, #4
 800bfe2:	d10c      	bne.n	800bffe <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800bfe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d109      	bne.n	800bffe <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bfea:	4b16      	ldr	r3, [pc, #88]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	08db      	lsrs	r3, r3, #3
 800bff0:	f003 0303 	and.w	r3, r3, #3
 800bff4:	4a14      	ldr	r2, [pc, #80]	; (800c048 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800bff6:	fa22 f303 	lsr.w	r3, r2, r3
 800bffa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bffc:	e01e      	b.n	800c03c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bffe:	4b11      	ldr	r3, [pc, #68]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c006:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c00a:	d106      	bne.n	800c01a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800c00c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c00e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c012:	d102      	bne.n	800c01a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c014:	4b0d      	ldr	r3, [pc, #52]	; (800c04c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800c016:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c018:	e010      	b.n	800c03c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c01a:	4b0a      	ldr	r3, [pc, #40]	; (800c044 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c022:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c026:	d106      	bne.n	800c036 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800c028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c02a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c02e:	d102      	bne.n	800c036 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c030:	4b07      	ldr	r3, [pc, #28]	; (800c050 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c032:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c034:	e002      	b.n	800c03c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c036:	2300      	movs	r3, #0
 800c038:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c03a:	e236      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c03c:	e235      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c03e:	4b05      	ldr	r3, [pc, #20]	; (800c054 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c040:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c042:	e232      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c044:	58024400 	.word	0x58024400
 800c048:	03d09000 	.word	0x03d09000
 800c04c:	003d0900 	.word	0x003d0900
 800c050:	02faf080 	.word	0x02faf080
 800c054:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800c058:	2300      	movs	r3, #0
 800c05a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c05c:	e225      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c05e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c062:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800c066:	430b      	orrs	r3, r1
 800c068:	f040 8085 	bne.w	800c176 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c06c:	4b9c      	ldr	r3, [pc, #624]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c06e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c070:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800c074:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800c076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c078:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c07c:	d06b      	beq.n	800c156 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800c07e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c080:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c084:	d874      	bhi.n	800c170 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c088:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c08c:	d056      	beq.n	800c13c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800c08e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c090:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c094:	d86c      	bhi.n	800c170 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c098:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c09c:	d03b      	beq.n	800c116 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800c09e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0a0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c0a4:	d864      	bhi.n	800c170 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c0a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c0ac:	d021      	beq.n	800c0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800c0ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c0b4:	d85c      	bhi.n	800c170 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c0b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d004      	beq.n	800c0c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800c0bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c0c2:	d004      	beq.n	800c0ce <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800c0c4:	e054      	b.n	800c170 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c0c6:	f7fe fb5f 	bl	800a788 <HAL_RCC_GetPCLK1Freq>
 800c0ca:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c0cc:	e1ed      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c0ce:	4b84      	ldr	r3, [pc, #528]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c0d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c0da:	d107      	bne.n	800c0ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0dc:	f107 0318 	add.w	r3, r7, #24
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	f000 fa05 	bl	800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c0e6:	69fb      	ldr	r3, [r7, #28]
 800c0e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0ea:	e1de      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0f0:	e1db      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c0f2:	4b7b      	ldr	r3, [pc, #492]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c0fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c0fe:	d107      	bne.n	800c110 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c100:	f107 030c 	add.w	r3, r7, #12
 800c104:	4618      	mov	r0, r3
 800c106:	f000 fb47 	bl	800c798 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c10a:	693b      	ldr	r3, [r7, #16]
 800c10c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c10e:	e1cc      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c110:	2300      	movs	r3, #0
 800c112:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c114:	e1c9      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c116:	4b72      	ldr	r3, [pc, #456]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	f003 0304 	and.w	r3, r3, #4
 800c11e:	2b04      	cmp	r3, #4
 800c120:	d109      	bne.n	800c136 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c122:	4b6f      	ldr	r3, [pc, #444]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	08db      	lsrs	r3, r3, #3
 800c128:	f003 0303 	and.w	r3, r3, #3
 800c12c:	4a6d      	ldr	r2, [pc, #436]	; (800c2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800c12e:	fa22 f303 	lsr.w	r3, r2, r3
 800c132:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c134:	e1b9      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c136:	2300      	movs	r3, #0
 800c138:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c13a:	e1b6      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c13c:	4b68      	ldr	r3, [pc, #416]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c144:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c148:	d102      	bne.n	800c150 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800c14a:	4b67      	ldr	r3, [pc, #412]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800c14c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c14e:	e1ac      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c150:	2300      	movs	r3, #0
 800c152:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c154:	e1a9      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c156:	4b62      	ldr	r3, [pc, #392]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c15e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c162:	d102      	bne.n	800c16a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800c164:	4b61      	ldr	r3, [pc, #388]	; (800c2ec <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800c166:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c168:	e19f      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c16a:	2300      	movs	r3, #0
 800c16c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c16e:	e19c      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800c170:	2300      	movs	r3, #0
 800c172:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c174:	e199      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c176:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c17a:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800c17e:	430b      	orrs	r3, r1
 800c180:	d173      	bne.n	800c26a <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c182:	4b57      	ldr	r3, [pc, #348]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c186:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c18a:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c18c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c18e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c192:	d02f      	beq.n	800c1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800c194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c196:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c19a:	d863      	bhi.n	800c264 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800c19c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d004      	beq.n	800c1ac <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800c1a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1a8:	d012      	beq.n	800c1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800c1aa:	e05b      	b.n	800c264 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c1ac:	4b4c      	ldr	r3, [pc, #304]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c1b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c1b8:	d107      	bne.n	800c1ca <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c1ba:	f107 0318 	add.w	r3, r7, #24
 800c1be:	4618      	mov	r0, r3
 800c1c0:	f000 f996 	bl	800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c1c4:	69bb      	ldr	r3, [r7, #24]
 800c1c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1c8:	e16f      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1ce:	e16c      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c1d0:	4b43      	ldr	r3, [pc, #268]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c1d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c1dc:	d107      	bne.n	800c1ee <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c1de:	f107 030c 	add.w	r3, r7, #12
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	f000 fad8 	bl	800c798 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c1e8:	697b      	ldr	r3, [r7, #20]
 800c1ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1ec:	e15d      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1f2:	e15a      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c1f4:	4b3a      	ldr	r3, [pc, #232]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c1f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c1fc:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c1fe:	4b38      	ldr	r3, [pc, #224]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	f003 0304 	and.w	r3, r3, #4
 800c206:	2b04      	cmp	r3, #4
 800c208:	d10c      	bne.n	800c224 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800c20a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d109      	bne.n	800c224 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c210:	4b33      	ldr	r3, [pc, #204]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	08db      	lsrs	r3, r3, #3
 800c216:	f003 0303 	and.w	r3, r3, #3
 800c21a:	4a32      	ldr	r2, [pc, #200]	; (800c2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800c21c:	fa22 f303 	lsr.w	r3, r2, r3
 800c220:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c222:	e01e      	b.n	800c262 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c224:	4b2e      	ldr	r3, [pc, #184]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c22c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c230:	d106      	bne.n	800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800c232:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c234:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c238:	d102      	bne.n	800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c23a:	4b2b      	ldr	r3, [pc, #172]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800c23c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c23e:	e010      	b.n	800c262 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c240:	4b27      	ldr	r3, [pc, #156]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c248:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c24c:	d106      	bne.n	800c25c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800c24e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c250:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c254:	d102      	bne.n	800c25c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c256:	4b25      	ldr	r3, [pc, #148]	; (800c2ec <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800c258:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c25a:	e002      	b.n	800c262 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c25c:	2300      	movs	r3, #0
 800c25e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c260:	e123      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c262:	e122      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c264:	2300      	movs	r3, #0
 800c266:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c268:	e11f      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c26a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c26e:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800c272:	430b      	orrs	r3, r1
 800c274:	d13c      	bne.n	800c2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c276:	4b1a      	ldr	r3, [pc, #104]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c27a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c27e:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c282:	2b00      	cmp	r3, #0
 800c284:	d004      	beq.n	800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800c286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c28c:	d012      	beq.n	800c2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800c28e:	e023      	b.n	800c2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c290:	4b13      	ldr	r3, [pc, #76]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c298:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c29c:	d107      	bne.n	800c2ae <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c29e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	f000 fbcc 	bl	800ca40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c2a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2ac:	e0fd      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2b2:	e0fa      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c2b4:	4b0a      	ldr	r3, [pc, #40]	; (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c2bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c2c0:	d107      	bne.n	800c2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c2c2:	f107 0318 	add.w	r3, r7, #24
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	f000 f912 	bl	800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c2cc:	6a3b      	ldr	r3, [r7, #32]
 800c2ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2d0:	e0eb      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2d6:	e0e8      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c2d8:	2300      	movs	r3, #0
 800c2da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2dc:	e0e5      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c2de:	bf00      	nop
 800c2e0:	58024400 	.word	0x58024400
 800c2e4:	03d09000 	.word	0x03d09000
 800c2e8:	003d0900 	.word	0x003d0900
 800c2ec:	02faf080 	.word	0x02faf080
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c2f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2f4:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800c2f8:	430b      	orrs	r3, r1
 800c2fa:	f040 8085 	bne.w	800c408 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c2fe:	4b6d      	ldr	r3, [pc, #436]	; (800c4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c302:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800c306:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c30a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c30e:	d06b      	beq.n	800c3e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800c310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c312:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c316:	d874      	bhi.n	800c402 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c31a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c31e:	d056      	beq.n	800c3ce <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800c320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c326:	d86c      	bhi.n	800c402 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c32a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c32e:	d03b      	beq.n	800c3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800c330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c332:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c336:	d864      	bhi.n	800c402 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c33a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c33e:	d021      	beq.n	800c384 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800c340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c342:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c346:	d85c      	bhi.n	800c402 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d004      	beq.n	800c358 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800c34e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c350:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c354:	d004      	beq.n	800c360 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800c356:	e054      	b.n	800c402 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c358:	f000 f8b4 	bl	800c4c4 <HAL_RCCEx_GetD3PCLK1Freq>
 800c35c:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c35e:	e0a4      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c360:	4b54      	ldr	r3, [pc, #336]	; (800c4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c368:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c36c:	d107      	bne.n	800c37e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c36e:	f107 0318 	add.w	r3, r7, #24
 800c372:	4618      	mov	r0, r3
 800c374:	f000 f8bc 	bl	800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c378:	69fb      	ldr	r3, [r7, #28]
 800c37a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c37c:	e095      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c37e:	2300      	movs	r3, #0
 800c380:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c382:	e092      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c384:	4b4b      	ldr	r3, [pc, #300]	; (800c4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c38c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c390:	d107      	bne.n	800c3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c392:	f107 030c 	add.w	r3, r7, #12
 800c396:	4618      	mov	r0, r3
 800c398:	f000 f9fe 	bl	800c798 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c39c:	693b      	ldr	r3, [r7, #16]
 800c39e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3a0:	e083      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3a6:	e080      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c3a8:	4b42      	ldr	r3, [pc, #264]	; (800c4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	f003 0304 	and.w	r3, r3, #4
 800c3b0:	2b04      	cmp	r3, #4
 800c3b2:	d109      	bne.n	800c3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c3b4:	4b3f      	ldr	r3, [pc, #252]	; (800c4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	08db      	lsrs	r3, r3, #3
 800c3ba:	f003 0303 	and.w	r3, r3, #3
 800c3be:	4a3e      	ldr	r2, [pc, #248]	; (800c4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800c3c0:	fa22 f303 	lsr.w	r3, r2, r3
 800c3c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3c6:	e070      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3cc:	e06d      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c3ce:	4b39      	ldr	r3, [pc, #228]	; (800c4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c3d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c3da:	d102      	bne.n	800c3e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800c3dc:	4b37      	ldr	r3, [pc, #220]	; (800c4bc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800c3de:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3e0:	e063      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3e6:	e060      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c3e8:	4b32      	ldr	r3, [pc, #200]	; (800c4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c3f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c3f4:	d102      	bne.n	800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800c3f6:	4b32      	ldr	r3, [pc, #200]	; (800c4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800c3f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3fa:	e056      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c400:	e053      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800c402:	2300      	movs	r3, #0
 800c404:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c406:	e050      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c408:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c40c:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800c410:	430b      	orrs	r3, r1
 800c412:	d148      	bne.n	800c4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c414:	4b27      	ldr	r3, [pc, #156]	; (800c4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c416:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c418:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c41c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c41e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c420:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c424:	d02a      	beq.n	800c47c <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800c426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c428:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c42c:	d838      	bhi.n	800c4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800c42e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c430:	2b00      	cmp	r3, #0
 800c432:	d004      	beq.n	800c43e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800c434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c436:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c43a:	d00d      	beq.n	800c458 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800c43c:	e030      	b.n	800c4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c43e:	4b1d      	ldr	r3, [pc, #116]	; (800c4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c446:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c44a:	d102      	bne.n	800c452 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800c44c:	4b1c      	ldr	r3, [pc, #112]	; (800c4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800c44e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c450:	e02b      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c452:	2300      	movs	r3, #0
 800c454:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c456:	e028      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c458:	4b16      	ldr	r3, [pc, #88]	; (800c4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c460:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c464:	d107      	bne.n	800c476 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c466:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c46a:	4618      	mov	r0, r3
 800c46c:	f000 fae8 	bl	800ca40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c472:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c474:	e019      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c476:	2300      	movs	r3, #0
 800c478:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c47a:	e016      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c47c:	4b0d      	ldr	r3, [pc, #52]	; (800c4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c484:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c488:	d107      	bne.n	800c49a <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c48a:	f107 0318 	add.w	r3, r7, #24
 800c48e:	4618      	mov	r0, r3
 800c490:	f000 f82e 	bl	800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c494:	69fb      	ldr	r3, [r7, #28]
 800c496:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c498:	e007      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c49a:	2300      	movs	r3, #0
 800c49c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c49e:	e004      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4a4:	e001      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800c4aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	3740      	adds	r7, #64	; 0x40
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	bd80      	pop	{r7, pc}
 800c4b4:	58024400 	.word	0x58024400
 800c4b8:	03d09000 	.word	0x03d09000
 800c4bc:	003d0900 	.word	0x003d0900
 800c4c0:	02faf080 	.word	0x02faf080

0800c4c4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c4c8:	f7fe f92e 	bl	800a728 <HAL_RCC_GetHCLKFreq>
 800c4cc:	4602      	mov	r2, r0
 800c4ce:	4b06      	ldr	r3, [pc, #24]	; (800c4e8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c4d0:	6a1b      	ldr	r3, [r3, #32]
 800c4d2:	091b      	lsrs	r3, r3, #4
 800c4d4:	f003 0307 	and.w	r3, r3, #7
 800c4d8:	4904      	ldr	r1, [pc, #16]	; (800c4ec <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c4da:	5ccb      	ldrb	r3, [r1, r3]
 800c4dc:	f003 031f 	and.w	r3, r3, #31
 800c4e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	bd80      	pop	{r7, pc}
 800c4e8:	58024400 	.word	0x58024400
 800c4ec:	08018500 	.word	0x08018500

0800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b089      	sub	sp, #36	; 0x24
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c4f8:	4ba1      	ldr	r3, [pc, #644]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c4fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c4fc:	f003 0303 	and.w	r3, r3, #3
 800c500:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c502:	4b9f      	ldr	r3, [pc, #636]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c506:	0b1b      	lsrs	r3, r3, #12
 800c508:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c50c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c50e:	4b9c      	ldr	r3, [pc, #624]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c512:	091b      	lsrs	r3, r3, #4
 800c514:	f003 0301 	and.w	r3, r3, #1
 800c518:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c51a:	4b99      	ldr	r3, [pc, #612]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c51c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c51e:	08db      	lsrs	r3, r3, #3
 800c520:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c524:	693a      	ldr	r2, [r7, #16]
 800c526:	fb02 f303 	mul.w	r3, r2, r3
 800c52a:	ee07 3a90 	vmov	s15, r3
 800c52e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c532:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c536:	697b      	ldr	r3, [r7, #20]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	f000 8111 	beq.w	800c760 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c53e:	69bb      	ldr	r3, [r7, #24]
 800c540:	2b02      	cmp	r3, #2
 800c542:	f000 8083 	beq.w	800c64c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c546:	69bb      	ldr	r3, [r7, #24]
 800c548:	2b02      	cmp	r3, #2
 800c54a:	f200 80a1 	bhi.w	800c690 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c54e:	69bb      	ldr	r3, [r7, #24]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d003      	beq.n	800c55c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c554:	69bb      	ldr	r3, [r7, #24]
 800c556:	2b01      	cmp	r3, #1
 800c558:	d056      	beq.n	800c608 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c55a:	e099      	b.n	800c690 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c55c:	4b88      	ldr	r3, [pc, #544]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f003 0320 	and.w	r3, r3, #32
 800c564:	2b00      	cmp	r3, #0
 800c566:	d02d      	beq.n	800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c568:	4b85      	ldr	r3, [pc, #532]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	08db      	lsrs	r3, r3, #3
 800c56e:	f003 0303 	and.w	r3, r3, #3
 800c572:	4a84      	ldr	r2, [pc, #528]	; (800c784 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c574:	fa22 f303 	lsr.w	r3, r2, r3
 800c578:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c57a:	68bb      	ldr	r3, [r7, #8]
 800c57c:	ee07 3a90 	vmov	s15, r3
 800c580:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c584:	697b      	ldr	r3, [r7, #20]
 800c586:	ee07 3a90 	vmov	s15, r3
 800c58a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c58e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c592:	4b7b      	ldr	r3, [pc, #492]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c596:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c59a:	ee07 3a90 	vmov	s15, r3
 800c59e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5a2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c5a6:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c788 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c5aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c5ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c5b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c5b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c5ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c5be:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c5c2:	e087      	b.n	800c6d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c5c4:	697b      	ldr	r3, [r7, #20]
 800c5c6:	ee07 3a90 	vmov	s15, r3
 800c5ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5ce:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c78c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c5d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c5d6:	4b6a      	ldr	r3, [pc, #424]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5de:	ee07 3a90 	vmov	s15, r3
 800c5e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5e6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c5ea:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c788 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c5ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c5f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c5f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c5fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c5fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c602:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c606:	e065      	b.n	800c6d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c608:	697b      	ldr	r3, [r7, #20]
 800c60a:	ee07 3a90 	vmov	s15, r3
 800c60e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c612:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c790 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c616:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c61a:	4b59      	ldr	r3, [pc, #356]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c61c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c61e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c622:	ee07 3a90 	vmov	s15, r3
 800c626:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c62a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c62e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c788 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c632:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c636:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c63a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c63e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c642:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c646:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c64a:	e043      	b.n	800c6d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c64c:	697b      	ldr	r3, [r7, #20]
 800c64e:	ee07 3a90 	vmov	s15, r3
 800c652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c656:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c794 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c65a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c65e:	4b48      	ldr	r3, [pc, #288]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c662:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c666:	ee07 3a90 	vmov	s15, r3
 800c66a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c66e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c672:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c788 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c676:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c67a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c67e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c682:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c68a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c68e:	e021      	b.n	800c6d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c690:	697b      	ldr	r3, [r7, #20]
 800c692:	ee07 3a90 	vmov	s15, r3
 800c696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c69a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c790 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c69e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6a2:	4b37      	ldr	r3, [pc, #220]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6aa:	ee07 3a90 	vmov	s15, r3
 800c6ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6b2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6b6:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c788 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c6ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c6c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6d2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c6d4:	4b2a      	ldr	r3, [pc, #168]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6d8:	0a5b      	lsrs	r3, r3, #9
 800c6da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c6de:	ee07 3a90 	vmov	s15, r3
 800c6e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c6ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c6ee:	edd7 6a07 	vldr	s13, [r7, #28]
 800c6f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c6f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c6fa:	ee17 2a90 	vmov	r2, s15
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c702:	4b1f      	ldr	r3, [pc, #124]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c706:	0c1b      	lsrs	r3, r3, #16
 800c708:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c70c:	ee07 3a90 	vmov	s15, r3
 800c710:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c714:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c718:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c71c:	edd7 6a07 	vldr	s13, [r7, #28]
 800c720:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c724:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c728:	ee17 2a90 	vmov	r2, s15
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c730:	4b13      	ldr	r3, [pc, #76]	; (800c780 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c734:	0e1b      	lsrs	r3, r3, #24
 800c736:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c73a:	ee07 3a90 	vmov	s15, r3
 800c73e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c742:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c746:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c74a:	edd7 6a07 	vldr	s13, [r7, #28]
 800c74e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c752:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c756:	ee17 2a90 	vmov	r2, s15
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c75e:	e008      	b.n	800c772 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	2200      	movs	r2, #0
 800c764:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2200      	movs	r2, #0
 800c76a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2200      	movs	r2, #0
 800c770:	609a      	str	r2, [r3, #8]
}
 800c772:	bf00      	nop
 800c774:	3724      	adds	r7, #36	; 0x24
 800c776:	46bd      	mov	sp, r7
 800c778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77c:	4770      	bx	lr
 800c77e:	bf00      	nop
 800c780:	58024400 	.word	0x58024400
 800c784:	03d09000 	.word	0x03d09000
 800c788:	46000000 	.word	0x46000000
 800c78c:	4c742400 	.word	0x4c742400
 800c790:	4a742400 	.word	0x4a742400
 800c794:	4c3ebc20 	.word	0x4c3ebc20

0800c798 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c798:	b480      	push	{r7}
 800c79a:	b089      	sub	sp, #36	; 0x24
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c7a0:	4ba1      	ldr	r3, [pc, #644]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7a4:	f003 0303 	and.w	r3, r3, #3
 800c7a8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c7aa:	4b9f      	ldr	r3, [pc, #636]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7ae:	0d1b      	lsrs	r3, r3, #20
 800c7b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c7b4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c7b6:	4b9c      	ldr	r3, [pc, #624]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7ba:	0a1b      	lsrs	r3, r3, #8
 800c7bc:	f003 0301 	and.w	r3, r3, #1
 800c7c0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c7c2:	4b99      	ldr	r3, [pc, #612]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7c6:	08db      	lsrs	r3, r3, #3
 800c7c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c7cc:	693a      	ldr	r2, [r7, #16]
 800c7ce:	fb02 f303 	mul.w	r3, r2, r3
 800c7d2:	ee07 3a90 	vmov	s15, r3
 800c7d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7da:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c7de:	697b      	ldr	r3, [r7, #20]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	f000 8111 	beq.w	800ca08 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c7e6:	69bb      	ldr	r3, [r7, #24]
 800c7e8:	2b02      	cmp	r3, #2
 800c7ea:	f000 8083 	beq.w	800c8f4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c7ee:	69bb      	ldr	r3, [r7, #24]
 800c7f0:	2b02      	cmp	r3, #2
 800c7f2:	f200 80a1 	bhi.w	800c938 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c7f6:	69bb      	ldr	r3, [r7, #24]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d003      	beq.n	800c804 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c7fc:	69bb      	ldr	r3, [r7, #24]
 800c7fe:	2b01      	cmp	r3, #1
 800c800:	d056      	beq.n	800c8b0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c802:	e099      	b.n	800c938 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c804:	4b88      	ldr	r3, [pc, #544]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	f003 0320 	and.w	r3, r3, #32
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d02d      	beq.n	800c86c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c810:	4b85      	ldr	r3, [pc, #532]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	08db      	lsrs	r3, r3, #3
 800c816:	f003 0303 	and.w	r3, r3, #3
 800c81a:	4a84      	ldr	r2, [pc, #528]	; (800ca2c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c81c:	fa22 f303 	lsr.w	r3, r2, r3
 800c820:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c822:	68bb      	ldr	r3, [r7, #8]
 800c824:	ee07 3a90 	vmov	s15, r3
 800c828:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	ee07 3a90 	vmov	s15, r3
 800c832:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c836:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c83a:	4b7b      	ldr	r3, [pc, #492]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c83c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c83e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c842:	ee07 3a90 	vmov	s15, r3
 800c846:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c84a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c84e:	eddf 5a78 	vldr	s11, [pc, #480]	; 800ca30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c852:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c856:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c85a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c85e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c862:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c866:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c86a:	e087      	b.n	800c97c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c86c:	697b      	ldr	r3, [r7, #20]
 800c86e:	ee07 3a90 	vmov	s15, r3
 800c872:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c876:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800ca34 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c87a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c87e:	4b6a      	ldr	r3, [pc, #424]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c882:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c886:	ee07 3a90 	vmov	s15, r3
 800c88a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c88e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c892:	eddf 5a67 	vldr	s11, [pc, #412]	; 800ca30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c896:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c89a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c89e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c8a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c8ae:	e065      	b.n	800c97c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c8b0:	697b      	ldr	r3, [r7, #20]
 800c8b2:	ee07 3a90 	vmov	s15, r3
 800c8b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8ba:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800ca38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c8be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c8c2:	4b59      	ldr	r3, [pc, #356]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8ca:	ee07 3a90 	vmov	s15, r3
 800c8ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c8d6:	eddf 5a56 	vldr	s11, [pc, #344]	; 800ca30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c8da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c8e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c8f2:	e043      	b.n	800c97c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c8f4:	697b      	ldr	r3, [r7, #20]
 800c8f6:	ee07 3a90 	vmov	s15, r3
 800c8fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8fe:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800ca3c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c902:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c906:	4b48      	ldr	r3, [pc, #288]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c90a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c90e:	ee07 3a90 	vmov	s15, r3
 800c912:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c916:	ed97 6a03 	vldr	s12, [r7, #12]
 800c91a:	eddf 5a45 	vldr	s11, [pc, #276]	; 800ca30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c91e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c922:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c926:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c92a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c92e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c932:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c936:	e021      	b.n	800c97c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c938:	697b      	ldr	r3, [r7, #20]
 800c93a:	ee07 3a90 	vmov	s15, r3
 800c93e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c942:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800ca38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c946:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c94a:	4b37      	ldr	r3, [pc, #220]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c94c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c94e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c952:	ee07 3a90 	vmov	s15, r3
 800c956:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c95a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c95e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800ca30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c962:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c966:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c96a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c96e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c972:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c976:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c97a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c97c:	4b2a      	ldr	r3, [pc, #168]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c97e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c980:	0a5b      	lsrs	r3, r3, #9
 800c982:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c986:	ee07 3a90 	vmov	s15, r3
 800c98a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c98e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c992:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c996:	edd7 6a07 	vldr	s13, [r7, #28]
 800c99a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c99e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9a2:	ee17 2a90 	vmov	r2, s15
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c9aa:	4b1f      	ldr	r3, [pc, #124]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9ae:	0c1b      	lsrs	r3, r3, #16
 800c9b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9b4:	ee07 3a90 	vmov	s15, r3
 800c9b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9bc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c9c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c9c4:	edd7 6a07 	vldr	s13, [r7, #28]
 800c9c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c9cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9d0:	ee17 2a90 	vmov	r2, s15
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c9d8:	4b13      	ldr	r3, [pc, #76]	; (800ca28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9dc:	0e1b      	lsrs	r3, r3, #24
 800c9de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9e2:	ee07 3a90 	vmov	s15, r3
 800c9e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c9ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c9f2:	edd7 6a07 	vldr	s13, [r7, #28]
 800c9f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c9fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9fe:	ee17 2a90 	vmov	r2, s15
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800ca06:	e008      	b.n	800ca1a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	2200      	movs	r2, #0
 800ca12:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	2200      	movs	r2, #0
 800ca18:	609a      	str	r2, [r3, #8]
}
 800ca1a:	bf00      	nop
 800ca1c:	3724      	adds	r7, #36	; 0x24
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca24:	4770      	bx	lr
 800ca26:	bf00      	nop
 800ca28:	58024400 	.word	0x58024400
 800ca2c:	03d09000 	.word	0x03d09000
 800ca30:	46000000 	.word	0x46000000
 800ca34:	4c742400 	.word	0x4c742400
 800ca38:	4a742400 	.word	0x4a742400
 800ca3c:	4c3ebc20 	.word	0x4c3ebc20

0800ca40 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800ca40:	b480      	push	{r7}
 800ca42:	b089      	sub	sp, #36	; 0x24
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ca48:	4ba0      	ldr	r3, [pc, #640]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca4c:	f003 0303 	and.w	r3, r3, #3
 800ca50:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800ca52:	4b9e      	ldr	r3, [pc, #632]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca56:	091b      	lsrs	r3, r3, #4
 800ca58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ca5c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800ca5e:	4b9b      	ldr	r3, [pc, #620]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca62:	f003 0301 	and.w	r3, r3, #1
 800ca66:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ca68:	4b98      	ldr	r3, [pc, #608]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca6c:	08db      	lsrs	r3, r3, #3
 800ca6e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ca72:	693a      	ldr	r2, [r7, #16]
 800ca74:	fb02 f303 	mul.w	r3, r2, r3
 800ca78:	ee07 3a90 	vmov	s15, r3
 800ca7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca80:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800ca84:	697b      	ldr	r3, [r7, #20]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	f000 8111 	beq.w	800ccae <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800ca8c:	69bb      	ldr	r3, [r7, #24]
 800ca8e:	2b02      	cmp	r3, #2
 800ca90:	f000 8083 	beq.w	800cb9a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800ca94:	69bb      	ldr	r3, [r7, #24]
 800ca96:	2b02      	cmp	r3, #2
 800ca98:	f200 80a1 	bhi.w	800cbde <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800ca9c:	69bb      	ldr	r3, [r7, #24]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d003      	beq.n	800caaa <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800caa2:	69bb      	ldr	r3, [r7, #24]
 800caa4:	2b01      	cmp	r3, #1
 800caa6:	d056      	beq.n	800cb56 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800caa8:	e099      	b.n	800cbde <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800caaa:	4b88      	ldr	r3, [pc, #544]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	f003 0320 	and.w	r3, r3, #32
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d02d      	beq.n	800cb12 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cab6:	4b85      	ldr	r3, [pc, #532]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	08db      	lsrs	r3, r3, #3
 800cabc:	f003 0303 	and.w	r3, r3, #3
 800cac0:	4a83      	ldr	r2, [pc, #524]	; (800ccd0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800cac2:	fa22 f303 	lsr.w	r3, r2, r3
 800cac6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cac8:	68bb      	ldr	r3, [r7, #8]
 800caca:	ee07 3a90 	vmov	s15, r3
 800cace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cad2:	697b      	ldr	r3, [r7, #20]
 800cad4:	ee07 3a90 	vmov	s15, r3
 800cad8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cadc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cae0:	4b7a      	ldr	r3, [pc, #488]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cae8:	ee07 3a90 	vmov	s15, r3
 800caec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caf0:	ed97 6a03 	vldr	s12, [r7, #12]
 800caf4:	eddf 5a77 	vldr	s11, [pc, #476]	; 800ccd4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800caf8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cafc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb00:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cb04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb08:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb0c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cb10:	e087      	b.n	800cc22 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb12:	697b      	ldr	r3, [r7, #20]
 800cb14:	ee07 3a90 	vmov	s15, r3
 800cb18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb1c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800ccd8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cb20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb24:	4b69      	ldr	r3, [pc, #420]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb2c:	ee07 3a90 	vmov	s15, r3
 800cb30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb34:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb38:	eddf 5a66 	vldr	s11, [pc, #408]	; 800ccd4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cb3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb44:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cb48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb50:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb54:	e065      	b.n	800cc22 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb56:	697b      	ldr	r3, [r7, #20]
 800cb58:	ee07 3a90 	vmov	s15, r3
 800cb5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb60:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800ccdc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800cb64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb68:	4b58      	ldr	r3, [pc, #352]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb70:	ee07 3a90 	vmov	s15, r3
 800cb74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb78:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb7c:	eddf 5a55 	vldr	s11, [pc, #340]	; 800ccd4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cb80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb84:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb88:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cb8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb90:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb94:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb98:	e043      	b.n	800cc22 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb9a:	697b      	ldr	r3, [r7, #20]
 800cb9c:	ee07 3a90 	vmov	s15, r3
 800cba0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cba4:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800cce0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800cba8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbac:	4b47      	ldr	r3, [pc, #284]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cbae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbb4:	ee07 3a90 	vmov	s15, r3
 800cbb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbbc:	ed97 6a03 	vldr	s12, [r7, #12]
 800cbc0:	eddf 5a44 	vldr	s11, [pc, #272]	; 800ccd4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cbc4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cbc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbcc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cbd0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbd8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cbdc:	e021      	b.n	800cc22 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cbde:	697b      	ldr	r3, [r7, #20]
 800cbe0:	ee07 3a90 	vmov	s15, r3
 800cbe4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbe8:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800ccd8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cbec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbf0:	4b36      	ldr	r3, [pc, #216]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cbf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbf8:	ee07 3a90 	vmov	s15, r3
 800cbfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc00:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc04:	eddf 5a33 	vldr	s11, [pc, #204]	; 800ccd4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cc08:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc10:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cc14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc18:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc1c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cc20:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800cc22:	4b2a      	ldr	r3, [pc, #168]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc26:	0a5b      	lsrs	r3, r3, #9
 800cc28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc2c:	ee07 3a90 	vmov	s15, r3
 800cc30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc34:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cc38:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc3c:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc48:	ee17 2a90 	vmov	r2, s15
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800cc50:	4b1e      	ldr	r3, [pc, #120]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc54:	0c1b      	lsrs	r3, r3, #16
 800cc56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc5a:	ee07 3a90 	vmov	s15, r3
 800cc5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc62:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cc66:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc6a:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc76:	ee17 2a90 	vmov	r2, s15
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800cc7e:	4b13      	ldr	r3, [pc, #76]	; (800cccc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc82:	0e1b      	lsrs	r3, r3, #24
 800cc84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc88:	ee07 3a90 	vmov	s15, r3
 800cc8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc90:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cc94:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc98:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cca0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cca4:	ee17 2a90 	vmov	r2, s15
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800ccac:	e008      	b.n	800ccc0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	609a      	str	r2, [r3, #8]
}
 800ccc0:	bf00      	nop
 800ccc2:	3724      	adds	r7, #36	; 0x24
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccca:	4770      	bx	lr
 800cccc:	58024400 	.word	0x58024400
 800ccd0:	03d09000 	.word	0x03d09000
 800ccd4:	46000000 	.word	0x46000000
 800ccd8:	4c742400 	.word	0x4c742400
 800ccdc:	4a742400 	.word	0x4a742400
 800cce0:	4c3ebc20 	.word	0x4c3ebc20

0800cce4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b084      	sub	sp, #16
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
 800ccec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ccee:	2300      	movs	r3, #0
 800ccf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ccf2:	4b53      	ldr	r3, [pc, #332]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800ccf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccf6:	f003 0303 	and.w	r3, r3, #3
 800ccfa:	2b03      	cmp	r3, #3
 800ccfc:	d101      	bne.n	800cd02 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ccfe:	2301      	movs	r3, #1
 800cd00:	e099      	b.n	800ce36 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800cd02:	4b4f      	ldr	r3, [pc, #316]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	4a4e      	ldr	r2, [pc, #312]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cd08:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800cd0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cd0e:	f7f6 fe7b 	bl	8003a08 <HAL_GetTick>
 800cd12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cd14:	e008      	b.n	800cd28 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cd16:	f7f6 fe77 	bl	8003a08 <HAL_GetTick>
 800cd1a:	4602      	mov	r2, r0
 800cd1c:	68bb      	ldr	r3, [r7, #8]
 800cd1e:	1ad3      	subs	r3, r2, r3
 800cd20:	2b02      	cmp	r3, #2
 800cd22:	d901      	bls.n	800cd28 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cd24:	2303      	movs	r3, #3
 800cd26:	e086      	b.n	800ce36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cd28:	4b45      	ldr	r3, [pc, #276]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d1f0      	bne.n	800cd16 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800cd34:	4b42      	ldr	r3, [pc, #264]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cd36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd38:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	031b      	lsls	r3, r3, #12
 800cd42:	493f      	ldr	r1, [pc, #252]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cd44:	4313      	orrs	r3, r2
 800cd46:	628b      	str	r3, [r1, #40]	; 0x28
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	685b      	ldr	r3, [r3, #4]
 800cd4c:	3b01      	subs	r3, #1
 800cd4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	689b      	ldr	r3, [r3, #8]
 800cd56:	3b01      	subs	r3, #1
 800cd58:	025b      	lsls	r3, r3, #9
 800cd5a:	b29b      	uxth	r3, r3
 800cd5c:	431a      	orrs	r2, r3
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	68db      	ldr	r3, [r3, #12]
 800cd62:	3b01      	subs	r3, #1
 800cd64:	041b      	lsls	r3, r3, #16
 800cd66:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800cd6a:	431a      	orrs	r2, r3
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	691b      	ldr	r3, [r3, #16]
 800cd70:	3b01      	subs	r3, #1
 800cd72:	061b      	lsls	r3, r3, #24
 800cd74:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800cd78:	4931      	ldr	r1, [pc, #196]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cd7a:	4313      	orrs	r3, r2
 800cd7c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800cd7e:	4b30      	ldr	r3, [pc, #192]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cd80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd82:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	695b      	ldr	r3, [r3, #20]
 800cd8a:	492d      	ldr	r1, [pc, #180]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cd8c:	4313      	orrs	r3, r2
 800cd8e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800cd90:	4b2b      	ldr	r3, [pc, #172]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cd92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd94:	f023 0220 	bic.w	r2, r3, #32
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	699b      	ldr	r3, [r3, #24]
 800cd9c:	4928      	ldr	r1, [pc, #160]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cd9e:	4313      	orrs	r3, r2
 800cda0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800cda2:	4b27      	ldr	r3, [pc, #156]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cda4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cda6:	4a26      	ldr	r2, [pc, #152]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cda8:	f023 0310 	bic.w	r3, r3, #16
 800cdac:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800cdae:	4b24      	ldr	r3, [pc, #144]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cdb0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cdb2:	4b24      	ldr	r3, [pc, #144]	; (800ce44 <RCCEx_PLL2_Config+0x160>)
 800cdb4:	4013      	ands	r3, r2
 800cdb6:	687a      	ldr	r2, [r7, #4]
 800cdb8:	69d2      	ldr	r2, [r2, #28]
 800cdba:	00d2      	lsls	r2, r2, #3
 800cdbc:	4920      	ldr	r1, [pc, #128]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cdbe:	4313      	orrs	r3, r2
 800cdc0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800cdc2:	4b1f      	ldr	r3, [pc, #124]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cdc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdc6:	4a1e      	ldr	r2, [pc, #120]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cdc8:	f043 0310 	orr.w	r3, r3, #16
 800cdcc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cdce:	683b      	ldr	r3, [r7, #0]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d106      	bne.n	800cde2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800cdd4:	4b1a      	ldr	r3, [pc, #104]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cdd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdd8:	4a19      	ldr	r2, [pc, #100]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cdda:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cdde:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cde0:	e00f      	b.n	800ce02 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cde2:	683b      	ldr	r3, [r7, #0]
 800cde4:	2b01      	cmp	r3, #1
 800cde6:	d106      	bne.n	800cdf6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800cde8:	4b15      	ldr	r3, [pc, #84]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cdea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdec:	4a14      	ldr	r2, [pc, #80]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cdee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cdf2:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cdf4:	e005      	b.n	800ce02 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800cdf6:	4b12      	ldr	r3, [pc, #72]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cdf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdfa:	4a11      	ldr	r2, [pc, #68]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800cdfc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ce00:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ce02:	4b0f      	ldr	r3, [pc, #60]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	4a0e      	ldr	r2, [pc, #56]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800ce08:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ce0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ce0e:	f7f6 fdfb 	bl	8003a08 <HAL_GetTick>
 800ce12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ce14:	e008      	b.n	800ce28 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ce16:	f7f6 fdf7 	bl	8003a08 <HAL_GetTick>
 800ce1a:	4602      	mov	r2, r0
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	1ad3      	subs	r3, r2, r3
 800ce20:	2b02      	cmp	r3, #2
 800ce22:	d901      	bls.n	800ce28 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ce24:	2303      	movs	r3, #3
 800ce26:	e006      	b.n	800ce36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ce28:	4b05      	ldr	r3, [pc, #20]	; (800ce40 <RCCEx_PLL2_Config+0x15c>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d0f0      	beq.n	800ce16 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ce34:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce36:	4618      	mov	r0, r3
 800ce38:	3710      	adds	r7, #16
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	bd80      	pop	{r7, pc}
 800ce3e:	bf00      	nop
 800ce40:	58024400 	.word	0x58024400
 800ce44:	ffff0007 	.word	0xffff0007

0800ce48 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b084      	sub	sp, #16
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
 800ce50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ce52:	2300      	movs	r3, #0
 800ce54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ce56:	4b53      	ldr	r3, [pc, #332]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800ce58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce5a:	f003 0303 	and.w	r3, r3, #3
 800ce5e:	2b03      	cmp	r3, #3
 800ce60:	d101      	bne.n	800ce66 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800ce62:	2301      	movs	r3, #1
 800ce64:	e099      	b.n	800cf9a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800ce66:	4b4f      	ldr	r3, [pc, #316]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	4a4e      	ldr	r2, [pc, #312]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800ce6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ce70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ce72:	f7f6 fdc9 	bl	8003a08 <HAL_GetTick>
 800ce76:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ce78:	e008      	b.n	800ce8c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ce7a:	f7f6 fdc5 	bl	8003a08 <HAL_GetTick>
 800ce7e:	4602      	mov	r2, r0
 800ce80:	68bb      	ldr	r3, [r7, #8]
 800ce82:	1ad3      	subs	r3, r2, r3
 800ce84:	2b02      	cmp	r3, #2
 800ce86:	d901      	bls.n	800ce8c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ce88:	2303      	movs	r3, #3
 800ce8a:	e086      	b.n	800cf9a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ce8c:	4b45      	ldr	r3, [pc, #276]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d1f0      	bne.n	800ce7a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ce98:	4b42      	ldr	r3, [pc, #264]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800ce9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce9c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	051b      	lsls	r3, r3, #20
 800cea6:	493f      	ldr	r1, [pc, #252]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cea8:	4313      	orrs	r3, r2
 800ceaa:	628b      	str	r3, [r1, #40]	; 0x28
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	685b      	ldr	r3, [r3, #4]
 800ceb0:	3b01      	subs	r3, #1
 800ceb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	689b      	ldr	r3, [r3, #8]
 800ceba:	3b01      	subs	r3, #1
 800cebc:	025b      	lsls	r3, r3, #9
 800cebe:	b29b      	uxth	r3, r3
 800cec0:	431a      	orrs	r2, r3
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	68db      	ldr	r3, [r3, #12]
 800cec6:	3b01      	subs	r3, #1
 800cec8:	041b      	lsls	r3, r3, #16
 800ceca:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800cece:	431a      	orrs	r2, r3
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	691b      	ldr	r3, [r3, #16]
 800ced4:	3b01      	subs	r3, #1
 800ced6:	061b      	lsls	r3, r3, #24
 800ced8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800cedc:	4931      	ldr	r1, [pc, #196]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cede:	4313      	orrs	r3, r2
 800cee0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800cee2:	4b30      	ldr	r3, [pc, #192]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cee6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	695b      	ldr	r3, [r3, #20]
 800ceee:	492d      	ldr	r1, [pc, #180]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cef0:	4313      	orrs	r3, r2
 800cef2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800cef4:	4b2b      	ldr	r3, [pc, #172]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cef8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	699b      	ldr	r3, [r3, #24]
 800cf00:	4928      	ldr	r1, [pc, #160]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf02:	4313      	orrs	r3, r2
 800cf04:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800cf06:	4b27      	ldr	r3, [pc, #156]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf0a:	4a26      	ldr	r2, [pc, #152]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cf10:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800cf12:	4b24      	ldr	r3, [pc, #144]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cf16:	4b24      	ldr	r3, [pc, #144]	; (800cfa8 <RCCEx_PLL3_Config+0x160>)
 800cf18:	4013      	ands	r3, r2
 800cf1a:	687a      	ldr	r2, [r7, #4]
 800cf1c:	69d2      	ldr	r2, [r2, #28]
 800cf1e:	00d2      	lsls	r2, r2, #3
 800cf20:	4920      	ldr	r1, [pc, #128]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf22:	4313      	orrs	r3, r2
 800cf24:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800cf26:	4b1f      	ldr	r3, [pc, #124]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf2a:	4a1e      	ldr	r2, [pc, #120]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cf30:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d106      	bne.n	800cf46 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800cf38:	4b1a      	ldr	r3, [pc, #104]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf3c:	4a19      	ldr	r2, [pc, #100]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf3e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800cf42:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cf44:	e00f      	b.n	800cf66 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	2b01      	cmp	r3, #1
 800cf4a:	d106      	bne.n	800cf5a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800cf4c:	4b15      	ldr	r3, [pc, #84]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf50:	4a14      	ldr	r2, [pc, #80]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf52:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800cf56:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cf58:	e005      	b.n	800cf66 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800cf5a:	4b12      	ldr	r3, [pc, #72]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf5e:	4a11      	ldr	r2, [pc, #68]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf60:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cf64:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800cf66:	4b0f      	ldr	r3, [pc, #60]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	4a0e      	ldr	r2, [pc, #56]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf72:	f7f6 fd49 	bl	8003a08 <HAL_GetTick>
 800cf76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cf78:	e008      	b.n	800cf8c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cf7a:	f7f6 fd45 	bl	8003a08 <HAL_GetTick>
 800cf7e:	4602      	mov	r2, r0
 800cf80:	68bb      	ldr	r3, [r7, #8]
 800cf82:	1ad3      	subs	r3, r2, r3
 800cf84:	2b02      	cmp	r3, #2
 800cf86:	d901      	bls.n	800cf8c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cf88:	2303      	movs	r3, #3
 800cf8a:	e006      	b.n	800cf9a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cf8c:	4b05      	ldr	r3, [pc, #20]	; (800cfa4 <RCCEx_PLL3_Config+0x15c>)
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d0f0      	beq.n	800cf7a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800cf98:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	3710      	adds	r7, #16
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	bd80      	pop	{r7, pc}
 800cfa2:	bf00      	nop
 800cfa4:	58024400 	.word	0x58024400
 800cfa8:	ffff0007 	.word	0xffff0007

0800cfac <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800cfac:	b580      	push	{r7, lr}
 800cfae:	b08a      	sub	sp, #40	; 0x28
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d101      	bne.n	800cfbe <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800cfba:	2301      	movs	r3, #1
 800cfbc:	e075      	b.n	800d0aa <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800cfc4:	b2db      	uxtb	r3, r3
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d105      	bne.n	800cfd6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	2200      	movs	r2, #0
 800cfce:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800cfd0:	6878      	ldr	r0, [r7, #4]
 800cfd2:	f7f5 fe59 	bl	8002c88 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	2204      	movs	r2, #4
 800cfda:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800cfde:	6878      	ldr	r0, [r7, #4]
 800cfe0:	f000 f868 	bl	800d0b4 <HAL_SD_InitCard>
 800cfe4:	4603      	mov	r3, r0
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d001      	beq.n	800cfee <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800cfea:	2301      	movs	r3, #1
 800cfec:	e05d      	b.n	800d0aa <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800cfee:	f107 0308 	add.w	r3, r7, #8
 800cff2:	4619      	mov	r1, r3
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	f000 fdaf 	bl	800db58 <HAL_SD_GetCardStatus>
 800cffa:	4603      	mov	r3, r0
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d001      	beq.n	800d004 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800d000:	2301      	movs	r3, #1
 800d002:	e052      	b.n	800d0aa <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800d004:	7e3b      	ldrb	r3, [r7, #24]
 800d006:	b2db      	uxtb	r3, r3
 800d008:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800d00a:	7e7b      	ldrb	r3, [r7, #25]
 800d00c:	b2db      	uxtb	r3, r3
 800d00e:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d014:	2b01      	cmp	r3, #1
 800d016:	d10a      	bne.n	800d02e <HAL_SD_Init+0x82>
 800d018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d102      	bne.n	800d024 <HAL_SD_Init+0x78>
 800d01e:	6a3b      	ldr	r3, [r7, #32]
 800d020:	2b00      	cmp	r3, #0
 800d022:	d004      	beq.n	800d02e <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d02a:	659a      	str	r2, [r3, #88]	; 0x58
 800d02c:	e00b      	b.n	800d046 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d032:	2b01      	cmp	r3, #1
 800d034:	d104      	bne.n	800d040 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d03c:	659a      	str	r2, [r3, #88]	; 0x58
 800d03e:	e002      	b.n	800d046 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	2200      	movs	r2, #0
 800d044:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	68db      	ldr	r3, [r3, #12]
 800d04a:	4619      	mov	r1, r3
 800d04c:	6878      	ldr	r0, [r7, #4]
 800d04e:	f000 fe6d 	bl	800dd2c <HAL_SD_ConfigWideBusOperation>
 800d052:	4603      	mov	r3, r0
 800d054:	2b00      	cmp	r3, #0
 800d056:	d001      	beq.n	800d05c <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800d058:	2301      	movs	r3, #1
 800d05a:	e026      	b.n	800d0aa <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800d05c:	f7f6 fcd4 	bl	8003a08 <HAL_GetTick>
 800d060:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800d062:	e011      	b.n	800d088 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d064:	f7f6 fcd0 	bl	8003a08 <HAL_GetTick>
 800d068:	4602      	mov	r2, r0
 800d06a:	69fb      	ldr	r3, [r7, #28]
 800d06c:	1ad3      	subs	r3, r2, r3
 800d06e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d072:	d109      	bne.n	800d088 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d07a:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	2201      	movs	r2, #1
 800d080:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800d084:	2303      	movs	r3, #3
 800d086:	e010      	b.n	800d0aa <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800d088:	6878      	ldr	r0, [r7, #4]
 800d08a:	f000 ff61 	bl	800df50 <HAL_SD_GetCardState>
 800d08e:	4603      	mov	r3, r0
 800d090:	2b04      	cmp	r3, #4
 800d092:	d1e7      	bne.n	800d064 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2200      	movs	r2, #0
 800d098:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2200      	movs	r2, #0
 800d09e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	2201      	movs	r2, #1
 800d0a4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800d0a8:	2300      	movs	r3, #0
}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	3728      	adds	r7, #40	; 0x28
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	bd80      	pop	{r7, pc}
	...

0800d0b4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d0b4:	b590      	push	{r4, r7, lr}
 800d0b6:	b08d      	sub	sp, #52	; 0x34
 800d0b8:	af02      	add	r7, sp, #8
 800d0ba:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800d0bc:	2300      	movs	r3, #0
 800d0be:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800d0cc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800d0d0:	f04f 0100 	mov.w	r1, #0
 800d0d4:	f7fe fd24 	bl	800bb20 <HAL_RCCEx_GetPeriphCLKFreq>
 800d0d8:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800d0da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d109      	bne.n	800d0f4 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2201      	movs	r2, #1
 800d0e4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d0ee:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d0f0:	2301      	movs	r3, #1
 800d0f2:	e070      	b.n	800d1d6 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800d0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f6:	0a1b      	lsrs	r3, r3, #8
 800d0f8:	4a39      	ldr	r2, [pc, #228]	; (800d1e0 <HAL_SD_InitCard+0x12c>)
 800d0fa:	fba2 2303 	umull	r2, r3, r2, r3
 800d0fe:	091b      	lsrs	r3, r3, #4
 800d100:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681c      	ldr	r4, [r3, #0]
 800d106:	466a      	mov	r2, sp
 800d108:	f107 0318 	add.w	r3, r7, #24
 800d10c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d110:	e882 0003 	stmia.w	r2, {r0, r1}
 800d114:	f107 030c 	add.w	r3, r7, #12
 800d118:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d11a:	4620      	mov	r0, r4
 800d11c:	f004 fec4 	bl	8011ea8 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	4618      	mov	r0, r3
 800d126:	f004 ff07 	bl	8011f38 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800d12a:	69fb      	ldr	r3, [r7, #28]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d005      	beq.n	800d13c <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800d130:	69fb      	ldr	r3, [r7, #28]
 800d132:	005b      	lsls	r3, r3, #1
 800d134:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d136:	fbb2 f3f3 	udiv	r3, r2, r3
 800d13a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if (sdmmc_clk != 0U)
 800d13c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d007      	beq.n	800d152 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800d142:	4a28      	ldr	r2, [pc, #160]	; (800d1e4 <HAL_SD_InitCard+0x130>)
 800d144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d146:	fbb2 f3f3 	udiv	r3, r2, r3
 800d14a:	3301      	adds	r3, #1
 800d14c:	4618      	mov	r0, r3
 800d14e:	f7f6 fc67 	bl	8003a20 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f000 ffea 	bl	800e12c <SD_PowerON>
 800d158:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d15a:	6a3b      	ldr	r3, [r7, #32]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d00b      	beq.n	800d178 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	2201      	movs	r2, #1
 800d164:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d16c:	6a3b      	ldr	r3, [r7, #32]
 800d16e:	431a      	orrs	r2, r3
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d174:	2301      	movs	r3, #1
 800d176:	e02e      	b.n	800d1d6 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d178:	6878      	ldr	r0, [r7, #4]
 800d17a:	f000 ff09 	bl	800df90 <SD_InitCard>
 800d17e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d180:	6a3b      	ldr	r3, [r7, #32]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d00b      	beq.n	800d19e <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2201      	movs	r2, #1
 800d18a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d192:	6a3b      	ldr	r3, [r7, #32]
 800d194:	431a      	orrs	r2, r3
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d19a:	2301      	movs	r3, #1
 800d19c:	e01b      	b.n	800d1d6 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	f004 ff5c 	bl	8012064 <SDMMC_CmdBlockLength>
 800d1ac:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d1ae:	6a3b      	ldr	r3, [r7, #32]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d00f      	beq.n	800d1d4 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	4a0b      	ldr	r2, [pc, #44]	; (800d1e8 <HAL_SD_InitCard+0x134>)
 800d1ba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d1c0:	6a3b      	ldr	r3, [r7, #32]
 800d1c2:	431a      	orrs	r2, r3
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	2201      	movs	r2, #1
 800d1cc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800d1d0:	2301      	movs	r3, #1
 800d1d2:	e000      	b.n	800d1d6 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800d1d4:	2300      	movs	r3, #0
}
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	372c      	adds	r7, #44	; 0x2c
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	bd90      	pop	{r4, r7, pc}
 800d1de:	bf00      	nop
 800d1e0:	014f8b59 	.word	0x014f8b59
 800d1e4:	00012110 	.word	0x00012110
 800d1e8:	1fe00fff 	.word	0x1fe00fff

0800d1ec <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b08c      	sub	sp, #48	; 0x30
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	60f8      	str	r0, [r7, #12]
 800d1f4:	60b9      	str	r1, [r7, #8]
 800d1f6:	607a      	str	r2, [r7, #4]
 800d1f8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d107      	bne.n	800d214 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d208:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d210:	2301      	movs	r3, #1
 800d212:	e08d      	b.n	800d330 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d21a:	b2db      	uxtb	r3, r3
 800d21c:	2b01      	cmp	r3, #1
 800d21e:	f040 8086 	bne.w	800d32e <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	2200      	movs	r2, #0
 800d226:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d228:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d22a:	683b      	ldr	r3, [r7, #0]
 800d22c:	441a      	add	r2, r3
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d232:	429a      	cmp	r2, r3
 800d234:	d907      	bls.n	800d246 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d23a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d242:	2301      	movs	r3, #1
 800d244:	e074      	b.n	800d330 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	2203      	movs	r2, #3
 800d24a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	2200      	movs	r2, #0
 800d254:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	68ba      	ldr	r2, [r7, #8]
 800d25a:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800d25c:	683b      	ldr	r3, [r7, #0]
 800d25e:	025a      	lsls	r2, r3, #9
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d268:	2b01      	cmp	r3, #1
 800d26a:	d002      	beq.n	800d272 <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800d26c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d26e:	025b      	lsls	r3, r3, #9
 800d270:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d272:	f04f 33ff 	mov.w	r3, #4294967295
 800d276:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	025b      	lsls	r3, r3, #9
 800d27c:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d27e:	2390      	movs	r3, #144	; 0x90
 800d280:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d282:	2302      	movs	r3, #2
 800d284:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d286:	2300      	movs	r3, #0
 800d288:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800d28a:	2300      	movs	r3, #0
 800d28c:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	f107 0210 	add.w	r2, r7, #16
 800d296:	4611      	mov	r1, r2
 800d298:	4618      	mov	r0, r3
 800d29a:	f004 feb7 	bl	801200c <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	68da      	ldr	r2, [r3, #12]
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d2ac:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	68ba      	ldr	r2, [r7, #8]
 800d2b4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	2201      	movs	r2, #1
 800d2bc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	2b01      	cmp	r3, #1
 800d2c2:	d90a      	bls.n	800d2da <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	2282      	movs	r2, #130	; 0x82
 800d2c8:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	f004 ff0d 	bl	80120f0 <SDMMC_CmdReadMultiBlock>
 800d2d6:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d2d8:	e009      	b.n	800d2ee <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	2281      	movs	r2, #129	; 0x81
 800d2de:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	f004 fedf 	bl	80120aa <SDMMC_CmdReadSingleBlock>
 800d2ec:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800d2ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d012      	beq.n	800d31a <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	4a0f      	ldr	r2, [pc, #60]	; (800d338 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800d2fa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d302:	431a      	orrs	r2, r3
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	2201      	movs	r2, #1
 800d30c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	2200      	movs	r2, #0
 800d314:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800d316:	2301      	movs	r3, #1
 800d318:	e00a      	b.n	800d330 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800d328:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 800d32a:	2300      	movs	r3, #0
 800d32c:	e000      	b.n	800d330 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800d32e:	2302      	movs	r3, #2
  }
}
 800d330:	4618      	mov	r0, r3
 800d332:	3730      	adds	r7, #48	; 0x30
 800d334:	46bd      	mov	sp, r7
 800d336:	bd80      	pop	{r7, pc}
 800d338:	1fe00fff 	.word	0x1fe00fff

0800d33c <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b08c      	sub	sp, #48	; 0x30
 800d340:	af00      	add	r7, sp, #0
 800d342:	60f8      	str	r0, [r7, #12]
 800d344:	60b9      	str	r1, [r7, #8]
 800d346:	607a      	str	r2, [r7, #4]
 800d348:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800d34e:	68bb      	ldr	r3, [r7, #8]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d107      	bne.n	800d364 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d358:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d360:	2301      	movs	r3, #1
 800d362:	e08d      	b.n	800d480 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d36a:	b2db      	uxtb	r3, r3
 800d36c:	2b01      	cmp	r3, #1
 800d36e:	f040 8086 	bne.w	800d47e <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	2200      	movs	r2, #0
 800d376:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d378:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	441a      	add	r2, r3
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d382:	429a      	cmp	r2, r3
 800d384:	d907      	bls.n	800d396 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d38a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d392:	2301      	movs	r3, #1
 800d394:	e074      	b.n	800d480 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	2203      	movs	r2, #3
 800d39a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	68ba      	ldr	r2, [r7, #8]
 800d3aa:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800d3ac:	683b      	ldr	r3, [r7, #0]
 800d3ae:	025a      	lsls	r2, r3, #9
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3b8:	2b01      	cmp	r3, #1
 800d3ba:	d002      	beq.n	800d3c2 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800d3bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3be:	025b      	lsls	r3, r3, #9
 800d3c0:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d3c2:	f04f 33ff 	mov.w	r3, #4294967295
 800d3c6:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	025b      	lsls	r3, r3, #9
 800d3cc:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d3ce:	2390      	movs	r3, #144	; 0x90
 800d3d0:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800d3da:	2300      	movs	r3, #0
 800d3dc:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	f107 0210 	add.w	r2, r7, #16
 800d3e6:	4611      	mov	r1, r2
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	f004 fe0f 	bl	801200c <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	68da      	ldr	r2, [r3, #12]
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d3fc:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	68ba      	ldr	r2, [r7, #8]
 800d404:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	2201      	movs	r2, #1
 800d40c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	2b01      	cmp	r3, #1
 800d412:	d90a      	bls.n	800d42a <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	22a0      	movs	r2, #160	; 0xa0
 800d418:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d420:	4618      	mov	r0, r3
 800d422:	f004 feab 	bl	801217c <SDMMC_CmdWriteMultiBlock>
 800d426:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d428:	e009      	b.n	800d43e <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	2290      	movs	r2, #144	; 0x90
 800d42e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d436:	4618      	mov	r0, r3
 800d438:	f004 fe7d 	bl	8012136 <SDMMC_CmdWriteSingleBlock>
 800d43c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800d43e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d440:	2b00      	cmp	r3, #0
 800d442:	d012      	beq.n	800d46a <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	4a0f      	ldr	r2, [pc, #60]	; (800d488 <HAL_SD_WriteBlocks_DMA+0x14c>)
 800d44a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d452:	431a      	orrs	r2, r3
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2201      	movs	r2, #1
 800d45c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	2200      	movs	r2, #0
 800d464:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800d466:	2301      	movs	r3, #1
 800d468:	e00a      	b.n	800d480 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800d478:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800d47a:	2300      	movs	r3, #0
 800d47c:	e000      	b.n	800d480 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800d47e:	2302      	movs	r3, #2
  }
}
 800d480:	4618      	mov	r0, r3
 800d482:	3730      	adds	r7, #48	; 0x30
 800d484:	46bd      	mov	sp, r7
 800d486:	bd80      	pop	{r7, pc}
 800d488:	1fe00fff 	.word	0x1fe00fff

0800d48c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800d48c:	b580      	push	{r7, lr}
 800d48e:	b084      	sub	sp, #16
 800d490:	af00      	add	r7, sp, #0
 800d492:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d498:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d008      	beq.n	800d4ba <HAL_SD_IRQHandler+0x2e>
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	f003 0308 	and.w	r3, r3, #8
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d003      	beq.n	800d4ba <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	f001 f926 	bl	800e704 <SD_Read_IT>
 800d4b8:	e19a      	b.n	800d7f0 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	f000 80ac 	beq.w	800d622 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d4d2:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681a      	ldr	r2, [r3, #0]
 800d4de:	4b59      	ldr	r3, [pc, #356]	; (800d644 <HAL_SD_IRQHandler+0x1b8>)
 800d4e0:	400b      	ands	r3, r1
 800d4e2:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d4f2:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	68da      	ldr	r2, [r3, #12]
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d502:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	f003 0308 	and.w	r3, r3, #8
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d038      	beq.n	800d580 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	f003 0302 	and.w	r3, r3, #2
 800d514:	2b00      	cmp	r3, #0
 800d516:	d104      	bne.n	800d522 <HAL_SD_IRQHandler+0x96>
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	f003 0320 	and.w	r3, r3, #32
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d011      	beq.n	800d546 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	4618      	mov	r0, r3
 800d528:	f004 fe4c 	bl	80121c4 <SDMMC_CmdStopTransfer>
 800d52c:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800d52e:	68bb      	ldr	r3, [r7, #8]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d008      	beq.n	800d546 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d538:	68bb      	ldr	r3, [r7, #8]
 800d53a:	431a      	orrs	r2, r3
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800d540:	6878      	ldr	r0, [r7, #4]
 800d542:	f000 f95b 	bl	800d7fc <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	4a3f      	ldr	r2, [pc, #252]	; (800d648 <HAL_SD_IRQHandler+0x1bc>)
 800d54c:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	2201      	movs	r2, #1
 800d552:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	2200      	movs	r2, #0
 800d55a:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	f003 0301 	and.w	r3, r3, #1
 800d562:	2b00      	cmp	r3, #0
 800d564:	d104      	bne.n	800d570 <HAL_SD_IRQHandler+0xe4>
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	f003 0302 	and.w	r3, r3, #2
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d003      	beq.n	800d578 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800d570:	6878      	ldr	r0, [r7, #4]
 800d572:	f006 fe4d 	bl	8014210 <HAL_SD_RxCpltCallback>
 800d576:	e13b      	b.n	800d7f0 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800d578:	6878      	ldr	r0, [r7, #4]
 800d57a:	f006 fe3f 	bl	80141fc <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d57e:	e137      	b.n	800d7f0 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d586:	2b00      	cmp	r3, #0
 800d588:	f000 8132 	beq.w	800d7f0 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	2200      	movs	r2, #0
 800d592:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	2200      	movs	r2, #0
 800d59a:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	2200      	movs	r2, #0
 800d5a2:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	f003 0302 	and.w	r3, r3, #2
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d104      	bne.n	800d5b8 <HAL_SD_IRQHandler+0x12c>
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	f003 0320 	and.w	r3, r3, #32
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d011      	beq.n	800d5dc <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	4618      	mov	r0, r3
 800d5be:	f004 fe01 	bl	80121c4 <SDMMC_CmdStopTransfer>
 800d5c2:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800d5c4:	68bb      	ldr	r3, [r7, #8]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d008      	beq.n	800d5dc <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d5ce:	68bb      	ldr	r3, [r7, #8]
 800d5d0:	431a      	orrs	r2, r3
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800d5d6:	6878      	ldr	r0, [r7, #4]
 800d5d8:	f000 f910 	bl	800d7fc <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2201      	movs	r2, #1
 800d5e0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	f003 0310 	and.w	r3, r3, #16
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d104      	bne.n	800d5fe <HAL_SD_IRQHandler+0x172>
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	f003 0320 	and.w	r3, r3, #32
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d002      	beq.n	800d604 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800d5fe:	6878      	ldr	r0, [r7, #4]
 800d600:	f006 fdfc 	bl	80141fc <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	f003 0301 	and.w	r3, r3, #1
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d105      	bne.n	800d61a <HAL_SD_IRQHandler+0x18e>
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	f003 0302 	and.w	r3, r3, #2
 800d614:	2b00      	cmp	r3, #0
 800d616:	f000 80eb 	beq.w	800d7f0 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800d61a:	6878      	ldr	r0, [r7, #4]
 800d61c:	f006 fdf8 	bl	8014210 <HAL_SD_RxCpltCallback>
}
 800d620:	e0e6      	b.n	800d7f0 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d628:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d00d      	beq.n	800d64c <HAL_SD_IRQHandler+0x1c0>
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	f003 0308 	and.w	r3, r3, #8
 800d636:	2b00      	cmp	r3, #0
 800d638:	d008      	beq.n	800d64c <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	f001 f8a8 	bl	800e790 <SD_Write_IT>
 800d640:	e0d6      	b.n	800d7f0 <HAL_SD_IRQHandler+0x364>
 800d642:	bf00      	nop
 800d644:	ffff3ec5 	.word	0xffff3ec5
 800d648:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d652:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800d656:	2b00      	cmp	r3, #0
 800d658:	f000 809d 	beq.w	800d796 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d662:	f003 0302 	and.w	r3, r3, #2
 800d666:	2b00      	cmp	r3, #0
 800d668:	d005      	beq.n	800d676 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d66e:	f043 0202 	orr.w	r2, r3, #2
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d67c:	f003 0308 	and.w	r3, r3, #8
 800d680:	2b00      	cmp	r3, #0
 800d682:	d005      	beq.n	800d690 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d688:	f043 0208 	orr.w	r2, r3, #8
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d696:	f003 0320 	and.w	r3, r3, #32
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d005      	beq.n	800d6aa <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6a2:	f043 0220 	orr.w	r2, r3, #32
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6b0:	f003 0310 	and.w	r3, r3, #16
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d005      	beq.n	800d6c4 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6bc:	f043 0210 	orr.w	r2, r3, #16
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	4a4b      	ldr	r2, [pc, #300]	; (800d7f8 <HAL_SD_IRQHandler+0x36c>)
 800d6ca:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d6da:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	68da      	ldr	r2, [r3, #12]
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d6ea:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d6fa:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	68da      	ldr	r2, [r3, #12]
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d70a:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	4618      	mov	r0, r3
 800d712:	f004 fd57 	bl	80121c4 <SDMMC_CmdStopTransfer>
 800d716:	4602      	mov	r2, r0
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d71c:	431a      	orrs	r2, r3
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	68da      	ldr	r2, [r3, #12]
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d730:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d73a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	f003 0308 	and.w	r3, r3, #8
 800d742:	2b00      	cmp	r3, #0
 800d744:	d00a      	beq.n	800d75c <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	2201      	movs	r2, #1
 800d74a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	2200      	movs	r2, #0
 800d752:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 800d754:	6878      	ldr	r0, [r7, #4]
 800d756:	f000 f851 	bl	800d7fc <HAL_SD_ErrorCallback>
}
 800d75a:	e049      	b.n	800d7f0 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d762:	2b00      	cmp	r3, #0
 800d764:	d044      	beq.n	800d7f0 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d040      	beq.n	800d7f0 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d77c:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	2200      	movs	r2, #0
 800d784:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	2201      	movs	r2, #1
 800d78a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800d78e:	6878      	ldr	r0, [r7, #4]
 800d790:	f000 f834 	bl	800d7fc <HAL_SD_ErrorCallback>
}
 800d794:	e02c      	b.n	800d7f0 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d79c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d025      	beq.n	800d7f0 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7ac:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d7b4:	f003 0304 	and.w	r3, r3, #4
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d10c      	bne.n	800d7d6 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	f003 0320 	and.w	r3, r3, #32
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d003      	beq.n	800d7ce <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800d7c6:	6878      	ldr	r0, [r7, #4]
 800d7c8:	f001 f84a 	bl	800e860 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800d7cc:	e010      	b.n	800d7f0 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f001 f832 	bl	800e838 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800d7d4:	e00c      	b.n	800d7f0 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	f003 0320 	and.w	r3, r3, #32
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d003      	beq.n	800d7e8 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800d7e0:	6878      	ldr	r0, [r7, #4]
 800d7e2:	f001 f833 	bl	800e84c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800d7e6:	e003      	b.n	800d7f0 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800d7e8:	6878      	ldr	r0, [r7, #4]
 800d7ea:	f001 f81b 	bl	800e824 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800d7ee:	e7ff      	b.n	800d7f0 <HAL_SD_IRQHandler+0x364>
 800d7f0:	bf00      	nop
 800d7f2:	3710      	adds	r7, #16
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd80      	pop	{r7, pc}
 800d7f8:	18000f3a 	.word	0x18000f3a

0800d7fc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d7fc:	b480      	push	{r7}
 800d7fe:	b083      	sub	sp, #12
 800d800:	af00      	add	r7, sp, #0
 800d802:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d804:	bf00      	nop
 800d806:	370c      	adds	r7, #12
 800d808:	46bd      	mov	sp, r7
 800d80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d80e:	4770      	bx	lr

0800d810 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d810:	b480      	push	{r7}
 800d812:	b083      	sub	sp, #12
 800d814:	af00      	add	r7, sp, #0
 800d816:	6078      	str	r0, [r7, #4]
 800d818:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d81e:	0f9b      	lsrs	r3, r3, #30
 800d820:	b2da      	uxtb	r2, r3
 800d822:	683b      	ldr	r3, [r7, #0]
 800d824:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d82a:	0e9b      	lsrs	r3, r3, #26
 800d82c:	b2db      	uxtb	r3, r3
 800d82e:	f003 030f 	and.w	r3, r3, #15
 800d832:	b2da      	uxtb	r2, r3
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d83c:	0e1b      	lsrs	r3, r3, #24
 800d83e:	b2db      	uxtb	r3, r3
 800d840:	f003 0303 	and.w	r3, r3, #3
 800d844:	b2da      	uxtb	r2, r3
 800d846:	683b      	ldr	r3, [r7, #0]
 800d848:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d84e:	0c1b      	lsrs	r3, r3, #16
 800d850:	b2da      	uxtb	r2, r3
 800d852:	683b      	ldr	r3, [r7, #0]
 800d854:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d85a:	0a1b      	lsrs	r3, r3, #8
 800d85c:	b2da      	uxtb	r2, r3
 800d85e:	683b      	ldr	r3, [r7, #0]
 800d860:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d866:	b2da      	uxtb	r2, r3
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d870:	0d1b      	lsrs	r3, r3, #20
 800d872:	b29a      	uxth	r2, r3
 800d874:	683b      	ldr	r3, [r7, #0]
 800d876:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d87c:	0c1b      	lsrs	r3, r3, #16
 800d87e:	b2db      	uxtb	r3, r3
 800d880:	f003 030f 	and.w	r3, r3, #15
 800d884:	b2da      	uxtb	r2, r3
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d88e:	0bdb      	lsrs	r3, r3, #15
 800d890:	b2db      	uxtb	r3, r3
 800d892:	f003 0301 	and.w	r3, r3, #1
 800d896:	b2da      	uxtb	r2, r3
 800d898:	683b      	ldr	r3, [r7, #0]
 800d89a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8a0:	0b9b      	lsrs	r3, r3, #14
 800d8a2:	b2db      	uxtb	r3, r3
 800d8a4:	f003 0301 	and.w	r3, r3, #1
 800d8a8:	b2da      	uxtb	r2, r3
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8b2:	0b5b      	lsrs	r3, r3, #13
 800d8b4:	b2db      	uxtb	r3, r3
 800d8b6:	f003 0301 	and.w	r3, r3, #1
 800d8ba:	b2da      	uxtb	r2, r3
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8c4:	0b1b      	lsrs	r3, r3, #12
 800d8c6:	b2db      	uxtb	r3, r3
 800d8c8:	f003 0301 	and.w	r3, r3, #1
 800d8cc:	b2da      	uxtb	r2, r3
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	2200      	movs	r2, #0
 800d8d6:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d163      	bne.n	800d9a8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8e4:	009a      	lsls	r2, r3, #2
 800d8e6:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d8ea:	4013      	ands	r3, r2
 800d8ec:	687a      	ldr	r2, [r7, #4]
 800d8ee:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800d8f0:	0f92      	lsrs	r2, r2, #30
 800d8f2:	431a      	orrs	r2, r3
 800d8f4:	683b      	ldr	r3, [r7, #0]
 800d8f6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d8fc:	0edb      	lsrs	r3, r3, #27
 800d8fe:	b2db      	uxtb	r3, r3
 800d900:	f003 0307 	and.w	r3, r3, #7
 800d904:	b2da      	uxtb	r2, r3
 800d906:	683b      	ldr	r3, [r7, #0]
 800d908:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d90e:	0e1b      	lsrs	r3, r3, #24
 800d910:	b2db      	uxtb	r3, r3
 800d912:	f003 0307 	and.w	r3, r3, #7
 800d916:	b2da      	uxtb	r2, r3
 800d918:	683b      	ldr	r3, [r7, #0]
 800d91a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d920:	0d5b      	lsrs	r3, r3, #21
 800d922:	b2db      	uxtb	r3, r3
 800d924:	f003 0307 	and.w	r3, r3, #7
 800d928:	b2da      	uxtb	r2, r3
 800d92a:	683b      	ldr	r3, [r7, #0]
 800d92c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d932:	0c9b      	lsrs	r3, r3, #18
 800d934:	b2db      	uxtb	r3, r3
 800d936:	f003 0307 	and.w	r3, r3, #7
 800d93a:	b2da      	uxtb	r2, r3
 800d93c:	683b      	ldr	r3, [r7, #0]
 800d93e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d944:	0bdb      	lsrs	r3, r3, #15
 800d946:	b2db      	uxtb	r3, r3
 800d948:	f003 0307 	and.w	r3, r3, #7
 800d94c:	b2da      	uxtb	r2, r3
 800d94e:	683b      	ldr	r3, [r7, #0]
 800d950:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d952:	683b      	ldr	r3, [r7, #0]
 800d954:	691b      	ldr	r3, [r3, #16]
 800d956:	1c5a      	adds	r2, r3, #1
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d95c:	683b      	ldr	r3, [r7, #0]
 800d95e:	7e1b      	ldrb	r3, [r3, #24]
 800d960:	b2db      	uxtb	r3, r3
 800d962:	f003 0307 	and.w	r3, r3, #7
 800d966:	3302      	adds	r3, #2
 800d968:	2201      	movs	r2, #1
 800d96a:	fa02 f303 	lsl.w	r3, r2, r3
 800d96e:	687a      	ldr	r2, [r7, #4]
 800d970:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800d972:	fb03 f202 	mul.w	r2, r3, r2
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d97a:	683b      	ldr	r3, [r7, #0]
 800d97c:	7a1b      	ldrb	r3, [r3, #8]
 800d97e:	b2db      	uxtb	r3, r3
 800d980:	f003 030f 	and.w	r3, r3, #15
 800d984:	2201      	movs	r2, #1
 800d986:	409a      	lsls	r2, r3
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d990:	687a      	ldr	r2, [r7, #4]
 800d992:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800d994:	0a52      	lsrs	r2, r2, #9
 800d996:	fb03 f202 	mul.w	r2, r3, r2
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d9a4:	655a      	str	r2, [r3, #84]	; 0x54
 800d9a6:	e031      	b.n	800da0c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9ac:	2b01      	cmp	r3, #1
 800d9ae:	d11d      	bne.n	800d9ec <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d9b4:	041b      	lsls	r3, r3, #16
 800d9b6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d9be:	0c1b      	lsrs	r3, r3, #16
 800d9c0:	431a      	orrs	r2, r3
 800d9c2:	683b      	ldr	r3, [r7, #0]
 800d9c4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	691b      	ldr	r3, [r3, #16]
 800d9ca:	3301      	adds	r3, #1
 800d9cc:	029a      	lsls	r2, r3, #10
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d9e0:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	655a      	str	r2, [r3, #84]	; 0x54
 800d9ea:	e00f      	b.n	800da0c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	4a58      	ldr	r2, [pc, #352]	; (800db54 <HAL_SD_GetCardCSD+0x344>)
 800d9f2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d9f8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	2201      	movs	r2, #1
 800da04:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800da08:	2301      	movs	r3, #1
 800da0a:	e09d      	b.n	800db48 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800da10:	0b9b      	lsrs	r3, r3, #14
 800da12:	b2db      	uxtb	r3, r3
 800da14:	f003 0301 	and.w	r3, r3, #1
 800da18:	b2da      	uxtb	r2, r3
 800da1a:	683b      	ldr	r3, [r7, #0]
 800da1c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800da22:	09db      	lsrs	r3, r3, #7
 800da24:	b2db      	uxtb	r3, r3
 800da26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da2a:	b2da      	uxtb	r2, r3
 800da2c:	683b      	ldr	r3, [r7, #0]
 800da2e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800da34:	b2db      	uxtb	r3, r3
 800da36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da3a:	b2da      	uxtb	r2, r3
 800da3c:	683b      	ldr	r3, [r7, #0]
 800da3e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da44:	0fdb      	lsrs	r3, r3, #31
 800da46:	b2da      	uxtb	r2, r3
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da50:	0f5b      	lsrs	r3, r3, #29
 800da52:	b2db      	uxtb	r3, r3
 800da54:	f003 0303 	and.w	r3, r3, #3
 800da58:	b2da      	uxtb	r2, r3
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da62:	0e9b      	lsrs	r3, r3, #26
 800da64:	b2db      	uxtb	r3, r3
 800da66:	f003 0307 	and.w	r3, r3, #7
 800da6a:	b2da      	uxtb	r2, r3
 800da6c:	683b      	ldr	r3, [r7, #0]
 800da6e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da74:	0d9b      	lsrs	r3, r3, #22
 800da76:	b2db      	uxtb	r3, r3
 800da78:	f003 030f 	and.w	r3, r3, #15
 800da7c:	b2da      	uxtb	r2, r3
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da86:	0d5b      	lsrs	r3, r3, #21
 800da88:	b2db      	uxtb	r3, r3
 800da8a:	f003 0301 	and.w	r3, r3, #1
 800da8e:	b2da      	uxtb	r2, r3
 800da90:	683b      	ldr	r3, [r7, #0]
 800da92:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	2200      	movs	r2, #0
 800da9a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800daa2:	0c1b      	lsrs	r3, r3, #16
 800daa4:	b2db      	uxtb	r3, r3
 800daa6:	f003 0301 	and.w	r3, r3, #1
 800daaa:	b2da      	uxtb	r2, r3
 800daac:	683b      	ldr	r3, [r7, #0]
 800daae:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dab6:	0bdb      	lsrs	r3, r3, #15
 800dab8:	b2db      	uxtb	r3, r3
 800daba:	f003 0301 	and.w	r3, r3, #1
 800dabe:	b2da      	uxtb	r2, r3
 800dac0:	683b      	ldr	r3, [r7, #0]
 800dac2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800daca:	0b9b      	lsrs	r3, r3, #14
 800dacc:	b2db      	uxtb	r3, r3
 800dace:	f003 0301 	and.w	r3, r3, #1
 800dad2:	b2da      	uxtb	r2, r3
 800dad4:	683b      	ldr	r3, [r7, #0]
 800dad6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dade:	0b5b      	lsrs	r3, r3, #13
 800dae0:	b2db      	uxtb	r3, r3
 800dae2:	f003 0301 	and.w	r3, r3, #1
 800dae6:	b2da      	uxtb	r2, r3
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800daf2:	0b1b      	lsrs	r3, r3, #12
 800daf4:	b2db      	uxtb	r3, r3
 800daf6:	f003 0301 	and.w	r3, r3, #1
 800dafa:	b2da      	uxtb	r2, r3
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db06:	0a9b      	lsrs	r3, r3, #10
 800db08:	b2db      	uxtb	r3, r3
 800db0a:	f003 0303 	and.w	r3, r3, #3
 800db0e:	b2da      	uxtb	r2, r3
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db1a:	0a1b      	lsrs	r3, r3, #8
 800db1c:	b2db      	uxtb	r3, r3
 800db1e:	f003 0303 	and.w	r3, r3, #3
 800db22:	b2da      	uxtb	r2, r3
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db2e:	085b      	lsrs	r3, r3, #1
 800db30:	b2db      	uxtb	r3, r3
 800db32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db36:	b2da      	uxtb	r2, r3
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	2201      	movs	r2, #1
 800db42:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800db46:	2300      	movs	r3, #0
}
 800db48:	4618      	mov	r0, r3
 800db4a:	370c      	adds	r7, #12
 800db4c:	46bd      	mov	sp, r7
 800db4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db52:	4770      	bx	lr
 800db54:	1fe00fff 	.word	0x1fe00fff

0800db58 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800db58:	b580      	push	{r7, lr}
 800db5a:	b094      	sub	sp, #80	; 0x50
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	6078      	str	r0, [r7, #4]
 800db60:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800db62:	2300      	movs	r3, #0
 800db64:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800db6e:	b2db      	uxtb	r3, r3
 800db70:	2b03      	cmp	r3, #3
 800db72:	d101      	bne.n	800db78 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800db74:	2301      	movs	r3, #1
 800db76:	e0a7      	b.n	800dcc8 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800db78:	f107 0308 	add.w	r3, r7, #8
 800db7c:	4619      	mov	r1, r3
 800db7e:	6878      	ldr	r0, [r7, #4]
 800db80:	f000 fb62 	bl	800e248 <SD_SendSDStatus>
 800db84:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800db86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d011      	beq.n	800dbb0 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	4a4f      	ldr	r2, [pc, #316]	; (800dcd0 <HAL_SD_GetCardStatus+0x178>)
 800db92:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800db98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800db9a:	431a      	orrs	r2, r3
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	2201      	movs	r2, #1
 800dba4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800dba8:	2301      	movs	r3, #1
 800dbaa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800dbae:	e070      	b.n	800dc92 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800dbb0:	68bb      	ldr	r3, [r7, #8]
 800dbb2:	099b      	lsrs	r3, r3, #6
 800dbb4:	b2db      	uxtb	r3, r3
 800dbb6:	f003 0303 	and.w	r3, r3, #3
 800dbba:	b2da      	uxtb	r2, r3
 800dbbc:	683b      	ldr	r3, [r7, #0]
 800dbbe:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800dbc0:	68bb      	ldr	r3, [r7, #8]
 800dbc2:	095b      	lsrs	r3, r3, #5
 800dbc4:	b2db      	uxtb	r3, r3
 800dbc6:	f003 0301 	and.w	r3, r3, #1
 800dbca:	b2da      	uxtb	r2, r3
 800dbcc:	683b      	ldr	r3, [r7, #0]
 800dbce:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800dbd0:	68bb      	ldr	r3, [r7, #8]
 800dbd2:	0a1b      	lsrs	r3, r3, #8
 800dbd4:	b29b      	uxth	r3, r3
 800dbd6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800dbda:	b29a      	uxth	r2, r3
 800dbdc:	68bb      	ldr	r3, [r7, #8]
 800dbde:	0e1b      	lsrs	r3, r3, #24
 800dbe0:	b29b      	uxth	r3, r3
 800dbe2:	4313      	orrs	r3, r2
 800dbe4:	b29a      	uxth	r2, r3
 800dbe6:	683b      	ldr	r3, [r7, #0]
 800dbe8:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	061a      	lsls	r2, r3, #24
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	021b      	lsls	r3, r3, #8
 800dbf2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dbf6:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	0a1b      	lsrs	r3, r3, #8
 800dbfc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800dc00:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	0e1b      	lsrs	r3, r3, #24
 800dc06:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800dc08:	683b      	ldr	r3, [r7, #0]
 800dc0a:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800dc0c:	693b      	ldr	r3, [r7, #16]
 800dc0e:	b2da      	uxtb	r2, r3
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800dc14:	693b      	ldr	r3, [r7, #16]
 800dc16:	0a1b      	lsrs	r3, r3, #8
 800dc18:	b2da      	uxtb	r2, r3
 800dc1a:	683b      	ldr	r3, [r7, #0]
 800dc1c:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800dc1e:	693b      	ldr	r3, [r7, #16]
 800dc20:	0d1b      	lsrs	r3, r3, #20
 800dc22:	b2db      	uxtb	r3, r3
 800dc24:	f003 030f 	and.w	r3, r3, #15
 800dc28:	b2da      	uxtb	r2, r3
 800dc2a:	683b      	ldr	r3, [r7, #0]
 800dc2c:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800dc2e:	693b      	ldr	r3, [r7, #16]
 800dc30:	0c1b      	lsrs	r3, r3, #16
 800dc32:	b29b      	uxth	r3, r3
 800dc34:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800dc38:	b29a      	uxth	r2, r3
 800dc3a:	697b      	ldr	r3, [r7, #20]
 800dc3c:	b29b      	uxth	r3, r3
 800dc3e:	b2db      	uxtb	r3, r3
 800dc40:	b29b      	uxth	r3, r3
 800dc42:	4313      	orrs	r3, r2
 800dc44:	b29a      	uxth	r2, r3
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800dc4a:	697b      	ldr	r3, [r7, #20]
 800dc4c:	0a9b      	lsrs	r3, r3, #10
 800dc4e:	b2db      	uxtb	r3, r3
 800dc50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dc54:	b2da      	uxtb	r2, r3
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800dc5a:	697b      	ldr	r3, [r7, #20]
 800dc5c:	0a1b      	lsrs	r3, r3, #8
 800dc5e:	b2db      	uxtb	r3, r3
 800dc60:	f003 0303 	and.w	r3, r3, #3
 800dc64:	b2da      	uxtb	r2, r3
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800dc6a:	697b      	ldr	r3, [r7, #20]
 800dc6c:	091b      	lsrs	r3, r3, #4
 800dc6e:	b2db      	uxtb	r3, r3
 800dc70:	f003 030f 	and.w	r3, r3, #15
 800dc74:	b2da      	uxtb	r2, r3
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800dc7a:	697b      	ldr	r3, [r7, #20]
 800dc7c:	b2db      	uxtb	r3, r3
 800dc7e:	f003 030f 	and.w	r3, r3, #15
 800dc82:	b2da      	uxtb	r2, r3
 800dc84:	683b      	ldr	r3, [r7, #0]
 800dc86:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800dc88:	69bb      	ldr	r3, [r7, #24]
 800dc8a:	0e1b      	lsrs	r3, r3, #24
 800dc8c:	b2da      	uxtb	r2, r3
 800dc8e:	683b      	ldr	r3, [r7, #0]
 800dc90:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	f44f 7100 	mov.w	r1, #512	; 0x200
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	f004 f9e2 	bl	8012064 <SDMMC_CmdBlockLength>
 800dca0:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800dca2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d00d      	beq.n	800dcc4 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	4a08      	ldr	r2, [pc, #32]	; (800dcd0 <HAL_SD_GetCardStatus+0x178>)
 800dcae:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dcb4:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	2201      	movs	r2, #1
 800dcba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800dcbe:	2301      	movs	r3, #1
 800dcc0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 800dcc4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	3750      	adds	r7, #80	; 0x50
 800dccc:	46bd      	mov	sp, r7
 800dcce:	bd80      	pop	{r7, pc}
 800dcd0:	1fe00fff 	.word	0x1fe00fff

0800dcd4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800dcd4:	b480      	push	{r7}
 800dcd6:	b083      	sub	sp, #12
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
 800dcdc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dce2:	683b      	ldr	r3, [r7, #0]
 800dce4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800dcf2:	683b      	ldr	r3, [r7, #0]
 800dcf4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dcfa:	683b      	ldr	r3, [r7, #0]
 800dcfc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800dd12:	683b      	ldr	r3, [r7, #0]
 800dd14:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800dd1e:	2300      	movs	r3, #0
}
 800dd20:	4618      	mov	r0, r3
 800dd22:	370c      	adds	r7, #12
 800dd24:	46bd      	mov	sp, r7
 800dd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd2a:	4770      	bx	lr

0800dd2c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800dd2c:	b590      	push	{r4, r7, lr}
 800dd2e:	b08d      	sub	sp, #52	; 0x34
 800dd30:	af02      	add	r7, sp, #8
 800dd32:	6078      	str	r0, [r7, #4]
 800dd34:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800dd36:	2300      	movs	r3, #0
 800dd38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	2203      	movs	r2, #3
 800dd40:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd48:	2b03      	cmp	r3, #3
 800dd4a:	d02e      	beq.n	800ddaa <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800dd4c:	683b      	ldr	r3, [r7, #0]
 800dd4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dd52:	d106      	bne.n	800dd62 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd58:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	635a      	str	r2, [r3, #52]	; 0x34
 800dd60:	e029      	b.n	800ddb6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800dd62:	683b      	ldr	r3, [r7, #0]
 800dd64:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800dd68:	d10a      	bne.n	800dd80 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800dd6a:	6878      	ldr	r0, [r7, #4]
 800dd6c:	f000 fb64 	bl	800e438 <SD_WideBus_Enable>
 800dd70:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dd76:	6a3b      	ldr	r3, [r7, #32]
 800dd78:	431a      	orrs	r2, r3
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	635a      	str	r2, [r3, #52]	; 0x34
 800dd7e:	e01a      	b.n	800ddb6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800dd80:	683b      	ldr	r3, [r7, #0]
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d10a      	bne.n	800dd9c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800dd86:	6878      	ldr	r0, [r7, #4]
 800dd88:	f000 fba1 	bl	800e4ce <SD_WideBus_Disable>
 800dd8c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dd92:	6a3b      	ldr	r3, [r7, #32]
 800dd94:	431a      	orrs	r2, r3
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	635a      	str	r2, [r3, #52]	; 0x34
 800dd9a:	e00c      	b.n	800ddb6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dda0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	635a      	str	r2, [r3, #52]	; 0x34
 800dda8:	e005      	b.n	800ddb6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddae:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d007      	beq.n	800ddce <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	4a5f      	ldr	r2, [pc, #380]	; (800df40 <HAL_SD_ConfigWideBusOperation+0x214>)
 800ddc4:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800ddc6:	2301      	movs	r3, #1
 800ddc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ddcc:	e096      	b.n	800defc <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800ddce:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800ddd2:	f04f 0100 	mov.w	r1, #0
 800ddd6:	f7fd fea3 	bl	800bb20 <HAL_RCCEx_GetPeriphCLKFreq>
 800ddda:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800dddc:	69fb      	ldr	r3, [r7, #28]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	f000 8083 	beq.w	800deea <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	685b      	ldr	r3, [r3, #4]
 800dde8:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	689b      	ldr	r3, [r3, #8]
 800ddee:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	691b      	ldr	r3, [r3, #16]
 800ddf8:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	695a      	ldr	r2, [r3, #20]
 800ddfe:	69fb      	ldr	r3, [r7, #28]
 800de00:	4950      	ldr	r1, [pc, #320]	; (800df44 <HAL_SD_ConfigWideBusOperation+0x218>)
 800de02:	fba1 1303 	umull	r1, r3, r1, r3
 800de06:	0e1b      	lsrs	r3, r3, #24
 800de08:	429a      	cmp	r2, r3
 800de0a:	d303      	bcc.n	800de14 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	695b      	ldr	r3, [r3, #20]
 800de10:	61bb      	str	r3, [r7, #24]
 800de12:	e05a      	b.n	800deca <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800de18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800de1c:	d103      	bne.n	800de26 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	695b      	ldr	r3, [r3, #20]
 800de22:	61bb      	str	r3, [r7, #24]
 800de24:	e051      	b.n	800deca <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800de2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800de2e:	d126      	bne.n	800de7e <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	695b      	ldr	r3, [r3, #20]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d10e      	bne.n	800de56 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800de38:	69fb      	ldr	r3, [r7, #28]
 800de3a:	4a43      	ldr	r2, [pc, #268]	; (800df48 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800de3c:	4293      	cmp	r3, r2
 800de3e:	d906      	bls.n	800de4e <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800de40:	69fb      	ldr	r3, [r7, #28]
 800de42:	4a40      	ldr	r2, [pc, #256]	; (800df44 <HAL_SD_ConfigWideBusOperation+0x218>)
 800de44:	fba2 2303 	umull	r2, r3, r2, r3
 800de48:	0e5b      	lsrs	r3, r3, #25
 800de4a:	61bb      	str	r3, [r7, #24]
 800de4c:	e03d      	b.n	800deca <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	695b      	ldr	r3, [r3, #20]
 800de52:	61bb      	str	r3, [r7, #24]
 800de54:	e039      	b.n	800deca <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	695b      	ldr	r3, [r3, #20]
 800de5a:	005b      	lsls	r3, r3, #1
 800de5c:	69fa      	ldr	r2, [r7, #28]
 800de5e:	fbb2 f3f3 	udiv	r3, r2, r3
 800de62:	4a39      	ldr	r2, [pc, #228]	; (800df48 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800de64:	4293      	cmp	r3, r2
 800de66:	d906      	bls.n	800de76 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800de68:	69fb      	ldr	r3, [r7, #28]
 800de6a:	4a36      	ldr	r2, [pc, #216]	; (800df44 <HAL_SD_ConfigWideBusOperation+0x218>)
 800de6c:	fba2 2303 	umull	r2, r3, r2, r3
 800de70:	0e5b      	lsrs	r3, r3, #25
 800de72:	61bb      	str	r3, [r7, #24]
 800de74:	e029      	b.n	800deca <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	695b      	ldr	r3, [r3, #20]
 800de7a:	61bb      	str	r3, [r7, #24]
 800de7c:	e025      	b.n	800deca <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	695b      	ldr	r3, [r3, #20]
 800de82:	2b00      	cmp	r3, #0
 800de84:	d10e      	bne.n	800dea4 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800de86:	69fb      	ldr	r3, [r7, #28]
 800de88:	4a30      	ldr	r2, [pc, #192]	; (800df4c <HAL_SD_ConfigWideBusOperation+0x220>)
 800de8a:	4293      	cmp	r3, r2
 800de8c:	d906      	bls.n	800de9c <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800de8e:	69fb      	ldr	r3, [r7, #28]
 800de90:	4a2c      	ldr	r2, [pc, #176]	; (800df44 <HAL_SD_ConfigWideBusOperation+0x218>)
 800de92:	fba2 2303 	umull	r2, r3, r2, r3
 800de96:	0e1b      	lsrs	r3, r3, #24
 800de98:	61bb      	str	r3, [r7, #24]
 800de9a:	e016      	b.n	800deca <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	695b      	ldr	r3, [r3, #20]
 800dea0:	61bb      	str	r3, [r7, #24]
 800dea2:	e012      	b.n	800deca <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	695b      	ldr	r3, [r3, #20]
 800dea8:	005b      	lsls	r3, r3, #1
 800deaa:	69fa      	ldr	r2, [r7, #28]
 800deac:	fbb2 f3f3 	udiv	r3, r2, r3
 800deb0:	4a26      	ldr	r2, [pc, #152]	; (800df4c <HAL_SD_ConfigWideBusOperation+0x220>)
 800deb2:	4293      	cmp	r3, r2
 800deb4:	d906      	bls.n	800dec4 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800deb6:	69fb      	ldr	r3, [r7, #28]
 800deb8:	4a22      	ldr	r2, [pc, #136]	; (800df44 <HAL_SD_ConfigWideBusOperation+0x218>)
 800deba:	fba2 2303 	umull	r2, r3, r2, r3
 800debe:	0e1b      	lsrs	r3, r3, #24
 800dec0:	61bb      	str	r3, [r7, #24]
 800dec2:	e002      	b.n	800deca <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	695b      	ldr	r3, [r3, #20]
 800dec8:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	681c      	ldr	r4, [r3, #0]
 800dece:	466a      	mov	r2, sp
 800ded0:	f107 0314 	add.w	r3, r7, #20
 800ded4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ded8:	e882 0003 	stmia.w	r2, {r0, r1}
 800dedc:	f107 0308 	add.w	r3, r7, #8
 800dee0:	cb0e      	ldmia	r3, {r1, r2, r3}
 800dee2:	4620      	mov	r0, r4
 800dee4:	f003 ffe0 	bl	8011ea8 <SDMMC_Init>
 800dee8:	e008      	b.n	800defc <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800deee:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 800def6:	2301      	movs	r3, #1
 800def8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	f44f 7100 	mov.w	r1, #512	; 0x200
 800df04:	4618      	mov	r0, r3
 800df06:	f004 f8ad 	bl	8012064 <SDMMC_CmdBlockLength>
 800df0a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800df0c:	6a3b      	ldr	r3, [r7, #32]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d00c      	beq.n	800df2c <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	4a0a      	ldr	r2, [pc, #40]	; (800df40 <HAL_SD_ConfigWideBusOperation+0x214>)
 800df18:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800df1e:	6a3b      	ldr	r3, [r7, #32]
 800df20:	431a      	orrs	r2, r3
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800df26:	2301      	movs	r3, #1
 800df28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	2201      	movs	r2, #1
 800df30:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800df34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800df38:	4618      	mov	r0, r3
 800df3a:	372c      	adds	r7, #44	; 0x2c
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd90      	pop	{r4, r7, pc}
 800df40:	1fe00fff 	.word	0x1fe00fff
 800df44:	55e63b89 	.word	0x55e63b89
 800df48:	02faf080 	.word	0x02faf080
 800df4c:	017d7840 	.word	0x017d7840

0800df50 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b086      	sub	sp, #24
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800df58:	2300      	movs	r3, #0
 800df5a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800df5c:	f107 030c 	add.w	r3, r7, #12
 800df60:	4619      	mov	r1, r3
 800df62:	6878      	ldr	r0, [r7, #4]
 800df64:	f000 fa40 	bl	800e3e8 <SD_SendStatus>
 800df68:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800df6a:	697b      	ldr	r3, [r7, #20]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d005      	beq.n	800df7c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800df74:	697b      	ldr	r3, [r7, #20]
 800df76:	431a      	orrs	r2, r3
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	0a5b      	lsrs	r3, r3, #9
 800df80:	f003 030f 	and.w	r3, r3, #15
 800df84:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800df86:	693b      	ldr	r3, [r7, #16]
}
 800df88:	4618      	mov	r0, r3
 800df8a:	3718      	adds	r7, #24
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bd80      	pop	{r7, pc}

0800df90 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800df90:	b580      	push	{r7, lr}
 800df92:	b090      	sub	sp, #64	; 0x40
 800df94:	af00      	add	r7, sp, #0
 800df96:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800df98:	2300      	movs	r3, #0
 800df9a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800df9c:	f7f5 fd34 	bl	8003a08 <HAL_GetTick>
 800dfa0:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f003 ffd7 	bl	8011f5a <SDMMC_GetPowerState>
 800dfac:	4603      	mov	r3, r0
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d102      	bne.n	800dfb8 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dfb2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800dfb6:	e0b5      	b.n	800e124 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfbc:	2b03      	cmp	r3, #3
 800dfbe:	d02e      	beq.n	800e01e <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	f004 fa22 	bl	801240e <SDMMC_CmdSendCID>
 800dfca:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800dfcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d001      	beq.n	800dfd6 <SD_InitCard+0x46>
    {
      return errorstate;
 800dfd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfd4:	e0a6      	b.n	800e124 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	2100      	movs	r1, #0
 800dfdc:	4618      	mov	r0, r3
 800dfde:	f004 f802 	bl	8011fe6 <SDMMC_GetResponse>
 800dfe2:	4602      	mov	r2, r0
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	2104      	movs	r1, #4
 800dfee:	4618      	mov	r0, r3
 800dff0:	f003 fff9 	bl	8011fe6 <SDMMC_GetResponse>
 800dff4:	4602      	mov	r2, r0
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	2108      	movs	r1, #8
 800e000:	4618      	mov	r0, r3
 800e002:	f003 fff0 	bl	8011fe6 <SDMMC_GetResponse>
 800e006:	4602      	mov	r2, r0
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	210c      	movs	r1, #12
 800e012:	4618      	mov	r0, r3
 800e014:	f003 ffe7 	bl	8011fe6 <SDMMC_GetResponse>
 800e018:	4602      	mov	r2, r0
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e022:	2b03      	cmp	r3, #3
 800e024:	d01d      	beq.n	800e062 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800e026:	e019      	b.n	800e05c <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	f107 020a 	add.w	r2, r7, #10
 800e030:	4611      	mov	r1, r2
 800e032:	4618      	mov	r0, r3
 800e034:	f004 fa2a 	bl	801248c <SDMMC_CmdSetRelAdd>
 800e038:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800e03a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d001      	beq.n	800e044 <SD_InitCard+0xb4>
      {
        return errorstate;
 800e040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e042:	e06f      	b.n	800e124 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800e044:	f7f5 fce0 	bl	8003a08 <HAL_GetTick>
 800e048:	4602      	mov	r2, r0
 800e04a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e04c:	1ad3      	subs	r3, r2, r3
 800e04e:	f241 3287 	movw	r2, #4999	; 0x1387
 800e052:	4293      	cmp	r3, r2
 800e054:	d902      	bls.n	800e05c <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800e056:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e05a:	e063      	b.n	800e124 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800e05c:	897b      	ldrh	r3, [r7, #10]
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d0e2      	beq.n	800e028 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e066:	2b03      	cmp	r3, #3
 800e068:	d036      	beq.n	800e0d8 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e06a:	897b      	ldrh	r3, [r7, #10]
 800e06c:	461a      	mov	r2, r3
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681a      	ldr	r2, [r3, #0]
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e07a:	041b      	lsls	r3, r3, #16
 800e07c:	4619      	mov	r1, r3
 800e07e:	4610      	mov	r0, r2
 800e080:	f004 f9e4 	bl	801244c <SDMMC_CmdSendCSD>
 800e084:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800e086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d001      	beq.n	800e090 <SD_InitCard+0x100>
    {
      return errorstate;
 800e08c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e08e:	e049      	b.n	800e124 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	2100      	movs	r1, #0
 800e096:	4618      	mov	r0, r3
 800e098:	f003 ffa5 	bl	8011fe6 <SDMMC_GetResponse>
 800e09c:	4602      	mov	r2, r0
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	2104      	movs	r1, #4
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	f003 ff9c 	bl	8011fe6 <SDMMC_GetResponse>
 800e0ae:	4602      	mov	r2, r0
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	2108      	movs	r1, #8
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	f003 ff93 	bl	8011fe6 <SDMMC_GetResponse>
 800e0c0:	4602      	mov	r2, r0
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	210c      	movs	r1, #12
 800e0cc:	4618      	mov	r0, r3
 800e0ce:	f003 ff8a 	bl	8011fe6 <SDMMC_GetResponse>
 800e0d2:	4602      	mov	r2, r0
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	2104      	movs	r1, #4
 800e0de:	4618      	mov	r0, r3
 800e0e0:	f003 ff81 	bl	8011fe6 <SDMMC_GetResponse>
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	0d1a      	lsrs	r2, r3, #20
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e0ec:	f107 030c 	add.w	r3, r7, #12
 800e0f0:	4619      	mov	r1, r3
 800e0f2:	6878      	ldr	r0, [r7, #4]
 800e0f4:	f7ff fb8c 	bl	800d810 <HAL_SD_GetCardCSD>
 800e0f8:	4603      	mov	r3, r0
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d002      	beq.n	800e104 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e0fe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e102:	e00f      	b.n	800e124 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681a      	ldr	r2, [r3, #0]
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e10c:	041b      	lsls	r3, r3, #16
 800e10e:	4619      	mov	r1, r3
 800e110:	4610      	mov	r0, r2
 800e112:	f004 f893 	bl	801223c <SDMMC_CmdSelDesel>
 800e116:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800e118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d001      	beq.n	800e122 <SD_InitCard+0x192>
  {
    return errorstate;
 800e11e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e120:	e000      	b.n	800e124 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e122:	2300      	movs	r3, #0
}
 800e124:	4618      	mov	r0, r3
 800e126:	3740      	adds	r7, #64	; 0x40
 800e128:	46bd      	mov	sp, r7
 800e12a:	bd80      	pop	{r7, pc}

0800e12c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b086      	sub	sp, #24
 800e130:	af00      	add	r7, sp, #0
 800e132:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e134:	2300      	movs	r3, #0
 800e136:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800e138:	2300      	movs	r3, #0
 800e13a:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800e13c:	2300      	movs	r3, #0
 800e13e:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	4618      	mov	r0, r3
 800e146:	f004 f89c 	bl	8012282 <SDMMC_CmdGoIdleState>
 800e14a:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d001      	beq.n	800e156 <SD_PowerON+0x2a>
  {
    return errorstate;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	e072      	b.n	800e23c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	4618      	mov	r0, r3
 800e15c:	f004 f8af 	bl	80122be <SDMMC_CmdOperCond>
 800e160:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e168:	d10d      	bne.n	800e186 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	2200      	movs	r2, #0
 800e16e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	4618      	mov	r0, r3
 800e176:	f004 f884 	bl	8012282 <SDMMC_CmdGoIdleState>
 800e17a:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d004      	beq.n	800e18c <SD_PowerON+0x60>
    {
      return errorstate;
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	e05a      	b.n	800e23c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	2201      	movs	r2, #1
 800e18a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e190:	2b01      	cmp	r3, #1
 800e192:	d137      	bne.n	800e204 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	2100      	movs	r1, #0
 800e19a:	4618      	mov	r0, r3
 800e19c:	f004 f8af 	bl	80122fe <SDMMC_CmdAppCommand>
 800e1a0:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d02d      	beq.n	800e204 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e1a8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e1ac:	e046      	b.n	800e23c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	2100      	movs	r1, #0
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	f004 f8a2 	bl	80122fe <SDMMC_CmdAppCommand>
 800e1ba:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d001      	beq.n	800e1c6 <SD_PowerON+0x9a>
    {
      return errorstate;
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	e03a      	b.n	800e23c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	491e      	ldr	r1, [pc, #120]	; (800e244 <SD_PowerON+0x118>)
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	f004 f8b9 	bl	8012344 <SDMMC_CmdAppOperCommand>
 800e1d2:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d002      	beq.n	800e1e0 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e1da:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e1de:	e02d      	b.n	800e23c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	2100      	movs	r1, #0
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	f003 fefd 	bl	8011fe6 <SDMMC_GetResponse>
 800e1ec:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e1ee:	697b      	ldr	r3, [r7, #20]
 800e1f0:	0fdb      	lsrs	r3, r3, #31
 800e1f2:	2b01      	cmp	r3, #1
 800e1f4:	d101      	bne.n	800e1fa <SD_PowerON+0xce>
 800e1f6:	2301      	movs	r3, #1
 800e1f8:	e000      	b.n	800e1fc <SD_PowerON+0xd0>
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	613b      	str	r3, [r7, #16]

    count++;
 800e1fe:	68bb      	ldr	r3, [r7, #8]
 800e200:	3301      	adds	r3, #1
 800e202:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e204:	68bb      	ldr	r3, [r7, #8]
 800e206:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e20a:	4293      	cmp	r3, r2
 800e20c:	d802      	bhi.n	800e214 <SD_PowerON+0xe8>
 800e20e:	693b      	ldr	r3, [r7, #16]
 800e210:	2b00      	cmp	r3, #0
 800e212:	d0cc      	beq.n	800e1ae <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e21a:	4293      	cmp	r3, r2
 800e21c:	d902      	bls.n	800e224 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e21e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800e222:	e00b      	b.n	800e23c <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	2200      	movs	r2, #0
 800e228:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800e22a:	697b      	ldr	r3, [r7, #20]
 800e22c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e230:	2b00      	cmp	r3, #0
 800e232:	d002      	beq.n	800e23a <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	2201      	movs	r2, #1
 800e238:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800e23a:	2300      	movs	r3, #0
}
 800e23c:	4618      	mov	r0, r3
 800e23e:	3718      	adds	r7, #24
 800e240:	46bd      	mov	sp, r7
 800e242:	bd80      	pop	{r7, pc}
 800e244:	c1100000 	.word	0xc1100000

0800e248 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800e248:	b580      	push	{r7, lr}
 800e24a:	b08c      	sub	sp, #48	; 0x30
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	6078      	str	r0, [r7, #4]
 800e250:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e252:	f7f5 fbd9 	bl	8003a08 <HAL_GetTick>
 800e256:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800e258:	683b      	ldr	r3, [r7, #0]
 800e25a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	2100      	movs	r1, #0
 800e262:	4618      	mov	r0, r3
 800e264:	f003 febf 	bl	8011fe6 <SDMMC_GetResponse>
 800e268:	4603      	mov	r3, r0
 800e26a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e26e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e272:	d102      	bne.n	800e27a <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e274:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e278:	e0b0      	b.n	800e3dc <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	2140      	movs	r1, #64	; 0x40
 800e280:	4618      	mov	r0, r3
 800e282:	f003 feef 	bl	8012064 <SDMMC_CmdBlockLength>
 800e286:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e288:	6a3b      	ldr	r3, [r7, #32]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d005      	beq.n	800e29a <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800e296:	6a3b      	ldr	r3, [r7, #32]
 800e298:	e0a0      	b.n	800e3dc <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681a      	ldr	r2, [r3, #0]
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2a2:	041b      	lsls	r3, r3, #16
 800e2a4:	4619      	mov	r1, r3
 800e2a6:	4610      	mov	r0, r2
 800e2a8:	f004 f829 	bl	80122fe <SDMMC_CmdAppCommand>
 800e2ac:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e2ae:	6a3b      	ldr	r3, [r7, #32]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d005      	beq.n	800e2c0 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800e2bc:	6a3b      	ldr	r3, [r7, #32]
 800e2be:	e08d      	b.n	800e3dc <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e2c0:	f04f 33ff 	mov.w	r3, #4294967295
 800e2c4:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800e2c6:	2340      	movs	r3, #64	; 0x40
 800e2c8:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800e2ca:	2360      	movs	r3, #96	; 0x60
 800e2cc:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e2ce:	2302      	movs	r3, #2
 800e2d0:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e2d6:	2301      	movs	r3, #1
 800e2d8:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	f107 0208 	add.w	r2, r7, #8
 800e2e2:	4611      	mov	r1, r2
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	f003 fe91 	bl	801200c <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	f004 f911 	bl	8012516 <SDMMC_CmdStatusRegister>
 800e2f4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e2f6:	6a3b      	ldr	r3, [r7, #32]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d02b      	beq.n	800e354 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800e304:	6a3b      	ldr	r3, [r7, #32]
 800e306:	e069      	b.n	800e3dc <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e30e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e312:	2b00      	cmp	r3, #0
 800e314:	d013      	beq.n	800e33e <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800e316:	2300      	movs	r3, #0
 800e318:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e31a:	e00d      	b.n	800e338 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	4618      	mov	r0, r3
 800e322:	f003 fdeb 	bl	8011efc <SDMMC_ReadFIFO>
 800e326:	4602      	mov	r2, r0
 800e328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e32a:	601a      	str	r2, [r3, #0]
        pData++;
 800e32c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e32e:	3304      	adds	r3, #4
 800e330:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 800e332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e334:	3301      	adds	r3, #1
 800e336:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e33a:	2b07      	cmp	r3, #7
 800e33c:	d9ee      	bls.n	800e31c <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e33e:	f7f5 fb63 	bl	8003a08 <HAL_GetTick>
 800e342:	4602      	mov	r2, r0
 800e344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e346:	1ad3      	subs	r3, r2, r3
 800e348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e34c:	d102      	bne.n	800e354 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e34e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e352:	e043      	b.n	800e3dc <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e35a:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d0d2      	beq.n	800e308 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e368:	f003 0308 	and.w	r3, r3, #8
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d001      	beq.n	800e374 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e370:	2308      	movs	r3, #8
 800e372:	e033      	b.n	800e3dc <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e37a:	f003 0302 	and.w	r3, r3, #2
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d001      	beq.n	800e386 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e382:	2302      	movs	r3, #2
 800e384:	e02a      	b.n	800e3dc <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e38c:	f003 0320 	and.w	r3, r3, #32
 800e390:	2b00      	cmp	r3, #0
 800e392:	d017      	beq.n	800e3c4 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800e394:	2320      	movs	r3, #32
 800e396:	e021      	b.n	800e3dc <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	4618      	mov	r0, r3
 800e39e:	f003 fdad 	bl	8011efc <SDMMC_ReadFIFO>
 800e3a2:	4602      	mov	r2, r0
 800e3a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3a6:	601a      	str	r2, [r3, #0]
    pData++;
 800e3a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3aa:	3304      	adds	r3, #4
 800e3ac:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e3ae:	f7f5 fb2b 	bl	8003a08 <HAL_GetTick>
 800e3b2:	4602      	mov	r2, r0
 800e3b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3b6:	1ad3      	subs	r3, r2, r3
 800e3b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3bc:	d102      	bne.n	800e3c4 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e3be:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e3c2:	e00b      	b.n	800e3dc <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d1e2      	bne.n	800e398 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	4a03      	ldr	r2, [pc, #12]	; (800e3e4 <SD_SendSDStatus+0x19c>)
 800e3d8:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800e3da:	2300      	movs	r3, #0
}
 800e3dc:	4618      	mov	r0, r3
 800e3de:	3730      	adds	r7, #48	; 0x30
 800e3e0:	46bd      	mov	sp, r7
 800e3e2:	bd80      	pop	{r7, pc}
 800e3e4:	18000f3a 	.word	0x18000f3a

0800e3e8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b084      	sub	sp, #16
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]
 800e3f0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800e3f2:	683b      	ldr	r3, [r7, #0]
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d102      	bne.n	800e3fe <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e3f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e3fc:	e018      	b.n	800e430 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	681a      	ldr	r2, [r3, #0]
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e406:	041b      	lsls	r3, r3, #16
 800e408:	4619      	mov	r1, r3
 800e40a:	4610      	mov	r0, r2
 800e40c:	f004 f860 	bl	80124d0 <SDMMC_CmdSendStatus>
 800e410:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d001      	beq.n	800e41c <SD_SendStatus+0x34>
  {
    return errorstate;
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	e009      	b.n	800e430 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	2100      	movs	r1, #0
 800e422:	4618      	mov	r0, r3
 800e424:	f003 fddf 	bl	8011fe6 <SDMMC_GetResponse>
 800e428:	4602      	mov	r2, r0
 800e42a:	683b      	ldr	r3, [r7, #0]
 800e42c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e42e:	2300      	movs	r3, #0
}
 800e430:	4618      	mov	r0, r3
 800e432:	3710      	adds	r7, #16
 800e434:	46bd      	mov	sp, r7
 800e436:	bd80      	pop	{r7, pc}

0800e438 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e438:	b580      	push	{r7, lr}
 800e43a:	b086      	sub	sp, #24
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e440:	2300      	movs	r3, #0
 800e442:	60fb      	str	r3, [r7, #12]
 800e444:	2300      	movs	r3, #0
 800e446:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	2100      	movs	r1, #0
 800e44e:	4618      	mov	r0, r3
 800e450:	f003 fdc9 	bl	8011fe6 <SDMMC_GetResponse>
 800e454:	4603      	mov	r3, r0
 800e456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e45a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e45e:	d102      	bne.n	800e466 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e460:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e464:	e02f      	b.n	800e4c6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e466:	f107 030c 	add.w	r3, r7, #12
 800e46a:	4619      	mov	r1, r3
 800e46c:	6878      	ldr	r0, [r7, #4]
 800e46e:	f000 f879 	bl	800e564 <SD_FindSCR>
 800e472:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e474:	697b      	ldr	r3, [r7, #20]
 800e476:	2b00      	cmp	r3, #0
 800e478:	d001      	beq.n	800e47e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e47a:	697b      	ldr	r3, [r7, #20]
 800e47c:	e023      	b.n	800e4c6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e47e:	693b      	ldr	r3, [r7, #16]
 800e480:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e484:	2b00      	cmp	r3, #0
 800e486:	d01c      	beq.n	800e4c2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	681a      	ldr	r2, [r3, #0]
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e490:	041b      	lsls	r3, r3, #16
 800e492:	4619      	mov	r1, r3
 800e494:	4610      	mov	r0, r2
 800e496:	f003 ff32 	bl	80122fe <SDMMC_CmdAppCommand>
 800e49a:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e49c:	697b      	ldr	r3, [r7, #20]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d001      	beq.n	800e4a6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e4a2:	697b      	ldr	r3, [r7, #20]
 800e4a4:	e00f      	b.n	800e4c6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	2102      	movs	r1, #2
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	f003 ff69 	bl	8012384 <SDMMC_CmdBusWidth>
 800e4b2:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e4b4:	697b      	ldr	r3, [r7, #20]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d001      	beq.n	800e4be <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e4ba:	697b      	ldr	r3, [r7, #20]
 800e4bc:	e003      	b.n	800e4c6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e4be:	2300      	movs	r3, #0
 800e4c0:	e001      	b.n	800e4c6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e4c2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e4c6:	4618      	mov	r0, r3
 800e4c8:	3718      	adds	r7, #24
 800e4ca:	46bd      	mov	sp, r7
 800e4cc:	bd80      	pop	{r7, pc}

0800e4ce <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e4ce:	b580      	push	{r7, lr}
 800e4d0:	b086      	sub	sp, #24
 800e4d2:	af00      	add	r7, sp, #0
 800e4d4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	60fb      	str	r3, [r7, #12]
 800e4da:	2300      	movs	r3, #0
 800e4dc:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	2100      	movs	r1, #0
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	f003 fd7e 	bl	8011fe6 <SDMMC_GetResponse>
 800e4ea:	4603      	mov	r3, r0
 800e4ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e4f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e4f4:	d102      	bne.n	800e4fc <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e4f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e4fa:	e02f      	b.n	800e55c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e4fc:	f107 030c 	add.w	r3, r7, #12
 800e500:	4619      	mov	r1, r3
 800e502:	6878      	ldr	r0, [r7, #4]
 800e504:	f000 f82e 	bl	800e564 <SD_FindSCR>
 800e508:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e50a:	697b      	ldr	r3, [r7, #20]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d001      	beq.n	800e514 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e510:	697b      	ldr	r3, [r7, #20]
 800e512:	e023      	b.n	800e55c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e514:	693b      	ldr	r3, [r7, #16]
 800e516:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d01c      	beq.n	800e558 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	681a      	ldr	r2, [r3, #0]
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e526:	041b      	lsls	r3, r3, #16
 800e528:	4619      	mov	r1, r3
 800e52a:	4610      	mov	r0, r2
 800e52c:	f003 fee7 	bl	80122fe <SDMMC_CmdAppCommand>
 800e530:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e532:	697b      	ldr	r3, [r7, #20]
 800e534:	2b00      	cmp	r3, #0
 800e536:	d001      	beq.n	800e53c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e538:	697b      	ldr	r3, [r7, #20]
 800e53a:	e00f      	b.n	800e55c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	2100      	movs	r1, #0
 800e542:	4618      	mov	r0, r3
 800e544:	f003 ff1e 	bl	8012384 <SDMMC_CmdBusWidth>
 800e548:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e54a:	697b      	ldr	r3, [r7, #20]
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d001      	beq.n	800e554 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e550:	697b      	ldr	r3, [r7, #20]
 800e552:	e003      	b.n	800e55c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e554:	2300      	movs	r3, #0
 800e556:	e001      	b.n	800e55c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e558:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e55c:	4618      	mov	r0, r3
 800e55e:	3718      	adds	r7, #24
 800e560:	46bd      	mov	sp, r7
 800e562:	bd80      	pop	{r7, pc}

0800e564 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e564:	b580      	push	{r7, lr}
 800e566:	b08e      	sub	sp, #56	; 0x38
 800e568:	af00      	add	r7, sp, #0
 800e56a:	6078      	str	r0, [r7, #4]
 800e56c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e56e:	f7f5 fa4b 	bl	8003a08 <HAL_GetTick>
 800e572:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800e574:	2300      	movs	r3, #0
 800e576:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800e578:	2300      	movs	r3, #0
 800e57a:	60bb      	str	r3, [r7, #8]
 800e57c:	2300      	movs	r3, #0
 800e57e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	2108      	movs	r1, #8
 800e58a:	4618      	mov	r0, r3
 800e58c:	f003 fd6a 	bl	8012064 <SDMMC_CmdBlockLength>
 800e590:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e594:	2b00      	cmp	r3, #0
 800e596:	d001      	beq.n	800e59c <SD_FindSCR+0x38>
  {
    return errorstate;
 800e598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e59a:	e0ad      	b.n	800e6f8 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681a      	ldr	r2, [r3, #0]
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e5a4:	041b      	lsls	r3, r3, #16
 800e5a6:	4619      	mov	r1, r3
 800e5a8:	4610      	mov	r0, r2
 800e5aa:	f003 fea8 	bl	80122fe <SDMMC_CmdAppCommand>
 800e5ae:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e5b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d001      	beq.n	800e5ba <SD_FindSCR+0x56>
  {
    return errorstate;
 800e5b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5b8:	e09e      	b.n	800e6f8 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e5ba:	f04f 33ff 	mov.w	r3, #4294967295
 800e5be:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e5c0:	2308      	movs	r3, #8
 800e5c2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e5c4:	2330      	movs	r3, #48	; 0x30
 800e5c6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e5c8:	2302      	movs	r3, #2
 800e5ca:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e5d0:	2301      	movs	r3, #1
 800e5d2:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	f107 0210 	add.w	r2, r7, #16
 800e5dc:	4611      	mov	r1, r2
 800e5de:	4618      	mov	r0, r3
 800e5e0:	f003 fd14 	bl	801200c <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	4618      	mov	r0, r3
 800e5ea:	f003 feee 	bl	80123ca <SDMMC_CmdSendSCR>
 800e5ee:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e5f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d027      	beq.n	800e646 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800e5f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5f8:	e07e      	b.n	800e6f8 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e600:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e604:	2b00      	cmp	r3, #0
 800e606:	d113      	bne.n	800e630 <SD_FindSCR+0xcc>
 800e608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d110      	bne.n	800e630 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	4618      	mov	r0, r3
 800e614:	f003 fc72 	bl	8011efc <SDMMC_ReadFIFO>
 800e618:	4603      	mov	r3, r0
 800e61a:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	4618      	mov	r0, r3
 800e622:	f003 fc6b 	bl	8011efc <SDMMC_ReadFIFO>
 800e626:	4603      	mov	r3, r0
 800e628:	60fb      	str	r3, [r7, #12]
      index++;
 800e62a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e62c:	3301      	adds	r3, #1
 800e62e:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e630:	f7f5 f9ea 	bl	8003a08 <HAL_GetTick>
 800e634:	4602      	mov	r2, r0
 800e636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e638:	1ad3      	subs	r3, r2, r3
 800e63a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e63e:	d102      	bne.n	800e646 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e640:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e644:	e058      	b.n	800e6f8 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e64c:	f240 532a 	movw	r3, #1322	; 0x52a
 800e650:	4013      	ands	r3, r2
 800e652:	2b00      	cmp	r3, #0
 800e654:	d0d1      	beq.n	800e5fa <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e65c:	f003 0308 	and.w	r3, r3, #8
 800e660:	2b00      	cmp	r3, #0
 800e662:	d005      	beq.n	800e670 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	2208      	movs	r2, #8
 800e66a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e66c:	2308      	movs	r3, #8
 800e66e:	e043      	b.n	800e6f8 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e676:	f003 0302 	and.w	r3, r3, #2
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d005      	beq.n	800e68a <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	2202      	movs	r2, #2
 800e684:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e686:	2302      	movs	r3, #2
 800e688:	e036      	b.n	800e6f8 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e690:	f003 0320 	and.w	r3, r3, #32
 800e694:	2b00      	cmp	r3, #0
 800e696:	d005      	beq.n	800e6a4 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	2220      	movs	r2, #32
 800e69e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e6a0:	2320      	movs	r3, #32
 800e6a2:	e029      	b.n	800e6f8 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	4a15      	ldr	r2, [pc, #84]	; (800e700 <SD_FindSCR+0x19c>)
 800e6aa:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	061a      	lsls	r2, r3, #24
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	021b      	lsls	r3, r3, #8
 800e6b4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e6b8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	0a1b      	lsrs	r3, r3, #8
 800e6be:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e6c2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	0e1b      	lsrs	r3, r3, #24
 800e6c8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e6ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6cc:	601a      	str	r2, [r3, #0]
    scr++;
 800e6ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6d0:	3304      	adds	r3, #4
 800e6d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e6d4:	68bb      	ldr	r3, [r7, #8]
 800e6d6:	061a      	lsls	r2, r3, #24
 800e6d8:	68bb      	ldr	r3, [r7, #8]
 800e6da:	021b      	lsls	r3, r3, #8
 800e6dc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e6e0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	0a1b      	lsrs	r3, r3, #8
 800e6e6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e6ea:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e6ec:	68bb      	ldr	r3, [r7, #8]
 800e6ee:	0e1b      	lsrs	r3, r3, #24
 800e6f0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e6f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6f4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e6f6:	2300      	movs	r3, #0
}
 800e6f8:	4618      	mov	r0, r3
 800e6fa:	3738      	adds	r7, #56	; 0x38
 800e6fc:	46bd      	mov	sp, r7
 800e6fe:	bd80      	pop	{r7, pc}
 800e700:	18000f3a 	.word	0x18000f3a

0800e704 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e704:	b580      	push	{r7, lr}
 800e706:	b086      	sub	sp, #24
 800e708:	af00      	add	r7, sp, #0
 800e70a:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e710:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e716:	2b1f      	cmp	r3, #31
 800e718:	d936      	bls.n	800e788 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800e71a:	2300      	movs	r3, #0
 800e71c:	617b      	str	r3, [r7, #20]
 800e71e:	e027      	b.n	800e770 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	4618      	mov	r0, r3
 800e726:	f003 fbe9 	bl	8011efc <SDMMC_ReadFIFO>
 800e72a:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	b2da      	uxtb	r2, r3
 800e730:	693b      	ldr	r3, [r7, #16]
 800e732:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e734:	693b      	ldr	r3, [r7, #16]
 800e736:	3301      	adds	r3, #1
 800e738:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	0a1b      	lsrs	r3, r3, #8
 800e73e:	b2da      	uxtb	r2, r3
 800e740:	693b      	ldr	r3, [r7, #16]
 800e742:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e744:	693b      	ldr	r3, [r7, #16]
 800e746:	3301      	adds	r3, #1
 800e748:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	0c1b      	lsrs	r3, r3, #16
 800e74e:	b2da      	uxtb	r2, r3
 800e750:	693b      	ldr	r3, [r7, #16]
 800e752:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e754:	693b      	ldr	r3, [r7, #16]
 800e756:	3301      	adds	r3, #1
 800e758:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	0e1b      	lsrs	r3, r3, #24
 800e75e:	b2da      	uxtb	r2, r3
 800e760:	693b      	ldr	r3, [r7, #16]
 800e762:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e764:	693b      	ldr	r3, [r7, #16]
 800e766:	3301      	adds	r3, #1
 800e768:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800e76a:	697b      	ldr	r3, [r7, #20]
 800e76c:	3301      	adds	r3, #1
 800e76e:	617b      	str	r3, [r7, #20]
 800e770:	697b      	ldr	r3, [r7, #20]
 800e772:	2b07      	cmp	r3, #7
 800e774:	d9d4      	bls.n	800e720 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	693a      	ldr	r2, [r7, #16]
 800e77a:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e780:	f1a3 0220 	sub.w	r2, r3, #32
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 800e788:	bf00      	nop
 800e78a:	3718      	adds	r7, #24
 800e78c:	46bd      	mov	sp, r7
 800e78e:	bd80      	pop	{r7, pc}

0800e790 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800e790:	b580      	push	{r7, lr}
 800e792:	b086      	sub	sp, #24
 800e794:	af00      	add	r7, sp, #0
 800e796:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	69db      	ldr	r3, [r3, #28]
 800e79c:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	6a1b      	ldr	r3, [r3, #32]
 800e7a2:	2b1f      	cmp	r3, #31
 800e7a4:	d93a      	bls.n	800e81c <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	617b      	str	r3, [r7, #20]
 800e7aa:	e02b      	b.n	800e804 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800e7ac:	693b      	ldr	r3, [r7, #16]
 800e7ae:	781b      	ldrb	r3, [r3, #0]
 800e7b0:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e7b2:	693b      	ldr	r3, [r7, #16]
 800e7b4:	3301      	adds	r3, #1
 800e7b6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e7b8:	693b      	ldr	r3, [r7, #16]
 800e7ba:	781b      	ldrb	r3, [r3, #0]
 800e7bc:	021a      	lsls	r2, r3, #8
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	4313      	orrs	r3, r2
 800e7c2:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e7c4:	693b      	ldr	r3, [r7, #16]
 800e7c6:	3301      	adds	r3, #1
 800e7c8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e7ca:	693b      	ldr	r3, [r7, #16]
 800e7cc:	781b      	ldrb	r3, [r3, #0]
 800e7ce:	041a      	lsls	r2, r3, #16
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	4313      	orrs	r3, r2
 800e7d4:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e7d6:	693b      	ldr	r3, [r7, #16]
 800e7d8:	3301      	adds	r3, #1
 800e7da:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e7dc:	693b      	ldr	r3, [r7, #16]
 800e7de:	781b      	ldrb	r3, [r3, #0]
 800e7e0:	061a      	lsls	r2, r3, #24
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	4313      	orrs	r3, r2
 800e7e6:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e7e8:	693b      	ldr	r3, [r7, #16]
 800e7ea:	3301      	adds	r3, #1
 800e7ec:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	f107 020c 	add.w	r2, r7, #12
 800e7f6:	4611      	mov	r1, r2
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	f003 fb8c 	bl	8011f16 <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800e7fe:	697b      	ldr	r3, [r7, #20]
 800e800:	3301      	adds	r3, #1
 800e802:	617b      	str	r3, [r7, #20]
 800e804:	697b      	ldr	r3, [r7, #20]
 800e806:	2b07      	cmp	r3, #7
 800e808:	d9d0      	bls.n	800e7ac <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	693a      	ldr	r2, [r7, #16]
 800e80e:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	6a1b      	ldr	r3, [r3, #32]
 800e814:	f1a3 0220 	sub.w	r2, r3, #32
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	621a      	str	r2, [r3, #32]
  }
}
 800e81c:	bf00      	nop
 800e81e:	3718      	adds	r7, #24
 800e820:	46bd      	mov	sp, r7
 800e822:	bd80      	pop	{r7, pc}

0800e824 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800e824:	b480      	push	{r7}
 800e826:	b083      	sub	sp, #12
 800e828:	af00      	add	r7, sp, #0
 800e82a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800e82c:	bf00      	nop
 800e82e:	370c      	adds	r7, #12
 800e830:	46bd      	mov	sp, r7
 800e832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e836:	4770      	bx	lr

0800e838 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800e838:	b480      	push	{r7}
 800e83a:	b083      	sub	sp, #12
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800e840:	bf00      	nop
 800e842:	370c      	adds	r7, #12
 800e844:	46bd      	mov	sp, r7
 800e846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e84a:	4770      	bx	lr

0800e84c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800e84c:	b480      	push	{r7}
 800e84e:	b083      	sub	sp, #12
 800e850:	af00      	add	r7, sp, #0
 800e852:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800e854:	bf00      	nop
 800e856:	370c      	adds	r7, #12
 800e858:	46bd      	mov	sp, r7
 800e85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e85e:	4770      	bx	lr

0800e860 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800e860:	b480      	push	{r7}
 800e862:	b083      	sub	sp, #12
 800e864:	af00      	add	r7, sp, #0
 800e866:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800e868:	bf00      	nop
 800e86a:	370c      	adds	r7, #12
 800e86c:	46bd      	mov	sp, r7
 800e86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e872:	4770      	bx	lr

0800e874 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e874:	b580      	push	{r7, lr}
 800e876:	b084      	sub	sp, #16
 800e878:	af00      	add	r7, sp, #0
 800e87a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d101      	bne.n	800e886 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e882:	2301      	movs	r3, #1
 800e884:	e10f      	b.n	800eaa6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	2200      	movs	r2, #0
 800e88a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	4a87      	ldr	r2, [pc, #540]	; (800eab0 <HAL_SPI_Init+0x23c>)
 800e892:	4293      	cmp	r3, r2
 800e894:	d00f      	beq.n	800e8b6 <HAL_SPI_Init+0x42>
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	4a86      	ldr	r2, [pc, #536]	; (800eab4 <HAL_SPI_Init+0x240>)
 800e89c:	4293      	cmp	r3, r2
 800e89e:	d00a      	beq.n	800e8b6 <HAL_SPI_Init+0x42>
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	4a84      	ldr	r2, [pc, #528]	; (800eab8 <HAL_SPI_Init+0x244>)
 800e8a6:	4293      	cmp	r3, r2
 800e8a8:	d005      	beq.n	800e8b6 <HAL_SPI_Init+0x42>
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	68db      	ldr	r3, [r3, #12]
 800e8ae:	2b0f      	cmp	r3, #15
 800e8b0:	d901      	bls.n	800e8b6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800e8b2:	2301      	movs	r3, #1
 800e8b4:	e0f7      	b.n	800eaa6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800e8b6:	6878      	ldr	r0, [r7, #4]
 800e8b8:	f000 fd5a 	bl	800f370 <SPI_GetPacketSize>
 800e8bc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	4a7b      	ldr	r2, [pc, #492]	; (800eab0 <HAL_SPI_Init+0x23c>)
 800e8c4:	4293      	cmp	r3, r2
 800e8c6:	d00c      	beq.n	800e8e2 <HAL_SPI_Init+0x6e>
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	4a79      	ldr	r2, [pc, #484]	; (800eab4 <HAL_SPI_Init+0x240>)
 800e8ce:	4293      	cmp	r3, r2
 800e8d0:	d007      	beq.n	800e8e2 <HAL_SPI_Init+0x6e>
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	4a78      	ldr	r2, [pc, #480]	; (800eab8 <HAL_SPI_Init+0x244>)
 800e8d8:	4293      	cmp	r3, r2
 800e8da:	d002      	beq.n	800e8e2 <HAL_SPI_Init+0x6e>
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	2b08      	cmp	r3, #8
 800e8e0:	d811      	bhi.n	800e906 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e8e6:	4a72      	ldr	r2, [pc, #456]	; (800eab0 <HAL_SPI_Init+0x23c>)
 800e8e8:	4293      	cmp	r3, r2
 800e8ea:	d009      	beq.n	800e900 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	4a70      	ldr	r2, [pc, #448]	; (800eab4 <HAL_SPI_Init+0x240>)
 800e8f2:	4293      	cmp	r3, r2
 800e8f4:	d004      	beq.n	800e900 <HAL_SPI_Init+0x8c>
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	4a6f      	ldr	r2, [pc, #444]	; (800eab8 <HAL_SPI_Init+0x244>)
 800e8fc:	4293      	cmp	r3, r2
 800e8fe:	d104      	bne.n	800e90a <HAL_SPI_Init+0x96>
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	2b10      	cmp	r3, #16
 800e904:	d901      	bls.n	800e90a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800e906:	2301      	movs	r3, #1
 800e908:	e0cd      	b.n	800eaa6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e910:	b2db      	uxtb	r3, r3
 800e912:	2b00      	cmp	r3, #0
 800e914:	d106      	bne.n	800e924 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	2200      	movs	r2, #0
 800e91a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e91e:	6878      	ldr	r0, [r7, #4]
 800e920:	f7f4 fa8a 	bl	8002e38 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	2202      	movs	r2, #2
 800e928:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	681a      	ldr	r2, [r3, #0]
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	f022 0201 	bic.w	r2, r2, #1
 800e93a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	689b      	ldr	r3, [r3, #8]
 800e942:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800e946:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	699b      	ldr	r3, [r3, #24]
 800e94c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800e950:	d119      	bne.n	800e986 <HAL_SPI_Init+0x112>
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	685b      	ldr	r3, [r3, #4]
 800e956:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e95a:	d103      	bne.n	800e964 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e960:	2b00      	cmp	r3, #0
 800e962:	d008      	beq.n	800e976 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d10c      	bne.n	800e986 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e970:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e974:	d107      	bne.n	800e986 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	681a      	ldr	r2, [r3, #0]
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e984:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	685b      	ldr	r3, [r3, #4]
 800e98a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d00f      	beq.n	800e9b2 <HAL_SPI_Init+0x13e>
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	68db      	ldr	r3, [r3, #12]
 800e996:	2b06      	cmp	r3, #6
 800e998:	d90b      	bls.n	800e9b2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	430a      	orrs	r2, r1
 800e9ae:	601a      	str	r2, [r3, #0]
 800e9b0:	e007      	b.n	800e9c2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	681a      	ldr	r2, [r3, #0]
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e9c0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	69da      	ldr	r2, [r3, #28]
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e9ca:	431a      	orrs	r2, r3
 800e9cc:	68bb      	ldr	r3, [r7, #8]
 800e9ce:	431a      	orrs	r2, r3
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e9d4:	ea42 0103 	orr.w	r1, r2, r3
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	68da      	ldr	r2, [r3, #12]
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	430a      	orrs	r2, r1
 800e9e2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9ec:	431a      	orrs	r2, r3
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9f2:	431a      	orrs	r2, r3
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	699b      	ldr	r3, [r3, #24]
 800e9f8:	431a      	orrs	r2, r3
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	691b      	ldr	r3, [r3, #16]
 800e9fe:	431a      	orrs	r2, r3
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	695b      	ldr	r3, [r3, #20]
 800ea04:	431a      	orrs	r2, r3
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	6a1b      	ldr	r3, [r3, #32]
 800ea0a:	431a      	orrs	r2, r3
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	685b      	ldr	r3, [r3, #4]
 800ea10:	431a      	orrs	r2, r3
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea16:	431a      	orrs	r2, r3
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	689b      	ldr	r3, [r3, #8]
 800ea1c:	431a      	orrs	r2, r3
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ea22:	ea42 0103 	orr.w	r1, r2, r3
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	430a      	orrs	r2, r1
 800ea30:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	685b      	ldr	r3, [r3, #4]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d113      	bne.n	800ea62 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	689b      	ldr	r3, [r3, #8]
 800ea40:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ea4c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	689b      	ldr	r3, [r3, #8]
 800ea54:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ea60:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	f022 0201 	bic.w	r2, r2, #1
 800ea70:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	685b      	ldr	r3, [r3, #4]
 800ea76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d00a      	beq.n	800ea94 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	68db      	ldr	r3, [r3, #12]
 800ea84:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	430a      	orrs	r2, r1
 800ea92:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	2200      	movs	r2, #0
 800ea98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2201      	movs	r2, #1
 800eaa0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800eaa4:	2300      	movs	r3, #0
}
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	3710      	adds	r7, #16
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	bd80      	pop	{r7, pc}
 800eaae:	bf00      	nop
 800eab0:	40013000 	.word	0x40013000
 800eab4:	40003800 	.word	0x40003800
 800eab8:	40003c00 	.word	0x40003c00

0800eabc <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	b08a      	sub	sp, #40	; 0x28
 800eac0:	af02      	add	r7, sp, #8
 800eac2:	60f8      	str	r0, [r7, #12]
 800eac4:	60b9      	str	r1, [r7, #8]
 800eac6:	603b      	str	r3, [r7, #0]
 800eac8:	4613      	mov	r3, r2
 800eaca:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	3320      	adds	r3, #32
 800ead2:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ead4:	2300      	movs	r3, #0
 800ead6:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800eade:	2b01      	cmp	r3, #1
 800eae0:	d101      	bne.n	800eae6 <HAL_SPI_Transmit+0x2a>
 800eae2:	2302      	movs	r3, #2
 800eae4:	e1e1      	b.n	800eeaa <HAL_SPI_Transmit+0x3ee>
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	2201      	movs	r2, #1
 800eaea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800eaee:	f7f4 ff8b 	bl	8003a08 <HAL_GetTick>
 800eaf2:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800eafa:	b2db      	uxtb	r3, r3
 800eafc:	2b01      	cmp	r3, #1
 800eafe:	d007      	beq.n	800eb10 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800eb00:	2302      	movs	r3, #2
 800eb02:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	2200      	movs	r2, #0
 800eb08:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800eb0c:	7efb      	ldrb	r3, [r7, #27]
 800eb0e:	e1cc      	b.n	800eeaa <HAL_SPI_Transmit+0x3ee>
  }

  if ((pData == NULL) || (Size == 0UL))
 800eb10:	68bb      	ldr	r3, [r7, #8]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d002      	beq.n	800eb1c <HAL_SPI_Transmit+0x60>
 800eb16:	88fb      	ldrh	r3, [r7, #6]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d107      	bne.n	800eb2c <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800eb1c:	2301      	movs	r3, #1
 800eb1e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	2200      	movs	r2, #0
 800eb24:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800eb28:	7efb      	ldrb	r3, [r7, #27]
 800eb2a:	e1be      	b.n	800eeaa <HAL_SPI_Transmit+0x3ee>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	2203      	movs	r2, #3
 800eb30:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	2200      	movs	r2, #0
 800eb38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	68ba      	ldr	r2, [r7, #8]
 800eb40:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	88fa      	ldrh	r2, [r7, #6]
 800eb46:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	88fa      	ldrh	r2, [r7, #6]
 800eb4e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	2200      	movs	r2, #0
 800eb56:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	2200      	movs	r2, #0
 800eb64:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	2200      	movs	r2, #0
 800eb6c:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	2200      	movs	r2, #0
 800eb72:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	689b      	ldr	r3, [r3, #8]
 800eb78:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800eb7c:	d108      	bne.n	800eb90 <HAL_SPI_Transmit+0xd4>
  {
    SPI_1LINE_TX(hspi);
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	681a      	ldr	r2, [r3, #0]
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800eb8c:	601a      	str	r2, [r3, #0]
 800eb8e:	e009      	b.n	800eba4 <HAL_SPI_Transmit+0xe8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	68db      	ldr	r3, [r3, #12]
 800eb96:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800eba2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	685a      	ldr	r2, [r3, #4]
 800ebaa:	4b96      	ldr	r3, [pc, #600]	; (800ee04 <HAL_SPI_Transmit+0x348>)
 800ebac:	4013      	ands	r3, r2
 800ebae:	88f9      	ldrh	r1, [r7, #6]
 800ebb0:	68fa      	ldr	r2, [r7, #12]
 800ebb2:	6812      	ldr	r2, [r2, #0]
 800ebb4:	430b      	orrs	r3, r1
 800ebb6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	681a      	ldr	r2, [r3, #0]
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	f042 0201 	orr.w	r2, r2, #1
 800ebc6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	685b      	ldr	r3, [r3, #4]
 800ebcc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ebd0:	d107      	bne.n	800ebe2 <HAL_SPI_Transmit+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	681b      	ldr	r3, [r3, #0]
 800ebd6:	681a      	ldr	r2, [r3, #0]
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ebe0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	68db      	ldr	r3, [r3, #12]
 800ebe6:	2b0f      	cmp	r3, #15
 800ebe8:	d947      	bls.n	800ec7a <HAL_SPI_Transmit+0x1be>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800ebea:	e03f      	b.n	800ec6c <HAL_SPI_Transmit+0x1b0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	695b      	ldr	r3, [r3, #20]
 800ebf2:	f003 0302 	and.w	r3, r3, #2
 800ebf6:	2b02      	cmp	r3, #2
 800ebf8:	d114      	bne.n	800ec24 <HAL_SPI_Transmit+0x168>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	6812      	ldr	r2, [r2, #0]
 800ec04:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec0a:	1d1a      	adds	r2, r3, #4
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ec16:	b29b      	uxth	r3, r3
 800ec18:	3b01      	subs	r3, #1
 800ec1a:	b29a      	uxth	r2, r3
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ec22:	e023      	b.n	800ec6c <HAL_SPI_Transmit+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ec24:	f7f4 fef0 	bl	8003a08 <HAL_GetTick>
 800ec28:	4602      	mov	r2, r0
 800ec2a:	697b      	ldr	r3, [r7, #20]
 800ec2c:	1ad3      	subs	r3, r2, r3
 800ec2e:	683a      	ldr	r2, [r7, #0]
 800ec30:	429a      	cmp	r2, r3
 800ec32:	d803      	bhi.n	800ec3c <HAL_SPI_Transmit+0x180>
 800ec34:	683b      	ldr	r3, [r7, #0]
 800ec36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec3a:	d102      	bne.n	800ec42 <HAL_SPI_Transmit+0x186>
 800ec3c:	683b      	ldr	r3, [r7, #0]
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d114      	bne.n	800ec6c <HAL_SPI_Transmit+0x1b0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ec42:	68f8      	ldr	r0, [r7, #12]
 800ec44:	f000 fac6 	bl	800f1d4 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	2200      	movs	r2, #0
 800ec4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ec56:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	2201      	movs	r2, #1
 800ec64:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ec68:	2303      	movs	r3, #3
 800ec6a:	e11e      	b.n	800eeaa <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ec72:	b29b      	uxth	r3, r3
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d1b9      	bne.n	800ebec <HAL_SPI_Transmit+0x130>
 800ec78:	e0f1      	b.n	800ee5e <HAL_SPI_Transmit+0x3a2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	68db      	ldr	r3, [r3, #12]
 800ec7e:	2b07      	cmp	r3, #7
 800ec80:	f240 80e6 	bls.w	800ee50 <HAL_SPI_Transmit+0x394>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800ec84:	e05d      	b.n	800ed42 <HAL_SPI_Transmit+0x286>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	695b      	ldr	r3, [r3, #20]
 800ec8c:	f003 0302 	and.w	r3, r3, #2
 800ec90:	2b02      	cmp	r3, #2
 800ec92:	d132      	bne.n	800ecfa <HAL_SPI_Transmit+0x23e>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ec9a:	b29b      	uxth	r3, r3
 800ec9c:	2b01      	cmp	r3, #1
 800ec9e:	d918      	bls.n	800ecd2 <HAL_SPI_Transmit+0x216>
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d014      	beq.n	800ecd2 <HAL_SPI_Transmit+0x216>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	6812      	ldr	r2, [r2, #0]
 800ecb2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ecb8:	1d1a      	adds	r2, r3, #4
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ecc4:	b29b      	uxth	r3, r3
 800ecc6:	3b02      	subs	r3, #2
 800ecc8:	b29a      	uxth	r2, r3
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ecd0:	e037      	b.n	800ed42 <HAL_SPI_Transmit+0x286>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ecd6:	881a      	ldrh	r2, [r3, #0]
 800ecd8:	69fb      	ldr	r3, [r7, #28]
 800ecda:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ece0:	1c9a      	adds	r2, r3, #2
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ecec:	b29b      	uxth	r3, r3
 800ecee:	3b01      	subs	r3, #1
 800ecf0:	b29a      	uxth	r2, r3
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ecf8:	e023      	b.n	800ed42 <HAL_SPI_Transmit+0x286>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ecfa:	f7f4 fe85 	bl	8003a08 <HAL_GetTick>
 800ecfe:	4602      	mov	r2, r0
 800ed00:	697b      	ldr	r3, [r7, #20]
 800ed02:	1ad3      	subs	r3, r2, r3
 800ed04:	683a      	ldr	r2, [r7, #0]
 800ed06:	429a      	cmp	r2, r3
 800ed08:	d803      	bhi.n	800ed12 <HAL_SPI_Transmit+0x256>
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed10:	d102      	bne.n	800ed18 <HAL_SPI_Transmit+0x25c>
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d114      	bne.n	800ed42 <HAL_SPI_Transmit+0x286>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ed18:	68f8      	ldr	r0, [r7, #12]
 800ed1a:	f000 fa5b 	bl	800f1d4 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	2200      	movs	r2, #0
 800ed22:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ed2c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	2201      	movs	r2, #1
 800ed3a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ed3e:	2303      	movs	r3, #3
 800ed40:	e0b3      	b.n	800eeaa <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed48:	b29b      	uxth	r3, r3
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d19b      	bne.n	800ec86 <HAL_SPI_Transmit+0x1ca>
 800ed4e:	e086      	b.n	800ee5e <HAL_SPI_Transmit+0x3a2>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	695b      	ldr	r3, [r3, #20]
 800ed56:	f003 0302 	and.w	r3, r3, #2
 800ed5a:	2b02      	cmp	r3, #2
 800ed5c:	d154      	bne.n	800ee08 <HAL_SPI_Transmit+0x34c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed64:	b29b      	uxth	r3, r3
 800ed66:	2b03      	cmp	r3, #3
 800ed68:	d918      	bls.n	800ed9c <HAL_SPI_Transmit+0x2e0>
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ed6e:	2b40      	cmp	r3, #64	; 0x40
 800ed70:	d914      	bls.n	800ed9c <HAL_SPI_Transmit+0x2e0>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	6812      	ldr	r2, [r2, #0]
 800ed7c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed82:	1d1a      	adds	r2, r3, #4
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed8e:	b29b      	uxth	r3, r3
 800ed90:	3b04      	subs	r3, #4
 800ed92:	b29a      	uxth	r2, r3
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ed9a:	e059      	b.n	800ee50 <HAL_SPI_Transmit+0x394>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800eda2:	b29b      	uxth	r3, r3
 800eda4:	2b01      	cmp	r3, #1
 800eda6:	d917      	bls.n	800edd8 <HAL_SPI_Transmit+0x31c>
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800edac:	2b00      	cmp	r3, #0
 800edae:	d013      	beq.n	800edd8 <HAL_SPI_Transmit+0x31c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800edb4:	881a      	ldrh	r2, [r3, #0]
 800edb6:	69fb      	ldr	r3, [r7, #28]
 800edb8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800edbe:	1c9a      	adds	r2, r3, #2
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800edca:	b29b      	uxth	r3, r3
 800edcc:	3b02      	subs	r3, #2
 800edce:	b29a      	uxth	r2, r3
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800edd6:	e03b      	b.n	800ee50 <HAL_SPI_Transmit+0x394>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	3320      	adds	r3, #32
 800ede2:	7812      	ldrb	r2, [r2, #0]
 800ede4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800edea:	1c5a      	adds	r2, r3, #1
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800edf6:	b29b      	uxth	r3, r3
 800edf8:	3b01      	subs	r3, #1
 800edfa:	b29a      	uxth	r2, r3
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ee02:	e025      	b.n	800ee50 <HAL_SPI_Transmit+0x394>
 800ee04:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee08:	f7f4 fdfe 	bl	8003a08 <HAL_GetTick>
 800ee0c:	4602      	mov	r2, r0
 800ee0e:	697b      	ldr	r3, [r7, #20]
 800ee10:	1ad3      	subs	r3, r2, r3
 800ee12:	683a      	ldr	r2, [r7, #0]
 800ee14:	429a      	cmp	r2, r3
 800ee16:	d803      	bhi.n	800ee20 <HAL_SPI_Transmit+0x364>
 800ee18:	683b      	ldr	r3, [r7, #0]
 800ee1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee1e:	d102      	bne.n	800ee26 <HAL_SPI_Transmit+0x36a>
 800ee20:	683b      	ldr	r3, [r7, #0]
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d114      	bne.n	800ee50 <HAL_SPI_Transmit+0x394>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ee26:	68f8      	ldr	r0, [r7, #12]
 800ee28:	f000 f9d4 	bl	800f1d4 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	2200      	movs	r2, #0
 800ee30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ee3a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	2201      	movs	r2, #1
 800ee48:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ee4c:	2303      	movs	r3, #3
 800ee4e:	e02c      	b.n	800eeaa <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ee56:	b29b      	uxth	r3, r3
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	f47f af79 	bne.w	800ed50 <HAL_SPI_Transmit+0x294>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800ee5e:	697b      	ldr	r3, [r7, #20]
 800ee60:	9300      	str	r3, [sp, #0]
 800ee62:	683b      	ldr	r3, [r7, #0]
 800ee64:	2200      	movs	r2, #0
 800ee66:	2108      	movs	r1, #8
 800ee68:	68f8      	ldr	r0, [r7, #12]
 800ee6a:	f000 fa53 	bl	800f314 <SPI_WaitOnFlagUntilTimeout>
 800ee6e:	4603      	mov	r3, r0
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d007      	beq.n	800ee84 <HAL_SPI_Transmit+0x3c8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ee7a:	f043 0220 	orr.w	r2, r3, #32
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ee84:	68f8      	ldr	r0, [r7, #12]
 800ee86:	f000 f9a5 	bl	800f1d4 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	2200      	movs	r2, #0
 800ee8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	2201      	movs	r2, #1
 800ee96:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d001      	beq.n	800eea8 <HAL_SPI_Transmit+0x3ec>
  {
    return HAL_ERROR;
 800eea4:	2301      	movs	r3, #1
 800eea6:	e000      	b.n	800eeaa <HAL_SPI_Transmit+0x3ee>
  }
  return errorcode;
 800eea8:	7efb      	ldrb	r3, [r7, #27]
}
 800eeaa:	4618      	mov	r0, r3
 800eeac:	3720      	adds	r7, #32
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	bd80      	pop	{r7, pc}
 800eeb2:	bf00      	nop

0800eeb4 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800eeb4:	b580      	push	{r7, lr}
 800eeb6:	b088      	sub	sp, #32
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	60f8      	str	r0, [r7, #12]
 800eebc:	60b9      	str	r1, [r7, #8]
 800eebe:	603b      	str	r3, [r7, #0]
 800eec0:	4613      	mov	r3, r2
 800eec2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800eec4:	2300      	movs	r3, #0
 800eec6:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800eec8:	68fb      	ldr	r3, [r7, #12]
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	3330      	adds	r3, #48	; 0x30
 800eece:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800eed6:	2b01      	cmp	r3, #1
 800eed8:	d101      	bne.n	800eede <HAL_SPI_Receive+0x2a>
 800eeda:	2302      	movs	r3, #2
 800eedc:	e173      	b.n	800f1c6 <HAL_SPI_Receive+0x312>
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	2201      	movs	r2, #1
 800eee2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800eee6:	f7f4 fd8f 	bl	8003a08 <HAL_GetTick>
 800eeea:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800eef2:	b2db      	uxtb	r3, r3
 800eef4:	2b01      	cmp	r3, #1
 800eef6:	d007      	beq.n	800ef08 <HAL_SPI_Receive+0x54>
  {
    errorcode = HAL_BUSY;
 800eef8:	2302      	movs	r3, #2
 800eefa:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	2200      	movs	r2, #0
 800ef00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ef04:	7ffb      	ldrb	r3, [r7, #31]
 800ef06:	e15e      	b.n	800f1c6 <HAL_SPI_Receive+0x312>
  }

  if ((pData == NULL) || (Size == 0UL))
 800ef08:	68bb      	ldr	r3, [r7, #8]
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d002      	beq.n	800ef14 <HAL_SPI_Receive+0x60>
 800ef0e:	88fb      	ldrh	r3, [r7, #6]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d107      	bne.n	800ef24 <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_ERROR;
 800ef14:	2301      	movs	r3, #1
 800ef16:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	2200      	movs	r2, #0
 800ef1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ef20:	7ffb      	ldrb	r3, [r7, #31]
 800ef22:	e150      	b.n	800f1c6 <HAL_SPI_Receive+0x312>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	2204      	movs	r2, #4
 800ef28:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	2200      	movs	r2, #0
 800ef30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	68ba      	ldr	r2, [r7, #8]
 800ef38:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	88fa      	ldrh	r2, [r7, #6]
 800ef3e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	88fa      	ldrh	r2, [r7, #6]
 800ef46:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	2200      	movs	r2, #0
 800ef4e:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	2200      	movs	r2, #0
 800ef54:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	2200      	movs	r2, #0
 800ef5c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	2200      	movs	r2, #0
 800ef64:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	2200      	movs	r2, #0
 800ef6a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	689b      	ldr	r3, [r3, #8]
 800ef70:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800ef74:	d108      	bne.n	800ef88 <HAL_SPI_Receive+0xd4>
  {
    SPI_1LINE_RX(hspi);
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	681a      	ldr	r2, [r3, #0]
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ef84:	601a      	str	r2, [r3, #0]
 800ef86:	e009      	b.n	800ef9c <HAL_SPI_Receive+0xe8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	68db      	ldr	r3, [r3, #12]
 800ef8e:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800ef9a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	685a      	ldr	r2, [r3, #4]
 800efa2:	4b8b      	ldr	r3, [pc, #556]	; (800f1d0 <HAL_SPI_Receive+0x31c>)
 800efa4:	4013      	ands	r3, r2
 800efa6:	88f9      	ldrh	r1, [r7, #6]
 800efa8:	68fa      	ldr	r2, [r7, #12]
 800efaa:	6812      	ldr	r2, [r2, #0]
 800efac:	430b      	orrs	r3, r1
 800efae:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	681a      	ldr	r2, [r3, #0]
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	f042 0201 	orr.w	r2, r2, #1
 800efbe:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	685b      	ldr	r3, [r3, #4]
 800efc4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800efc8:	d107      	bne.n	800efda <HAL_SPI_Receive+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	681a      	ldr	r2, [r3, #0]
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800efd8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	68db      	ldr	r3, [r3, #12]
 800efde:	2b0f      	cmp	r3, #15
 800efe0:	d948      	bls.n	800f074 <HAL_SPI_Receive+0x1c0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800efe2:	e040      	b.n	800f066 <HAL_SPI_Receive+0x1b2>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	695a      	ldr	r2, [r3, #20]
 800efea:	f248 0308 	movw	r3, #32776	; 0x8008
 800efee:	4013      	ands	r3, r2
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d014      	beq.n	800f01e <HAL_SPI_Receive+0x16a>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	681a      	ldr	r2, [r3, #0]
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800effc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800effe:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f004:	1d1a      	adds	r2, r3, #4
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f010:	b29b      	uxth	r3, r3
 800f012:	3b01      	subs	r3, #1
 800f014:	b29a      	uxth	r2, r3
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800f01c:	e023      	b.n	800f066 <HAL_SPI_Receive+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f01e:	f7f4 fcf3 	bl	8003a08 <HAL_GetTick>
 800f022:	4602      	mov	r2, r0
 800f024:	697b      	ldr	r3, [r7, #20]
 800f026:	1ad3      	subs	r3, r2, r3
 800f028:	683a      	ldr	r2, [r7, #0]
 800f02a:	429a      	cmp	r2, r3
 800f02c:	d803      	bhi.n	800f036 <HAL_SPI_Receive+0x182>
 800f02e:	683b      	ldr	r3, [r7, #0]
 800f030:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f034:	d102      	bne.n	800f03c <HAL_SPI_Receive+0x188>
 800f036:	683b      	ldr	r3, [r7, #0]
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d114      	bne.n	800f066 <HAL_SPI_Receive+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800f03c:	68f8      	ldr	r0, [r7, #12]
 800f03e:	f000 f8c9 	bl	800f1d4 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	2200      	movs	r2, #0
 800f046:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f050:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	2201      	movs	r2, #1
 800f05e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800f062:	2303      	movs	r3, #3
 800f064:	e0af      	b.n	800f1c6 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f06c:	b29b      	uxth	r3, r3
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d1b8      	bne.n	800efe4 <HAL_SPI_Receive+0x130>
 800f072:	e095      	b.n	800f1a0 <HAL_SPI_Receive+0x2ec>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	68db      	ldr	r3, [r3, #12]
 800f078:	2b07      	cmp	r3, #7
 800f07a:	f240 808b 	bls.w	800f194 <HAL_SPI_Receive+0x2e0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800f07e:	e03f      	b.n	800f100 <HAL_SPI_Receive+0x24c>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	695b      	ldr	r3, [r3, #20]
 800f086:	f003 0301 	and.w	r3, r3, #1
 800f08a:	2b01      	cmp	r3, #1
 800f08c:	d114      	bne.n	800f0b8 <HAL_SPI_Receive+0x204>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f092:	69ba      	ldr	r2, [r7, #24]
 800f094:	8812      	ldrh	r2, [r2, #0]
 800f096:	b292      	uxth	r2, r2
 800f098:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f09e:	1c9a      	adds	r2, r3, #2
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f0aa:	b29b      	uxth	r3, r3
 800f0ac:	3b01      	subs	r3, #1
 800f0ae:	b29a      	uxth	r2, r3
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800f0b6:	e023      	b.n	800f100 <HAL_SPI_Receive+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f0b8:	f7f4 fca6 	bl	8003a08 <HAL_GetTick>
 800f0bc:	4602      	mov	r2, r0
 800f0be:	697b      	ldr	r3, [r7, #20]
 800f0c0:	1ad3      	subs	r3, r2, r3
 800f0c2:	683a      	ldr	r2, [r7, #0]
 800f0c4:	429a      	cmp	r2, r3
 800f0c6:	d803      	bhi.n	800f0d0 <HAL_SPI_Receive+0x21c>
 800f0c8:	683b      	ldr	r3, [r7, #0]
 800f0ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0ce:	d102      	bne.n	800f0d6 <HAL_SPI_Receive+0x222>
 800f0d0:	683b      	ldr	r3, [r7, #0]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d114      	bne.n	800f100 <HAL_SPI_Receive+0x24c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800f0d6:	68f8      	ldr	r0, [r7, #12]
 800f0d8:	f000 f87c 	bl	800f1d4 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	2200      	movs	r2, #0
 800f0e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f0ea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	2201      	movs	r2, #1
 800f0f8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800f0fc:	2303      	movs	r3, #3
 800f0fe:	e062      	b.n	800f1c6 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f106:	b29b      	uxth	r3, r3
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d1b9      	bne.n	800f080 <HAL_SPI_Receive+0x1cc>
 800f10c:	e048      	b.n	800f1a0 <HAL_SPI_Receive+0x2ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	681b      	ldr	r3, [r3, #0]
 800f112:	695b      	ldr	r3, [r3, #20]
 800f114:	f003 0301 	and.w	r3, r3, #1
 800f118:	2b01      	cmp	r3, #1
 800f11a:	d117      	bne.n	800f14c <HAL_SPI_Receive+0x298>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f128:	7812      	ldrb	r2, [r2, #0]
 800f12a:	b2d2      	uxtb	r2, r2
 800f12c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f132:	1c5a      	adds	r2, r3, #1
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f13e:	b29b      	uxth	r3, r3
 800f140:	3b01      	subs	r3, #1
 800f142:	b29a      	uxth	r2, r3
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800f14a:	e023      	b.n	800f194 <HAL_SPI_Receive+0x2e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f14c:	f7f4 fc5c 	bl	8003a08 <HAL_GetTick>
 800f150:	4602      	mov	r2, r0
 800f152:	697b      	ldr	r3, [r7, #20]
 800f154:	1ad3      	subs	r3, r2, r3
 800f156:	683a      	ldr	r2, [r7, #0]
 800f158:	429a      	cmp	r2, r3
 800f15a:	d803      	bhi.n	800f164 <HAL_SPI_Receive+0x2b0>
 800f15c:	683b      	ldr	r3, [r7, #0]
 800f15e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f162:	d102      	bne.n	800f16a <HAL_SPI_Receive+0x2b6>
 800f164:	683b      	ldr	r3, [r7, #0]
 800f166:	2b00      	cmp	r3, #0
 800f168:	d114      	bne.n	800f194 <HAL_SPI_Receive+0x2e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800f16a:	68f8      	ldr	r0, [r7, #12]
 800f16c:	f000 f832 	bl	800f1d4 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	2200      	movs	r2, #0
 800f174:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f17e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	2201      	movs	r2, #1
 800f18c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800f190:	2303      	movs	r3, #3
 800f192:	e018      	b.n	800f1c6 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f19a:	b29b      	uxth	r3, r3
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d1b6      	bne.n	800f10e <HAL_SPI_Receive+0x25a>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800f1a0:	68f8      	ldr	r0, [r7, #12]
 800f1a2:	f000 f817 	bl	800f1d4 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	2200      	movs	r2, #0
 800f1aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	2201      	movs	r2, #1
 800f1b2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d001      	beq.n	800f1c4 <HAL_SPI_Receive+0x310>
  {
    return HAL_ERROR;
 800f1c0:	2301      	movs	r3, #1
 800f1c2:	e000      	b.n	800f1c6 <HAL_SPI_Receive+0x312>
  }
  return errorcode;
 800f1c4:	7ffb      	ldrb	r3, [r7, #31]
}
 800f1c6:	4618      	mov	r0, r3
 800f1c8:	3720      	adds	r7, #32
 800f1ca:	46bd      	mov	sp, r7
 800f1cc:	bd80      	pop	{r7, pc}
 800f1ce:	bf00      	nop
 800f1d0:	ffff0000 	.word	0xffff0000

0800f1d4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800f1d4:	b480      	push	{r7}
 800f1d6:	b085      	sub	sp, #20
 800f1d8:	af00      	add	r7, sp, #0
 800f1da:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	695b      	ldr	r3, [r3, #20]
 800f1e2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	699a      	ldr	r2, [r3, #24]
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	f042 0208 	orr.w	r2, r2, #8
 800f1f2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	699a      	ldr	r2, [r3, #24]
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	f042 0210 	orr.w	r2, r2, #16
 800f202:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	681a      	ldr	r2, [r3, #0]
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	f022 0201 	bic.w	r2, r2, #1
 800f212:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	6919      	ldr	r1, [r3, #16]
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681a      	ldr	r2, [r3, #0]
 800f21e:	4b3c      	ldr	r3, [pc, #240]	; (800f310 <SPI_CloseTransfer+0x13c>)
 800f220:	400b      	ands	r3, r1
 800f222:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	689a      	ldr	r2, [r3, #8]
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800f232:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800f23a:	b2db      	uxtb	r3, r3
 800f23c:	2b04      	cmp	r3, #4
 800f23e:	d014      	beq.n	800f26a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	f003 0320 	and.w	r3, r3, #32
 800f246:	2b00      	cmp	r3, #0
 800f248:	d00f      	beq.n	800f26a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f250:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	681b      	ldr	r3, [r3, #0]
 800f25e:	699a      	ldr	r2, [r3, #24]
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	f042 0220 	orr.w	r2, r2, #32
 800f268:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800f270:	b2db      	uxtb	r3, r3
 800f272:	2b03      	cmp	r3, #3
 800f274:	d014      	beq.n	800f2a0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d00f      	beq.n	800f2a0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f286:	f043 0204 	orr.w	r2, r3, #4
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	699a      	ldr	r2, [r3, #24]
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f29e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d00f      	beq.n	800f2ca <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f2b0:	f043 0201 	orr.w	r2, r3, #1
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	699a      	ldr	r2, [r3, #24]
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f2c8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d00f      	beq.n	800f2f4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f2da:	f043 0208 	orr.w	r2, r3, #8
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	699a      	ldr	r2, [r3, #24]
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f2f2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	2200      	movs	r2, #0
 800f2f8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	2200      	movs	r2, #0
 800f300:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800f304:	bf00      	nop
 800f306:	3714      	adds	r7, #20
 800f308:	46bd      	mov	sp, r7
 800f30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f30e:	4770      	bx	lr
 800f310:	fffffc90 	.word	0xfffffc90

0800f314 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b084      	sub	sp, #16
 800f318:	af00      	add	r7, sp, #0
 800f31a:	60f8      	str	r0, [r7, #12]
 800f31c:	60b9      	str	r1, [r7, #8]
 800f31e:	603b      	str	r3, [r7, #0]
 800f320:	4613      	mov	r3, r2
 800f322:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f324:	e010      	b.n	800f348 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f326:	f7f4 fb6f 	bl	8003a08 <HAL_GetTick>
 800f32a:	4602      	mov	r2, r0
 800f32c:	69bb      	ldr	r3, [r7, #24]
 800f32e:	1ad3      	subs	r3, r2, r3
 800f330:	683a      	ldr	r2, [r7, #0]
 800f332:	429a      	cmp	r2, r3
 800f334:	d803      	bhi.n	800f33e <SPI_WaitOnFlagUntilTimeout+0x2a>
 800f336:	683b      	ldr	r3, [r7, #0]
 800f338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f33c:	d102      	bne.n	800f344 <SPI_WaitOnFlagUntilTimeout+0x30>
 800f33e:	683b      	ldr	r3, [r7, #0]
 800f340:	2b00      	cmp	r3, #0
 800f342:	d101      	bne.n	800f348 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800f344:	2303      	movs	r3, #3
 800f346:	e00f      	b.n	800f368 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	695a      	ldr	r2, [r3, #20]
 800f34e:	68bb      	ldr	r3, [r7, #8]
 800f350:	4013      	ands	r3, r2
 800f352:	68ba      	ldr	r2, [r7, #8]
 800f354:	429a      	cmp	r2, r3
 800f356:	bf0c      	ite	eq
 800f358:	2301      	moveq	r3, #1
 800f35a:	2300      	movne	r3, #0
 800f35c:	b2db      	uxtb	r3, r3
 800f35e:	461a      	mov	r2, r3
 800f360:	79fb      	ldrb	r3, [r7, #7]
 800f362:	429a      	cmp	r2, r3
 800f364:	d0df      	beq.n	800f326 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800f366:	2300      	movs	r3, #0
}
 800f368:	4618      	mov	r0, r3
 800f36a:	3710      	adds	r7, #16
 800f36c:	46bd      	mov	sp, r7
 800f36e:	bd80      	pop	{r7, pc}

0800f370 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800f370:	b480      	push	{r7}
 800f372:	b085      	sub	sp, #20
 800f374:	af00      	add	r7, sp, #0
 800f376:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f37c:	095b      	lsrs	r3, r3, #5
 800f37e:	3301      	adds	r3, #1
 800f380:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	68db      	ldr	r3, [r3, #12]
 800f386:	3301      	adds	r3, #1
 800f388:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800f38a:	68bb      	ldr	r3, [r7, #8]
 800f38c:	3307      	adds	r3, #7
 800f38e:	08db      	lsrs	r3, r3, #3
 800f390:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800f392:	68bb      	ldr	r3, [r7, #8]
 800f394:	68fa      	ldr	r2, [r7, #12]
 800f396:	fb02 f303 	mul.w	r3, r2, r3
}
 800f39a:	4618      	mov	r0, r3
 800f39c:	3714      	adds	r7, #20
 800f39e:	46bd      	mov	sp, r7
 800f3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3a4:	4770      	bx	lr

0800f3a6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f3a6:	b580      	push	{r7, lr}
 800f3a8:	b082      	sub	sp, #8
 800f3aa:	af00      	add	r7, sp, #0
 800f3ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d101      	bne.n	800f3b8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f3b4:	2301      	movs	r3, #1
 800f3b6:	e049      	b.n	800f44c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f3be:	b2db      	uxtb	r3, r3
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d106      	bne.n	800f3d2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	2200      	movs	r2, #0
 800f3c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f3cc:	6878      	ldr	r0, [r7, #4]
 800f3ce:	f7f3 ff85 	bl	80032dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	2202      	movs	r2, #2
 800f3d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	681a      	ldr	r2, [r3, #0]
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	3304      	adds	r3, #4
 800f3e2:	4619      	mov	r1, r3
 800f3e4:	4610      	mov	r0, r2
 800f3e6:	f000 ff29 	bl	801023c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	2201      	movs	r2, #1
 800f3ee:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	2201      	movs	r2, #1
 800f3f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	2201      	movs	r2, #1
 800f3fe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	2201      	movs	r2, #1
 800f406:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	2201      	movs	r2, #1
 800f40e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	2201      	movs	r2, #1
 800f416:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	2201      	movs	r2, #1
 800f41e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	2201      	movs	r2, #1
 800f426:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	2201      	movs	r2, #1
 800f42e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	2201      	movs	r2, #1
 800f436:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2201      	movs	r2, #1
 800f43e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	2201      	movs	r2, #1
 800f446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f44a:	2300      	movs	r3, #0
}
 800f44c:	4618      	mov	r0, r3
 800f44e:	3708      	adds	r7, #8
 800f450:	46bd      	mov	sp, r7
 800f452:	bd80      	pop	{r7, pc}

0800f454 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f454:	b580      	push	{r7, lr}
 800f456:	b082      	sub	sp, #8
 800f458:	af00      	add	r7, sp, #0
 800f45a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d101      	bne.n	800f466 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f462:	2301      	movs	r3, #1
 800f464:	e049      	b.n	800f4fa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f46c:	b2db      	uxtb	r3, r3
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d106      	bne.n	800f480 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	2200      	movs	r2, #0
 800f476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	f7f3 fd98 	bl	8002fb0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	2202      	movs	r2, #2
 800f484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681a      	ldr	r2, [r3, #0]
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	3304      	adds	r3, #4
 800f490:	4619      	mov	r1, r3
 800f492:	4610      	mov	r0, r2
 800f494:	f000 fed2 	bl	801023c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	2201      	movs	r2, #1
 800f49c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	2201      	movs	r2, #1
 800f4a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	2201      	movs	r2, #1
 800f4ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	2201      	movs	r2, #1
 800f4b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	2201      	movs	r2, #1
 800f4bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2201      	movs	r2, #1
 800f4c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2201      	movs	r2, #1
 800f4cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	2201      	movs	r2, #1
 800f4d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	2201      	movs	r2, #1
 800f4dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	2201      	movs	r2, #1
 800f4e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	2201      	movs	r2, #1
 800f4ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2201      	movs	r2, #1
 800f4f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f4f8:	2300      	movs	r3, #0
}
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	3708      	adds	r7, #8
 800f4fe:	46bd      	mov	sp, r7
 800f500:	bd80      	pop	{r7, pc}
	...

0800f504 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f504:	b580      	push	{r7, lr}
 800f506:	b084      	sub	sp, #16
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
 800f50c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800f50e:	683b      	ldr	r3, [r7, #0]
 800f510:	2b00      	cmp	r3, #0
 800f512:	d109      	bne.n	800f528 <HAL_TIM_PWM_Start+0x24>
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f51a:	b2db      	uxtb	r3, r3
 800f51c:	2b01      	cmp	r3, #1
 800f51e:	bf14      	ite	ne
 800f520:	2301      	movne	r3, #1
 800f522:	2300      	moveq	r3, #0
 800f524:	b2db      	uxtb	r3, r3
 800f526:	e03c      	b.n	800f5a2 <HAL_TIM_PWM_Start+0x9e>
 800f528:	683b      	ldr	r3, [r7, #0]
 800f52a:	2b04      	cmp	r3, #4
 800f52c:	d109      	bne.n	800f542 <HAL_TIM_PWM_Start+0x3e>
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f534:	b2db      	uxtb	r3, r3
 800f536:	2b01      	cmp	r3, #1
 800f538:	bf14      	ite	ne
 800f53a:	2301      	movne	r3, #1
 800f53c:	2300      	moveq	r3, #0
 800f53e:	b2db      	uxtb	r3, r3
 800f540:	e02f      	b.n	800f5a2 <HAL_TIM_PWM_Start+0x9e>
 800f542:	683b      	ldr	r3, [r7, #0]
 800f544:	2b08      	cmp	r3, #8
 800f546:	d109      	bne.n	800f55c <HAL_TIM_PWM_Start+0x58>
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f54e:	b2db      	uxtb	r3, r3
 800f550:	2b01      	cmp	r3, #1
 800f552:	bf14      	ite	ne
 800f554:	2301      	movne	r3, #1
 800f556:	2300      	moveq	r3, #0
 800f558:	b2db      	uxtb	r3, r3
 800f55a:	e022      	b.n	800f5a2 <HAL_TIM_PWM_Start+0x9e>
 800f55c:	683b      	ldr	r3, [r7, #0]
 800f55e:	2b0c      	cmp	r3, #12
 800f560:	d109      	bne.n	800f576 <HAL_TIM_PWM_Start+0x72>
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f568:	b2db      	uxtb	r3, r3
 800f56a:	2b01      	cmp	r3, #1
 800f56c:	bf14      	ite	ne
 800f56e:	2301      	movne	r3, #1
 800f570:	2300      	moveq	r3, #0
 800f572:	b2db      	uxtb	r3, r3
 800f574:	e015      	b.n	800f5a2 <HAL_TIM_PWM_Start+0x9e>
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	2b10      	cmp	r3, #16
 800f57a:	d109      	bne.n	800f590 <HAL_TIM_PWM_Start+0x8c>
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f582:	b2db      	uxtb	r3, r3
 800f584:	2b01      	cmp	r3, #1
 800f586:	bf14      	ite	ne
 800f588:	2301      	movne	r3, #1
 800f58a:	2300      	moveq	r3, #0
 800f58c:	b2db      	uxtb	r3, r3
 800f58e:	e008      	b.n	800f5a2 <HAL_TIM_PWM_Start+0x9e>
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f596:	b2db      	uxtb	r3, r3
 800f598:	2b01      	cmp	r3, #1
 800f59a:	bf14      	ite	ne
 800f59c:	2301      	movne	r3, #1
 800f59e:	2300      	moveq	r3, #0
 800f5a0:	b2db      	uxtb	r3, r3
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d001      	beq.n	800f5aa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800f5a6:	2301      	movs	r3, #1
 800f5a8:	e0ab      	b.n	800f702 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f5aa:	683b      	ldr	r3, [r7, #0]
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d104      	bne.n	800f5ba <HAL_TIM_PWM_Start+0xb6>
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	2202      	movs	r2, #2
 800f5b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f5b8:	e023      	b.n	800f602 <HAL_TIM_PWM_Start+0xfe>
 800f5ba:	683b      	ldr	r3, [r7, #0]
 800f5bc:	2b04      	cmp	r3, #4
 800f5be:	d104      	bne.n	800f5ca <HAL_TIM_PWM_Start+0xc6>
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	2202      	movs	r2, #2
 800f5c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f5c8:	e01b      	b.n	800f602 <HAL_TIM_PWM_Start+0xfe>
 800f5ca:	683b      	ldr	r3, [r7, #0]
 800f5cc:	2b08      	cmp	r3, #8
 800f5ce:	d104      	bne.n	800f5da <HAL_TIM_PWM_Start+0xd6>
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	2202      	movs	r2, #2
 800f5d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f5d8:	e013      	b.n	800f602 <HAL_TIM_PWM_Start+0xfe>
 800f5da:	683b      	ldr	r3, [r7, #0]
 800f5dc:	2b0c      	cmp	r3, #12
 800f5de:	d104      	bne.n	800f5ea <HAL_TIM_PWM_Start+0xe6>
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	2202      	movs	r2, #2
 800f5e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f5e8:	e00b      	b.n	800f602 <HAL_TIM_PWM_Start+0xfe>
 800f5ea:	683b      	ldr	r3, [r7, #0]
 800f5ec:	2b10      	cmp	r3, #16
 800f5ee:	d104      	bne.n	800f5fa <HAL_TIM_PWM_Start+0xf6>
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	2202      	movs	r2, #2
 800f5f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f5f8:	e003      	b.n	800f602 <HAL_TIM_PWM_Start+0xfe>
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	2202      	movs	r2, #2
 800f5fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	2201      	movs	r2, #1
 800f608:	6839      	ldr	r1, [r7, #0]
 800f60a:	4618      	mov	r0, r3
 800f60c:	f001 f992 	bl	8010934 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	4a3d      	ldr	r2, [pc, #244]	; (800f70c <HAL_TIM_PWM_Start+0x208>)
 800f616:	4293      	cmp	r3, r2
 800f618:	d013      	beq.n	800f642 <HAL_TIM_PWM_Start+0x13e>
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	4a3c      	ldr	r2, [pc, #240]	; (800f710 <HAL_TIM_PWM_Start+0x20c>)
 800f620:	4293      	cmp	r3, r2
 800f622:	d00e      	beq.n	800f642 <HAL_TIM_PWM_Start+0x13e>
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	4a3a      	ldr	r2, [pc, #232]	; (800f714 <HAL_TIM_PWM_Start+0x210>)
 800f62a:	4293      	cmp	r3, r2
 800f62c:	d009      	beq.n	800f642 <HAL_TIM_PWM_Start+0x13e>
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	4a39      	ldr	r2, [pc, #228]	; (800f718 <HAL_TIM_PWM_Start+0x214>)
 800f634:	4293      	cmp	r3, r2
 800f636:	d004      	beq.n	800f642 <HAL_TIM_PWM_Start+0x13e>
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	4a37      	ldr	r2, [pc, #220]	; (800f71c <HAL_TIM_PWM_Start+0x218>)
 800f63e:	4293      	cmp	r3, r2
 800f640:	d101      	bne.n	800f646 <HAL_TIM_PWM_Start+0x142>
 800f642:	2301      	movs	r3, #1
 800f644:	e000      	b.n	800f648 <HAL_TIM_PWM_Start+0x144>
 800f646:	2300      	movs	r3, #0
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d007      	beq.n	800f65c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f65a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	4a2a      	ldr	r2, [pc, #168]	; (800f70c <HAL_TIM_PWM_Start+0x208>)
 800f662:	4293      	cmp	r3, r2
 800f664:	d02c      	beq.n	800f6c0 <HAL_TIM_PWM_Start+0x1bc>
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f66e:	d027      	beq.n	800f6c0 <HAL_TIM_PWM_Start+0x1bc>
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	4a2a      	ldr	r2, [pc, #168]	; (800f720 <HAL_TIM_PWM_Start+0x21c>)
 800f676:	4293      	cmp	r3, r2
 800f678:	d022      	beq.n	800f6c0 <HAL_TIM_PWM_Start+0x1bc>
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	4a29      	ldr	r2, [pc, #164]	; (800f724 <HAL_TIM_PWM_Start+0x220>)
 800f680:	4293      	cmp	r3, r2
 800f682:	d01d      	beq.n	800f6c0 <HAL_TIM_PWM_Start+0x1bc>
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	4a27      	ldr	r2, [pc, #156]	; (800f728 <HAL_TIM_PWM_Start+0x224>)
 800f68a:	4293      	cmp	r3, r2
 800f68c:	d018      	beq.n	800f6c0 <HAL_TIM_PWM_Start+0x1bc>
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	681b      	ldr	r3, [r3, #0]
 800f692:	4a1f      	ldr	r2, [pc, #124]	; (800f710 <HAL_TIM_PWM_Start+0x20c>)
 800f694:	4293      	cmp	r3, r2
 800f696:	d013      	beq.n	800f6c0 <HAL_TIM_PWM_Start+0x1bc>
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	4a23      	ldr	r2, [pc, #140]	; (800f72c <HAL_TIM_PWM_Start+0x228>)
 800f69e:	4293      	cmp	r3, r2
 800f6a0:	d00e      	beq.n	800f6c0 <HAL_TIM_PWM_Start+0x1bc>
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	4a1b      	ldr	r2, [pc, #108]	; (800f714 <HAL_TIM_PWM_Start+0x210>)
 800f6a8:	4293      	cmp	r3, r2
 800f6aa:	d009      	beq.n	800f6c0 <HAL_TIM_PWM_Start+0x1bc>
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	4a1f      	ldr	r2, [pc, #124]	; (800f730 <HAL_TIM_PWM_Start+0x22c>)
 800f6b2:	4293      	cmp	r3, r2
 800f6b4:	d004      	beq.n	800f6c0 <HAL_TIM_PWM_Start+0x1bc>
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	4a1e      	ldr	r2, [pc, #120]	; (800f734 <HAL_TIM_PWM_Start+0x230>)
 800f6bc:	4293      	cmp	r3, r2
 800f6be:	d115      	bne.n	800f6ec <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	689a      	ldr	r2, [r3, #8]
 800f6c6:	4b1c      	ldr	r3, [pc, #112]	; (800f738 <HAL_TIM_PWM_Start+0x234>)
 800f6c8:	4013      	ands	r3, r2
 800f6ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	2b06      	cmp	r3, #6
 800f6d0:	d015      	beq.n	800f6fe <HAL_TIM_PWM_Start+0x1fa>
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f6d8:	d011      	beq.n	800f6fe <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	681a      	ldr	r2, [r3, #0]
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	f042 0201 	orr.w	r2, r2, #1
 800f6e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6ea:	e008      	b.n	800f6fe <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	681a      	ldr	r2, [r3, #0]
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	f042 0201 	orr.w	r2, r2, #1
 800f6fa:	601a      	str	r2, [r3, #0]
 800f6fc:	e000      	b.n	800f700 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f700:	2300      	movs	r3, #0
}
 800f702:	4618      	mov	r0, r3
 800f704:	3710      	adds	r7, #16
 800f706:	46bd      	mov	sp, r7
 800f708:	bd80      	pop	{r7, pc}
 800f70a:	bf00      	nop
 800f70c:	40010000 	.word	0x40010000
 800f710:	40010400 	.word	0x40010400
 800f714:	40014000 	.word	0x40014000
 800f718:	40014400 	.word	0x40014400
 800f71c:	40014800 	.word	0x40014800
 800f720:	40000400 	.word	0x40000400
 800f724:	40000800 	.word	0x40000800
 800f728:	40000c00 	.word	0x40000c00
 800f72c:	40001800 	.word	0x40001800
 800f730:	4000e000 	.word	0x4000e000
 800f734:	4000e400 	.word	0x4000e400
 800f738:	00010007 	.word	0x00010007

0800f73c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800f73c:	b580      	push	{r7, lr}
 800f73e:	b086      	sub	sp, #24
 800f740:	af00      	add	r7, sp, #0
 800f742:	60f8      	str	r0, [r7, #12]
 800f744:	60b9      	str	r1, [r7, #8]
 800f746:	607a      	str	r2, [r7, #4]
 800f748:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800f74a:	2300      	movs	r3, #0
 800f74c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800f74e:	68bb      	ldr	r3, [r7, #8]
 800f750:	2b00      	cmp	r3, #0
 800f752:	d109      	bne.n	800f768 <HAL_TIM_PWM_Start_DMA+0x2c>
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f75a:	b2db      	uxtb	r3, r3
 800f75c:	2b02      	cmp	r3, #2
 800f75e:	bf0c      	ite	eq
 800f760:	2301      	moveq	r3, #1
 800f762:	2300      	movne	r3, #0
 800f764:	b2db      	uxtb	r3, r3
 800f766:	e03c      	b.n	800f7e2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800f768:	68bb      	ldr	r3, [r7, #8]
 800f76a:	2b04      	cmp	r3, #4
 800f76c:	d109      	bne.n	800f782 <HAL_TIM_PWM_Start_DMA+0x46>
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f774:	b2db      	uxtb	r3, r3
 800f776:	2b02      	cmp	r3, #2
 800f778:	bf0c      	ite	eq
 800f77a:	2301      	moveq	r3, #1
 800f77c:	2300      	movne	r3, #0
 800f77e:	b2db      	uxtb	r3, r3
 800f780:	e02f      	b.n	800f7e2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800f782:	68bb      	ldr	r3, [r7, #8]
 800f784:	2b08      	cmp	r3, #8
 800f786:	d109      	bne.n	800f79c <HAL_TIM_PWM_Start_DMA+0x60>
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f78e:	b2db      	uxtb	r3, r3
 800f790:	2b02      	cmp	r3, #2
 800f792:	bf0c      	ite	eq
 800f794:	2301      	moveq	r3, #1
 800f796:	2300      	movne	r3, #0
 800f798:	b2db      	uxtb	r3, r3
 800f79a:	e022      	b.n	800f7e2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800f79c:	68bb      	ldr	r3, [r7, #8]
 800f79e:	2b0c      	cmp	r3, #12
 800f7a0:	d109      	bne.n	800f7b6 <HAL_TIM_PWM_Start_DMA+0x7a>
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f7a8:	b2db      	uxtb	r3, r3
 800f7aa:	2b02      	cmp	r3, #2
 800f7ac:	bf0c      	ite	eq
 800f7ae:	2301      	moveq	r3, #1
 800f7b0:	2300      	movne	r3, #0
 800f7b2:	b2db      	uxtb	r3, r3
 800f7b4:	e015      	b.n	800f7e2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800f7b6:	68bb      	ldr	r3, [r7, #8]
 800f7b8:	2b10      	cmp	r3, #16
 800f7ba:	d109      	bne.n	800f7d0 <HAL_TIM_PWM_Start_DMA+0x94>
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f7c2:	b2db      	uxtb	r3, r3
 800f7c4:	2b02      	cmp	r3, #2
 800f7c6:	bf0c      	ite	eq
 800f7c8:	2301      	moveq	r3, #1
 800f7ca:	2300      	movne	r3, #0
 800f7cc:	b2db      	uxtb	r3, r3
 800f7ce:	e008      	b.n	800f7e2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f7d6:	b2db      	uxtb	r3, r3
 800f7d8:	2b02      	cmp	r3, #2
 800f7da:	bf0c      	ite	eq
 800f7dc:	2301      	moveq	r3, #1
 800f7de:	2300      	movne	r3, #0
 800f7e0:	b2db      	uxtb	r3, r3
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d001      	beq.n	800f7ea <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800f7e6:	2302      	movs	r3, #2
 800f7e8:	e1ba      	b.n	800fb60 <HAL_TIM_PWM_Start_DMA+0x424>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800f7ea:	68bb      	ldr	r3, [r7, #8]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d109      	bne.n	800f804 <HAL_TIM_PWM_Start_DMA+0xc8>
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f7f6:	b2db      	uxtb	r3, r3
 800f7f8:	2b01      	cmp	r3, #1
 800f7fa:	bf0c      	ite	eq
 800f7fc:	2301      	moveq	r3, #1
 800f7fe:	2300      	movne	r3, #0
 800f800:	b2db      	uxtb	r3, r3
 800f802:	e03c      	b.n	800f87e <HAL_TIM_PWM_Start_DMA+0x142>
 800f804:	68bb      	ldr	r3, [r7, #8]
 800f806:	2b04      	cmp	r3, #4
 800f808:	d109      	bne.n	800f81e <HAL_TIM_PWM_Start_DMA+0xe2>
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f810:	b2db      	uxtb	r3, r3
 800f812:	2b01      	cmp	r3, #1
 800f814:	bf0c      	ite	eq
 800f816:	2301      	moveq	r3, #1
 800f818:	2300      	movne	r3, #0
 800f81a:	b2db      	uxtb	r3, r3
 800f81c:	e02f      	b.n	800f87e <HAL_TIM_PWM_Start_DMA+0x142>
 800f81e:	68bb      	ldr	r3, [r7, #8]
 800f820:	2b08      	cmp	r3, #8
 800f822:	d109      	bne.n	800f838 <HAL_TIM_PWM_Start_DMA+0xfc>
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f82a:	b2db      	uxtb	r3, r3
 800f82c:	2b01      	cmp	r3, #1
 800f82e:	bf0c      	ite	eq
 800f830:	2301      	moveq	r3, #1
 800f832:	2300      	movne	r3, #0
 800f834:	b2db      	uxtb	r3, r3
 800f836:	e022      	b.n	800f87e <HAL_TIM_PWM_Start_DMA+0x142>
 800f838:	68bb      	ldr	r3, [r7, #8]
 800f83a:	2b0c      	cmp	r3, #12
 800f83c:	d109      	bne.n	800f852 <HAL_TIM_PWM_Start_DMA+0x116>
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f844:	b2db      	uxtb	r3, r3
 800f846:	2b01      	cmp	r3, #1
 800f848:	bf0c      	ite	eq
 800f84a:	2301      	moveq	r3, #1
 800f84c:	2300      	movne	r3, #0
 800f84e:	b2db      	uxtb	r3, r3
 800f850:	e015      	b.n	800f87e <HAL_TIM_PWM_Start_DMA+0x142>
 800f852:	68bb      	ldr	r3, [r7, #8]
 800f854:	2b10      	cmp	r3, #16
 800f856:	d109      	bne.n	800f86c <HAL_TIM_PWM_Start_DMA+0x130>
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f85e:	b2db      	uxtb	r3, r3
 800f860:	2b01      	cmp	r3, #1
 800f862:	bf0c      	ite	eq
 800f864:	2301      	moveq	r3, #1
 800f866:	2300      	movne	r3, #0
 800f868:	b2db      	uxtb	r3, r3
 800f86a:	e008      	b.n	800f87e <HAL_TIM_PWM_Start_DMA+0x142>
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f872:	b2db      	uxtb	r3, r3
 800f874:	2b01      	cmp	r3, #1
 800f876:	bf0c      	ite	eq
 800f878:	2301      	moveq	r3, #1
 800f87a:	2300      	movne	r3, #0
 800f87c:	b2db      	uxtb	r3, r3
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d034      	beq.n	800f8ec <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d002      	beq.n	800f88e <HAL_TIM_PWM_Start_DMA+0x152>
 800f888:	887b      	ldrh	r3, [r7, #2]
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d101      	bne.n	800f892 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800f88e:	2301      	movs	r3, #1
 800f890:	e166      	b.n	800fb60 <HAL_TIM_PWM_Start_DMA+0x424>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f892:	68bb      	ldr	r3, [r7, #8]
 800f894:	2b00      	cmp	r3, #0
 800f896:	d104      	bne.n	800f8a2 <HAL_TIM_PWM_Start_DMA+0x166>
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	2202      	movs	r2, #2
 800f89c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f8a0:	e026      	b.n	800f8f0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f8a2:	68bb      	ldr	r3, [r7, #8]
 800f8a4:	2b04      	cmp	r3, #4
 800f8a6:	d104      	bne.n	800f8b2 <HAL_TIM_PWM_Start_DMA+0x176>
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	2202      	movs	r2, #2
 800f8ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f8b0:	e01e      	b.n	800f8f0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f8b2:	68bb      	ldr	r3, [r7, #8]
 800f8b4:	2b08      	cmp	r3, #8
 800f8b6:	d104      	bne.n	800f8c2 <HAL_TIM_PWM_Start_DMA+0x186>
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	2202      	movs	r2, #2
 800f8bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f8c0:	e016      	b.n	800f8f0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f8c2:	68bb      	ldr	r3, [r7, #8]
 800f8c4:	2b0c      	cmp	r3, #12
 800f8c6:	d104      	bne.n	800f8d2 <HAL_TIM_PWM_Start_DMA+0x196>
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	2202      	movs	r2, #2
 800f8cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f8d0:	e00e      	b.n	800f8f0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f8d2:	68bb      	ldr	r3, [r7, #8]
 800f8d4:	2b10      	cmp	r3, #16
 800f8d6:	d104      	bne.n	800f8e2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	2202      	movs	r2, #2
 800f8dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f8e0:	e006      	b.n	800f8f0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	2202      	movs	r2, #2
 800f8e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f8ea:	e001      	b.n	800f8f0 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800f8ec:	2301      	movs	r3, #1
 800f8ee:	e137      	b.n	800fb60 <HAL_TIM_PWM_Start_DMA+0x424>
  }

  switch (Channel)
 800f8f0:	68bb      	ldr	r3, [r7, #8]
 800f8f2:	2b0c      	cmp	r3, #12
 800f8f4:	f200 80ae 	bhi.w	800fa54 <HAL_TIM_PWM_Start_DMA+0x318>
 800f8f8:	a201      	add	r2, pc, #4	; (adr r2, 800f900 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800f8fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8fe:	bf00      	nop
 800f900:	0800f935 	.word	0x0800f935
 800f904:	0800fa55 	.word	0x0800fa55
 800f908:	0800fa55 	.word	0x0800fa55
 800f90c:	0800fa55 	.word	0x0800fa55
 800f910:	0800f97d 	.word	0x0800f97d
 800f914:	0800fa55 	.word	0x0800fa55
 800f918:	0800fa55 	.word	0x0800fa55
 800f91c:	0800fa55 	.word	0x0800fa55
 800f920:	0800f9c5 	.word	0x0800f9c5
 800f924:	0800fa55 	.word	0x0800fa55
 800f928:	0800fa55 	.word	0x0800fa55
 800f92c:	0800fa55 	.word	0x0800fa55
 800f930:	0800fa0d 	.word	0x0800fa0d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f938:	4a8b      	ldr	r2, [pc, #556]	; (800fb68 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800f93a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f940:	4a8a      	ldr	r2, [pc, #552]	; (800fb6c <HAL_TIM_PWM_Start_DMA+0x430>)
 800f942:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f948:	4a89      	ldr	r2, [pc, #548]	; (800fb70 <HAL_TIM_PWM_Start_DMA+0x434>)
 800f94a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800f950:	6879      	ldr	r1, [r7, #4]
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	3334      	adds	r3, #52	; 0x34
 800f958:	461a      	mov	r2, r3
 800f95a:	887b      	ldrh	r3, [r7, #2]
 800f95c:	f7f6 f872 	bl	8005a44 <HAL_DMA_Start_IT>
 800f960:	4603      	mov	r3, r0
 800f962:	2b00      	cmp	r3, #0
 800f964:	d001      	beq.n	800f96a <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800f966:	2301      	movs	r3, #1
 800f968:	e0fa      	b.n	800fb60 <HAL_TIM_PWM_Start_DMA+0x424>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	68da      	ldr	r2, [r3, #12]
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f978:	60da      	str	r2, [r3, #12]
      break;
 800f97a:	e06e      	b.n	800fa5a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f980:	4a79      	ldr	r2, [pc, #484]	; (800fb68 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800f982:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f988:	4a78      	ldr	r2, [pc, #480]	; (800fb6c <HAL_TIM_PWM_Start_DMA+0x430>)
 800f98a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f990:	4a77      	ldr	r2, [pc, #476]	; (800fb70 <HAL_TIM_PWM_Start_DMA+0x434>)
 800f992:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800f998:	6879      	ldr	r1, [r7, #4]
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	3338      	adds	r3, #56	; 0x38
 800f9a0:	461a      	mov	r2, r3
 800f9a2:	887b      	ldrh	r3, [r7, #2]
 800f9a4:	f7f6 f84e 	bl	8005a44 <HAL_DMA_Start_IT>
 800f9a8:	4603      	mov	r3, r0
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d001      	beq.n	800f9b2 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800f9ae:	2301      	movs	r3, #1
 800f9b0:	e0d6      	b.n	800fb60 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	68da      	ldr	r2, [r3, #12]
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f9c0:	60da      	str	r2, [r3, #12]
      break;
 800f9c2:	e04a      	b.n	800fa5a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9c8:	4a67      	ldr	r2, [pc, #412]	; (800fb68 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800f9ca:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9d0:	4a66      	ldr	r2, [pc, #408]	; (800fb6c <HAL_TIM_PWM_Start_DMA+0x430>)
 800f9d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9d8:	4a65      	ldr	r2, [pc, #404]	; (800fb70 <HAL_TIM_PWM_Start_DMA+0x434>)
 800f9da:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800f9e0:	6879      	ldr	r1, [r7, #4]
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	333c      	adds	r3, #60	; 0x3c
 800f9e8:	461a      	mov	r2, r3
 800f9ea:	887b      	ldrh	r3, [r7, #2]
 800f9ec:	f7f6 f82a 	bl	8005a44 <HAL_DMA_Start_IT>
 800f9f0:	4603      	mov	r3, r0
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d001      	beq.n	800f9fa <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800f9f6:	2301      	movs	r3, #1
 800f9f8:	e0b2      	b.n	800fb60 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	68da      	ldr	r2, [r3, #12]
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fa08:	60da      	str	r2, [r3, #12]
      break;
 800fa0a:	e026      	b.n	800fa5a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fa10:	4a55      	ldr	r2, [pc, #340]	; (800fb68 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800fa12:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fa18:	4a54      	ldr	r2, [pc, #336]	; (800fb6c <HAL_TIM_PWM_Start_DMA+0x430>)
 800fa1a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fa20:	4a53      	ldr	r2, [pc, #332]	; (800fb70 <HAL_TIM_PWM_Start_DMA+0x434>)
 800fa22:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800fa28:	6879      	ldr	r1, [r7, #4]
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	3340      	adds	r3, #64	; 0x40
 800fa30:	461a      	mov	r2, r3
 800fa32:	887b      	ldrh	r3, [r7, #2]
 800fa34:	f7f6 f806 	bl	8005a44 <HAL_DMA_Start_IT>
 800fa38:	4603      	mov	r3, r0
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d001      	beq.n	800fa42 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800fa3e:	2301      	movs	r3, #1
 800fa40:	e08e      	b.n	800fb60 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	68da      	ldr	r2, [r3, #12]
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800fa50:	60da      	str	r2, [r3, #12]
      break;
 800fa52:	e002      	b.n	800fa5a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800fa54:	2301      	movs	r3, #1
 800fa56:	75fb      	strb	r3, [r7, #23]
      break;
 800fa58:	bf00      	nop
  }

  if (status == HAL_OK)
 800fa5a:	7dfb      	ldrb	r3, [r7, #23]
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d17e      	bne.n	800fb5e <HAL_TIM_PWM_Start_DMA+0x422>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	2201      	movs	r2, #1
 800fa66:	68b9      	ldr	r1, [r7, #8]
 800fa68:	4618      	mov	r0, r3
 800fa6a:	f000 ff63 	bl	8010934 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	4a40      	ldr	r2, [pc, #256]	; (800fb74 <HAL_TIM_PWM_Start_DMA+0x438>)
 800fa74:	4293      	cmp	r3, r2
 800fa76:	d013      	beq.n	800faa0 <HAL_TIM_PWM_Start_DMA+0x364>
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	4a3e      	ldr	r2, [pc, #248]	; (800fb78 <HAL_TIM_PWM_Start_DMA+0x43c>)
 800fa7e:	4293      	cmp	r3, r2
 800fa80:	d00e      	beq.n	800faa0 <HAL_TIM_PWM_Start_DMA+0x364>
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	4a3d      	ldr	r2, [pc, #244]	; (800fb7c <HAL_TIM_PWM_Start_DMA+0x440>)
 800fa88:	4293      	cmp	r3, r2
 800fa8a:	d009      	beq.n	800faa0 <HAL_TIM_PWM_Start_DMA+0x364>
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	4a3b      	ldr	r2, [pc, #236]	; (800fb80 <HAL_TIM_PWM_Start_DMA+0x444>)
 800fa92:	4293      	cmp	r3, r2
 800fa94:	d004      	beq.n	800faa0 <HAL_TIM_PWM_Start_DMA+0x364>
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	4a3a      	ldr	r2, [pc, #232]	; (800fb84 <HAL_TIM_PWM_Start_DMA+0x448>)
 800fa9c:	4293      	cmp	r3, r2
 800fa9e:	d101      	bne.n	800faa4 <HAL_TIM_PWM_Start_DMA+0x368>
 800faa0:	2301      	movs	r3, #1
 800faa2:	e000      	b.n	800faa6 <HAL_TIM_PWM_Start_DMA+0x36a>
 800faa4:	2300      	movs	r3, #0
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d007      	beq.n	800faba <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fab8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	4a2d      	ldr	r2, [pc, #180]	; (800fb74 <HAL_TIM_PWM_Start_DMA+0x438>)
 800fac0:	4293      	cmp	r3, r2
 800fac2:	d02c      	beq.n	800fb1e <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800facc:	d027      	beq.n	800fb1e <HAL_TIM_PWM_Start_DMA+0x3e2>
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	4a2d      	ldr	r2, [pc, #180]	; (800fb88 <HAL_TIM_PWM_Start_DMA+0x44c>)
 800fad4:	4293      	cmp	r3, r2
 800fad6:	d022      	beq.n	800fb1e <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	4a2b      	ldr	r2, [pc, #172]	; (800fb8c <HAL_TIM_PWM_Start_DMA+0x450>)
 800fade:	4293      	cmp	r3, r2
 800fae0:	d01d      	beq.n	800fb1e <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	4a2a      	ldr	r2, [pc, #168]	; (800fb90 <HAL_TIM_PWM_Start_DMA+0x454>)
 800fae8:	4293      	cmp	r3, r2
 800faea:	d018      	beq.n	800fb1e <HAL_TIM_PWM_Start_DMA+0x3e2>
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	4a21      	ldr	r2, [pc, #132]	; (800fb78 <HAL_TIM_PWM_Start_DMA+0x43c>)
 800faf2:	4293      	cmp	r3, r2
 800faf4:	d013      	beq.n	800fb1e <HAL_TIM_PWM_Start_DMA+0x3e2>
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	4a26      	ldr	r2, [pc, #152]	; (800fb94 <HAL_TIM_PWM_Start_DMA+0x458>)
 800fafc:	4293      	cmp	r3, r2
 800fafe:	d00e      	beq.n	800fb1e <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	4a1d      	ldr	r2, [pc, #116]	; (800fb7c <HAL_TIM_PWM_Start_DMA+0x440>)
 800fb06:	4293      	cmp	r3, r2
 800fb08:	d009      	beq.n	800fb1e <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	4a22      	ldr	r2, [pc, #136]	; (800fb98 <HAL_TIM_PWM_Start_DMA+0x45c>)
 800fb10:	4293      	cmp	r3, r2
 800fb12:	d004      	beq.n	800fb1e <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	4a20      	ldr	r2, [pc, #128]	; (800fb9c <HAL_TIM_PWM_Start_DMA+0x460>)
 800fb1a:	4293      	cmp	r3, r2
 800fb1c:	d115      	bne.n	800fb4a <HAL_TIM_PWM_Start_DMA+0x40e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	689a      	ldr	r2, [r3, #8]
 800fb24:	4b1e      	ldr	r3, [pc, #120]	; (800fba0 <HAL_TIM_PWM_Start_DMA+0x464>)
 800fb26:	4013      	ands	r3, r2
 800fb28:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fb2a:	693b      	ldr	r3, [r7, #16]
 800fb2c:	2b06      	cmp	r3, #6
 800fb2e:	d015      	beq.n	800fb5c <HAL_TIM_PWM_Start_DMA+0x420>
 800fb30:	693b      	ldr	r3, [r7, #16]
 800fb32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fb36:	d011      	beq.n	800fb5c <HAL_TIM_PWM_Start_DMA+0x420>
      {
        __HAL_TIM_ENABLE(htim);
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	681a      	ldr	r2, [r3, #0]
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	f042 0201 	orr.w	r2, r2, #1
 800fb46:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fb48:	e008      	b.n	800fb5c <HAL_TIM_PWM_Start_DMA+0x420>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	681a      	ldr	r2, [r3, #0]
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	f042 0201 	orr.w	r2, r2, #1
 800fb58:	601a      	str	r2, [r3, #0]
 800fb5a:	e000      	b.n	800fb5e <HAL_TIM_PWM_Start_DMA+0x422>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fb5c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800fb5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800fb60:	4618      	mov	r0, r3
 800fb62:	3718      	adds	r7, #24
 800fb64:	46bd      	mov	sp, r7
 800fb66:	bd80      	pop	{r7, pc}
 800fb68:	0801012b 	.word	0x0801012b
 800fb6c:	080101d3 	.word	0x080101d3
 800fb70:	08010099 	.word	0x08010099
 800fb74:	40010000 	.word	0x40010000
 800fb78:	40010400 	.word	0x40010400
 800fb7c:	40014000 	.word	0x40014000
 800fb80:	40014400 	.word	0x40014400
 800fb84:	40014800 	.word	0x40014800
 800fb88:	40000400 	.word	0x40000400
 800fb8c:	40000800 	.word	0x40000800
 800fb90:	40000c00 	.word	0x40000c00
 800fb94:	40001800 	.word	0x40001800
 800fb98:	4000e000 	.word	0x4000e000
 800fb9c:	4000e400 	.word	0x4000e400
 800fba0:	00010007 	.word	0x00010007

0800fba4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800fba4:	b580      	push	{r7, lr}
 800fba6:	b082      	sub	sp, #8
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	691b      	ldr	r3, [r3, #16]
 800fbb2:	f003 0302 	and.w	r3, r3, #2
 800fbb6:	2b02      	cmp	r3, #2
 800fbb8:	d122      	bne.n	800fc00 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	68db      	ldr	r3, [r3, #12]
 800fbc0:	f003 0302 	and.w	r3, r3, #2
 800fbc4:	2b02      	cmp	r3, #2
 800fbc6:	d11b      	bne.n	800fc00 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	f06f 0202 	mvn.w	r2, #2
 800fbd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	2201      	movs	r2, #1
 800fbd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	681b      	ldr	r3, [r3, #0]
 800fbdc:	699b      	ldr	r3, [r3, #24]
 800fbde:	f003 0303 	and.w	r3, r3, #3
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d003      	beq.n	800fbee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800fbe6:	6878      	ldr	r0, [r7, #4]
 800fbe8:	f000 fa24 	bl	8010034 <HAL_TIM_IC_CaptureCallback>
 800fbec:	e005      	b.n	800fbfa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800fbee:	6878      	ldr	r0, [r7, #4]
 800fbf0:	f000 fa16 	bl	8010020 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fbf4:	6878      	ldr	r0, [r7, #4]
 800fbf6:	f000 fa27 	bl	8010048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	691b      	ldr	r3, [r3, #16]
 800fc06:	f003 0304 	and.w	r3, r3, #4
 800fc0a:	2b04      	cmp	r3, #4
 800fc0c:	d122      	bne.n	800fc54 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	68db      	ldr	r3, [r3, #12]
 800fc14:	f003 0304 	and.w	r3, r3, #4
 800fc18:	2b04      	cmp	r3, #4
 800fc1a:	d11b      	bne.n	800fc54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	f06f 0204 	mvn.w	r2, #4
 800fc24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	2202      	movs	r2, #2
 800fc2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	699b      	ldr	r3, [r3, #24]
 800fc32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d003      	beq.n	800fc42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fc3a:	6878      	ldr	r0, [r7, #4]
 800fc3c:	f000 f9fa 	bl	8010034 <HAL_TIM_IC_CaptureCallback>
 800fc40:	e005      	b.n	800fc4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fc42:	6878      	ldr	r0, [r7, #4]
 800fc44:	f000 f9ec 	bl	8010020 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fc48:	6878      	ldr	r0, [r7, #4]
 800fc4a:	f000 f9fd 	bl	8010048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	2200      	movs	r2, #0
 800fc52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	691b      	ldr	r3, [r3, #16]
 800fc5a:	f003 0308 	and.w	r3, r3, #8
 800fc5e:	2b08      	cmp	r3, #8
 800fc60:	d122      	bne.n	800fca8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	68db      	ldr	r3, [r3, #12]
 800fc68:	f003 0308 	and.w	r3, r3, #8
 800fc6c:	2b08      	cmp	r3, #8
 800fc6e:	d11b      	bne.n	800fca8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	f06f 0208 	mvn.w	r2, #8
 800fc78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	2204      	movs	r2, #4
 800fc7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	69db      	ldr	r3, [r3, #28]
 800fc86:	f003 0303 	and.w	r3, r3, #3
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d003      	beq.n	800fc96 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fc8e:	6878      	ldr	r0, [r7, #4]
 800fc90:	f000 f9d0 	bl	8010034 <HAL_TIM_IC_CaptureCallback>
 800fc94:	e005      	b.n	800fca2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fc96:	6878      	ldr	r0, [r7, #4]
 800fc98:	f000 f9c2 	bl	8010020 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fc9c:	6878      	ldr	r0, [r7, #4]
 800fc9e:	f000 f9d3 	bl	8010048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	2200      	movs	r2, #0
 800fca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	691b      	ldr	r3, [r3, #16]
 800fcae:	f003 0310 	and.w	r3, r3, #16
 800fcb2:	2b10      	cmp	r3, #16
 800fcb4:	d122      	bne.n	800fcfc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	68db      	ldr	r3, [r3, #12]
 800fcbc:	f003 0310 	and.w	r3, r3, #16
 800fcc0:	2b10      	cmp	r3, #16
 800fcc2:	d11b      	bne.n	800fcfc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	f06f 0210 	mvn.w	r2, #16
 800fccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	2208      	movs	r2, #8
 800fcd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	69db      	ldr	r3, [r3, #28]
 800fcda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d003      	beq.n	800fcea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fce2:	6878      	ldr	r0, [r7, #4]
 800fce4:	f000 f9a6 	bl	8010034 <HAL_TIM_IC_CaptureCallback>
 800fce8:	e005      	b.n	800fcf6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fcea:	6878      	ldr	r0, [r7, #4]
 800fcec:	f000 f998 	bl	8010020 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fcf0:	6878      	ldr	r0, [r7, #4]
 800fcf2:	f000 f9a9 	bl	8010048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	2200      	movs	r2, #0
 800fcfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	691b      	ldr	r3, [r3, #16]
 800fd02:	f003 0301 	and.w	r3, r3, #1
 800fd06:	2b01      	cmp	r3, #1
 800fd08:	d10e      	bne.n	800fd28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	681b      	ldr	r3, [r3, #0]
 800fd0e:	68db      	ldr	r3, [r3, #12]
 800fd10:	f003 0301 	and.w	r3, r3, #1
 800fd14:	2b01      	cmp	r3, #1
 800fd16:	d107      	bne.n	800fd28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	f06f 0201 	mvn.w	r2, #1
 800fd20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800fd22:	6878      	ldr	r0, [r7, #4]
 800fd24:	f000 f972 	bl	801000c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	691b      	ldr	r3, [r3, #16]
 800fd2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fd32:	2b80      	cmp	r3, #128	; 0x80
 800fd34:	d10e      	bne.n	800fd54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	68db      	ldr	r3, [r3, #12]
 800fd3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fd40:	2b80      	cmp	r3, #128	; 0x80
 800fd42:	d107      	bne.n	800fd54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800fd4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800fd4e:	6878      	ldr	r0, [r7, #4]
 800fd50:	f000 febc 	bl	8010acc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	691b      	ldr	r3, [r3, #16]
 800fd5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fd5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fd62:	d10e      	bne.n	800fd82 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	68db      	ldr	r3, [r3, #12]
 800fd6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fd6e:	2b80      	cmp	r3, #128	; 0x80
 800fd70:	d107      	bne.n	800fd82 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	681b      	ldr	r3, [r3, #0]
 800fd76:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800fd7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800fd7c:	6878      	ldr	r0, [r7, #4]
 800fd7e:	f000 feaf 	bl	8010ae0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	681b      	ldr	r3, [r3, #0]
 800fd86:	691b      	ldr	r3, [r3, #16]
 800fd88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fd8c:	2b40      	cmp	r3, #64	; 0x40
 800fd8e:	d10e      	bne.n	800fdae <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	68db      	ldr	r3, [r3, #12]
 800fd96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fd9a:	2b40      	cmp	r3, #64	; 0x40
 800fd9c:	d107      	bne.n	800fdae <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800fda6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800fda8:	6878      	ldr	r0, [r7, #4]
 800fdaa:	f000 f961 	bl	8010070 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	691b      	ldr	r3, [r3, #16]
 800fdb4:	f003 0320 	and.w	r3, r3, #32
 800fdb8:	2b20      	cmp	r3, #32
 800fdba:	d10e      	bne.n	800fdda <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	68db      	ldr	r3, [r3, #12]
 800fdc2:	f003 0320 	and.w	r3, r3, #32
 800fdc6:	2b20      	cmp	r3, #32
 800fdc8:	d107      	bne.n	800fdda <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	f06f 0220 	mvn.w	r2, #32
 800fdd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800fdd4:	6878      	ldr	r0, [r7, #4]
 800fdd6:	f000 fe6f 	bl	8010ab8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800fdda:	bf00      	nop
 800fddc:	3708      	adds	r7, #8
 800fdde:	46bd      	mov	sp, r7
 800fde0:	bd80      	pop	{r7, pc}
	...

0800fde4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800fde4:	b580      	push	{r7, lr}
 800fde6:	b086      	sub	sp, #24
 800fde8:	af00      	add	r7, sp, #0
 800fdea:	60f8      	str	r0, [r7, #12]
 800fdec:	60b9      	str	r1, [r7, #8]
 800fdee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fdf0:	2300      	movs	r3, #0
 800fdf2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fdf4:	68fb      	ldr	r3, [r7, #12]
 800fdf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fdfa:	2b01      	cmp	r3, #1
 800fdfc:	d101      	bne.n	800fe02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800fdfe:	2302      	movs	r3, #2
 800fe00:	e0ff      	b.n	8010002 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	2201      	movs	r2, #1
 800fe06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	2b14      	cmp	r3, #20
 800fe0e:	f200 80f0 	bhi.w	800fff2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800fe12:	a201      	add	r2, pc, #4	; (adr r2, 800fe18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800fe14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe18:	0800fe6d 	.word	0x0800fe6d
 800fe1c:	0800fff3 	.word	0x0800fff3
 800fe20:	0800fff3 	.word	0x0800fff3
 800fe24:	0800fff3 	.word	0x0800fff3
 800fe28:	0800fead 	.word	0x0800fead
 800fe2c:	0800fff3 	.word	0x0800fff3
 800fe30:	0800fff3 	.word	0x0800fff3
 800fe34:	0800fff3 	.word	0x0800fff3
 800fe38:	0800feef 	.word	0x0800feef
 800fe3c:	0800fff3 	.word	0x0800fff3
 800fe40:	0800fff3 	.word	0x0800fff3
 800fe44:	0800fff3 	.word	0x0800fff3
 800fe48:	0800ff2f 	.word	0x0800ff2f
 800fe4c:	0800fff3 	.word	0x0800fff3
 800fe50:	0800fff3 	.word	0x0800fff3
 800fe54:	0800fff3 	.word	0x0800fff3
 800fe58:	0800ff71 	.word	0x0800ff71
 800fe5c:	0800fff3 	.word	0x0800fff3
 800fe60:	0800fff3 	.word	0x0800fff3
 800fe64:	0800fff3 	.word	0x0800fff3
 800fe68:	0800ffb1 	.word	0x0800ffb1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	68b9      	ldr	r1, [r7, #8]
 800fe72:	4618      	mov	r0, r3
 800fe74:	f000 fa88 	bl	8010388 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	699a      	ldr	r2, [r3, #24]
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	f042 0208 	orr.w	r2, r2, #8
 800fe86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	699a      	ldr	r2, [r3, #24]
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	f022 0204 	bic.w	r2, r2, #4
 800fe96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	6999      	ldr	r1, [r3, #24]
 800fe9e:	68bb      	ldr	r3, [r7, #8]
 800fea0:	691a      	ldr	r2, [r3, #16]
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	430a      	orrs	r2, r1
 800fea8:	619a      	str	r2, [r3, #24]
      break;
 800feaa:	e0a5      	b.n	800fff8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	68b9      	ldr	r1, [r7, #8]
 800feb2:	4618      	mov	r0, r3
 800feb4:	f000 faf8 	bl	80104a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	699a      	ldr	r2, [r3, #24]
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fec6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	699a      	ldr	r2, [r3, #24]
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fed6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	6999      	ldr	r1, [r3, #24]
 800fede:	68bb      	ldr	r3, [r7, #8]
 800fee0:	691b      	ldr	r3, [r3, #16]
 800fee2:	021a      	lsls	r2, r3, #8
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	430a      	orrs	r2, r1
 800feea:	619a      	str	r2, [r3, #24]
      break;
 800feec:	e084      	b.n	800fff8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800feee:	68fb      	ldr	r3, [r7, #12]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	68b9      	ldr	r1, [r7, #8]
 800fef4:	4618      	mov	r0, r3
 800fef6:	f000 fb61 	bl	80105bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	69da      	ldr	r2, [r3, #28]
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	f042 0208 	orr.w	r2, r2, #8
 800ff08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ff0a:	68fb      	ldr	r3, [r7, #12]
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	69da      	ldr	r2, [r3, #28]
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	681b      	ldr	r3, [r3, #0]
 800ff14:	f022 0204 	bic.w	r2, r2, #4
 800ff18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	69d9      	ldr	r1, [r3, #28]
 800ff20:	68bb      	ldr	r3, [r7, #8]
 800ff22:	691a      	ldr	r2, [r3, #16]
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	430a      	orrs	r2, r1
 800ff2a:	61da      	str	r2, [r3, #28]
      break;
 800ff2c:	e064      	b.n	800fff8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	68b9      	ldr	r1, [r7, #8]
 800ff34:	4618      	mov	r0, r3
 800ff36:	f000 fbc9 	bl	80106cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	69da      	ldr	r2, [r3, #28]
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ff48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	69da      	ldr	r2, [r3, #28]
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ff58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	69d9      	ldr	r1, [r3, #28]
 800ff60:	68bb      	ldr	r3, [r7, #8]
 800ff62:	691b      	ldr	r3, [r3, #16]
 800ff64:	021a      	lsls	r2, r3, #8
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	430a      	orrs	r2, r1
 800ff6c:	61da      	str	r2, [r3, #28]
      break;
 800ff6e:	e043      	b.n	800fff8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	68b9      	ldr	r1, [r7, #8]
 800ff76:	4618      	mov	r0, r3
 800ff78:	f000 fc12 	bl	80107a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	f042 0208 	orr.w	r2, r2, #8
 800ff8a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	f022 0204 	bic.w	r2, r2, #4
 800ff9a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ffa2:	68bb      	ldr	r3, [r7, #8]
 800ffa4:	691a      	ldr	r2, [r3, #16]
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	430a      	orrs	r2, r1
 800ffac:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ffae:	e023      	b.n	800fff8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	68b9      	ldr	r1, [r7, #8]
 800ffb6:	4618      	mov	r0, r3
 800ffb8:	f000 fc56 	bl	8010868 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ffca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	681b      	ldr	r3, [r3, #0]
 800ffd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ffda:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ffe2:	68bb      	ldr	r3, [r7, #8]
 800ffe4:	691b      	ldr	r3, [r3, #16]
 800ffe6:	021a      	lsls	r2, r3, #8
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	430a      	orrs	r2, r1
 800ffee:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800fff0:	e002      	b.n	800fff8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800fff2:	2301      	movs	r3, #1
 800fff4:	75fb      	strb	r3, [r7, #23]
      break;
 800fff6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	2200      	movs	r2, #0
 800fffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8010000:	7dfb      	ldrb	r3, [r7, #23]
}
 8010002:	4618      	mov	r0, r3
 8010004:	3718      	adds	r7, #24
 8010006:	46bd      	mov	sp, r7
 8010008:	bd80      	pop	{r7, pc}
 801000a:	bf00      	nop

0801000c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 801000c:	b480      	push	{r7}
 801000e:	b083      	sub	sp, #12
 8010010:	af00      	add	r7, sp, #0
 8010012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8010014:	bf00      	nop
 8010016:	370c      	adds	r7, #12
 8010018:	46bd      	mov	sp, r7
 801001a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801001e:	4770      	bx	lr

08010020 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010020:	b480      	push	{r7}
 8010022:	b083      	sub	sp, #12
 8010024:	af00      	add	r7, sp, #0
 8010026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010028:	bf00      	nop
 801002a:	370c      	adds	r7, #12
 801002c:	46bd      	mov	sp, r7
 801002e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010032:	4770      	bx	lr

08010034 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010034:	b480      	push	{r7}
 8010036:	b083      	sub	sp, #12
 8010038:	af00      	add	r7, sp, #0
 801003a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801003c:	bf00      	nop
 801003e:	370c      	adds	r7, #12
 8010040:	46bd      	mov	sp, r7
 8010042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010046:	4770      	bx	lr

08010048 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010048:	b480      	push	{r7}
 801004a:	b083      	sub	sp, #12
 801004c:	af00      	add	r7, sp, #0
 801004e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010050:	bf00      	nop
 8010052:	370c      	adds	r7, #12
 8010054:	46bd      	mov	sp, r7
 8010056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801005a:	4770      	bx	lr

0801005c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 801005c:	b480      	push	{r7}
 801005e:	b083      	sub	sp, #12
 8010060:	af00      	add	r7, sp, #0
 8010062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8010064:	bf00      	nop
 8010066:	370c      	adds	r7, #12
 8010068:	46bd      	mov	sp, r7
 801006a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801006e:	4770      	bx	lr

08010070 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010070:	b480      	push	{r7}
 8010072:	b083      	sub	sp, #12
 8010074:	af00      	add	r7, sp, #0
 8010076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010078:	bf00      	nop
 801007a:	370c      	adds	r7, #12
 801007c:	46bd      	mov	sp, r7
 801007e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010082:	4770      	bx	lr

08010084 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8010084:	b480      	push	{r7}
 8010086:	b083      	sub	sp, #12
 8010088:	af00      	add	r7, sp, #0
 801008a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 801008c:	bf00      	nop
 801008e:	370c      	adds	r7, #12
 8010090:	46bd      	mov	sp, r7
 8010092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010096:	4770      	bx	lr

08010098 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8010098:	b580      	push	{r7, lr}
 801009a:	b084      	sub	sp, #16
 801009c:	af00      	add	r7, sp, #0
 801009e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80100a4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100aa:	687a      	ldr	r2, [r7, #4]
 80100ac:	429a      	cmp	r2, r3
 80100ae:	d107      	bne.n	80100c0 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	2201      	movs	r2, #1
 80100b4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	2201      	movs	r2, #1
 80100ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80100be:	e02a      	b.n	8010116 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80100c4:	687a      	ldr	r2, [r7, #4]
 80100c6:	429a      	cmp	r2, r3
 80100c8:	d107      	bne.n	80100da <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	2202      	movs	r2, #2
 80100ce:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	2201      	movs	r2, #1
 80100d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80100d8:	e01d      	b.n	8010116 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80100da:	68fb      	ldr	r3, [r7, #12]
 80100dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80100de:	687a      	ldr	r2, [r7, #4]
 80100e0:	429a      	cmp	r2, r3
 80100e2:	d107      	bne.n	80100f4 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	2204      	movs	r2, #4
 80100e8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	2201      	movs	r2, #1
 80100ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80100f2:	e010      	b.n	8010116 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80100f8:	687a      	ldr	r2, [r7, #4]
 80100fa:	429a      	cmp	r2, r3
 80100fc:	d107      	bne.n	801010e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80100fe:	68fb      	ldr	r3, [r7, #12]
 8010100:	2208      	movs	r2, #8
 8010102:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	2201      	movs	r2, #1
 8010108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 801010c:	e003      	b.n	8010116 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	2201      	movs	r2, #1
 8010112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8010116:	68f8      	ldr	r0, [r7, #12]
 8010118:	f7ff ffb4 	bl	8010084 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	2200      	movs	r2, #0
 8010120:	771a      	strb	r2, [r3, #28]
}
 8010122:	bf00      	nop
 8010124:	3710      	adds	r7, #16
 8010126:	46bd      	mov	sp, r7
 8010128:	bd80      	pop	{r7, pc}

0801012a <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 801012a:	b580      	push	{r7, lr}
 801012c:	b084      	sub	sp, #16
 801012e:	af00      	add	r7, sp, #0
 8010130:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010136:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801013c:	687a      	ldr	r2, [r7, #4]
 801013e:	429a      	cmp	r2, r3
 8010140:	d10b      	bne.n	801015a <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	2201      	movs	r2, #1
 8010146:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	69db      	ldr	r3, [r3, #28]
 801014c:	2b00      	cmp	r3, #0
 801014e:	d136      	bne.n	80101be <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	2201      	movs	r2, #1
 8010154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010158:	e031      	b.n	80101be <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801015e:	687a      	ldr	r2, [r7, #4]
 8010160:	429a      	cmp	r2, r3
 8010162:	d10b      	bne.n	801017c <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	2202      	movs	r2, #2
 8010168:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	69db      	ldr	r3, [r3, #28]
 801016e:	2b00      	cmp	r3, #0
 8010170:	d125      	bne.n	80101be <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	2201      	movs	r2, #1
 8010176:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801017a:	e020      	b.n	80101be <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010180:	687a      	ldr	r2, [r7, #4]
 8010182:	429a      	cmp	r2, r3
 8010184:	d10b      	bne.n	801019e <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	2204      	movs	r2, #4
 801018a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	69db      	ldr	r3, [r3, #28]
 8010190:	2b00      	cmp	r3, #0
 8010192:	d114      	bne.n	80101be <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	2201      	movs	r2, #1
 8010198:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801019c:	e00f      	b.n	80101be <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80101a2:	687a      	ldr	r2, [r7, #4]
 80101a4:	429a      	cmp	r2, r3
 80101a6:	d10a      	bne.n	80101be <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	2208      	movs	r2, #8
 80101ac:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	69db      	ldr	r3, [r3, #28]
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d103      	bne.n	80101be <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	2201      	movs	r2, #1
 80101ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80101be:	68f8      	ldr	r0, [r7, #12]
 80101c0:	f7ff ff42 	bl	8010048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	2200      	movs	r2, #0
 80101c8:	771a      	strb	r2, [r3, #28]
}
 80101ca:	bf00      	nop
 80101cc:	3710      	adds	r7, #16
 80101ce:	46bd      	mov	sp, r7
 80101d0:	bd80      	pop	{r7, pc}

080101d2 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80101d2:	b580      	push	{r7, lr}
 80101d4:	b084      	sub	sp, #16
 80101d6:	af00      	add	r7, sp, #0
 80101d8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80101de:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80101e4:	687a      	ldr	r2, [r7, #4]
 80101e6:	429a      	cmp	r2, r3
 80101e8:	d103      	bne.n	80101f2 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	2201      	movs	r2, #1
 80101ee:	771a      	strb	r2, [r3, #28]
 80101f0:	e019      	b.n	8010226 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80101f6:	687a      	ldr	r2, [r7, #4]
 80101f8:	429a      	cmp	r2, r3
 80101fa:	d103      	bne.n	8010204 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	2202      	movs	r2, #2
 8010200:	771a      	strb	r2, [r3, #28]
 8010202:	e010      	b.n	8010226 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010208:	687a      	ldr	r2, [r7, #4]
 801020a:	429a      	cmp	r2, r3
 801020c:	d103      	bne.n	8010216 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	2204      	movs	r2, #4
 8010212:	771a      	strb	r2, [r3, #28]
 8010214:	e007      	b.n	8010226 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801021a:	687a      	ldr	r2, [r7, #4]
 801021c:	429a      	cmp	r2, r3
 801021e:	d102      	bne.n	8010226 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	2208      	movs	r2, #8
 8010224:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8010226:	68f8      	ldr	r0, [r7, #12]
 8010228:	f7ff ff18 	bl	801005c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	2200      	movs	r2, #0
 8010230:	771a      	strb	r2, [r3, #28]
}
 8010232:	bf00      	nop
 8010234:	3710      	adds	r7, #16
 8010236:	46bd      	mov	sp, r7
 8010238:	bd80      	pop	{r7, pc}
	...

0801023c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801023c:	b480      	push	{r7}
 801023e:	b085      	sub	sp, #20
 8010240:	af00      	add	r7, sp, #0
 8010242:	6078      	str	r0, [r7, #4]
 8010244:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	4a44      	ldr	r2, [pc, #272]	; (8010360 <TIM_Base_SetConfig+0x124>)
 8010250:	4293      	cmp	r3, r2
 8010252:	d013      	beq.n	801027c <TIM_Base_SetConfig+0x40>
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801025a:	d00f      	beq.n	801027c <TIM_Base_SetConfig+0x40>
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	4a41      	ldr	r2, [pc, #260]	; (8010364 <TIM_Base_SetConfig+0x128>)
 8010260:	4293      	cmp	r3, r2
 8010262:	d00b      	beq.n	801027c <TIM_Base_SetConfig+0x40>
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	4a40      	ldr	r2, [pc, #256]	; (8010368 <TIM_Base_SetConfig+0x12c>)
 8010268:	4293      	cmp	r3, r2
 801026a:	d007      	beq.n	801027c <TIM_Base_SetConfig+0x40>
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	4a3f      	ldr	r2, [pc, #252]	; (801036c <TIM_Base_SetConfig+0x130>)
 8010270:	4293      	cmp	r3, r2
 8010272:	d003      	beq.n	801027c <TIM_Base_SetConfig+0x40>
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	4a3e      	ldr	r2, [pc, #248]	; (8010370 <TIM_Base_SetConfig+0x134>)
 8010278:	4293      	cmp	r3, r2
 801027a:	d108      	bne.n	801028e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010282:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010284:	683b      	ldr	r3, [r7, #0]
 8010286:	685b      	ldr	r3, [r3, #4]
 8010288:	68fa      	ldr	r2, [r7, #12]
 801028a:	4313      	orrs	r3, r2
 801028c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	4a33      	ldr	r2, [pc, #204]	; (8010360 <TIM_Base_SetConfig+0x124>)
 8010292:	4293      	cmp	r3, r2
 8010294:	d027      	beq.n	80102e6 <TIM_Base_SetConfig+0xaa>
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801029c:	d023      	beq.n	80102e6 <TIM_Base_SetConfig+0xaa>
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	4a30      	ldr	r2, [pc, #192]	; (8010364 <TIM_Base_SetConfig+0x128>)
 80102a2:	4293      	cmp	r3, r2
 80102a4:	d01f      	beq.n	80102e6 <TIM_Base_SetConfig+0xaa>
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	4a2f      	ldr	r2, [pc, #188]	; (8010368 <TIM_Base_SetConfig+0x12c>)
 80102aa:	4293      	cmp	r3, r2
 80102ac:	d01b      	beq.n	80102e6 <TIM_Base_SetConfig+0xaa>
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	4a2e      	ldr	r2, [pc, #184]	; (801036c <TIM_Base_SetConfig+0x130>)
 80102b2:	4293      	cmp	r3, r2
 80102b4:	d017      	beq.n	80102e6 <TIM_Base_SetConfig+0xaa>
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	4a2d      	ldr	r2, [pc, #180]	; (8010370 <TIM_Base_SetConfig+0x134>)
 80102ba:	4293      	cmp	r3, r2
 80102bc:	d013      	beq.n	80102e6 <TIM_Base_SetConfig+0xaa>
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	4a2c      	ldr	r2, [pc, #176]	; (8010374 <TIM_Base_SetConfig+0x138>)
 80102c2:	4293      	cmp	r3, r2
 80102c4:	d00f      	beq.n	80102e6 <TIM_Base_SetConfig+0xaa>
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	4a2b      	ldr	r2, [pc, #172]	; (8010378 <TIM_Base_SetConfig+0x13c>)
 80102ca:	4293      	cmp	r3, r2
 80102cc:	d00b      	beq.n	80102e6 <TIM_Base_SetConfig+0xaa>
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	4a2a      	ldr	r2, [pc, #168]	; (801037c <TIM_Base_SetConfig+0x140>)
 80102d2:	4293      	cmp	r3, r2
 80102d4:	d007      	beq.n	80102e6 <TIM_Base_SetConfig+0xaa>
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	4a29      	ldr	r2, [pc, #164]	; (8010380 <TIM_Base_SetConfig+0x144>)
 80102da:	4293      	cmp	r3, r2
 80102dc:	d003      	beq.n	80102e6 <TIM_Base_SetConfig+0xaa>
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	4a28      	ldr	r2, [pc, #160]	; (8010384 <TIM_Base_SetConfig+0x148>)
 80102e2:	4293      	cmp	r3, r2
 80102e4:	d108      	bne.n	80102f8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80102ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80102ee:	683b      	ldr	r3, [r7, #0]
 80102f0:	68db      	ldr	r3, [r3, #12]
 80102f2:	68fa      	ldr	r2, [r7, #12]
 80102f4:	4313      	orrs	r3, r2
 80102f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80102fe:	683b      	ldr	r3, [r7, #0]
 8010300:	695b      	ldr	r3, [r3, #20]
 8010302:	4313      	orrs	r3, r2
 8010304:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	68fa      	ldr	r2, [r7, #12]
 801030a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801030c:	683b      	ldr	r3, [r7, #0]
 801030e:	689a      	ldr	r2, [r3, #8]
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010314:	683b      	ldr	r3, [r7, #0]
 8010316:	681a      	ldr	r2, [r3, #0]
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	4a10      	ldr	r2, [pc, #64]	; (8010360 <TIM_Base_SetConfig+0x124>)
 8010320:	4293      	cmp	r3, r2
 8010322:	d00f      	beq.n	8010344 <TIM_Base_SetConfig+0x108>
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	4a12      	ldr	r2, [pc, #72]	; (8010370 <TIM_Base_SetConfig+0x134>)
 8010328:	4293      	cmp	r3, r2
 801032a:	d00b      	beq.n	8010344 <TIM_Base_SetConfig+0x108>
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	4a11      	ldr	r2, [pc, #68]	; (8010374 <TIM_Base_SetConfig+0x138>)
 8010330:	4293      	cmp	r3, r2
 8010332:	d007      	beq.n	8010344 <TIM_Base_SetConfig+0x108>
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	4a10      	ldr	r2, [pc, #64]	; (8010378 <TIM_Base_SetConfig+0x13c>)
 8010338:	4293      	cmp	r3, r2
 801033a:	d003      	beq.n	8010344 <TIM_Base_SetConfig+0x108>
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	4a0f      	ldr	r2, [pc, #60]	; (801037c <TIM_Base_SetConfig+0x140>)
 8010340:	4293      	cmp	r3, r2
 8010342:	d103      	bne.n	801034c <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010344:	683b      	ldr	r3, [r7, #0]
 8010346:	691a      	ldr	r2, [r3, #16]
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	2201      	movs	r2, #1
 8010350:	615a      	str	r2, [r3, #20]
}
 8010352:	bf00      	nop
 8010354:	3714      	adds	r7, #20
 8010356:	46bd      	mov	sp, r7
 8010358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801035c:	4770      	bx	lr
 801035e:	bf00      	nop
 8010360:	40010000 	.word	0x40010000
 8010364:	40000400 	.word	0x40000400
 8010368:	40000800 	.word	0x40000800
 801036c:	40000c00 	.word	0x40000c00
 8010370:	40010400 	.word	0x40010400
 8010374:	40014000 	.word	0x40014000
 8010378:	40014400 	.word	0x40014400
 801037c:	40014800 	.word	0x40014800
 8010380:	4000e000 	.word	0x4000e000
 8010384:	4000e400 	.word	0x4000e400

08010388 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010388:	b480      	push	{r7}
 801038a:	b087      	sub	sp, #28
 801038c:	af00      	add	r7, sp, #0
 801038e:	6078      	str	r0, [r7, #4]
 8010390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	6a1b      	ldr	r3, [r3, #32]
 8010396:	f023 0201 	bic.w	r2, r3, #1
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	6a1b      	ldr	r3, [r3, #32]
 80103a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	685b      	ldr	r3, [r3, #4]
 80103a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	699b      	ldr	r3, [r3, #24]
 80103ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80103b0:	68fa      	ldr	r2, [r7, #12]
 80103b2:	4b37      	ldr	r3, [pc, #220]	; (8010490 <TIM_OC1_SetConfig+0x108>)
 80103b4:	4013      	ands	r3, r2
 80103b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	f023 0303 	bic.w	r3, r3, #3
 80103be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80103c0:	683b      	ldr	r3, [r7, #0]
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	68fa      	ldr	r2, [r7, #12]
 80103c6:	4313      	orrs	r3, r2
 80103c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80103ca:	697b      	ldr	r3, [r7, #20]
 80103cc:	f023 0302 	bic.w	r3, r3, #2
 80103d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80103d2:	683b      	ldr	r3, [r7, #0]
 80103d4:	689b      	ldr	r3, [r3, #8]
 80103d6:	697a      	ldr	r2, [r7, #20]
 80103d8:	4313      	orrs	r3, r2
 80103da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	4a2d      	ldr	r2, [pc, #180]	; (8010494 <TIM_OC1_SetConfig+0x10c>)
 80103e0:	4293      	cmp	r3, r2
 80103e2:	d00f      	beq.n	8010404 <TIM_OC1_SetConfig+0x7c>
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	4a2c      	ldr	r2, [pc, #176]	; (8010498 <TIM_OC1_SetConfig+0x110>)
 80103e8:	4293      	cmp	r3, r2
 80103ea:	d00b      	beq.n	8010404 <TIM_OC1_SetConfig+0x7c>
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	4a2b      	ldr	r2, [pc, #172]	; (801049c <TIM_OC1_SetConfig+0x114>)
 80103f0:	4293      	cmp	r3, r2
 80103f2:	d007      	beq.n	8010404 <TIM_OC1_SetConfig+0x7c>
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	4a2a      	ldr	r2, [pc, #168]	; (80104a0 <TIM_OC1_SetConfig+0x118>)
 80103f8:	4293      	cmp	r3, r2
 80103fa:	d003      	beq.n	8010404 <TIM_OC1_SetConfig+0x7c>
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	4a29      	ldr	r2, [pc, #164]	; (80104a4 <TIM_OC1_SetConfig+0x11c>)
 8010400:	4293      	cmp	r3, r2
 8010402:	d10c      	bne.n	801041e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8010404:	697b      	ldr	r3, [r7, #20]
 8010406:	f023 0308 	bic.w	r3, r3, #8
 801040a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 801040c:	683b      	ldr	r3, [r7, #0]
 801040e:	68db      	ldr	r3, [r3, #12]
 8010410:	697a      	ldr	r2, [r7, #20]
 8010412:	4313      	orrs	r3, r2
 8010414:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8010416:	697b      	ldr	r3, [r7, #20]
 8010418:	f023 0304 	bic.w	r3, r3, #4
 801041c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	4a1c      	ldr	r2, [pc, #112]	; (8010494 <TIM_OC1_SetConfig+0x10c>)
 8010422:	4293      	cmp	r3, r2
 8010424:	d00f      	beq.n	8010446 <TIM_OC1_SetConfig+0xbe>
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	4a1b      	ldr	r2, [pc, #108]	; (8010498 <TIM_OC1_SetConfig+0x110>)
 801042a:	4293      	cmp	r3, r2
 801042c:	d00b      	beq.n	8010446 <TIM_OC1_SetConfig+0xbe>
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	4a1a      	ldr	r2, [pc, #104]	; (801049c <TIM_OC1_SetConfig+0x114>)
 8010432:	4293      	cmp	r3, r2
 8010434:	d007      	beq.n	8010446 <TIM_OC1_SetConfig+0xbe>
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	4a19      	ldr	r2, [pc, #100]	; (80104a0 <TIM_OC1_SetConfig+0x118>)
 801043a:	4293      	cmp	r3, r2
 801043c:	d003      	beq.n	8010446 <TIM_OC1_SetConfig+0xbe>
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	4a18      	ldr	r2, [pc, #96]	; (80104a4 <TIM_OC1_SetConfig+0x11c>)
 8010442:	4293      	cmp	r3, r2
 8010444:	d111      	bne.n	801046a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8010446:	693b      	ldr	r3, [r7, #16]
 8010448:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801044c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801044e:	693b      	ldr	r3, [r7, #16]
 8010450:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010454:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8010456:	683b      	ldr	r3, [r7, #0]
 8010458:	695b      	ldr	r3, [r3, #20]
 801045a:	693a      	ldr	r2, [r7, #16]
 801045c:	4313      	orrs	r3, r2
 801045e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8010460:	683b      	ldr	r3, [r7, #0]
 8010462:	699b      	ldr	r3, [r3, #24]
 8010464:	693a      	ldr	r2, [r7, #16]
 8010466:	4313      	orrs	r3, r2
 8010468:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	693a      	ldr	r2, [r7, #16]
 801046e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	68fa      	ldr	r2, [r7, #12]
 8010474:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8010476:	683b      	ldr	r3, [r7, #0]
 8010478:	685a      	ldr	r2, [r3, #4]
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	697a      	ldr	r2, [r7, #20]
 8010482:	621a      	str	r2, [r3, #32]
}
 8010484:	bf00      	nop
 8010486:	371c      	adds	r7, #28
 8010488:	46bd      	mov	sp, r7
 801048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801048e:	4770      	bx	lr
 8010490:	fffeff8f 	.word	0xfffeff8f
 8010494:	40010000 	.word	0x40010000
 8010498:	40010400 	.word	0x40010400
 801049c:	40014000 	.word	0x40014000
 80104a0:	40014400 	.word	0x40014400
 80104a4:	40014800 	.word	0x40014800

080104a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80104a8:	b480      	push	{r7}
 80104aa:	b087      	sub	sp, #28
 80104ac:	af00      	add	r7, sp, #0
 80104ae:	6078      	str	r0, [r7, #4]
 80104b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	6a1b      	ldr	r3, [r3, #32]
 80104b6:	f023 0210 	bic.w	r2, r3, #16
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	6a1b      	ldr	r3, [r3, #32]
 80104c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	685b      	ldr	r3, [r3, #4]
 80104c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	699b      	ldr	r3, [r3, #24]
 80104ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80104d0:	68fa      	ldr	r2, [r7, #12]
 80104d2:	4b34      	ldr	r3, [pc, #208]	; (80105a4 <TIM_OC2_SetConfig+0xfc>)
 80104d4:	4013      	ands	r3, r2
 80104d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80104de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80104e0:	683b      	ldr	r3, [r7, #0]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	021b      	lsls	r3, r3, #8
 80104e6:	68fa      	ldr	r2, [r7, #12]
 80104e8:	4313      	orrs	r3, r2
 80104ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80104ec:	697b      	ldr	r3, [r7, #20]
 80104ee:	f023 0320 	bic.w	r3, r3, #32
 80104f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80104f4:	683b      	ldr	r3, [r7, #0]
 80104f6:	689b      	ldr	r3, [r3, #8]
 80104f8:	011b      	lsls	r3, r3, #4
 80104fa:	697a      	ldr	r2, [r7, #20]
 80104fc:	4313      	orrs	r3, r2
 80104fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	4a29      	ldr	r2, [pc, #164]	; (80105a8 <TIM_OC2_SetConfig+0x100>)
 8010504:	4293      	cmp	r3, r2
 8010506:	d003      	beq.n	8010510 <TIM_OC2_SetConfig+0x68>
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	4a28      	ldr	r2, [pc, #160]	; (80105ac <TIM_OC2_SetConfig+0x104>)
 801050c:	4293      	cmp	r3, r2
 801050e:	d10d      	bne.n	801052c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8010510:	697b      	ldr	r3, [r7, #20]
 8010512:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010516:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010518:	683b      	ldr	r3, [r7, #0]
 801051a:	68db      	ldr	r3, [r3, #12]
 801051c:	011b      	lsls	r3, r3, #4
 801051e:	697a      	ldr	r2, [r7, #20]
 8010520:	4313      	orrs	r3, r2
 8010522:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8010524:	697b      	ldr	r3, [r7, #20]
 8010526:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801052a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	4a1e      	ldr	r2, [pc, #120]	; (80105a8 <TIM_OC2_SetConfig+0x100>)
 8010530:	4293      	cmp	r3, r2
 8010532:	d00f      	beq.n	8010554 <TIM_OC2_SetConfig+0xac>
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	4a1d      	ldr	r2, [pc, #116]	; (80105ac <TIM_OC2_SetConfig+0x104>)
 8010538:	4293      	cmp	r3, r2
 801053a:	d00b      	beq.n	8010554 <TIM_OC2_SetConfig+0xac>
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	4a1c      	ldr	r2, [pc, #112]	; (80105b0 <TIM_OC2_SetConfig+0x108>)
 8010540:	4293      	cmp	r3, r2
 8010542:	d007      	beq.n	8010554 <TIM_OC2_SetConfig+0xac>
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	4a1b      	ldr	r2, [pc, #108]	; (80105b4 <TIM_OC2_SetConfig+0x10c>)
 8010548:	4293      	cmp	r3, r2
 801054a:	d003      	beq.n	8010554 <TIM_OC2_SetConfig+0xac>
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	4a1a      	ldr	r2, [pc, #104]	; (80105b8 <TIM_OC2_SetConfig+0x110>)
 8010550:	4293      	cmp	r3, r2
 8010552:	d113      	bne.n	801057c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8010554:	693b      	ldr	r3, [r7, #16]
 8010556:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801055a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801055c:	693b      	ldr	r3, [r7, #16]
 801055e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010562:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8010564:	683b      	ldr	r3, [r7, #0]
 8010566:	695b      	ldr	r3, [r3, #20]
 8010568:	009b      	lsls	r3, r3, #2
 801056a:	693a      	ldr	r2, [r7, #16]
 801056c:	4313      	orrs	r3, r2
 801056e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010570:	683b      	ldr	r3, [r7, #0]
 8010572:	699b      	ldr	r3, [r3, #24]
 8010574:	009b      	lsls	r3, r3, #2
 8010576:	693a      	ldr	r2, [r7, #16]
 8010578:	4313      	orrs	r3, r2
 801057a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	693a      	ldr	r2, [r7, #16]
 8010580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	68fa      	ldr	r2, [r7, #12]
 8010586:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8010588:	683b      	ldr	r3, [r7, #0]
 801058a:	685a      	ldr	r2, [r3, #4]
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	697a      	ldr	r2, [r7, #20]
 8010594:	621a      	str	r2, [r3, #32]
}
 8010596:	bf00      	nop
 8010598:	371c      	adds	r7, #28
 801059a:	46bd      	mov	sp, r7
 801059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105a0:	4770      	bx	lr
 80105a2:	bf00      	nop
 80105a4:	feff8fff 	.word	0xfeff8fff
 80105a8:	40010000 	.word	0x40010000
 80105ac:	40010400 	.word	0x40010400
 80105b0:	40014000 	.word	0x40014000
 80105b4:	40014400 	.word	0x40014400
 80105b8:	40014800 	.word	0x40014800

080105bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80105bc:	b480      	push	{r7}
 80105be:	b087      	sub	sp, #28
 80105c0:	af00      	add	r7, sp, #0
 80105c2:	6078      	str	r0, [r7, #4]
 80105c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	6a1b      	ldr	r3, [r3, #32]
 80105ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	6a1b      	ldr	r3, [r3, #32]
 80105d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	685b      	ldr	r3, [r3, #4]
 80105dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	69db      	ldr	r3, [r3, #28]
 80105e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80105e4:	68fa      	ldr	r2, [r7, #12]
 80105e6:	4b33      	ldr	r3, [pc, #204]	; (80106b4 <TIM_OC3_SetConfig+0xf8>)
 80105e8:	4013      	ands	r3, r2
 80105ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	f023 0303 	bic.w	r3, r3, #3
 80105f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80105f4:	683b      	ldr	r3, [r7, #0]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	68fa      	ldr	r2, [r7, #12]
 80105fa:	4313      	orrs	r3, r2
 80105fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80105fe:	697b      	ldr	r3, [r7, #20]
 8010600:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010604:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8010606:	683b      	ldr	r3, [r7, #0]
 8010608:	689b      	ldr	r3, [r3, #8]
 801060a:	021b      	lsls	r3, r3, #8
 801060c:	697a      	ldr	r2, [r7, #20]
 801060e:	4313      	orrs	r3, r2
 8010610:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	4a28      	ldr	r2, [pc, #160]	; (80106b8 <TIM_OC3_SetConfig+0xfc>)
 8010616:	4293      	cmp	r3, r2
 8010618:	d003      	beq.n	8010622 <TIM_OC3_SetConfig+0x66>
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	4a27      	ldr	r2, [pc, #156]	; (80106bc <TIM_OC3_SetConfig+0x100>)
 801061e:	4293      	cmp	r3, r2
 8010620:	d10d      	bne.n	801063e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8010622:	697b      	ldr	r3, [r7, #20]
 8010624:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010628:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801062a:	683b      	ldr	r3, [r7, #0]
 801062c:	68db      	ldr	r3, [r3, #12]
 801062e:	021b      	lsls	r3, r3, #8
 8010630:	697a      	ldr	r2, [r7, #20]
 8010632:	4313      	orrs	r3, r2
 8010634:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8010636:	697b      	ldr	r3, [r7, #20]
 8010638:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801063c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	4a1d      	ldr	r2, [pc, #116]	; (80106b8 <TIM_OC3_SetConfig+0xfc>)
 8010642:	4293      	cmp	r3, r2
 8010644:	d00f      	beq.n	8010666 <TIM_OC3_SetConfig+0xaa>
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	4a1c      	ldr	r2, [pc, #112]	; (80106bc <TIM_OC3_SetConfig+0x100>)
 801064a:	4293      	cmp	r3, r2
 801064c:	d00b      	beq.n	8010666 <TIM_OC3_SetConfig+0xaa>
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	4a1b      	ldr	r2, [pc, #108]	; (80106c0 <TIM_OC3_SetConfig+0x104>)
 8010652:	4293      	cmp	r3, r2
 8010654:	d007      	beq.n	8010666 <TIM_OC3_SetConfig+0xaa>
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	4a1a      	ldr	r2, [pc, #104]	; (80106c4 <TIM_OC3_SetConfig+0x108>)
 801065a:	4293      	cmp	r3, r2
 801065c:	d003      	beq.n	8010666 <TIM_OC3_SetConfig+0xaa>
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	4a19      	ldr	r2, [pc, #100]	; (80106c8 <TIM_OC3_SetConfig+0x10c>)
 8010662:	4293      	cmp	r3, r2
 8010664:	d113      	bne.n	801068e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8010666:	693b      	ldr	r3, [r7, #16]
 8010668:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801066c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801066e:	693b      	ldr	r3, [r7, #16]
 8010670:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010674:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8010676:	683b      	ldr	r3, [r7, #0]
 8010678:	695b      	ldr	r3, [r3, #20]
 801067a:	011b      	lsls	r3, r3, #4
 801067c:	693a      	ldr	r2, [r7, #16]
 801067e:	4313      	orrs	r3, r2
 8010680:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010682:	683b      	ldr	r3, [r7, #0]
 8010684:	699b      	ldr	r3, [r3, #24]
 8010686:	011b      	lsls	r3, r3, #4
 8010688:	693a      	ldr	r2, [r7, #16]
 801068a:	4313      	orrs	r3, r2
 801068c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	693a      	ldr	r2, [r7, #16]
 8010692:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	68fa      	ldr	r2, [r7, #12]
 8010698:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801069a:	683b      	ldr	r3, [r7, #0]
 801069c:	685a      	ldr	r2, [r3, #4]
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	697a      	ldr	r2, [r7, #20]
 80106a6:	621a      	str	r2, [r3, #32]
}
 80106a8:	bf00      	nop
 80106aa:	371c      	adds	r7, #28
 80106ac:	46bd      	mov	sp, r7
 80106ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b2:	4770      	bx	lr
 80106b4:	fffeff8f 	.word	0xfffeff8f
 80106b8:	40010000 	.word	0x40010000
 80106bc:	40010400 	.word	0x40010400
 80106c0:	40014000 	.word	0x40014000
 80106c4:	40014400 	.word	0x40014400
 80106c8:	40014800 	.word	0x40014800

080106cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80106cc:	b480      	push	{r7}
 80106ce:	b087      	sub	sp, #28
 80106d0:	af00      	add	r7, sp, #0
 80106d2:	6078      	str	r0, [r7, #4]
 80106d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	6a1b      	ldr	r3, [r3, #32]
 80106da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	6a1b      	ldr	r3, [r3, #32]
 80106e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	685b      	ldr	r3, [r3, #4]
 80106ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	69db      	ldr	r3, [r3, #28]
 80106f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80106f4:	68fa      	ldr	r2, [r7, #12]
 80106f6:	4b24      	ldr	r3, [pc, #144]	; (8010788 <TIM_OC4_SetConfig+0xbc>)
 80106f8:	4013      	ands	r3, r2
 80106fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010702:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010704:	683b      	ldr	r3, [r7, #0]
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	021b      	lsls	r3, r3, #8
 801070a:	68fa      	ldr	r2, [r7, #12]
 801070c:	4313      	orrs	r3, r2
 801070e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010710:	693b      	ldr	r3, [r7, #16]
 8010712:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010716:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010718:	683b      	ldr	r3, [r7, #0]
 801071a:	689b      	ldr	r3, [r3, #8]
 801071c:	031b      	lsls	r3, r3, #12
 801071e:	693a      	ldr	r2, [r7, #16]
 8010720:	4313      	orrs	r3, r2
 8010722:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	4a19      	ldr	r2, [pc, #100]	; (801078c <TIM_OC4_SetConfig+0xc0>)
 8010728:	4293      	cmp	r3, r2
 801072a:	d00f      	beq.n	801074c <TIM_OC4_SetConfig+0x80>
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	4a18      	ldr	r2, [pc, #96]	; (8010790 <TIM_OC4_SetConfig+0xc4>)
 8010730:	4293      	cmp	r3, r2
 8010732:	d00b      	beq.n	801074c <TIM_OC4_SetConfig+0x80>
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	4a17      	ldr	r2, [pc, #92]	; (8010794 <TIM_OC4_SetConfig+0xc8>)
 8010738:	4293      	cmp	r3, r2
 801073a:	d007      	beq.n	801074c <TIM_OC4_SetConfig+0x80>
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	4a16      	ldr	r2, [pc, #88]	; (8010798 <TIM_OC4_SetConfig+0xcc>)
 8010740:	4293      	cmp	r3, r2
 8010742:	d003      	beq.n	801074c <TIM_OC4_SetConfig+0x80>
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	4a15      	ldr	r2, [pc, #84]	; (801079c <TIM_OC4_SetConfig+0xd0>)
 8010748:	4293      	cmp	r3, r2
 801074a:	d109      	bne.n	8010760 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 801074c:	697b      	ldr	r3, [r7, #20]
 801074e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010752:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010754:	683b      	ldr	r3, [r7, #0]
 8010756:	695b      	ldr	r3, [r3, #20]
 8010758:	019b      	lsls	r3, r3, #6
 801075a:	697a      	ldr	r2, [r7, #20]
 801075c:	4313      	orrs	r3, r2
 801075e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	697a      	ldr	r2, [r7, #20]
 8010764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	68fa      	ldr	r2, [r7, #12]
 801076a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 801076c:	683b      	ldr	r3, [r7, #0]
 801076e:	685a      	ldr	r2, [r3, #4]
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	693a      	ldr	r2, [r7, #16]
 8010778:	621a      	str	r2, [r3, #32]
}
 801077a:	bf00      	nop
 801077c:	371c      	adds	r7, #28
 801077e:	46bd      	mov	sp, r7
 8010780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010784:	4770      	bx	lr
 8010786:	bf00      	nop
 8010788:	feff8fff 	.word	0xfeff8fff
 801078c:	40010000 	.word	0x40010000
 8010790:	40010400 	.word	0x40010400
 8010794:	40014000 	.word	0x40014000
 8010798:	40014400 	.word	0x40014400
 801079c:	40014800 	.word	0x40014800

080107a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80107a0:	b480      	push	{r7}
 80107a2:	b087      	sub	sp, #28
 80107a4:	af00      	add	r7, sp, #0
 80107a6:	6078      	str	r0, [r7, #4]
 80107a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	6a1b      	ldr	r3, [r3, #32]
 80107ae:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	6a1b      	ldr	r3, [r3, #32]
 80107ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	685b      	ldr	r3, [r3, #4]
 80107c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80107c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80107c8:	68fa      	ldr	r2, [r7, #12]
 80107ca:	4b21      	ldr	r3, [pc, #132]	; (8010850 <TIM_OC5_SetConfig+0xb0>)
 80107cc:	4013      	ands	r3, r2
 80107ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80107d0:	683b      	ldr	r3, [r7, #0]
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	68fa      	ldr	r2, [r7, #12]
 80107d6:	4313      	orrs	r3, r2
 80107d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80107da:	693b      	ldr	r3, [r7, #16]
 80107dc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80107e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80107e2:	683b      	ldr	r3, [r7, #0]
 80107e4:	689b      	ldr	r3, [r3, #8]
 80107e6:	041b      	lsls	r3, r3, #16
 80107e8:	693a      	ldr	r2, [r7, #16]
 80107ea:	4313      	orrs	r3, r2
 80107ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	4a18      	ldr	r2, [pc, #96]	; (8010854 <TIM_OC5_SetConfig+0xb4>)
 80107f2:	4293      	cmp	r3, r2
 80107f4:	d00f      	beq.n	8010816 <TIM_OC5_SetConfig+0x76>
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	4a17      	ldr	r2, [pc, #92]	; (8010858 <TIM_OC5_SetConfig+0xb8>)
 80107fa:	4293      	cmp	r3, r2
 80107fc:	d00b      	beq.n	8010816 <TIM_OC5_SetConfig+0x76>
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	4a16      	ldr	r2, [pc, #88]	; (801085c <TIM_OC5_SetConfig+0xbc>)
 8010802:	4293      	cmp	r3, r2
 8010804:	d007      	beq.n	8010816 <TIM_OC5_SetConfig+0x76>
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	4a15      	ldr	r2, [pc, #84]	; (8010860 <TIM_OC5_SetConfig+0xc0>)
 801080a:	4293      	cmp	r3, r2
 801080c:	d003      	beq.n	8010816 <TIM_OC5_SetConfig+0x76>
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	4a14      	ldr	r2, [pc, #80]	; (8010864 <TIM_OC5_SetConfig+0xc4>)
 8010812:	4293      	cmp	r3, r2
 8010814:	d109      	bne.n	801082a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8010816:	697b      	ldr	r3, [r7, #20]
 8010818:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801081c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801081e:	683b      	ldr	r3, [r7, #0]
 8010820:	695b      	ldr	r3, [r3, #20]
 8010822:	021b      	lsls	r3, r3, #8
 8010824:	697a      	ldr	r2, [r7, #20]
 8010826:	4313      	orrs	r3, r2
 8010828:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	697a      	ldr	r2, [r7, #20]
 801082e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	68fa      	ldr	r2, [r7, #12]
 8010834:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8010836:	683b      	ldr	r3, [r7, #0]
 8010838:	685a      	ldr	r2, [r3, #4]
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	693a      	ldr	r2, [r7, #16]
 8010842:	621a      	str	r2, [r3, #32]
}
 8010844:	bf00      	nop
 8010846:	371c      	adds	r7, #28
 8010848:	46bd      	mov	sp, r7
 801084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801084e:	4770      	bx	lr
 8010850:	fffeff8f 	.word	0xfffeff8f
 8010854:	40010000 	.word	0x40010000
 8010858:	40010400 	.word	0x40010400
 801085c:	40014000 	.word	0x40014000
 8010860:	40014400 	.word	0x40014400
 8010864:	40014800 	.word	0x40014800

08010868 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010868:	b480      	push	{r7}
 801086a:	b087      	sub	sp, #28
 801086c:	af00      	add	r7, sp, #0
 801086e:	6078      	str	r0, [r7, #4]
 8010870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	6a1b      	ldr	r3, [r3, #32]
 8010876:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	6a1b      	ldr	r3, [r3, #32]
 8010882:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	685b      	ldr	r3, [r3, #4]
 8010888:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801088e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8010890:	68fa      	ldr	r2, [r7, #12]
 8010892:	4b22      	ldr	r3, [pc, #136]	; (801091c <TIM_OC6_SetConfig+0xb4>)
 8010894:	4013      	ands	r3, r2
 8010896:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010898:	683b      	ldr	r3, [r7, #0]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	021b      	lsls	r3, r3, #8
 801089e:	68fa      	ldr	r2, [r7, #12]
 80108a0:	4313      	orrs	r3, r2
 80108a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80108a4:	693b      	ldr	r3, [r7, #16]
 80108a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80108aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80108ac:	683b      	ldr	r3, [r7, #0]
 80108ae:	689b      	ldr	r3, [r3, #8]
 80108b0:	051b      	lsls	r3, r3, #20
 80108b2:	693a      	ldr	r2, [r7, #16]
 80108b4:	4313      	orrs	r3, r2
 80108b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	4a19      	ldr	r2, [pc, #100]	; (8010920 <TIM_OC6_SetConfig+0xb8>)
 80108bc:	4293      	cmp	r3, r2
 80108be:	d00f      	beq.n	80108e0 <TIM_OC6_SetConfig+0x78>
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	4a18      	ldr	r2, [pc, #96]	; (8010924 <TIM_OC6_SetConfig+0xbc>)
 80108c4:	4293      	cmp	r3, r2
 80108c6:	d00b      	beq.n	80108e0 <TIM_OC6_SetConfig+0x78>
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	4a17      	ldr	r2, [pc, #92]	; (8010928 <TIM_OC6_SetConfig+0xc0>)
 80108cc:	4293      	cmp	r3, r2
 80108ce:	d007      	beq.n	80108e0 <TIM_OC6_SetConfig+0x78>
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	4a16      	ldr	r2, [pc, #88]	; (801092c <TIM_OC6_SetConfig+0xc4>)
 80108d4:	4293      	cmp	r3, r2
 80108d6:	d003      	beq.n	80108e0 <TIM_OC6_SetConfig+0x78>
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	4a15      	ldr	r2, [pc, #84]	; (8010930 <TIM_OC6_SetConfig+0xc8>)
 80108dc:	4293      	cmp	r3, r2
 80108de:	d109      	bne.n	80108f4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80108e0:	697b      	ldr	r3, [r7, #20]
 80108e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80108e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80108e8:	683b      	ldr	r3, [r7, #0]
 80108ea:	695b      	ldr	r3, [r3, #20]
 80108ec:	029b      	lsls	r3, r3, #10
 80108ee:	697a      	ldr	r2, [r7, #20]
 80108f0:	4313      	orrs	r3, r2
 80108f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	697a      	ldr	r2, [r7, #20]
 80108f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	68fa      	ldr	r2, [r7, #12]
 80108fe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010900:	683b      	ldr	r3, [r7, #0]
 8010902:	685a      	ldr	r2, [r3, #4]
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	693a      	ldr	r2, [r7, #16]
 801090c:	621a      	str	r2, [r3, #32]
}
 801090e:	bf00      	nop
 8010910:	371c      	adds	r7, #28
 8010912:	46bd      	mov	sp, r7
 8010914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010918:	4770      	bx	lr
 801091a:	bf00      	nop
 801091c:	feff8fff 	.word	0xfeff8fff
 8010920:	40010000 	.word	0x40010000
 8010924:	40010400 	.word	0x40010400
 8010928:	40014000 	.word	0x40014000
 801092c:	40014400 	.word	0x40014400
 8010930:	40014800 	.word	0x40014800

08010934 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8010934:	b480      	push	{r7}
 8010936:	b087      	sub	sp, #28
 8010938:	af00      	add	r7, sp, #0
 801093a:	60f8      	str	r0, [r7, #12]
 801093c:	60b9      	str	r1, [r7, #8]
 801093e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010940:	68bb      	ldr	r3, [r7, #8]
 8010942:	f003 031f 	and.w	r3, r3, #31
 8010946:	2201      	movs	r2, #1
 8010948:	fa02 f303 	lsl.w	r3, r2, r3
 801094c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801094e:	68fb      	ldr	r3, [r7, #12]
 8010950:	6a1a      	ldr	r2, [r3, #32]
 8010952:	697b      	ldr	r3, [r7, #20]
 8010954:	43db      	mvns	r3, r3
 8010956:	401a      	ands	r2, r3
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	6a1a      	ldr	r2, [r3, #32]
 8010960:	68bb      	ldr	r3, [r7, #8]
 8010962:	f003 031f 	and.w	r3, r3, #31
 8010966:	6879      	ldr	r1, [r7, #4]
 8010968:	fa01 f303 	lsl.w	r3, r1, r3
 801096c:	431a      	orrs	r2, r3
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	621a      	str	r2, [r3, #32]
}
 8010972:	bf00      	nop
 8010974:	371c      	adds	r7, #28
 8010976:	46bd      	mov	sp, r7
 8010978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801097c:	4770      	bx	lr
	...

08010980 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010980:	b480      	push	{r7}
 8010982:	b085      	sub	sp, #20
 8010984:	af00      	add	r7, sp, #0
 8010986:	6078      	str	r0, [r7, #4]
 8010988:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010990:	2b01      	cmp	r3, #1
 8010992:	d101      	bne.n	8010998 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010994:	2302      	movs	r3, #2
 8010996:	e077      	b.n	8010a88 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	2201      	movs	r2, #1
 801099c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	2202      	movs	r2, #2
 80109a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	685b      	ldr	r3, [r3, #4]
 80109ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	689b      	ldr	r3, [r3, #8]
 80109b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	4a35      	ldr	r2, [pc, #212]	; (8010a94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80109be:	4293      	cmp	r3, r2
 80109c0:	d004      	beq.n	80109cc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	4a34      	ldr	r2, [pc, #208]	; (8010a98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80109c8:	4293      	cmp	r3, r2
 80109ca:	d108      	bne.n	80109de <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80109d2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80109d4:	683b      	ldr	r3, [r7, #0]
 80109d6:	685b      	ldr	r3, [r3, #4]
 80109d8:	68fa      	ldr	r2, [r7, #12]
 80109da:	4313      	orrs	r3, r2
 80109dc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80109de:	68fb      	ldr	r3, [r7, #12]
 80109e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80109e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80109e6:	683b      	ldr	r3, [r7, #0]
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	68fa      	ldr	r2, [r7, #12]
 80109ec:	4313      	orrs	r3, r2
 80109ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	68fa      	ldr	r2, [r7, #12]
 80109f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	4a25      	ldr	r2, [pc, #148]	; (8010a94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80109fe:	4293      	cmp	r3, r2
 8010a00:	d02c      	beq.n	8010a5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010a0a:	d027      	beq.n	8010a5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	681b      	ldr	r3, [r3, #0]
 8010a10:	4a22      	ldr	r2, [pc, #136]	; (8010a9c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8010a12:	4293      	cmp	r3, r2
 8010a14:	d022      	beq.n	8010a5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	4a21      	ldr	r2, [pc, #132]	; (8010aa0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8010a1c:	4293      	cmp	r3, r2
 8010a1e:	d01d      	beq.n	8010a5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	4a1f      	ldr	r2, [pc, #124]	; (8010aa4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8010a26:	4293      	cmp	r3, r2
 8010a28:	d018      	beq.n	8010a5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	4a1a      	ldr	r2, [pc, #104]	; (8010a98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010a30:	4293      	cmp	r3, r2
 8010a32:	d013      	beq.n	8010a5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	4a1b      	ldr	r2, [pc, #108]	; (8010aa8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8010a3a:	4293      	cmp	r3, r2
 8010a3c:	d00e      	beq.n	8010a5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	4a1a      	ldr	r2, [pc, #104]	; (8010aac <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8010a44:	4293      	cmp	r3, r2
 8010a46:	d009      	beq.n	8010a5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	681b      	ldr	r3, [r3, #0]
 8010a4c:	4a18      	ldr	r2, [pc, #96]	; (8010ab0 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8010a4e:	4293      	cmp	r3, r2
 8010a50:	d004      	beq.n	8010a5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	681b      	ldr	r3, [r3, #0]
 8010a56:	4a17      	ldr	r2, [pc, #92]	; (8010ab4 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8010a58:	4293      	cmp	r3, r2
 8010a5a:	d10c      	bne.n	8010a76 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010a5c:	68bb      	ldr	r3, [r7, #8]
 8010a5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010a62:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010a64:	683b      	ldr	r3, [r7, #0]
 8010a66:	689b      	ldr	r3, [r3, #8]
 8010a68:	68ba      	ldr	r2, [r7, #8]
 8010a6a:	4313      	orrs	r3, r2
 8010a6c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	68ba      	ldr	r2, [r7, #8]
 8010a74:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	2201      	movs	r2, #1
 8010a7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	2200      	movs	r2, #0
 8010a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010a86:	2300      	movs	r3, #0
}
 8010a88:	4618      	mov	r0, r3
 8010a8a:	3714      	adds	r7, #20
 8010a8c:	46bd      	mov	sp, r7
 8010a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a92:	4770      	bx	lr
 8010a94:	40010000 	.word	0x40010000
 8010a98:	40010400 	.word	0x40010400
 8010a9c:	40000400 	.word	0x40000400
 8010aa0:	40000800 	.word	0x40000800
 8010aa4:	40000c00 	.word	0x40000c00
 8010aa8:	40001800 	.word	0x40001800
 8010aac:	40014000 	.word	0x40014000
 8010ab0:	4000e000 	.word	0x4000e000
 8010ab4:	4000e400 	.word	0x4000e400

08010ab8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010ab8:	b480      	push	{r7}
 8010aba:	b083      	sub	sp, #12
 8010abc:	af00      	add	r7, sp, #0
 8010abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010ac0:	bf00      	nop
 8010ac2:	370c      	adds	r7, #12
 8010ac4:	46bd      	mov	sp, r7
 8010ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aca:	4770      	bx	lr

08010acc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010acc:	b480      	push	{r7}
 8010ace:	b083      	sub	sp, #12
 8010ad0:	af00      	add	r7, sp, #0
 8010ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010ad4:	bf00      	nop
 8010ad6:	370c      	adds	r7, #12
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ade:	4770      	bx	lr

08010ae0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010ae0:	b480      	push	{r7}
 8010ae2:	b083      	sub	sp, #12
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010ae8:	bf00      	nop
 8010aea:	370c      	adds	r7, #12
 8010aec:	46bd      	mov	sp, r7
 8010aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af2:	4770      	bx	lr

08010af4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010af4:	b580      	push	{r7, lr}
 8010af6:	b082      	sub	sp, #8
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d101      	bne.n	8010b06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010b02:	2301      	movs	r3, #1
 8010b04:	e042      	b.n	8010b8c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d106      	bne.n	8010b1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	2200      	movs	r2, #0
 8010b14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010b18:	6878      	ldr	r0, [r7, #4]
 8010b1a:	f7f2 fcc5 	bl	80034a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	2224      	movs	r2, #36	; 0x24
 8010b22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	681b      	ldr	r3, [r3, #0]
 8010b2a:	681a      	ldr	r2, [r3, #0]
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	f022 0201 	bic.w	r2, r2, #1
 8010b34:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010b36:	6878      	ldr	r0, [r7, #4]
 8010b38:	f000 f82c 	bl	8010b94 <UART_SetConfig>
 8010b3c:	4603      	mov	r3, r0
 8010b3e:	2b01      	cmp	r3, #1
 8010b40:	d101      	bne.n	8010b46 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8010b42:	2301      	movs	r3, #1
 8010b44:	e022      	b.n	8010b8c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d002      	beq.n	8010b54 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8010b4e:	6878      	ldr	r0, [r7, #4]
 8010b50:	f000 fe8c 	bl	801186c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	681b      	ldr	r3, [r3, #0]
 8010b58:	685a      	ldr	r2, [r3, #4]
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010b62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	689a      	ldr	r2, [r3, #8]
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	681b      	ldr	r3, [r3, #0]
 8010b6e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010b72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	681a      	ldr	r2, [r3, #0]
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	f042 0201 	orr.w	r2, r2, #1
 8010b82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010b84:	6878      	ldr	r0, [r7, #4]
 8010b86:	f000 ff13 	bl	80119b0 <UART_CheckIdleState>
 8010b8a:	4603      	mov	r3, r0
}
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	3708      	adds	r7, #8
 8010b90:	46bd      	mov	sp, r7
 8010b92:	bd80      	pop	{r7, pc}

08010b94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010b94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010b98:	b092      	sub	sp, #72	; 0x48
 8010b9a:	af00      	add	r7, sp, #0
 8010b9c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010b9e:	2300      	movs	r3, #0
 8010ba0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010ba4:	697b      	ldr	r3, [r7, #20]
 8010ba6:	689a      	ldr	r2, [r3, #8]
 8010ba8:	697b      	ldr	r3, [r7, #20]
 8010baa:	691b      	ldr	r3, [r3, #16]
 8010bac:	431a      	orrs	r2, r3
 8010bae:	697b      	ldr	r3, [r7, #20]
 8010bb0:	695b      	ldr	r3, [r3, #20]
 8010bb2:	431a      	orrs	r2, r3
 8010bb4:	697b      	ldr	r3, [r7, #20]
 8010bb6:	69db      	ldr	r3, [r3, #28]
 8010bb8:	4313      	orrs	r3, r2
 8010bba:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010bbc:	697b      	ldr	r3, [r7, #20]
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	681a      	ldr	r2, [r3, #0]
 8010bc2:	4bbe      	ldr	r3, [pc, #760]	; (8010ebc <UART_SetConfig+0x328>)
 8010bc4:	4013      	ands	r3, r2
 8010bc6:	697a      	ldr	r2, [r7, #20]
 8010bc8:	6812      	ldr	r2, [r2, #0]
 8010bca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010bcc:	430b      	orrs	r3, r1
 8010bce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010bd0:	697b      	ldr	r3, [r7, #20]
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	685b      	ldr	r3, [r3, #4]
 8010bd6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8010bda:	697b      	ldr	r3, [r7, #20]
 8010bdc:	68da      	ldr	r2, [r3, #12]
 8010bde:	697b      	ldr	r3, [r7, #20]
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	430a      	orrs	r2, r1
 8010be4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010be6:	697b      	ldr	r3, [r7, #20]
 8010be8:	699b      	ldr	r3, [r3, #24]
 8010bea:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010bec:	697b      	ldr	r3, [r7, #20]
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	4ab3      	ldr	r2, [pc, #716]	; (8010ec0 <UART_SetConfig+0x32c>)
 8010bf2:	4293      	cmp	r3, r2
 8010bf4:	d004      	beq.n	8010c00 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010bf6:	697b      	ldr	r3, [r7, #20]
 8010bf8:	6a1b      	ldr	r3, [r3, #32]
 8010bfa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010bfc:	4313      	orrs	r3, r2
 8010bfe:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010c00:	697b      	ldr	r3, [r7, #20]
 8010c02:	681b      	ldr	r3, [r3, #0]
 8010c04:	689a      	ldr	r2, [r3, #8]
 8010c06:	4baf      	ldr	r3, [pc, #700]	; (8010ec4 <UART_SetConfig+0x330>)
 8010c08:	4013      	ands	r3, r2
 8010c0a:	697a      	ldr	r2, [r7, #20]
 8010c0c:	6812      	ldr	r2, [r2, #0]
 8010c0e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010c10:	430b      	orrs	r3, r1
 8010c12:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010c14:	697b      	ldr	r3, [r7, #20]
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c1a:	f023 010f 	bic.w	r1, r3, #15
 8010c1e:	697b      	ldr	r3, [r7, #20]
 8010c20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010c22:	697b      	ldr	r3, [r7, #20]
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	430a      	orrs	r2, r1
 8010c28:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010c2a:	697b      	ldr	r3, [r7, #20]
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	4aa6      	ldr	r2, [pc, #664]	; (8010ec8 <UART_SetConfig+0x334>)
 8010c30:	4293      	cmp	r3, r2
 8010c32:	d177      	bne.n	8010d24 <UART_SetConfig+0x190>
 8010c34:	4ba5      	ldr	r3, [pc, #660]	; (8010ecc <UART_SetConfig+0x338>)
 8010c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010c38:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010c3c:	2b28      	cmp	r3, #40	; 0x28
 8010c3e:	d86d      	bhi.n	8010d1c <UART_SetConfig+0x188>
 8010c40:	a201      	add	r2, pc, #4	; (adr r2, 8010c48 <UART_SetConfig+0xb4>)
 8010c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c46:	bf00      	nop
 8010c48:	08010ced 	.word	0x08010ced
 8010c4c:	08010d1d 	.word	0x08010d1d
 8010c50:	08010d1d 	.word	0x08010d1d
 8010c54:	08010d1d 	.word	0x08010d1d
 8010c58:	08010d1d 	.word	0x08010d1d
 8010c5c:	08010d1d 	.word	0x08010d1d
 8010c60:	08010d1d 	.word	0x08010d1d
 8010c64:	08010d1d 	.word	0x08010d1d
 8010c68:	08010cf5 	.word	0x08010cf5
 8010c6c:	08010d1d 	.word	0x08010d1d
 8010c70:	08010d1d 	.word	0x08010d1d
 8010c74:	08010d1d 	.word	0x08010d1d
 8010c78:	08010d1d 	.word	0x08010d1d
 8010c7c:	08010d1d 	.word	0x08010d1d
 8010c80:	08010d1d 	.word	0x08010d1d
 8010c84:	08010d1d 	.word	0x08010d1d
 8010c88:	08010cfd 	.word	0x08010cfd
 8010c8c:	08010d1d 	.word	0x08010d1d
 8010c90:	08010d1d 	.word	0x08010d1d
 8010c94:	08010d1d 	.word	0x08010d1d
 8010c98:	08010d1d 	.word	0x08010d1d
 8010c9c:	08010d1d 	.word	0x08010d1d
 8010ca0:	08010d1d 	.word	0x08010d1d
 8010ca4:	08010d1d 	.word	0x08010d1d
 8010ca8:	08010d05 	.word	0x08010d05
 8010cac:	08010d1d 	.word	0x08010d1d
 8010cb0:	08010d1d 	.word	0x08010d1d
 8010cb4:	08010d1d 	.word	0x08010d1d
 8010cb8:	08010d1d 	.word	0x08010d1d
 8010cbc:	08010d1d 	.word	0x08010d1d
 8010cc0:	08010d1d 	.word	0x08010d1d
 8010cc4:	08010d1d 	.word	0x08010d1d
 8010cc8:	08010d0d 	.word	0x08010d0d
 8010ccc:	08010d1d 	.word	0x08010d1d
 8010cd0:	08010d1d 	.word	0x08010d1d
 8010cd4:	08010d1d 	.word	0x08010d1d
 8010cd8:	08010d1d 	.word	0x08010d1d
 8010cdc:	08010d1d 	.word	0x08010d1d
 8010ce0:	08010d1d 	.word	0x08010d1d
 8010ce4:	08010d1d 	.word	0x08010d1d
 8010ce8:	08010d15 	.word	0x08010d15
 8010cec:	2301      	movs	r3, #1
 8010cee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cf2:	e326      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010cf4:	2304      	movs	r3, #4
 8010cf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cfa:	e322      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010cfc:	2308      	movs	r3, #8
 8010cfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d02:	e31e      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010d04:	2310      	movs	r3, #16
 8010d06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d0a:	e31a      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010d0c:	2320      	movs	r3, #32
 8010d0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d12:	e316      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010d14:	2340      	movs	r3, #64	; 0x40
 8010d16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d1a:	e312      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010d1c:	2380      	movs	r3, #128	; 0x80
 8010d1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d22:	e30e      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010d24:	697b      	ldr	r3, [r7, #20]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	4a69      	ldr	r2, [pc, #420]	; (8010ed0 <UART_SetConfig+0x33c>)
 8010d2a:	4293      	cmp	r3, r2
 8010d2c:	d130      	bne.n	8010d90 <UART_SetConfig+0x1fc>
 8010d2e:	4b67      	ldr	r3, [pc, #412]	; (8010ecc <UART_SetConfig+0x338>)
 8010d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d32:	f003 0307 	and.w	r3, r3, #7
 8010d36:	2b05      	cmp	r3, #5
 8010d38:	d826      	bhi.n	8010d88 <UART_SetConfig+0x1f4>
 8010d3a:	a201      	add	r2, pc, #4	; (adr r2, 8010d40 <UART_SetConfig+0x1ac>)
 8010d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d40:	08010d59 	.word	0x08010d59
 8010d44:	08010d61 	.word	0x08010d61
 8010d48:	08010d69 	.word	0x08010d69
 8010d4c:	08010d71 	.word	0x08010d71
 8010d50:	08010d79 	.word	0x08010d79
 8010d54:	08010d81 	.word	0x08010d81
 8010d58:	2300      	movs	r3, #0
 8010d5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d5e:	e2f0      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010d60:	2304      	movs	r3, #4
 8010d62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d66:	e2ec      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010d68:	2308      	movs	r3, #8
 8010d6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d6e:	e2e8      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010d70:	2310      	movs	r3, #16
 8010d72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d76:	e2e4      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010d78:	2320      	movs	r3, #32
 8010d7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d7e:	e2e0      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010d80:	2340      	movs	r3, #64	; 0x40
 8010d82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d86:	e2dc      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010d88:	2380      	movs	r3, #128	; 0x80
 8010d8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d8e:	e2d8      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010d90:	697b      	ldr	r3, [r7, #20]
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	4a4f      	ldr	r2, [pc, #316]	; (8010ed4 <UART_SetConfig+0x340>)
 8010d96:	4293      	cmp	r3, r2
 8010d98:	d130      	bne.n	8010dfc <UART_SetConfig+0x268>
 8010d9a:	4b4c      	ldr	r3, [pc, #304]	; (8010ecc <UART_SetConfig+0x338>)
 8010d9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d9e:	f003 0307 	and.w	r3, r3, #7
 8010da2:	2b05      	cmp	r3, #5
 8010da4:	d826      	bhi.n	8010df4 <UART_SetConfig+0x260>
 8010da6:	a201      	add	r2, pc, #4	; (adr r2, 8010dac <UART_SetConfig+0x218>)
 8010da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dac:	08010dc5 	.word	0x08010dc5
 8010db0:	08010dcd 	.word	0x08010dcd
 8010db4:	08010dd5 	.word	0x08010dd5
 8010db8:	08010ddd 	.word	0x08010ddd
 8010dbc:	08010de5 	.word	0x08010de5
 8010dc0:	08010ded 	.word	0x08010ded
 8010dc4:	2300      	movs	r3, #0
 8010dc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dca:	e2ba      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010dcc:	2304      	movs	r3, #4
 8010dce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dd2:	e2b6      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010dd4:	2308      	movs	r3, #8
 8010dd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dda:	e2b2      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010ddc:	2310      	movs	r3, #16
 8010dde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010de2:	e2ae      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010de4:	2320      	movs	r3, #32
 8010de6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dea:	e2aa      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010dec:	2340      	movs	r3, #64	; 0x40
 8010dee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010df2:	e2a6      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010df4:	2380      	movs	r3, #128	; 0x80
 8010df6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dfa:	e2a2      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010dfc:	697b      	ldr	r3, [r7, #20]
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	4a35      	ldr	r2, [pc, #212]	; (8010ed8 <UART_SetConfig+0x344>)
 8010e02:	4293      	cmp	r3, r2
 8010e04:	d130      	bne.n	8010e68 <UART_SetConfig+0x2d4>
 8010e06:	4b31      	ldr	r3, [pc, #196]	; (8010ecc <UART_SetConfig+0x338>)
 8010e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010e0a:	f003 0307 	and.w	r3, r3, #7
 8010e0e:	2b05      	cmp	r3, #5
 8010e10:	d826      	bhi.n	8010e60 <UART_SetConfig+0x2cc>
 8010e12:	a201      	add	r2, pc, #4	; (adr r2, 8010e18 <UART_SetConfig+0x284>)
 8010e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e18:	08010e31 	.word	0x08010e31
 8010e1c:	08010e39 	.word	0x08010e39
 8010e20:	08010e41 	.word	0x08010e41
 8010e24:	08010e49 	.word	0x08010e49
 8010e28:	08010e51 	.word	0x08010e51
 8010e2c:	08010e59 	.word	0x08010e59
 8010e30:	2300      	movs	r3, #0
 8010e32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e36:	e284      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010e38:	2304      	movs	r3, #4
 8010e3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e3e:	e280      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010e40:	2308      	movs	r3, #8
 8010e42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e46:	e27c      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010e48:	2310      	movs	r3, #16
 8010e4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e4e:	e278      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010e50:	2320      	movs	r3, #32
 8010e52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e56:	e274      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010e58:	2340      	movs	r3, #64	; 0x40
 8010e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e5e:	e270      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010e60:	2380      	movs	r3, #128	; 0x80
 8010e62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e66:	e26c      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010e68:	697b      	ldr	r3, [r7, #20]
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	4a1b      	ldr	r2, [pc, #108]	; (8010edc <UART_SetConfig+0x348>)
 8010e6e:	4293      	cmp	r3, r2
 8010e70:	d142      	bne.n	8010ef8 <UART_SetConfig+0x364>
 8010e72:	4b16      	ldr	r3, [pc, #88]	; (8010ecc <UART_SetConfig+0x338>)
 8010e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010e76:	f003 0307 	and.w	r3, r3, #7
 8010e7a:	2b05      	cmp	r3, #5
 8010e7c:	d838      	bhi.n	8010ef0 <UART_SetConfig+0x35c>
 8010e7e:	a201      	add	r2, pc, #4	; (adr r2, 8010e84 <UART_SetConfig+0x2f0>)
 8010e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e84:	08010e9d 	.word	0x08010e9d
 8010e88:	08010ea5 	.word	0x08010ea5
 8010e8c:	08010ead 	.word	0x08010ead
 8010e90:	08010eb5 	.word	0x08010eb5
 8010e94:	08010ee1 	.word	0x08010ee1
 8010e98:	08010ee9 	.word	0x08010ee9
 8010e9c:	2300      	movs	r3, #0
 8010e9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ea2:	e24e      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010ea4:	2304      	movs	r3, #4
 8010ea6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eaa:	e24a      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010eac:	2308      	movs	r3, #8
 8010eae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eb2:	e246      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010eb4:	2310      	movs	r3, #16
 8010eb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eba:	e242      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010ebc:	cfff69f3 	.word	0xcfff69f3
 8010ec0:	58000c00 	.word	0x58000c00
 8010ec4:	11fff4ff 	.word	0x11fff4ff
 8010ec8:	40011000 	.word	0x40011000
 8010ecc:	58024400 	.word	0x58024400
 8010ed0:	40004400 	.word	0x40004400
 8010ed4:	40004800 	.word	0x40004800
 8010ed8:	40004c00 	.word	0x40004c00
 8010edc:	40005000 	.word	0x40005000
 8010ee0:	2320      	movs	r3, #32
 8010ee2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ee6:	e22c      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010ee8:	2340      	movs	r3, #64	; 0x40
 8010eea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eee:	e228      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010ef0:	2380      	movs	r3, #128	; 0x80
 8010ef2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ef6:	e224      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010ef8:	697b      	ldr	r3, [r7, #20]
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	4ab1      	ldr	r2, [pc, #708]	; (80111c4 <UART_SetConfig+0x630>)
 8010efe:	4293      	cmp	r3, r2
 8010f00:	d176      	bne.n	8010ff0 <UART_SetConfig+0x45c>
 8010f02:	4bb1      	ldr	r3, [pc, #708]	; (80111c8 <UART_SetConfig+0x634>)
 8010f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010f06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010f0a:	2b28      	cmp	r3, #40	; 0x28
 8010f0c:	d86c      	bhi.n	8010fe8 <UART_SetConfig+0x454>
 8010f0e:	a201      	add	r2, pc, #4	; (adr r2, 8010f14 <UART_SetConfig+0x380>)
 8010f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f14:	08010fb9 	.word	0x08010fb9
 8010f18:	08010fe9 	.word	0x08010fe9
 8010f1c:	08010fe9 	.word	0x08010fe9
 8010f20:	08010fe9 	.word	0x08010fe9
 8010f24:	08010fe9 	.word	0x08010fe9
 8010f28:	08010fe9 	.word	0x08010fe9
 8010f2c:	08010fe9 	.word	0x08010fe9
 8010f30:	08010fe9 	.word	0x08010fe9
 8010f34:	08010fc1 	.word	0x08010fc1
 8010f38:	08010fe9 	.word	0x08010fe9
 8010f3c:	08010fe9 	.word	0x08010fe9
 8010f40:	08010fe9 	.word	0x08010fe9
 8010f44:	08010fe9 	.word	0x08010fe9
 8010f48:	08010fe9 	.word	0x08010fe9
 8010f4c:	08010fe9 	.word	0x08010fe9
 8010f50:	08010fe9 	.word	0x08010fe9
 8010f54:	08010fc9 	.word	0x08010fc9
 8010f58:	08010fe9 	.word	0x08010fe9
 8010f5c:	08010fe9 	.word	0x08010fe9
 8010f60:	08010fe9 	.word	0x08010fe9
 8010f64:	08010fe9 	.word	0x08010fe9
 8010f68:	08010fe9 	.word	0x08010fe9
 8010f6c:	08010fe9 	.word	0x08010fe9
 8010f70:	08010fe9 	.word	0x08010fe9
 8010f74:	08010fd1 	.word	0x08010fd1
 8010f78:	08010fe9 	.word	0x08010fe9
 8010f7c:	08010fe9 	.word	0x08010fe9
 8010f80:	08010fe9 	.word	0x08010fe9
 8010f84:	08010fe9 	.word	0x08010fe9
 8010f88:	08010fe9 	.word	0x08010fe9
 8010f8c:	08010fe9 	.word	0x08010fe9
 8010f90:	08010fe9 	.word	0x08010fe9
 8010f94:	08010fd9 	.word	0x08010fd9
 8010f98:	08010fe9 	.word	0x08010fe9
 8010f9c:	08010fe9 	.word	0x08010fe9
 8010fa0:	08010fe9 	.word	0x08010fe9
 8010fa4:	08010fe9 	.word	0x08010fe9
 8010fa8:	08010fe9 	.word	0x08010fe9
 8010fac:	08010fe9 	.word	0x08010fe9
 8010fb0:	08010fe9 	.word	0x08010fe9
 8010fb4:	08010fe1 	.word	0x08010fe1
 8010fb8:	2301      	movs	r3, #1
 8010fba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fbe:	e1c0      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010fc0:	2304      	movs	r3, #4
 8010fc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fc6:	e1bc      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010fc8:	2308      	movs	r3, #8
 8010fca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fce:	e1b8      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010fd0:	2310      	movs	r3, #16
 8010fd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fd6:	e1b4      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010fd8:	2320      	movs	r3, #32
 8010fda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fde:	e1b0      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010fe0:	2340      	movs	r3, #64	; 0x40
 8010fe2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fe6:	e1ac      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010fe8:	2380      	movs	r3, #128	; 0x80
 8010fea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fee:	e1a8      	b.n	8011342 <UART_SetConfig+0x7ae>
 8010ff0:	697b      	ldr	r3, [r7, #20]
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	4a75      	ldr	r2, [pc, #468]	; (80111cc <UART_SetConfig+0x638>)
 8010ff6:	4293      	cmp	r3, r2
 8010ff8:	d130      	bne.n	801105c <UART_SetConfig+0x4c8>
 8010ffa:	4b73      	ldr	r3, [pc, #460]	; (80111c8 <UART_SetConfig+0x634>)
 8010ffc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ffe:	f003 0307 	and.w	r3, r3, #7
 8011002:	2b05      	cmp	r3, #5
 8011004:	d826      	bhi.n	8011054 <UART_SetConfig+0x4c0>
 8011006:	a201      	add	r2, pc, #4	; (adr r2, 801100c <UART_SetConfig+0x478>)
 8011008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801100c:	08011025 	.word	0x08011025
 8011010:	0801102d 	.word	0x0801102d
 8011014:	08011035 	.word	0x08011035
 8011018:	0801103d 	.word	0x0801103d
 801101c:	08011045 	.word	0x08011045
 8011020:	0801104d 	.word	0x0801104d
 8011024:	2300      	movs	r3, #0
 8011026:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801102a:	e18a      	b.n	8011342 <UART_SetConfig+0x7ae>
 801102c:	2304      	movs	r3, #4
 801102e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011032:	e186      	b.n	8011342 <UART_SetConfig+0x7ae>
 8011034:	2308      	movs	r3, #8
 8011036:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801103a:	e182      	b.n	8011342 <UART_SetConfig+0x7ae>
 801103c:	2310      	movs	r3, #16
 801103e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011042:	e17e      	b.n	8011342 <UART_SetConfig+0x7ae>
 8011044:	2320      	movs	r3, #32
 8011046:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801104a:	e17a      	b.n	8011342 <UART_SetConfig+0x7ae>
 801104c:	2340      	movs	r3, #64	; 0x40
 801104e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011052:	e176      	b.n	8011342 <UART_SetConfig+0x7ae>
 8011054:	2380      	movs	r3, #128	; 0x80
 8011056:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801105a:	e172      	b.n	8011342 <UART_SetConfig+0x7ae>
 801105c:	697b      	ldr	r3, [r7, #20]
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	4a5b      	ldr	r2, [pc, #364]	; (80111d0 <UART_SetConfig+0x63c>)
 8011062:	4293      	cmp	r3, r2
 8011064:	d130      	bne.n	80110c8 <UART_SetConfig+0x534>
 8011066:	4b58      	ldr	r3, [pc, #352]	; (80111c8 <UART_SetConfig+0x634>)
 8011068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801106a:	f003 0307 	and.w	r3, r3, #7
 801106e:	2b05      	cmp	r3, #5
 8011070:	d826      	bhi.n	80110c0 <UART_SetConfig+0x52c>
 8011072:	a201      	add	r2, pc, #4	; (adr r2, 8011078 <UART_SetConfig+0x4e4>)
 8011074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011078:	08011091 	.word	0x08011091
 801107c:	08011099 	.word	0x08011099
 8011080:	080110a1 	.word	0x080110a1
 8011084:	080110a9 	.word	0x080110a9
 8011088:	080110b1 	.word	0x080110b1
 801108c:	080110b9 	.word	0x080110b9
 8011090:	2300      	movs	r3, #0
 8011092:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011096:	e154      	b.n	8011342 <UART_SetConfig+0x7ae>
 8011098:	2304      	movs	r3, #4
 801109a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801109e:	e150      	b.n	8011342 <UART_SetConfig+0x7ae>
 80110a0:	2308      	movs	r3, #8
 80110a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110a6:	e14c      	b.n	8011342 <UART_SetConfig+0x7ae>
 80110a8:	2310      	movs	r3, #16
 80110aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110ae:	e148      	b.n	8011342 <UART_SetConfig+0x7ae>
 80110b0:	2320      	movs	r3, #32
 80110b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110b6:	e144      	b.n	8011342 <UART_SetConfig+0x7ae>
 80110b8:	2340      	movs	r3, #64	; 0x40
 80110ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110be:	e140      	b.n	8011342 <UART_SetConfig+0x7ae>
 80110c0:	2380      	movs	r3, #128	; 0x80
 80110c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110c6:	e13c      	b.n	8011342 <UART_SetConfig+0x7ae>
 80110c8:	697b      	ldr	r3, [r7, #20]
 80110ca:	681b      	ldr	r3, [r3, #0]
 80110cc:	4a41      	ldr	r2, [pc, #260]	; (80111d4 <UART_SetConfig+0x640>)
 80110ce:	4293      	cmp	r3, r2
 80110d0:	f040 8082 	bne.w	80111d8 <UART_SetConfig+0x644>
 80110d4:	4b3c      	ldr	r3, [pc, #240]	; (80111c8 <UART_SetConfig+0x634>)
 80110d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80110d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80110dc:	2b28      	cmp	r3, #40	; 0x28
 80110de:	d86d      	bhi.n	80111bc <UART_SetConfig+0x628>
 80110e0:	a201      	add	r2, pc, #4	; (adr r2, 80110e8 <UART_SetConfig+0x554>)
 80110e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110e6:	bf00      	nop
 80110e8:	0801118d 	.word	0x0801118d
 80110ec:	080111bd 	.word	0x080111bd
 80110f0:	080111bd 	.word	0x080111bd
 80110f4:	080111bd 	.word	0x080111bd
 80110f8:	080111bd 	.word	0x080111bd
 80110fc:	080111bd 	.word	0x080111bd
 8011100:	080111bd 	.word	0x080111bd
 8011104:	080111bd 	.word	0x080111bd
 8011108:	08011195 	.word	0x08011195
 801110c:	080111bd 	.word	0x080111bd
 8011110:	080111bd 	.word	0x080111bd
 8011114:	080111bd 	.word	0x080111bd
 8011118:	080111bd 	.word	0x080111bd
 801111c:	080111bd 	.word	0x080111bd
 8011120:	080111bd 	.word	0x080111bd
 8011124:	080111bd 	.word	0x080111bd
 8011128:	0801119d 	.word	0x0801119d
 801112c:	080111bd 	.word	0x080111bd
 8011130:	080111bd 	.word	0x080111bd
 8011134:	080111bd 	.word	0x080111bd
 8011138:	080111bd 	.word	0x080111bd
 801113c:	080111bd 	.word	0x080111bd
 8011140:	080111bd 	.word	0x080111bd
 8011144:	080111bd 	.word	0x080111bd
 8011148:	080111a5 	.word	0x080111a5
 801114c:	080111bd 	.word	0x080111bd
 8011150:	080111bd 	.word	0x080111bd
 8011154:	080111bd 	.word	0x080111bd
 8011158:	080111bd 	.word	0x080111bd
 801115c:	080111bd 	.word	0x080111bd
 8011160:	080111bd 	.word	0x080111bd
 8011164:	080111bd 	.word	0x080111bd
 8011168:	080111ad 	.word	0x080111ad
 801116c:	080111bd 	.word	0x080111bd
 8011170:	080111bd 	.word	0x080111bd
 8011174:	080111bd 	.word	0x080111bd
 8011178:	080111bd 	.word	0x080111bd
 801117c:	080111bd 	.word	0x080111bd
 8011180:	080111bd 	.word	0x080111bd
 8011184:	080111bd 	.word	0x080111bd
 8011188:	080111b5 	.word	0x080111b5
 801118c:	2301      	movs	r3, #1
 801118e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011192:	e0d6      	b.n	8011342 <UART_SetConfig+0x7ae>
 8011194:	2304      	movs	r3, #4
 8011196:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801119a:	e0d2      	b.n	8011342 <UART_SetConfig+0x7ae>
 801119c:	2308      	movs	r3, #8
 801119e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111a2:	e0ce      	b.n	8011342 <UART_SetConfig+0x7ae>
 80111a4:	2310      	movs	r3, #16
 80111a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111aa:	e0ca      	b.n	8011342 <UART_SetConfig+0x7ae>
 80111ac:	2320      	movs	r3, #32
 80111ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111b2:	e0c6      	b.n	8011342 <UART_SetConfig+0x7ae>
 80111b4:	2340      	movs	r3, #64	; 0x40
 80111b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111ba:	e0c2      	b.n	8011342 <UART_SetConfig+0x7ae>
 80111bc:	2380      	movs	r3, #128	; 0x80
 80111be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80111c2:	e0be      	b.n	8011342 <UART_SetConfig+0x7ae>
 80111c4:	40011400 	.word	0x40011400
 80111c8:	58024400 	.word	0x58024400
 80111cc:	40007800 	.word	0x40007800
 80111d0:	40007c00 	.word	0x40007c00
 80111d4:	40011800 	.word	0x40011800
 80111d8:	697b      	ldr	r3, [r7, #20]
 80111da:	681b      	ldr	r3, [r3, #0]
 80111dc:	4aad      	ldr	r2, [pc, #692]	; (8011494 <UART_SetConfig+0x900>)
 80111de:	4293      	cmp	r3, r2
 80111e0:	d176      	bne.n	80112d0 <UART_SetConfig+0x73c>
 80111e2:	4bad      	ldr	r3, [pc, #692]	; (8011498 <UART_SetConfig+0x904>)
 80111e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80111e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80111ea:	2b28      	cmp	r3, #40	; 0x28
 80111ec:	d86c      	bhi.n	80112c8 <UART_SetConfig+0x734>
 80111ee:	a201      	add	r2, pc, #4	; (adr r2, 80111f4 <UART_SetConfig+0x660>)
 80111f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111f4:	08011299 	.word	0x08011299
 80111f8:	080112c9 	.word	0x080112c9
 80111fc:	080112c9 	.word	0x080112c9
 8011200:	080112c9 	.word	0x080112c9
 8011204:	080112c9 	.word	0x080112c9
 8011208:	080112c9 	.word	0x080112c9
 801120c:	080112c9 	.word	0x080112c9
 8011210:	080112c9 	.word	0x080112c9
 8011214:	080112a1 	.word	0x080112a1
 8011218:	080112c9 	.word	0x080112c9
 801121c:	080112c9 	.word	0x080112c9
 8011220:	080112c9 	.word	0x080112c9
 8011224:	080112c9 	.word	0x080112c9
 8011228:	080112c9 	.word	0x080112c9
 801122c:	080112c9 	.word	0x080112c9
 8011230:	080112c9 	.word	0x080112c9
 8011234:	080112a9 	.word	0x080112a9
 8011238:	080112c9 	.word	0x080112c9
 801123c:	080112c9 	.word	0x080112c9
 8011240:	080112c9 	.word	0x080112c9
 8011244:	080112c9 	.word	0x080112c9
 8011248:	080112c9 	.word	0x080112c9
 801124c:	080112c9 	.word	0x080112c9
 8011250:	080112c9 	.word	0x080112c9
 8011254:	080112b1 	.word	0x080112b1
 8011258:	080112c9 	.word	0x080112c9
 801125c:	080112c9 	.word	0x080112c9
 8011260:	080112c9 	.word	0x080112c9
 8011264:	080112c9 	.word	0x080112c9
 8011268:	080112c9 	.word	0x080112c9
 801126c:	080112c9 	.word	0x080112c9
 8011270:	080112c9 	.word	0x080112c9
 8011274:	080112b9 	.word	0x080112b9
 8011278:	080112c9 	.word	0x080112c9
 801127c:	080112c9 	.word	0x080112c9
 8011280:	080112c9 	.word	0x080112c9
 8011284:	080112c9 	.word	0x080112c9
 8011288:	080112c9 	.word	0x080112c9
 801128c:	080112c9 	.word	0x080112c9
 8011290:	080112c9 	.word	0x080112c9
 8011294:	080112c1 	.word	0x080112c1
 8011298:	2301      	movs	r3, #1
 801129a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801129e:	e050      	b.n	8011342 <UART_SetConfig+0x7ae>
 80112a0:	2304      	movs	r3, #4
 80112a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112a6:	e04c      	b.n	8011342 <UART_SetConfig+0x7ae>
 80112a8:	2308      	movs	r3, #8
 80112aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112ae:	e048      	b.n	8011342 <UART_SetConfig+0x7ae>
 80112b0:	2310      	movs	r3, #16
 80112b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112b6:	e044      	b.n	8011342 <UART_SetConfig+0x7ae>
 80112b8:	2320      	movs	r3, #32
 80112ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112be:	e040      	b.n	8011342 <UART_SetConfig+0x7ae>
 80112c0:	2340      	movs	r3, #64	; 0x40
 80112c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112c6:	e03c      	b.n	8011342 <UART_SetConfig+0x7ae>
 80112c8:	2380      	movs	r3, #128	; 0x80
 80112ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80112ce:	e038      	b.n	8011342 <UART_SetConfig+0x7ae>
 80112d0:	697b      	ldr	r3, [r7, #20]
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	4a71      	ldr	r2, [pc, #452]	; (801149c <UART_SetConfig+0x908>)
 80112d6:	4293      	cmp	r3, r2
 80112d8:	d130      	bne.n	801133c <UART_SetConfig+0x7a8>
 80112da:	4b6f      	ldr	r3, [pc, #444]	; (8011498 <UART_SetConfig+0x904>)
 80112dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80112de:	f003 0307 	and.w	r3, r3, #7
 80112e2:	2b05      	cmp	r3, #5
 80112e4:	d826      	bhi.n	8011334 <UART_SetConfig+0x7a0>
 80112e6:	a201      	add	r2, pc, #4	; (adr r2, 80112ec <UART_SetConfig+0x758>)
 80112e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112ec:	08011305 	.word	0x08011305
 80112f0:	0801130d 	.word	0x0801130d
 80112f4:	08011315 	.word	0x08011315
 80112f8:	0801131d 	.word	0x0801131d
 80112fc:	08011325 	.word	0x08011325
 8011300:	0801132d 	.word	0x0801132d
 8011304:	2302      	movs	r3, #2
 8011306:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801130a:	e01a      	b.n	8011342 <UART_SetConfig+0x7ae>
 801130c:	2304      	movs	r3, #4
 801130e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011312:	e016      	b.n	8011342 <UART_SetConfig+0x7ae>
 8011314:	2308      	movs	r3, #8
 8011316:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801131a:	e012      	b.n	8011342 <UART_SetConfig+0x7ae>
 801131c:	2310      	movs	r3, #16
 801131e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011322:	e00e      	b.n	8011342 <UART_SetConfig+0x7ae>
 8011324:	2320      	movs	r3, #32
 8011326:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801132a:	e00a      	b.n	8011342 <UART_SetConfig+0x7ae>
 801132c:	2340      	movs	r3, #64	; 0x40
 801132e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011332:	e006      	b.n	8011342 <UART_SetConfig+0x7ae>
 8011334:	2380      	movs	r3, #128	; 0x80
 8011336:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801133a:	e002      	b.n	8011342 <UART_SetConfig+0x7ae>
 801133c:	2380      	movs	r3, #128	; 0x80
 801133e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8011342:	697b      	ldr	r3, [r7, #20]
 8011344:	681b      	ldr	r3, [r3, #0]
 8011346:	4a55      	ldr	r2, [pc, #340]	; (801149c <UART_SetConfig+0x908>)
 8011348:	4293      	cmp	r3, r2
 801134a:	f040 80f8 	bne.w	801153e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801134e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8011352:	2b20      	cmp	r3, #32
 8011354:	dc46      	bgt.n	80113e4 <UART_SetConfig+0x850>
 8011356:	2b02      	cmp	r3, #2
 8011358:	db75      	blt.n	8011446 <UART_SetConfig+0x8b2>
 801135a:	3b02      	subs	r3, #2
 801135c:	2b1e      	cmp	r3, #30
 801135e:	d872      	bhi.n	8011446 <UART_SetConfig+0x8b2>
 8011360:	a201      	add	r2, pc, #4	; (adr r2, 8011368 <UART_SetConfig+0x7d4>)
 8011362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011366:	bf00      	nop
 8011368:	080113eb 	.word	0x080113eb
 801136c:	08011447 	.word	0x08011447
 8011370:	080113f3 	.word	0x080113f3
 8011374:	08011447 	.word	0x08011447
 8011378:	08011447 	.word	0x08011447
 801137c:	08011447 	.word	0x08011447
 8011380:	08011403 	.word	0x08011403
 8011384:	08011447 	.word	0x08011447
 8011388:	08011447 	.word	0x08011447
 801138c:	08011447 	.word	0x08011447
 8011390:	08011447 	.word	0x08011447
 8011394:	08011447 	.word	0x08011447
 8011398:	08011447 	.word	0x08011447
 801139c:	08011447 	.word	0x08011447
 80113a0:	08011413 	.word	0x08011413
 80113a4:	08011447 	.word	0x08011447
 80113a8:	08011447 	.word	0x08011447
 80113ac:	08011447 	.word	0x08011447
 80113b0:	08011447 	.word	0x08011447
 80113b4:	08011447 	.word	0x08011447
 80113b8:	08011447 	.word	0x08011447
 80113bc:	08011447 	.word	0x08011447
 80113c0:	08011447 	.word	0x08011447
 80113c4:	08011447 	.word	0x08011447
 80113c8:	08011447 	.word	0x08011447
 80113cc:	08011447 	.word	0x08011447
 80113d0:	08011447 	.word	0x08011447
 80113d4:	08011447 	.word	0x08011447
 80113d8:	08011447 	.word	0x08011447
 80113dc:	08011447 	.word	0x08011447
 80113e0:	08011439 	.word	0x08011439
 80113e4:	2b40      	cmp	r3, #64	; 0x40
 80113e6:	d02a      	beq.n	801143e <UART_SetConfig+0x8aa>
 80113e8:	e02d      	b.n	8011446 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80113ea:	f7fb f86b 	bl	800c4c4 <HAL_RCCEx_GetD3PCLK1Freq>
 80113ee:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80113f0:	e02f      	b.n	8011452 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80113f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80113f6:	4618      	mov	r0, r3
 80113f8:	f7fb f87a 	bl	800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80113fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011400:	e027      	b.n	8011452 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011402:	f107 0318 	add.w	r3, r7, #24
 8011406:	4618      	mov	r0, r3
 8011408:	f7fb f9c6 	bl	800c798 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801140c:	69fb      	ldr	r3, [r7, #28]
 801140e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011410:	e01f      	b.n	8011452 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011412:	4b21      	ldr	r3, [pc, #132]	; (8011498 <UART_SetConfig+0x904>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	f003 0320 	and.w	r3, r3, #32
 801141a:	2b00      	cmp	r3, #0
 801141c:	d009      	beq.n	8011432 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801141e:	4b1e      	ldr	r3, [pc, #120]	; (8011498 <UART_SetConfig+0x904>)
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	08db      	lsrs	r3, r3, #3
 8011424:	f003 0303 	and.w	r3, r3, #3
 8011428:	4a1d      	ldr	r2, [pc, #116]	; (80114a0 <UART_SetConfig+0x90c>)
 801142a:	fa22 f303 	lsr.w	r3, r2, r3
 801142e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011430:	e00f      	b.n	8011452 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8011432:	4b1b      	ldr	r3, [pc, #108]	; (80114a0 <UART_SetConfig+0x90c>)
 8011434:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011436:	e00c      	b.n	8011452 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011438:	4b1a      	ldr	r3, [pc, #104]	; (80114a4 <UART_SetConfig+0x910>)
 801143a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801143c:	e009      	b.n	8011452 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801143e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011442:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011444:	e005      	b.n	8011452 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8011446:	2300      	movs	r3, #0
 8011448:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801144a:	2301      	movs	r3, #1
 801144c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8011450:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8011452:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011454:	2b00      	cmp	r3, #0
 8011456:	f000 81ee 	beq.w	8011836 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801145a:	697b      	ldr	r3, [r7, #20]
 801145c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801145e:	4a12      	ldr	r2, [pc, #72]	; (80114a8 <UART_SetConfig+0x914>)
 8011460:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011464:	461a      	mov	r2, r3
 8011466:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011468:	fbb3 f3f2 	udiv	r3, r3, r2
 801146c:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801146e:	697b      	ldr	r3, [r7, #20]
 8011470:	685a      	ldr	r2, [r3, #4]
 8011472:	4613      	mov	r3, r2
 8011474:	005b      	lsls	r3, r3, #1
 8011476:	4413      	add	r3, r2
 8011478:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801147a:	429a      	cmp	r2, r3
 801147c:	d305      	bcc.n	801148a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801147e:	697b      	ldr	r3, [r7, #20]
 8011480:	685b      	ldr	r3, [r3, #4]
 8011482:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011484:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011486:	429a      	cmp	r2, r3
 8011488:	d910      	bls.n	80114ac <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 801148a:	2301      	movs	r3, #1
 801148c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011490:	e1d1      	b.n	8011836 <UART_SetConfig+0xca2>
 8011492:	bf00      	nop
 8011494:	40011c00 	.word	0x40011c00
 8011498:	58024400 	.word	0x58024400
 801149c:	58000c00 	.word	0x58000c00
 80114a0:	03d09000 	.word	0x03d09000
 80114a4:	003d0900 	.word	0x003d0900
 80114a8:	08018518 	.word	0x08018518
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80114ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114ae:	2200      	movs	r2, #0
 80114b0:	60bb      	str	r3, [r7, #8]
 80114b2:	60fa      	str	r2, [r7, #12]
 80114b4:	697b      	ldr	r3, [r7, #20]
 80114b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80114b8:	4ac0      	ldr	r2, [pc, #768]	; (80117bc <UART_SetConfig+0xc28>)
 80114ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80114be:	b29b      	uxth	r3, r3
 80114c0:	2200      	movs	r2, #0
 80114c2:	603b      	str	r3, [r7, #0]
 80114c4:	607a      	str	r2, [r7, #4]
 80114c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80114ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80114ce:	f7ee ff87 	bl	80003e0 <__aeabi_uldivmod>
 80114d2:	4602      	mov	r2, r0
 80114d4:	460b      	mov	r3, r1
 80114d6:	4610      	mov	r0, r2
 80114d8:	4619      	mov	r1, r3
 80114da:	f04f 0200 	mov.w	r2, #0
 80114de:	f04f 0300 	mov.w	r3, #0
 80114e2:	020b      	lsls	r3, r1, #8
 80114e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80114e8:	0202      	lsls	r2, r0, #8
 80114ea:	6979      	ldr	r1, [r7, #20]
 80114ec:	6849      	ldr	r1, [r1, #4]
 80114ee:	0849      	lsrs	r1, r1, #1
 80114f0:	2000      	movs	r0, #0
 80114f2:	460c      	mov	r4, r1
 80114f4:	4605      	mov	r5, r0
 80114f6:	eb12 0804 	adds.w	r8, r2, r4
 80114fa:	eb43 0905 	adc.w	r9, r3, r5
 80114fe:	697b      	ldr	r3, [r7, #20]
 8011500:	685b      	ldr	r3, [r3, #4]
 8011502:	2200      	movs	r2, #0
 8011504:	469a      	mov	sl, r3
 8011506:	4693      	mov	fp, r2
 8011508:	4652      	mov	r2, sl
 801150a:	465b      	mov	r3, fp
 801150c:	4640      	mov	r0, r8
 801150e:	4649      	mov	r1, r9
 8011510:	f7ee ff66 	bl	80003e0 <__aeabi_uldivmod>
 8011514:	4602      	mov	r2, r0
 8011516:	460b      	mov	r3, r1
 8011518:	4613      	mov	r3, r2
 801151a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801151c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801151e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8011522:	d308      	bcc.n	8011536 <UART_SetConfig+0x9a2>
 8011524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011526:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801152a:	d204      	bcs.n	8011536 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 801152c:	697b      	ldr	r3, [r7, #20]
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011532:	60da      	str	r2, [r3, #12]
 8011534:	e17f      	b.n	8011836 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8011536:	2301      	movs	r3, #1
 8011538:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 801153c:	e17b      	b.n	8011836 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801153e:	697b      	ldr	r3, [r7, #20]
 8011540:	69db      	ldr	r3, [r3, #28]
 8011542:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011546:	f040 80bd 	bne.w	80116c4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 801154a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801154e:	2b20      	cmp	r3, #32
 8011550:	dc48      	bgt.n	80115e4 <UART_SetConfig+0xa50>
 8011552:	2b00      	cmp	r3, #0
 8011554:	db7b      	blt.n	801164e <UART_SetConfig+0xaba>
 8011556:	2b20      	cmp	r3, #32
 8011558:	d879      	bhi.n	801164e <UART_SetConfig+0xaba>
 801155a:	a201      	add	r2, pc, #4	; (adr r2, 8011560 <UART_SetConfig+0x9cc>)
 801155c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011560:	080115eb 	.word	0x080115eb
 8011564:	080115f3 	.word	0x080115f3
 8011568:	0801164f 	.word	0x0801164f
 801156c:	0801164f 	.word	0x0801164f
 8011570:	080115fb 	.word	0x080115fb
 8011574:	0801164f 	.word	0x0801164f
 8011578:	0801164f 	.word	0x0801164f
 801157c:	0801164f 	.word	0x0801164f
 8011580:	0801160b 	.word	0x0801160b
 8011584:	0801164f 	.word	0x0801164f
 8011588:	0801164f 	.word	0x0801164f
 801158c:	0801164f 	.word	0x0801164f
 8011590:	0801164f 	.word	0x0801164f
 8011594:	0801164f 	.word	0x0801164f
 8011598:	0801164f 	.word	0x0801164f
 801159c:	0801164f 	.word	0x0801164f
 80115a0:	0801161b 	.word	0x0801161b
 80115a4:	0801164f 	.word	0x0801164f
 80115a8:	0801164f 	.word	0x0801164f
 80115ac:	0801164f 	.word	0x0801164f
 80115b0:	0801164f 	.word	0x0801164f
 80115b4:	0801164f 	.word	0x0801164f
 80115b8:	0801164f 	.word	0x0801164f
 80115bc:	0801164f 	.word	0x0801164f
 80115c0:	0801164f 	.word	0x0801164f
 80115c4:	0801164f 	.word	0x0801164f
 80115c8:	0801164f 	.word	0x0801164f
 80115cc:	0801164f 	.word	0x0801164f
 80115d0:	0801164f 	.word	0x0801164f
 80115d4:	0801164f 	.word	0x0801164f
 80115d8:	0801164f 	.word	0x0801164f
 80115dc:	0801164f 	.word	0x0801164f
 80115e0:	08011641 	.word	0x08011641
 80115e4:	2b40      	cmp	r3, #64	; 0x40
 80115e6:	d02e      	beq.n	8011646 <UART_SetConfig+0xab2>
 80115e8:	e031      	b.n	801164e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80115ea:	f7f9 f8cd 	bl	800a788 <HAL_RCC_GetPCLK1Freq>
 80115ee:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80115f0:	e033      	b.n	801165a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80115f2:	f7f9 f8df 	bl	800a7b4 <HAL_RCC_GetPCLK2Freq>
 80115f6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80115f8:	e02f      	b.n	801165a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80115fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80115fe:	4618      	mov	r0, r3
 8011600:	f7fa ff76 	bl	800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011606:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011608:	e027      	b.n	801165a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801160a:	f107 0318 	add.w	r3, r7, #24
 801160e:	4618      	mov	r0, r3
 8011610:	f7fb f8c2 	bl	800c798 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011614:	69fb      	ldr	r3, [r7, #28]
 8011616:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011618:	e01f      	b.n	801165a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801161a:	4b69      	ldr	r3, [pc, #420]	; (80117c0 <UART_SetConfig+0xc2c>)
 801161c:	681b      	ldr	r3, [r3, #0]
 801161e:	f003 0320 	and.w	r3, r3, #32
 8011622:	2b00      	cmp	r3, #0
 8011624:	d009      	beq.n	801163a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011626:	4b66      	ldr	r3, [pc, #408]	; (80117c0 <UART_SetConfig+0xc2c>)
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	08db      	lsrs	r3, r3, #3
 801162c:	f003 0303 	and.w	r3, r3, #3
 8011630:	4a64      	ldr	r2, [pc, #400]	; (80117c4 <UART_SetConfig+0xc30>)
 8011632:	fa22 f303 	lsr.w	r3, r2, r3
 8011636:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011638:	e00f      	b.n	801165a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 801163a:	4b62      	ldr	r3, [pc, #392]	; (80117c4 <UART_SetConfig+0xc30>)
 801163c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801163e:	e00c      	b.n	801165a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011640:	4b61      	ldr	r3, [pc, #388]	; (80117c8 <UART_SetConfig+0xc34>)
 8011642:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011644:	e009      	b.n	801165a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011646:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801164a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801164c:	e005      	b.n	801165a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 801164e:	2300      	movs	r3, #0
 8011650:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8011652:	2301      	movs	r3, #1
 8011654:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8011658:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801165a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801165c:	2b00      	cmp	r3, #0
 801165e:	f000 80ea 	beq.w	8011836 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011662:	697b      	ldr	r3, [r7, #20]
 8011664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011666:	4a55      	ldr	r2, [pc, #340]	; (80117bc <UART_SetConfig+0xc28>)
 8011668:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801166c:	461a      	mov	r2, r3
 801166e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011670:	fbb3 f3f2 	udiv	r3, r3, r2
 8011674:	005a      	lsls	r2, r3, #1
 8011676:	697b      	ldr	r3, [r7, #20]
 8011678:	685b      	ldr	r3, [r3, #4]
 801167a:	085b      	lsrs	r3, r3, #1
 801167c:	441a      	add	r2, r3
 801167e:	697b      	ldr	r3, [r7, #20]
 8011680:	685b      	ldr	r3, [r3, #4]
 8011682:	fbb2 f3f3 	udiv	r3, r2, r3
 8011686:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801168a:	2b0f      	cmp	r3, #15
 801168c:	d916      	bls.n	80116bc <UART_SetConfig+0xb28>
 801168e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011694:	d212      	bcs.n	80116bc <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011698:	b29b      	uxth	r3, r3
 801169a:	f023 030f 	bic.w	r3, r3, #15
 801169e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80116a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116a2:	085b      	lsrs	r3, r3, #1
 80116a4:	b29b      	uxth	r3, r3
 80116a6:	f003 0307 	and.w	r3, r3, #7
 80116aa:	b29a      	uxth	r2, r3
 80116ac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80116ae:	4313      	orrs	r3, r2
 80116b0:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80116b2:	697b      	ldr	r3, [r7, #20]
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80116b8:	60da      	str	r2, [r3, #12]
 80116ba:	e0bc      	b.n	8011836 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80116bc:	2301      	movs	r3, #1
 80116be:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80116c2:	e0b8      	b.n	8011836 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80116c4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80116c8:	2b20      	cmp	r3, #32
 80116ca:	dc4b      	bgt.n	8011764 <UART_SetConfig+0xbd0>
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	f2c0 8087 	blt.w	80117e0 <UART_SetConfig+0xc4c>
 80116d2:	2b20      	cmp	r3, #32
 80116d4:	f200 8084 	bhi.w	80117e0 <UART_SetConfig+0xc4c>
 80116d8:	a201      	add	r2, pc, #4	; (adr r2, 80116e0 <UART_SetConfig+0xb4c>)
 80116da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116de:	bf00      	nop
 80116e0:	0801176b 	.word	0x0801176b
 80116e4:	08011773 	.word	0x08011773
 80116e8:	080117e1 	.word	0x080117e1
 80116ec:	080117e1 	.word	0x080117e1
 80116f0:	0801177b 	.word	0x0801177b
 80116f4:	080117e1 	.word	0x080117e1
 80116f8:	080117e1 	.word	0x080117e1
 80116fc:	080117e1 	.word	0x080117e1
 8011700:	0801178b 	.word	0x0801178b
 8011704:	080117e1 	.word	0x080117e1
 8011708:	080117e1 	.word	0x080117e1
 801170c:	080117e1 	.word	0x080117e1
 8011710:	080117e1 	.word	0x080117e1
 8011714:	080117e1 	.word	0x080117e1
 8011718:	080117e1 	.word	0x080117e1
 801171c:	080117e1 	.word	0x080117e1
 8011720:	0801179b 	.word	0x0801179b
 8011724:	080117e1 	.word	0x080117e1
 8011728:	080117e1 	.word	0x080117e1
 801172c:	080117e1 	.word	0x080117e1
 8011730:	080117e1 	.word	0x080117e1
 8011734:	080117e1 	.word	0x080117e1
 8011738:	080117e1 	.word	0x080117e1
 801173c:	080117e1 	.word	0x080117e1
 8011740:	080117e1 	.word	0x080117e1
 8011744:	080117e1 	.word	0x080117e1
 8011748:	080117e1 	.word	0x080117e1
 801174c:	080117e1 	.word	0x080117e1
 8011750:	080117e1 	.word	0x080117e1
 8011754:	080117e1 	.word	0x080117e1
 8011758:	080117e1 	.word	0x080117e1
 801175c:	080117e1 	.word	0x080117e1
 8011760:	080117d3 	.word	0x080117d3
 8011764:	2b40      	cmp	r3, #64	; 0x40
 8011766:	d037      	beq.n	80117d8 <UART_SetConfig+0xc44>
 8011768:	e03a      	b.n	80117e0 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801176a:	f7f9 f80d 	bl	800a788 <HAL_RCC_GetPCLK1Freq>
 801176e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011770:	e03c      	b.n	80117ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011772:	f7f9 f81f 	bl	800a7b4 <HAL_RCC_GetPCLK2Freq>
 8011776:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011778:	e038      	b.n	80117ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801177a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801177e:	4618      	mov	r0, r3
 8011780:	f7fa feb6 	bl	800c4f0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011786:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011788:	e030      	b.n	80117ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801178a:	f107 0318 	add.w	r3, r7, #24
 801178e:	4618      	mov	r0, r3
 8011790:	f7fb f802 	bl	800c798 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011794:	69fb      	ldr	r3, [r7, #28]
 8011796:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011798:	e028      	b.n	80117ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801179a:	4b09      	ldr	r3, [pc, #36]	; (80117c0 <UART_SetConfig+0xc2c>)
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	f003 0320 	and.w	r3, r3, #32
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d012      	beq.n	80117cc <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80117a6:	4b06      	ldr	r3, [pc, #24]	; (80117c0 <UART_SetConfig+0xc2c>)
 80117a8:	681b      	ldr	r3, [r3, #0]
 80117aa:	08db      	lsrs	r3, r3, #3
 80117ac:	f003 0303 	and.w	r3, r3, #3
 80117b0:	4a04      	ldr	r2, [pc, #16]	; (80117c4 <UART_SetConfig+0xc30>)
 80117b2:	fa22 f303 	lsr.w	r3, r2, r3
 80117b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80117b8:	e018      	b.n	80117ec <UART_SetConfig+0xc58>
 80117ba:	bf00      	nop
 80117bc:	08018518 	.word	0x08018518
 80117c0:	58024400 	.word	0x58024400
 80117c4:	03d09000 	.word	0x03d09000
 80117c8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80117cc:	4b24      	ldr	r3, [pc, #144]	; (8011860 <UART_SetConfig+0xccc>)
 80117ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80117d0:	e00c      	b.n	80117ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80117d2:	4b24      	ldr	r3, [pc, #144]	; (8011864 <UART_SetConfig+0xcd0>)
 80117d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80117d6:	e009      	b.n	80117ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80117d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80117dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80117de:	e005      	b.n	80117ec <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80117e0:	2300      	movs	r3, #0
 80117e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80117e4:	2301      	movs	r3, #1
 80117e6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80117ea:	bf00      	nop
    }

    if (pclk != 0U)
 80117ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d021      	beq.n	8011836 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80117f2:	697b      	ldr	r3, [r7, #20]
 80117f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80117f6:	4a1c      	ldr	r2, [pc, #112]	; (8011868 <UART_SetConfig+0xcd4>)
 80117f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80117fc:	461a      	mov	r2, r3
 80117fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011800:	fbb3 f2f2 	udiv	r2, r3, r2
 8011804:	697b      	ldr	r3, [r7, #20]
 8011806:	685b      	ldr	r3, [r3, #4]
 8011808:	085b      	lsrs	r3, r3, #1
 801180a:	441a      	add	r2, r3
 801180c:	697b      	ldr	r3, [r7, #20]
 801180e:	685b      	ldr	r3, [r3, #4]
 8011810:	fbb2 f3f3 	udiv	r3, r2, r3
 8011814:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011818:	2b0f      	cmp	r3, #15
 801181a:	d909      	bls.n	8011830 <UART_SetConfig+0xc9c>
 801181c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801181e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011822:	d205      	bcs.n	8011830 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011826:	b29a      	uxth	r2, r3
 8011828:	697b      	ldr	r3, [r7, #20]
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	60da      	str	r2, [r3, #12]
 801182e:	e002      	b.n	8011836 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8011830:	2301      	movs	r3, #1
 8011832:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8011836:	697b      	ldr	r3, [r7, #20]
 8011838:	2201      	movs	r2, #1
 801183a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 801183e:	697b      	ldr	r3, [r7, #20]
 8011840:	2201      	movs	r2, #1
 8011842:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011846:	697b      	ldr	r3, [r7, #20]
 8011848:	2200      	movs	r2, #0
 801184a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 801184c:	697b      	ldr	r3, [r7, #20]
 801184e:	2200      	movs	r2, #0
 8011850:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8011852:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8011856:	4618      	mov	r0, r3
 8011858:	3748      	adds	r7, #72	; 0x48
 801185a:	46bd      	mov	sp, r7
 801185c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011860:	03d09000 	.word	0x03d09000
 8011864:	003d0900 	.word	0x003d0900
 8011868:	08018518 	.word	0x08018518

0801186c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801186c:	b480      	push	{r7}
 801186e:	b083      	sub	sp, #12
 8011870:	af00      	add	r7, sp, #0
 8011872:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011878:	f003 0301 	and.w	r3, r3, #1
 801187c:	2b00      	cmp	r3, #0
 801187e:	d00a      	beq.n	8011896 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	685b      	ldr	r3, [r3, #4]
 8011886:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	681b      	ldr	r3, [r3, #0]
 8011892:	430a      	orrs	r2, r1
 8011894:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801189a:	f003 0302 	and.w	r3, r3, #2
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d00a      	beq.n	80118b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	685b      	ldr	r3, [r3, #4]
 80118a8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	681b      	ldr	r3, [r3, #0]
 80118b4:	430a      	orrs	r2, r1
 80118b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80118bc:	f003 0304 	and.w	r3, r3, #4
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d00a      	beq.n	80118da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	681b      	ldr	r3, [r3, #0]
 80118c8:	685b      	ldr	r3, [r3, #4]
 80118ca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	430a      	orrs	r2, r1
 80118d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80118de:	f003 0308 	and.w	r3, r3, #8
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d00a      	beq.n	80118fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	681b      	ldr	r3, [r3, #0]
 80118ea:	685b      	ldr	r3, [r3, #4]
 80118ec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	430a      	orrs	r2, r1
 80118fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011900:	f003 0310 	and.w	r3, r3, #16
 8011904:	2b00      	cmp	r3, #0
 8011906:	d00a      	beq.n	801191e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	681b      	ldr	r3, [r3, #0]
 801190c:	689b      	ldr	r3, [r3, #8]
 801190e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	681b      	ldr	r3, [r3, #0]
 801191a:	430a      	orrs	r2, r1
 801191c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011922:	f003 0320 	and.w	r3, r3, #32
 8011926:	2b00      	cmp	r3, #0
 8011928:	d00a      	beq.n	8011940 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	681b      	ldr	r3, [r3, #0]
 801192e:	689b      	ldr	r3, [r3, #8]
 8011930:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	430a      	orrs	r2, r1
 801193e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011948:	2b00      	cmp	r3, #0
 801194a:	d01a      	beq.n	8011982 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	685b      	ldr	r3, [r3, #4]
 8011952:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	681b      	ldr	r3, [r3, #0]
 801195e:	430a      	orrs	r2, r1
 8011960:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011966:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801196a:	d10a      	bne.n	8011982 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	685b      	ldr	r3, [r3, #4]
 8011972:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	430a      	orrs	r2, r1
 8011980:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801198a:	2b00      	cmp	r3, #0
 801198c:	d00a      	beq.n	80119a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	685b      	ldr	r3, [r3, #4]
 8011994:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	430a      	orrs	r2, r1
 80119a2:	605a      	str	r2, [r3, #4]
  }
}
 80119a4:	bf00      	nop
 80119a6:	370c      	adds	r7, #12
 80119a8:	46bd      	mov	sp, r7
 80119aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ae:	4770      	bx	lr

080119b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b098      	sub	sp, #96	; 0x60
 80119b4:	af02      	add	r7, sp, #8
 80119b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	2200      	movs	r2, #0
 80119bc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80119c0:	f7f2 f822 	bl	8003a08 <HAL_GetTick>
 80119c4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	f003 0308 	and.w	r3, r3, #8
 80119d0:	2b08      	cmp	r3, #8
 80119d2:	d12f      	bne.n	8011a34 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80119d4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80119d8:	9300      	str	r3, [sp, #0]
 80119da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80119dc:	2200      	movs	r2, #0
 80119de:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80119e2:	6878      	ldr	r0, [r7, #4]
 80119e4:	f000 f88e 	bl	8011b04 <UART_WaitOnFlagUntilTimeout>
 80119e8:	4603      	mov	r3, r0
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d022      	beq.n	8011a34 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119f6:	e853 3f00 	ldrex	r3, [r3]
 80119fa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80119fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80119fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011a02:	653b      	str	r3, [r7, #80]	; 0x50
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	461a      	mov	r2, r3
 8011a0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a0c:	647b      	str	r3, [r7, #68]	; 0x44
 8011a0e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a10:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011a12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011a14:	e841 2300 	strex	r3, r2, [r1]
 8011a18:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8011a1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d1e6      	bne.n	80119ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	2220      	movs	r2, #32
 8011a24:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011a30:	2303      	movs	r3, #3
 8011a32:	e063      	b.n	8011afc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	681b      	ldr	r3, [r3, #0]
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	f003 0304 	and.w	r3, r3, #4
 8011a3e:	2b04      	cmp	r3, #4
 8011a40:	d149      	bne.n	8011ad6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011a42:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011a46:	9300      	str	r3, [sp, #0]
 8011a48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011a4a:	2200      	movs	r2, #0
 8011a4c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8011a50:	6878      	ldr	r0, [r7, #4]
 8011a52:	f000 f857 	bl	8011b04 <UART_WaitOnFlagUntilTimeout>
 8011a56:	4603      	mov	r3, r0
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d03c      	beq.n	8011ad6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a64:	e853 3f00 	ldrex	r3, [r3]
 8011a68:	623b      	str	r3, [r7, #32]
   return(result);
 8011a6a:	6a3b      	ldr	r3, [r7, #32]
 8011a6c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011a70:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	681b      	ldr	r3, [r3, #0]
 8011a76:	461a      	mov	r2, r3
 8011a78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011a7a:	633b      	str	r3, [r7, #48]	; 0x30
 8011a7c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a7e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011a80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011a82:	e841 2300 	strex	r3, r2, [r1]
 8011a86:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d1e6      	bne.n	8011a5c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	3308      	adds	r3, #8
 8011a94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a96:	693b      	ldr	r3, [r7, #16]
 8011a98:	e853 3f00 	ldrex	r3, [r3]
 8011a9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	f023 0301 	bic.w	r3, r3, #1
 8011aa4:	64bb      	str	r3, [r7, #72]	; 0x48
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	3308      	adds	r3, #8
 8011aac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011aae:	61fa      	str	r2, [r7, #28]
 8011ab0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ab2:	69b9      	ldr	r1, [r7, #24]
 8011ab4:	69fa      	ldr	r2, [r7, #28]
 8011ab6:	e841 2300 	strex	r3, r2, [r1]
 8011aba:	617b      	str	r3, [r7, #20]
   return(result);
 8011abc:	697b      	ldr	r3, [r7, #20]
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d1e5      	bne.n	8011a8e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	2220      	movs	r2, #32
 8011ac6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	2200      	movs	r2, #0
 8011ace:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011ad2:	2303      	movs	r3, #3
 8011ad4:	e012      	b.n	8011afc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	2220      	movs	r2, #32
 8011ada:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	2220      	movs	r2, #32
 8011ae2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	2200      	movs	r2, #0
 8011aea:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	2200      	movs	r2, #0
 8011af0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	2200      	movs	r2, #0
 8011af6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011afa:	2300      	movs	r3, #0
}
 8011afc:	4618      	mov	r0, r3
 8011afe:	3758      	adds	r7, #88	; 0x58
 8011b00:	46bd      	mov	sp, r7
 8011b02:	bd80      	pop	{r7, pc}

08011b04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011b04:	b580      	push	{r7, lr}
 8011b06:	b084      	sub	sp, #16
 8011b08:	af00      	add	r7, sp, #0
 8011b0a:	60f8      	str	r0, [r7, #12]
 8011b0c:	60b9      	str	r1, [r7, #8]
 8011b0e:	603b      	str	r3, [r7, #0]
 8011b10:	4613      	mov	r3, r2
 8011b12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011b14:	e049      	b.n	8011baa <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011b16:	69bb      	ldr	r3, [r7, #24]
 8011b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b1c:	d045      	beq.n	8011baa <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011b1e:	f7f1 ff73 	bl	8003a08 <HAL_GetTick>
 8011b22:	4602      	mov	r2, r0
 8011b24:	683b      	ldr	r3, [r7, #0]
 8011b26:	1ad3      	subs	r3, r2, r3
 8011b28:	69ba      	ldr	r2, [r7, #24]
 8011b2a:	429a      	cmp	r2, r3
 8011b2c:	d302      	bcc.n	8011b34 <UART_WaitOnFlagUntilTimeout+0x30>
 8011b2e:	69bb      	ldr	r3, [r7, #24]
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d101      	bne.n	8011b38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011b34:	2303      	movs	r3, #3
 8011b36:	e048      	b.n	8011bca <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8011b38:	68fb      	ldr	r3, [r7, #12]
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	f003 0304 	and.w	r3, r3, #4
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d031      	beq.n	8011baa <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011b46:	68fb      	ldr	r3, [r7, #12]
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	69db      	ldr	r3, [r3, #28]
 8011b4c:	f003 0308 	and.w	r3, r3, #8
 8011b50:	2b08      	cmp	r3, #8
 8011b52:	d110      	bne.n	8011b76 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	681b      	ldr	r3, [r3, #0]
 8011b58:	2208      	movs	r2, #8
 8011b5a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8011b5c:	68f8      	ldr	r0, [r7, #12]
 8011b5e:	f000 f839 	bl	8011bd4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011b62:	68fb      	ldr	r3, [r7, #12]
 8011b64:	2208      	movs	r2, #8
 8011b66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	2200      	movs	r2, #0
 8011b6e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8011b72:	2301      	movs	r3, #1
 8011b74:	e029      	b.n	8011bca <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	69db      	ldr	r3, [r3, #28]
 8011b7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011b80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011b84:	d111      	bne.n	8011baa <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011b8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011b90:	68f8      	ldr	r0, [r7, #12]
 8011b92:	f000 f81f 	bl	8011bd4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011b96:	68fb      	ldr	r3, [r7, #12]
 8011b98:	2220      	movs	r2, #32
 8011b9a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	2200      	movs	r2, #0
 8011ba2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8011ba6:	2303      	movs	r3, #3
 8011ba8:	e00f      	b.n	8011bca <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	69da      	ldr	r2, [r3, #28]
 8011bb0:	68bb      	ldr	r3, [r7, #8]
 8011bb2:	4013      	ands	r3, r2
 8011bb4:	68ba      	ldr	r2, [r7, #8]
 8011bb6:	429a      	cmp	r2, r3
 8011bb8:	bf0c      	ite	eq
 8011bba:	2301      	moveq	r3, #1
 8011bbc:	2300      	movne	r3, #0
 8011bbe:	b2db      	uxtb	r3, r3
 8011bc0:	461a      	mov	r2, r3
 8011bc2:	79fb      	ldrb	r3, [r7, #7]
 8011bc4:	429a      	cmp	r2, r3
 8011bc6:	d0a6      	beq.n	8011b16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011bc8:	2300      	movs	r3, #0
}
 8011bca:	4618      	mov	r0, r3
 8011bcc:	3710      	adds	r7, #16
 8011bce:	46bd      	mov	sp, r7
 8011bd0:	bd80      	pop	{r7, pc}
	...

08011bd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011bd4:	b480      	push	{r7}
 8011bd6:	b095      	sub	sp, #84	; 0x54
 8011bd8:	af00      	add	r7, sp, #0
 8011bda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011be2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011be4:	e853 3f00 	ldrex	r3, [r3]
 8011be8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011bf0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	681b      	ldr	r3, [r3, #0]
 8011bf6:	461a      	mov	r2, r3
 8011bf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011bfa:	643b      	str	r3, [r7, #64]	; 0x40
 8011bfc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011bfe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011c00:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011c02:	e841 2300 	strex	r3, r2, [r1]
 8011c06:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d1e6      	bne.n	8011bdc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	681b      	ldr	r3, [r3, #0]
 8011c12:	3308      	adds	r3, #8
 8011c14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c16:	6a3b      	ldr	r3, [r7, #32]
 8011c18:	e853 3f00 	ldrex	r3, [r3]
 8011c1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8011c1e:	69fa      	ldr	r2, [r7, #28]
 8011c20:	4b1e      	ldr	r3, [pc, #120]	; (8011c9c <UART_EndRxTransfer+0xc8>)
 8011c22:	4013      	ands	r3, r2
 8011c24:	64bb      	str	r3, [r7, #72]	; 0x48
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	3308      	adds	r3, #8
 8011c2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011c2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8011c30:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c32:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011c34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011c36:	e841 2300 	strex	r3, r2, [r1]
 8011c3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d1e5      	bne.n	8011c0e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011c46:	2b01      	cmp	r3, #1
 8011c48:	d118      	bne.n	8011c7c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	e853 3f00 	ldrex	r3, [r3]
 8011c56:	60bb      	str	r3, [r7, #8]
   return(result);
 8011c58:	68bb      	ldr	r3, [r7, #8]
 8011c5a:	f023 0310 	bic.w	r3, r3, #16
 8011c5e:	647b      	str	r3, [r7, #68]	; 0x44
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	461a      	mov	r2, r3
 8011c66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011c68:	61bb      	str	r3, [r7, #24]
 8011c6a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c6c:	6979      	ldr	r1, [r7, #20]
 8011c6e:	69ba      	ldr	r2, [r7, #24]
 8011c70:	e841 2300 	strex	r3, r2, [r1]
 8011c74:	613b      	str	r3, [r7, #16]
   return(result);
 8011c76:	693b      	ldr	r3, [r7, #16]
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d1e6      	bne.n	8011c4a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	2220      	movs	r2, #32
 8011c80:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	2200      	movs	r2, #0
 8011c88:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	2200      	movs	r2, #0
 8011c8e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8011c90:	bf00      	nop
 8011c92:	3754      	adds	r7, #84	; 0x54
 8011c94:	46bd      	mov	sp, r7
 8011c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c9a:	4770      	bx	lr
 8011c9c:	effffffe 	.word	0xeffffffe

08011ca0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011ca0:	b480      	push	{r7}
 8011ca2:	b085      	sub	sp, #20
 8011ca4:	af00      	add	r7, sp, #0
 8011ca6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8011cae:	2b01      	cmp	r3, #1
 8011cb0:	d101      	bne.n	8011cb6 <HAL_UARTEx_DisableFifoMode+0x16>
 8011cb2:	2302      	movs	r3, #2
 8011cb4:	e027      	b.n	8011d06 <HAL_UARTEx_DisableFifoMode+0x66>
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	2201      	movs	r2, #1
 8011cba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	2224      	movs	r2, #36	; 0x24
 8011cc2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	681b      	ldr	r3, [r3, #0]
 8011cca:	681b      	ldr	r3, [r3, #0]
 8011ccc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	681b      	ldr	r3, [r3, #0]
 8011cd2:	681a      	ldr	r2, [r3, #0]
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	f022 0201 	bic.w	r2, r2, #1
 8011cdc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011cde:	68fb      	ldr	r3, [r7, #12]
 8011ce0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8011ce4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	2200      	movs	r2, #0
 8011cea:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	681b      	ldr	r3, [r3, #0]
 8011cf0:	68fa      	ldr	r2, [r7, #12]
 8011cf2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	2220      	movs	r2, #32
 8011cf8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	2200      	movs	r2, #0
 8011d00:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011d04:	2300      	movs	r3, #0
}
 8011d06:	4618      	mov	r0, r3
 8011d08:	3714      	adds	r7, #20
 8011d0a:	46bd      	mov	sp, r7
 8011d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d10:	4770      	bx	lr

08011d12 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011d12:	b580      	push	{r7, lr}
 8011d14:	b084      	sub	sp, #16
 8011d16:	af00      	add	r7, sp, #0
 8011d18:	6078      	str	r0, [r7, #4]
 8011d1a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8011d22:	2b01      	cmp	r3, #1
 8011d24:	d101      	bne.n	8011d2a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011d26:	2302      	movs	r3, #2
 8011d28:	e02d      	b.n	8011d86 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	2201      	movs	r2, #1
 8011d2e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	2224      	movs	r2, #36	; 0x24
 8011d36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	681b      	ldr	r3, [r3, #0]
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	681a      	ldr	r2, [r3, #0]
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	f022 0201 	bic.w	r2, r2, #1
 8011d50:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	681b      	ldr	r3, [r3, #0]
 8011d56:	689b      	ldr	r3, [r3, #8]
 8011d58:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	683a      	ldr	r2, [r7, #0]
 8011d62:	430a      	orrs	r2, r1
 8011d64:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011d66:	6878      	ldr	r0, [r7, #4]
 8011d68:	f000 f850 	bl	8011e0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	68fa      	ldr	r2, [r7, #12]
 8011d72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011d74:	687b      	ldr	r3, [r7, #4]
 8011d76:	2220      	movs	r2, #32
 8011d78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	2200      	movs	r2, #0
 8011d80:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011d84:	2300      	movs	r3, #0
}
 8011d86:	4618      	mov	r0, r3
 8011d88:	3710      	adds	r7, #16
 8011d8a:	46bd      	mov	sp, r7
 8011d8c:	bd80      	pop	{r7, pc}

08011d8e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011d8e:	b580      	push	{r7, lr}
 8011d90:	b084      	sub	sp, #16
 8011d92:	af00      	add	r7, sp, #0
 8011d94:	6078      	str	r0, [r7, #4]
 8011d96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8011d9e:	2b01      	cmp	r3, #1
 8011da0:	d101      	bne.n	8011da6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011da2:	2302      	movs	r3, #2
 8011da4:	e02d      	b.n	8011e02 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	2201      	movs	r2, #1
 8011daa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	2224      	movs	r2, #36	; 0x24
 8011db2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	681a      	ldr	r2, [r3, #0]
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	f022 0201 	bic.w	r2, r2, #1
 8011dcc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	681b      	ldr	r3, [r3, #0]
 8011dd2:	689b      	ldr	r3, [r3, #8]
 8011dd4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	683a      	ldr	r2, [r7, #0]
 8011dde:	430a      	orrs	r2, r1
 8011de0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011de2:	6878      	ldr	r0, [r7, #4]
 8011de4:	f000 f812 	bl	8011e0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	681b      	ldr	r3, [r3, #0]
 8011dec:	68fa      	ldr	r2, [r7, #12]
 8011dee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	2220      	movs	r2, #32
 8011df4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	2200      	movs	r2, #0
 8011dfc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011e00:	2300      	movs	r3, #0
}
 8011e02:	4618      	mov	r0, r3
 8011e04:	3710      	adds	r7, #16
 8011e06:	46bd      	mov	sp, r7
 8011e08:	bd80      	pop	{r7, pc}
	...

08011e0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011e0c:	b480      	push	{r7}
 8011e0e:	b085      	sub	sp, #20
 8011e10:	af00      	add	r7, sp, #0
 8011e12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	d108      	bne.n	8011e2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	2201      	movs	r2, #1
 8011e20:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	2201      	movs	r2, #1
 8011e28:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011e2c:	e031      	b.n	8011e92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011e2e:	2310      	movs	r3, #16
 8011e30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011e32:	2310      	movs	r3, #16
 8011e34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	689b      	ldr	r3, [r3, #8]
 8011e3c:	0e5b      	lsrs	r3, r3, #25
 8011e3e:	b2db      	uxtb	r3, r3
 8011e40:	f003 0307 	and.w	r3, r3, #7
 8011e44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	689b      	ldr	r3, [r3, #8]
 8011e4c:	0f5b      	lsrs	r3, r3, #29
 8011e4e:	b2db      	uxtb	r3, r3
 8011e50:	f003 0307 	and.w	r3, r3, #7
 8011e54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011e56:	7bbb      	ldrb	r3, [r7, #14]
 8011e58:	7b3a      	ldrb	r2, [r7, #12]
 8011e5a:	4911      	ldr	r1, [pc, #68]	; (8011ea0 <UARTEx_SetNbDataToProcess+0x94>)
 8011e5c:	5c8a      	ldrb	r2, [r1, r2]
 8011e5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011e62:	7b3a      	ldrb	r2, [r7, #12]
 8011e64:	490f      	ldr	r1, [pc, #60]	; (8011ea4 <UARTEx_SetNbDataToProcess+0x98>)
 8011e66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011e68:	fb93 f3f2 	sdiv	r3, r3, r2
 8011e6c:	b29a      	uxth	r2, r3
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011e74:	7bfb      	ldrb	r3, [r7, #15]
 8011e76:	7b7a      	ldrb	r2, [r7, #13]
 8011e78:	4909      	ldr	r1, [pc, #36]	; (8011ea0 <UARTEx_SetNbDataToProcess+0x94>)
 8011e7a:	5c8a      	ldrb	r2, [r1, r2]
 8011e7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011e80:	7b7a      	ldrb	r2, [r7, #13]
 8011e82:	4908      	ldr	r1, [pc, #32]	; (8011ea4 <UARTEx_SetNbDataToProcess+0x98>)
 8011e84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011e86:	fb93 f3f2 	sdiv	r3, r3, r2
 8011e8a:	b29a      	uxth	r2, r3
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8011e92:	bf00      	nop
 8011e94:	3714      	adds	r7, #20
 8011e96:	46bd      	mov	sp, r7
 8011e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e9c:	4770      	bx	lr
 8011e9e:	bf00      	nop
 8011ea0:	08018530 	.word	0x08018530
 8011ea4:	08018538 	.word	0x08018538

08011ea8 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8011ea8:	b084      	sub	sp, #16
 8011eaa:	b480      	push	{r7}
 8011eac:	b085      	sub	sp, #20
 8011eae:	af00      	add	r7, sp, #0
 8011eb0:	6078      	str	r0, [r7, #4]
 8011eb2:	f107 001c 	add.w	r0, r7, #28
 8011eb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8011eba:	2300      	movs	r3, #0
 8011ebc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8011ebe:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8011ec0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8011ec2:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8011ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 8011ec6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8011ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 8011eca:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 8011ece:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8011ed0:	68fa      	ldr	r2, [r7, #12]
 8011ed2:	4313      	orrs	r3, r2
 8011ed4:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	685a      	ldr	r2, [r3, #4]
 8011eda:	4b07      	ldr	r3, [pc, #28]	; (8011ef8 <SDMMC_Init+0x50>)
 8011edc:	4013      	ands	r3, r2
 8011ede:	68fa      	ldr	r2, [r7, #12]
 8011ee0:	431a      	orrs	r2, r3
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8011ee6:	2300      	movs	r3, #0
}
 8011ee8:	4618      	mov	r0, r3
 8011eea:	3714      	adds	r7, #20
 8011eec:	46bd      	mov	sp, r7
 8011eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ef2:	b004      	add	sp, #16
 8011ef4:	4770      	bx	lr
 8011ef6:	bf00      	nop
 8011ef8:	ffc02c00 	.word	0xffc02c00

08011efc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8011efc:	b480      	push	{r7}
 8011efe:	b083      	sub	sp, #12
 8011f00:	af00      	add	r7, sp, #0
 8011f02:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8011f0a:	4618      	mov	r0, r3
 8011f0c:	370c      	adds	r7, #12
 8011f0e:	46bd      	mov	sp, r7
 8011f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f14:	4770      	bx	lr

08011f16 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8011f16:	b480      	push	{r7}
 8011f18:	b083      	sub	sp, #12
 8011f1a:	af00      	add	r7, sp, #0
 8011f1c:	6078      	str	r0, [r7, #4]
 8011f1e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8011f20:	683b      	ldr	r3, [r7, #0]
 8011f22:	681a      	ldr	r2, [r3, #0]
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011f2a:	2300      	movs	r3, #0
}
 8011f2c:	4618      	mov	r0, r3
 8011f2e:	370c      	adds	r7, #12
 8011f30:	46bd      	mov	sp, r7
 8011f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f36:	4770      	bx	lr

08011f38 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8011f38:	b480      	push	{r7}
 8011f3a:	b083      	sub	sp, #12
 8011f3c:	af00      	add	r7, sp, #0
 8011f3e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	681b      	ldr	r3, [r3, #0]
 8011f44:	f043 0203 	orr.w	r2, r3, #3
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8011f4c:	2300      	movs	r3, #0
}
 8011f4e:	4618      	mov	r0, r3
 8011f50:	370c      	adds	r7, #12
 8011f52:	46bd      	mov	sp, r7
 8011f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f58:	4770      	bx	lr

08011f5a <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8011f5a:	b480      	push	{r7}
 8011f5c:	b083      	sub	sp, #12
 8011f5e:	af00      	add	r7, sp, #0
 8011f60:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	f003 0303 	and.w	r3, r3, #3
}
 8011f6a:	4618      	mov	r0, r3
 8011f6c:	370c      	adds	r7, #12
 8011f6e:	46bd      	mov	sp, r7
 8011f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f74:	4770      	bx	lr
	...

08011f78 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8011f78:	b480      	push	{r7}
 8011f7a:	b085      	sub	sp, #20
 8011f7c:	af00      	add	r7, sp, #0
 8011f7e:	6078      	str	r0, [r7, #4]
 8011f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011f82:	2300      	movs	r3, #0
 8011f84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8011f86:	683b      	ldr	r3, [r7, #0]
 8011f88:	681a      	ldr	r2, [r3, #0]
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8011f8e:	683b      	ldr	r3, [r7, #0]
 8011f90:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8011f92:	683b      	ldr	r3, [r7, #0]
 8011f94:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8011f96:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8011f98:	683b      	ldr	r3, [r7, #0]
 8011f9a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8011f9c:	431a      	orrs	r2, r3
                       Command->CPSM);
 8011f9e:	683b      	ldr	r3, [r7, #0]
 8011fa0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8011fa2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8011fa4:	68fa      	ldr	r2, [r7, #12]
 8011fa6:	4313      	orrs	r3, r2
 8011fa8:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	68da      	ldr	r2, [r3, #12]
 8011fae:	4b06      	ldr	r3, [pc, #24]	; (8011fc8 <SDMMC_SendCommand+0x50>)
 8011fb0:	4013      	ands	r3, r2
 8011fb2:	68fa      	ldr	r2, [r7, #12]
 8011fb4:	431a      	orrs	r2, r3
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8011fba:	2300      	movs	r3, #0
}
 8011fbc:	4618      	mov	r0, r3
 8011fbe:	3714      	adds	r7, #20
 8011fc0:	46bd      	mov	sp, r7
 8011fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fc6:	4770      	bx	lr
 8011fc8:	fffee0c0 	.word	0xfffee0c0

08011fcc <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8011fcc:	b480      	push	{r7}
 8011fce:	b083      	sub	sp, #12
 8011fd0:	af00      	add	r7, sp, #0
 8011fd2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	691b      	ldr	r3, [r3, #16]
 8011fd8:	b2db      	uxtb	r3, r3
}
 8011fda:	4618      	mov	r0, r3
 8011fdc:	370c      	adds	r7, #12
 8011fde:	46bd      	mov	sp, r7
 8011fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fe4:	4770      	bx	lr

08011fe6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8011fe6:	b480      	push	{r7}
 8011fe8:	b085      	sub	sp, #20
 8011fea:	af00      	add	r7, sp, #0
 8011fec:	6078      	str	r0, [r7, #4]
 8011fee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	3314      	adds	r3, #20
 8011ff4:	461a      	mov	r2, r3
 8011ff6:	683b      	ldr	r3, [r7, #0]
 8011ff8:	4413      	add	r3, r2
 8011ffa:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8011ffc:	68fb      	ldr	r3, [r7, #12]
 8011ffe:	681b      	ldr	r3, [r3, #0]
}
 8012000:	4618      	mov	r0, r3
 8012002:	3714      	adds	r7, #20
 8012004:	46bd      	mov	sp, r7
 8012006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801200a:	4770      	bx	lr

0801200c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 801200c:	b480      	push	{r7}
 801200e:	b085      	sub	sp, #20
 8012010:	af00      	add	r7, sp, #0
 8012012:	6078      	str	r0, [r7, #4]
 8012014:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012016:	2300      	movs	r3, #0
 8012018:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 801201a:	683b      	ldr	r3, [r7, #0]
 801201c:	681a      	ldr	r2, [r3, #0]
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8012022:	683b      	ldr	r3, [r7, #0]
 8012024:	685a      	ldr	r2, [r3, #4]
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801202a:	683b      	ldr	r3, [r7, #0]
 801202c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 801202e:	683b      	ldr	r3, [r7, #0]
 8012030:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012032:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8012034:	683b      	ldr	r3, [r7, #0]
 8012036:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8012038:	431a      	orrs	r2, r3
                       Data->DPSM);
 801203a:	683b      	ldr	r3, [r7, #0]
 801203c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 801203e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012040:	68fa      	ldr	r2, [r7, #12]
 8012042:	4313      	orrs	r3, r2
 8012044:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801204a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	431a      	orrs	r2, r3
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8012056:	2300      	movs	r3, #0

}
 8012058:	4618      	mov	r0, r3
 801205a:	3714      	adds	r7, #20
 801205c:	46bd      	mov	sp, r7
 801205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012062:	4770      	bx	lr

08012064 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8012064:	b580      	push	{r7, lr}
 8012066:	b088      	sub	sp, #32
 8012068:	af00      	add	r7, sp, #0
 801206a:	6078      	str	r0, [r7, #4]
 801206c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801206e:	683b      	ldr	r3, [r7, #0]
 8012070:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8012072:	2310      	movs	r3, #16
 8012074:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012076:	f44f 7380 	mov.w	r3, #256	; 0x100
 801207a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801207c:	2300      	movs	r3, #0
 801207e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012080:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012084:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012086:	f107 0308 	add.w	r3, r7, #8
 801208a:	4619      	mov	r1, r3
 801208c:	6878      	ldr	r0, [r7, #4]
 801208e:	f7ff ff73 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8012092:	f241 3288 	movw	r2, #5000	; 0x1388
 8012096:	2110      	movs	r1, #16
 8012098:	6878      	ldr	r0, [r7, #4]
 801209a:	f000 fa5f 	bl	801255c <SDMMC_GetCmdResp1>
 801209e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80120a0:	69fb      	ldr	r3, [r7, #28]
}
 80120a2:	4618      	mov	r0, r3
 80120a4:	3720      	adds	r7, #32
 80120a6:	46bd      	mov	sp, r7
 80120a8:	bd80      	pop	{r7, pc}

080120aa <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80120aa:	b580      	push	{r7, lr}
 80120ac:	b088      	sub	sp, #32
 80120ae:	af00      	add	r7, sp, #0
 80120b0:	6078      	str	r0, [r7, #4]
 80120b2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80120b4:	683b      	ldr	r3, [r7, #0]
 80120b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80120b8:	2311      	movs	r3, #17
 80120ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80120bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80120c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80120c2:	2300      	movs	r3, #0
 80120c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80120c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80120ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80120cc:	f107 0308 	add.w	r3, r7, #8
 80120d0:	4619      	mov	r1, r3
 80120d2:	6878      	ldr	r0, [r7, #4]
 80120d4:	f7ff ff50 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80120d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80120dc:	2111      	movs	r1, #17
 80120de:	6878      	ldr	r0, [r7, #4]
 80120e0:	f000 fa3c 	bl	801255c <SDMMC_GetCmdResp1>
 80120e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80120e6:	69fb      	ldr	r3, [r7, #28]
}
 80120e8:	4618      	mov	r0, r3
 80120ea:	3720      	adds	r7, #32
 80120ec:	46bd      	mov	sp, r7
 80120ee:	bd80      	pop	{r7, pc}

080120f0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80120f0:	b580      	push	{r7, lr}
 80120f2:	b088      	sub	sp, #32
 80120f4:	af00      	add	r7, sp, #0
 80120f6:	6078      	str	r0, [r7, #4]
 80120f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80120fa:	683b      	ldr	r3, [r7, #0]
 80120fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80120fe:	2312      	movs	r3, #18
 8012100:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012102:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012106:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012108:	2300      	movs	r3, #0
 801210a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801210c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012110:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012112:	f107 0308 	add.w	r3, r7, #8
 8012116:	4619      	mov	r1, r3
 8012118:	6878      	ldr	r0, [r7, #4]
 801211a:	f7ff ff2d 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801211e:	f241 3288 	movw	r2, #5000	; 0x1388
 8012122:	2112      	movs	r1, #18
 8012124:	6878      	ldr	r0, [r7, #4]
 8012126:	f000 fa19 	bl	801255c <SDMMC_GetCmdResp1>
 801212a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801212c:	69fb      	ldr	r3, [r7, #28]
}
 801212e:	4618      	mov	r0, r3
 8012130:	3720      	adds	r7, #32
 8012132:	46bd      	mov	sp, r7
 8012134:	bd80      	pop	{r7, pc}

08012136 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8012136:	b580      	push	{r7, lr}
 8012138:	b088      	sub	sp, #32
 801213a:	af00      	add	r7, sp, #0
 801213c:	6078      	str	r0, [r7, #4]
 801213e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8012140:	683b      	ldr	r3, [r7, #0]
 8012142:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8012144:	2318      	movs	r3, #24
 8012146:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012148:	f44f 7380 	mov.w	r3, #256	; 0x100
 801214c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801214e:	2300      	movs	r3, #0
 8012150:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012152:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012156:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012158:	f107 0308 	add.w	r3, r7, #8
 801215c:	4619      	mov	r1, r3
 801215e:	6878      	ldr	r0, [r7, #4]
 8012160:	f7ff ff0a 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8012164:	f241 3288 	movw	r2, #5000	; 0x1388
 8012168:	2118      	movs	r1, #24
 801216a:	6878      	ldr	r0, [r7, #4]
 801216c:	f000 f9f6 	bl	801255c <SDMMC_GetCmdResp1>
 8012170:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012172:	69fb      	ldr	r3, [r7, #28]
}
 8012174:	4618      	mov	r0, r3
 8012176:	3720      	adds	r7, #32
 8012178:	46bd      	mov	sp, r7
 801217a:	bd80      	pop	{r7, pc}

0801217c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 801217c:	b580      	push	{r7, lr}
 801217e:	b088      	sub	sp, #32
 8012180:	af00      	add	r7, sp, #0
 8012182:	6078      	str	r0, [r7, #4]
 8012184:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8012186:	683b      	ldr	r3, [r7, #0]
 8012188:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801218a:	2319      	movs	r3, #25
 801218c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801218e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012192:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012194:	2300      	movs	r3, #0
 8012196:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012198:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801219c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801219e:	f107 0308 	add.w	r3, r7, #8
 80121a2:	4619      	mov	r1, r3
 80121a4:	6878      	ldr	r0, [r7, #4]
 80121a6:	f7ff fee7 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80121aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80121ae:	2119      	movs	r1, #25
 80121b0:	6878      	ldr	r0, [r7, #4]
 80121b2:	f000 f9d3 	bl	801255c <SDMMC_GetCmdResp1>
 80121b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80121b8:	69fb      	ldr	r3, [r7, #28]
}
 80121ba:	4618      	mov	r0, r3
 80121bc:	3720      	adds	r7, #32
 80121be:	46bd      	mov	sp, r7
 80121c0:	bd80      	pop	{r7, pc}
	...

080121c4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 80121c4:	b580      	push	{r7, lr}
 80121c6:	b088      	sub	sp, #32
 80121c8:	af00      	add	r7, sp, #0
 80121ca:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80121cc:	2300      	movs	r3, #0
 80121ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80121d0:	230c      	movs	r3, #12
 80121d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80121d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80121d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80121da:	2300      	movs	r3, #0
 80121dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80121de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80121e2:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	68db      	ldr	r3, [r3, #12]
 80121e8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	68db      	ldr	r3, [r3, #12]
 80121f4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80121fc:	f107 0308 	add.w	r3, r7, #8
 8012200:	4619      	mov	r1, r3
 8012202:	6878      	ldr	r0, [r7, #4]
 8012204:	f7ff feb8 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8012208:	4a0b      	ldr	r2, [pc, #44]	; (8012238 <SDMMC_CmdStopTransfer+0x74>)
 801220a:	210c      	movs	r1, #12
 801220c:	6878      	ldr	r0, [r7, #4]
 801220e:	f000 f9a5 	bl	801255c <SDMMC_GetCmdResp1>
 8012212:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	68db      	ldr	r3, [r3, #12]
 8012218:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8012220:	69fb      	ldr	r3, [r7, #28]
 8012222:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8012226:	d101      	bne.n	801222c <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8012228:	2300      	movs	r3, #0
 801222a:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 801222c:	69fb      	ldr	r3, [r7, #28]
}
 801222e:	4618      	mov	r0, r3
 8012230:	3720      	adds	r7, #32
 8012232:	46bd      	mov	sp, r7
 8012234:	bd80      	pop	{r7, pc}
 8012236:	bf00      	nop
 8012238:	05f5e100 	.word	0x05f5e100

0801223c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 801223c:	b580      	push	{r7, lr}
 801223e:	b088      	sub	sp, #32
 8012240:	af00      	add	r7, sp, #0
 8012242:	6078      	str	r0, [r7, #4]
 8012244:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8012246:	683b      	ldr	r3, [r7, #0]
 8012248:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 801224a:	2307      	movs	r3, #7
 801224c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801224e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012252:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012254:	2300      	movs	r3, #0
 8012256:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012258:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801225c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801225e:	f107 0308 	add.w	r3, r7, #8
 8012262:	4619      	mov	r1, r3
 8012264:	6878      	ldr	r0, [r7, #4]
 8012266:	f7ff fe87 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 801226a:	f241 3288 	movw	r2, #5000	; 0x1388
 801226e:	2107      	movs	r1, #7
 8012270:	6878      	ldr	r0, [r7, #4]
 8012272:	f000 f973 	bl	801255c <SDMMC_GetCmdResp1>
 8012276:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012278:	69fb      	ldr	r3, [r7, #28]
}
 801227a:	4618      	mov	r0, r3
 801227c:	3720      	adds	r7, #32
 801227e:	46bd      	mov	sp, r7
 8012280:	bd80      	pop	{r7, pc}

08012282 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8012282:	b580      	push	{r7, lr}
 8012284:	b088      	sub	sp, #32
 8012286:	af00      	add	r7, sp, #0
 8012288:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801228a:	2300      	movs	r3, #0
 801228c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801228e:	2300      	movs	r3, #0
 8012290:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8012292:	2300      	movs	r3, #0
 8012294:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012296:	2300      	movs	r3, #0
 8012298:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801229a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801229e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80122a0:	f107 0308 	add.w	r3, r7, #8
 80122a4:	4619      	mov	r1, r3
 80122a6:	6878      	ldr	r0, [r7, #4]
 80122a8:	f7ff fe66 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80122ac:	6878      	ldr	r0, [r7, #4]
 80122ae:	f000 fb97 	bl	80129e0 <SDMMC_GetCmdError>
 80122b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80122b4:	69fb      	ldr	r3, [r7, #28]
}
 80122b6:	4618      	mov	r0, r3
 80122b8:	3720      	adds	r7, #32
 80122ba:	46bd      	mov	sp, r7
 80122bc:	bd80      	pop	{r7, pc}

080122be <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80122be:	b580      	push	{r7, lr}
 80122c0:	b088      	sub	sp, #32
 80122c2:	af00      	add	r7, sp, #0
 80122c4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80122c6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80122ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80122cc:	2308      	movs	r3, #8
 80122ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80122d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80122d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80122d6:	2300      	movs	r3, #0
 80122d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80122da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80122de:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80122e0:	f107 0308 	add.w	r3, r7, #8
 80122e4:	4619      	mov	r1, r3
 80122e6:	6878      	ldr	r0, [r7, #4]
 80122e8:	f7ff fe46 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 80122ec:	6878      	ldr	r0, [r7, #4]
 80122ee:	f000 fb29 	bl	8012944 <SDMMC_GetCmdResp7>
 80122f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80122f4:	69fb      	ldr	r3, [r7, #28]
}
 80122f6:	4618      	mov	r0, r3
 80122f8:	3720      	adds	r7, #32
 80122fa:	46bd      	mov	sp, r7
 80122fc:	bd80      	pop	{r7, pc}

080122fe <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80122fe:	b580      	push	{r7, lr}
 8012300:	b088      	sub	sp, #32
 8012302:	af00      	add	r7, sp, #0
 8012304:	6078      	str	r0, [r7, #4]
 8012306:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8012308:	683b      	ldr	r3, [r7, #0]
 801230a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 801230c:	2337      	movs	r3, #55	; 0x37
 801230e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012310:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012314:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012316:	2300      	movs	r3, #0
 8012318:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801231a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801231e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012320:	f107 0308 	add.w	r3, r7, #8
 8012324:	4619      	mov	r1, r3
 8012326:	6878      	ldr	r0, [r7, #4]
 8012328:	f7ff fe26 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 801232c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012330:	2137      	movs	r1, #55	; 0x37
 8012332:	6878      	ldr	r0, [r7, #4]
 8012334:	f000 f912 	bl	801255c <SDMMC_GetCmdResp1>
 8012338:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801233a:	69fb      	ldr	r3, [r7, #28]
}
 801233c:	4618      	mov	r0, r3
 801233e:	3720      	adds	r7, #32
 8012340:	46bd      	mov	sp, r7
 8012342:	bd80      	pop	{r7, pc}

08012344 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012344:	b580      	push	{r7, lr}
 8012346:	b088      	sub	sp, #32
 8012348:	af00      	add	r7, sp, #0
 801234a:	6078      	str	r0, [r7, #4]
 801234c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 801234e:	683b      	ldr	r3, [r7, #0]
 8012350:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8012352:	2329      	movs	r3, #41	; 0x29
 8012354:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012356:	f44f 7380 	mov.w	r3, #256	; 0x100
 801235a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801235c:	2300      	movs	r3, #0
 801235e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012360:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012364:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012366:	f107 0308 	add.w	r3, r7, #8
 801236a:	4619      	mov	r1, r3
 801236c:	6878      	ldr	r0, [r7, #4]
 801236e:	f7ff fe03 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8012372:	6878      	ldr	r0, [r7, #4]
 8012374:	f000 fa2e 	bl	80127d4 <SDMMC_GetCmdResp3>
 8012378:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801237a:	69fb      	ldr	r3, [r7, #28]
}
 801237c:	4618      	mov	r0, r3
 801237e:	3720      	adds	r7, #32
 8012380:	46bd      	mov	sp, r7
 8012382:	bd80      	pop	{r7, pc}

08012384 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8012384:	b580      	push	{r7, lr}
 8012386:	b088      	sub	sp, #32
 8012388:	af00      	add	r7, sp, #0
 801238a:	6078      	str	r0, [r7, #4]
 801238c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 801238e:	683b      	ldr	r3, [r7, #0]
 8012390:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8012392:	2306      	movs	r3, #6
 8012394:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012396:	f44f 7380 	mov.w	r3, #256	; 0x100
 801239a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801239c:	2300      	movs	r3, #0
 801239e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80123a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80123a4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80123a6:	f107 0308 	add.w	r3, r7, #8
 80123aa:	4619      	mov	r1, r3
 80123ac:	6878      	ldr	r0, [r7, #4]
 80123ae:	f7ff fde3 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 80123b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80123b6:	2106      	movs	r1, #6
 80123b8:	6878      	ldr	r0, [r7, #4]
 80123ba:	f000 f8cf 	bl	801255c <SDMMC_GetCmdResp1>
 80123be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80123c0:	69fb      	ldr	r3, [r7, #28]
}
 80123c2:	4618      	mov	r0, r3
 80123c4:	3720      	adds	r7, #32
 80123c6:	46bd      	mov	sp, r7
 80123c8:	bd80      	pop	{r7, pc}

080123ca <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80123ca:	b580      	push	{r7, lr}
 80123cc:	b088      	sub	sp, #32
 80123ce:	af00      	add	r7, sp, #0
 80123d0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80123d2:	2300      	movs	r3, #0
 80123d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80123d6:	2333      	movs	r3, #51	; 0x33
 80123d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80123da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80123de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80123e0:	2300      	movs	r3, #0
 80123e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80123e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80123e8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80123ea:	f107 0308 	add.w	r3, r7, #8
 80123ee:	4619      	mov	r1, r3
 80123f0:	6878      	ldr	r0, [r7, #4]
 80123f2:	f7ff fdc1 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 80123f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80123fa:	2133      	movs	r1, #51	; 0x33
 80123fc:	6878      	ldr	r0, [r7, #4]
 80123fe:	f000 f8ad 	bl	801255c <SDMMC_GetCmdResp1>
 8012402:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012404:	69fb      	ldr	r3, [r7, #28]
}
 8012406:	4618      	mov	r0, r3
 8012408:	3720      	adds	r7, #32
 801240a:	46bd      	mov	sp, r7
 801240c:	bd80      	pop	{r7, pc}

0801240e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 801240e:	b580      	push	{r7, lr}
 8012410:	b088      	sub	sp, #32
 8012412:	af00      	add	r7, sp, #0
 8012414:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8012416:	2300      	movs	r3, #0
 8012418:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 801241a:	2302      	movs	r3, #2
 801241c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801241e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8012422:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012424:	2300      	movs	r3, #0
 8012426:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012428:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801242c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801242e:	f107 0308 	add.w	r3, r7, #8
 8012432:	4619      	mov	r1, r3
 8012434:	6878      	ldr	r0, [r7, #4]
 8012436:	f7ff fd9f 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801243a:	6878      	ldr	r0, [r7, #4]
 801243c:	f000 f980 	bl	8012740 <SDMMC_GetCmdResp2>
 8012440:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012442:	69fb      	ldr	r3, [r7, #28]
}
 8012444:	4618      	mov	r0, r3
 8012446:	3720      	adds	r7, #32
 8012448:	46bd      	mov	sp, r7
 801244a:	bd80      	pop	{r7, pc}

0801244c <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801244c:	b580      	push	{r7, lr}
 801244e:	b088      	sub	sp, #32
 8012450:	af00      	add	r7, sp, #0
 8012452:	6078      	str	r0, [r7, #4]
 8012454:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8012456:	683b      	ldr	r3, [r7, #0]
 8012458:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 801245a:	2309      	movs	r3, #9
 801245c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801245e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8012462:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012464:	2300      	movs	r3, #0
 8012466:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012468:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801246c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801246e:	f107 0308 	add.w	r3, r7, #8
 8012472:	4619      	mov	r1, r3
 8012474:	6878      	ldr	r0, [r7, #4]
 8012476:	f7ff fd7f 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801247a:	6878      	ldr	r0, [r7, #4]
 801247c:	f000 f960 	bl	8012740 <SDMMC_GetCmdResp2>
 8012480:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012482:	69fb      	ldr	r3, [r7, #28]
}
 8012484:	4618      	mov	r0, r3
 8012486:	3720      	adds	r7, #32
 8012488:	46bd      	mov	sp, r7
 801248a:	bd80      	pop	{r7, pc}

0801248c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 801248c:	b580      	push	{r7, lr}
 801248e:	b088      	sub	sp, #32
 8012490:	af00      	add	r7, sp, #0
 8012492:	6078      	str	r0, [r7, #4]
 8012494:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8012496:	2300      	movs	r3, #0
 8012498:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 801249a:	2303      	movs	r3, #3
 801249c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801249e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80124a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80124a4:	2300      	movs	r3, #0
 80124a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80124a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80124ac:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80124ae:	f107 0308 	add.w	r3, r7, #8
 80124b2:	4619      	mov	r1, r3
 80124b4:	6878      	ldr	r0, [r7, #4]
 80124b6:	f7ff fd5f 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80124ba:	683a      	ldr	r2, [r7, #0]
 80124bc:	2103      	movs	r1, #3
 80124be:	6878      	ldr	r0, [r7, #4]
 80124c0:	f000 f9c8 	bl	8012854 <SDMMC_GetCmdResp6>
 80124c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80124c6:	69fb      	ldr	r3, [r7, #28]
}
 80124c8:	4618      	mov	r0, r3
 80124ca:	3720      	adds	r7, #32
 80124cc:	46bd      	mov	sp, r7
 80124ce:	bd80      	pop	{r7, pc}

080124d0 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80124d0:	b580      	push	{r7, lr}
 80124d2:	b088      	sub	sp, #32
 80124d4:	af00      	add	r7, sp, #0
 80124d6:	6078      	str	r0, [r7, #4]
 80124d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80124da:	683b      	ldr	r3, [r7, #0]
 80124dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80124de:	230d      	movs	r3, #13
 80124e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80124e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80124e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80124e8:	2300      	movs	r3, #0
 80124ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80124ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80124f0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80124f2:	f107 0308 	add.w	r3, r7, #8
 80124f6:	4619      	mov	r1, r3
 80124f8:	6878      	ldr	r0, [r7, #4]
 80124fa:	f7ff fd3d 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80124fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8012502:	210d      	movs	r1, #13
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f000 f829 	bl	801255c <SDMMC_GetCmdResp1>
 801250a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801250c:	69fb      	ldr	r3, [r7, #28]
}
 801250e:	4618      	mov	r0, r3
 8012510:	3720      	adds	r7, #32
 8012512:	46bd      	mov	sp, r7
 8012514:	bd80      	pop	{r7, pc}

08012516 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8012516:	b580      	push	{r7, lr}
 8012518:	b088      	sub	sp, #32
 801251a:	af00      	add	r7, sp, #0
 801251c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801251e:	2300      	movs	r3, #0
 8012520:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8012522:	230d      	movs	r3, #13
 8012524:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012526:	f44f 7380 	mov.w	r3, #256	; 0x100
 801252a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801252c:	2300      	movs	r3, #0
 801252e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012530:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012534:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012536:	f107 0308 	add.w	r3, r7, #8
 801253a:	4619      	mov	r1, r3
 801253c:	6878      	ldr	r0, [r7, #4]
 801253e:	f7ff fd1b 	bl	8011f78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8012542:	f241 3288 	movw	r2, #5000	; 0x1388
 8012546:	210d      	movs	r1, #13
 8012548:	6878      	ldr	r0, [r7, #4]
 801254a:	f000 f807 	bl	801255c <SDMMC_GetCmdResp1>
 801254e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012550:	69fb      	ldr	r3, [r7, #28]
}
 8012552:	4618      	mov	r0, r3
 8012554:	3720      	adds	r7, #32
 8012556:	46bd      	mov	sp, r7
 8012558:	bd80      	pop	{r7, pc}
	...

0801255c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 801255c:	b580      	push	{r7, lr}
 801255e:	b088      	sub	sp, #32
 8012560:	af00      	add	r7, sp, #0
 8012562:	60f8      	str	r0, [r7, #12]
 8012564:	460b      	mov	r3, r1
 8012566:	607a      	str	r2, [r7, #4]
 8012568:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 801256a:	4b70      	ldr	r3, [pc, #448]	; (801272c <SDMMC_GetCmdResp1+0x1d0>)
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	4a70      	ldr	r2, [pc, #448]	; (8012730 <SDMMC_GetCmdResp1+0x1d4>)
 8012570:	fba2 2303 	umull	r2, r3, r2, r3
 8012574:	0a5a      	lsrs	r2, r3, #9
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	fb02 f303 	mul.w	r3, r2, r3
 801257c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 801257e:	69fb      	ldr	r3, [r7, #28]
 8012580:	1e5a      	subs	r2, r3, #1
 8012582:	61fa      	str	r2, [r7, #28]
 8012584:	2b00      	cmp	r3, #0
 8012586:	d102      	bne.n	801258e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012588:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801258c:	e0c9      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 801258e:	68fb      	ldr	r3, [r7, #12]
 8012590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012592:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8012594:	69ba      	ldr	r2, [r7, #24]
 8012596:	4b67      	ldr	r3, [pc, #412]	; (8012734 <SDMMC_GetCmdResp1+0x1d8>)
 8012598:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801259a:	2b00      	cmp	r3, #0
 801259c:	d0ef      	beq.n	801257e <SDMMC_GetCmdResp1+0x22>
 801259e:	69bb      	ldr	r3, [r7, #24]
 80125a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	d1ea      	bne.n	801257e <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80125ac:	f003 0304 	and.w	r3, r3, #4
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d004      	beq.n	80125be <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	2204      	movs	r2, #4
 80125b8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80125ba:	2304      	movs	r3, #4
 80125bc:	e0b1      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80125be:	68fb      	ldr	r3, [r7, #12]
 80125c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80125c2:	f003 0301 	and.w	r3, r3, #1
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	d004      	beq.n	80125d4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	2201      	movs	r2, #1
 80125ce:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80125d0:	2301      	movs	r3, #1
 80125d2:	e0a6      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80125d4:	68fb      	ldr	r3, [r7, #12]
 80125d6:	4a58      	ldr	r2, [pc, #352]	; (8012738 <SDMMC_GetCmdResp1+0x1dc>)
 80125d8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80125da:	68f8      	ldr	r0, [r7, #12]
 80125dc:	f7ff fcf6 	bl	8011fcc <SDMMC_GetCommandResponse>
 80125e0:	4603      	mov	r3, r0
 80125e2:	461a      	mov	r2, r3
 80125e4:	7afb      	ldrb	r3, [r7, #11]
 80125e6:	4293      	cmp	r3, r2
 80125e8:	d001      	beq.n	80125ee <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80125ea:	2301      	movs	r3, #1
 80125ec:	e099      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80125ee:	2100      	movs	r1, #0
 80125f0:	68f8      	ldr	r0, [r7, #12]
 80125f2:	f7ff fcf8 	bl	8011fe6 <SDMMC_GetResponse>
 80125f6:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80125f8:	697a      	ldr	r2, [r7, #20]
 80125fa:	4b50      	ldr	r3, [pc, #320]	; (801273c <SDMMC_GetCmdResp1+0x1e0>)
 80125fc:	4013      	ands	r3, r2
 80125fe:	2b00      	cmp	r3, #0
 8012600:	d101      	bne.n	8012606 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8012602:	2300      	movs	r3, #0
 8012604:	e08d      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8012606:	697b      	ldr	r3, [r7, #20]
 8012608:	2b00      	cmp	r3, #0
 801260a:	da02      	bge.n	8012612 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 801260c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012610:	e087      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8012612:	697b      	ldr	r3, [r7, #20]
 8012614:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8012618:	2b00      	cmp	r3, #0
 801261a:	d001      	beq.n	8012620 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 801261c:	2340      	movs	r3, #64	; 0x40
 801261e:	e080      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8012620:	697b      	ldr	r3, [r7, #20]
 8012622:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8012626:	2b00      	cmp	r3, #0
 8012628:	d001      	beq.n	801262e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 801262a:	2380      	movs	r3, #128	; 0x80
 801262c:	e079      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801262e:	697b      	ldr	r3, [r7, #20]
 8012630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012634:	2b00      	cmp	r3, #0
 8012636:	d002      	beq.n	801263e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8012638:	f44f 7380 	mov.w	r3, #256	; 0x100
 801263c:	e071      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801263e:	697b      	ldr	r3, [r7, #20]
 8012640:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012644:	2b00      	cmp	r3, #0
 8012646:	d002      	beq.n	801264e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8012648:	f44f 7300 	mov.w	r3, #512	; 0x200
 801264c:	e069      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801264e:	697b      	ldr	r3, [r7, #20]
 8012650:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8012654:	2b00      	cmp	r3, #0
 8012656:	d002      	beq.n	801265e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8012658:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801265c:	e061      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801265e:	697b      	ldr	r3, [r7, #20]
 8012660:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8012664:	2b00      	cmp	r3, #0
 8012666:	d002      	beq.n	801266e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8012668:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801266c:	e059      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 801266e:	697b      	ldr	r3, [r7, #20]
 8012670:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012674:	2b00      	cmp	r3, #0
 8012676:	d002      	beq.n	801267e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8012678:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801267c:	e051      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 801267e:	697b      	ldr	r3, [r7, #20]
 8012680:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012684:	2b00      	cmp	r3, #0
 8012686:	d002      	beq.n	801268e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8012688:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 801268c:	e049      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 801268e:	697b      	ldr	r3, [r7, #20]
 8012690:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8012694:	2b00      	cmp	r3, #0
 8012696:	d002      	beq.n	801269e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8012698:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801269c:	e041      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 801269e:	697b      	ldr	r3, [r7, #20]
 80126a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d002      	beq.n	80126ae <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80126a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80126ac:	e039      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80126ae:	697b      	ldr	r3, [r7, #20]
 80126b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d002      	beq.n	80126be <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80126b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80126bc:	e031      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80126be:	697b      	ldr	r3, [r7, #20]
 80126c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d002      	beq.n	80126ce <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80126c8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80126cc:	e029      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80126ce:	697b      	ldr	r3, [r7, #20]
 80126d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	d002      	beq.n	80126de <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80126d8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80126dc:	e021      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80126de:	697b      	ldr	r3, [r7, #20]
 80126e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d002      	beq.n	80126ee <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80126e8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80126ec:	e019      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80126ee:	697b      	ldr	r3, [r7, #20]
 80126f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d002      	beq.n	80126fe <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80126f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80126fc:	e011      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80126fe:	697b      	ldr	r3, [r7, #20]
 8012700:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012704:	2b00      	cmp	r3, #0
 8012706:	d002      	beq.n	801270e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8012708:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 801270c:	e009      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 801270e:	697b      	ldr	r3, [r7, #20]
 8012710:	f003 0308 	and.w	r3, r3, #8
 8012714:	2b00      	cmp	r3, #0
 8012716:	d002      	beq.n	801271e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8012718:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 801271c:	e001      	b.n	8012722 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801271e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8012722:	4618      	mov	r0, r3
 8012724:	3720      	adds	r7, #32
 8012726:	46bd      	mov	sp, r7
 8012728:	bd80      	pop	{r7, pc}
 801272a:	bf00      	nop
 801272c:	24000000 	.word	0x24000000
 8012730:	10624dd3 	.word	0x10624dd3
 8012734:	00200045 	.word	0x00200045
 8012738:	002000c5 	.word	0x002000c5
 801273c:	fdffe008 	.word	0xfdffe008

08012740 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8012740:	b480      	push	{r7}
 8012742:	b085      	sub	sp, #20
 8012744:	af00      	add	r7, sp, #0
 8012746:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012748:	4b1f      	ldr	r3, [pc, #124]	; (80127c8 <SDMMC_GetCmdResp2+0x88>)
 801274a:	681b      	ldr	r3, [r3, #0]
 801274c:	4a1f      	ldr	r2, [pc, #124]	; (80127cc <SDMMC_GetCmdResp2+0x8c>)
 801274e:	fba2 2303 	umull	r2, r3, r2, r3
 8012752:	0a5b      	lsrs	r3, r3, #9
 8012754:	f241 3288 	movw	r2, #5000	; 0x1388
 8012758:	fb02 f303 	mul.w	r3, r2, r3
 801275c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801275e:	68fb      	ldr	r3, [r7, #12]
 8012760:	1e5a      	subs	r2, r3, #1
 8012762:	60fa      	str	r2, [r7, #12]
 8012764:	2b00      	cmp	r3, #0
 8012766:	d102      	bne.n	801276e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012768:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801276c:	e026      	b.n	80127bc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012772:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012774:	68bb      	ldr	r3, [r7, #8]
 8012776:	f003 0345 	and.w	r3, r3, #69	; 0x45
 801277a:	2b00      	cmp	r3, #0
 801277c:	d0ef      	beq.n	801275e <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801277e:	68bb      	ldr	r3, [r7, #8]
 8012780:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012784:	2b00      	cmp	r3, #0
 8012786:	d1ea      	bne.n	801275e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801278c:	f003 0304 	and.w	r3, r3, #4
 8012790:	2b00      	cmp	r3, #0
 8012792:	d004      	beq.n	801279e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	2204      	movs	r2, #4
 8012798:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801279a:	2304      	movs	r3, #4
 801279c:	e00e      	b.n	80127bc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80127a2:	f003 0301 	and.w	r3, r3, #1
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	d004      	beq.n	80127b4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	2201      	movs	r2, #1
 80127ae:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80127b0:	2301      	movs	r3, #1
 80127b2:	e003      	b.n	80127bc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	4a06      	ldr	r2, [pc, #24]	; (80127d0 <SDMMC_GetCmdResp2+0x90>)
 80127b8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80127ba:	2300      	movs	r3, #0
}
 80127bc:	4618      	mov	r0, r3
 80127be:	3714      	adds	r7, #20
 80127c0:	46bd      	mov	sp, r7
 80127c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127c6:	4770      	bx	lr
 80127c8:	24000000 	.word	0x24000000
 80127cc:	10624dd3 	.word	0x10624dd3
 80127d0:	002000c5 	.word	0x002000c5

080127d4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80127d4:	b480      	push	{r7}
 80127d6:	b085      	sub	sp, #20
 80127d8:	af00      	add	r7, sp, #0
 80127da:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80127dc:	4b1a      	ldr	r3, [pc, #104]	; (8012848 <SDMMC_GetCmdResp3+0x74>)
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	4a1a      	ldr	r2, [pc, #104]	; (801284c <SDMMC_GetCmdResp3+0x78>)
 80127e2:	fba2 2303 	umull	r2, r3, r2, r3
 80127e6:	0a5b      	lsrs	r3, r3, #9
 80127e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80127ec:	fb02 f303 	mul.w	r3, r2, r3
 80127f0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	1e5a      	subs	r2, r3, #1
 80127f6:	60fa      	str	r2, [r7, #12]
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d102      	bne.n	8012802 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80127fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012800:	e01b      	b.n	801283a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012806:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012808:	68bb      	ldr	r3, [r7, #8]
 801280a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 801280e:	2b00      	cmp	r3, #0
 8012810:	d0ef      	beq.n	80127f2 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8012812:	68bb      	ldr	r3, [r7, #8]
 8012814:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012818:	2b00      	cmp	r3, #0
 801281a:	d1ea      	bne.n	80127f2 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012820:	f003 0304 	and.w	r3, r3, #4
 8012824:	2b00      	cmp	r3, #0
 8012826:	d004      	beq.n	8012832 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	2204      	movs	r2, #4
 801282c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801282e:	2304      	movs	r3, #4
 8012830:	e003      	b.n	801283a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	4a06      	ldr	r2, [pc, #24]	; (8012850 <SDMMC_GetCmdResp3+0x7c>)
 8012836:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8012838:	2300      	movs	r3, #0
}
 801283a:	4618      	mov	r0, r3
 801283c:	3714      	adds	r7, #20
 801283e:	46bd      	mov	sp, r7
 8012840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012844:	4770      	bx	lr
 8012846:	bf00      	nop
 8012848:	24000000 	.word	0x24000000
 801284c:	10624dd3 	.word	0x10624dd3
 8012850:	002000c5 	.word	0x002000c5

08012854 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8012854:	b580      	push	{r7, lr}
 8012856:	b088      	sub	sp, #32
 8012858:	af00      	add	r7, sp, #0
 801285a:	60f8      	str	r0, [r7, #12]
 801285c:	460b      	mov	r3, r1
 801285e:	607a      	str	r2, [r7, #4]
 8012860:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012862:	4b35      	ldr	r3, [pc, #212]	; (8012938 <SDMMC_GetCmdResp6+0xe4>)
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	4a35      	ldr	r2, [pc, #212]	; (801293c <SDMMC_GetCmdResp6+0xe8>)
 8012868:	fba2 2303 	umull	r2, r3, r2, r3
 801286c:	0a5b      	lsrs	r3, r3, #9
 801286e:	f241 3288 	movw	r2, #5000	; 0x1388
 8012872:	fb02 f303 	mul.w	r3, r2, r3
 8012876:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8012878:	69fb      	ldr	r3, [r7, #28]
 801287a:	1e5a      	subs	r2, r3, #1
 801287c:	61fa      	str	r2, [r7, #28]
 801287e:	2b00      	cmp	r3, #0
 8012880:	d102      	bne.n	8012888 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012882:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012886:	e052      	b.n	801292e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8012888:	68fb      	ldr	r3, [r7, #12]
 801288a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801288c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801288e:	69bb      	ldr	r3, [r7, #24]
 8012890:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8012894:	2b00      	cmp	r3, #0
 8012896:	d0ef      	beq.n	8012878 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8012898:	69bb      	ldr	r3, [r7, #24]
 801289a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d1ea      	bne.n	8012878 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80128a6:	f003 0304 	and.w	r3, r3, #4
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d004      	beq.n	80128b8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80128ae:	68fb      	ldr	r3, [r7, #12]
 80128b0:	2204      	movs	r2, #4
 80128b2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80128b4:	2304      	movs	r3, #4
 80128b6:	e03a      	b.n	801292e <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80128bc:	f003 0301 	and.w	r3, r3, #1
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d004      	beq.n	80128ce <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80128c4:	68fb      	ldr	r3, [r7, #12]
 80128c6:	2201      	movs	r2, #1
 80128c8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80128ca:	2301      	movs	r3, #1
 80128cc:	e02f      	b.n	801292e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80128ce:	68f8      	ldr	r0, [r7, #12]
 80128d0:	f7ff fb7c 	bl	8011fcc <SDMMC_GetCommandResponse>
 80128d4:	4603      	mov	r3, r0
 80128d6:	461a      	mov	r2, r3
 80128d8:	7afb      	ldrb	r3, [r7, #11]
 80128da:	4293      	cmp	r3, r2
 80128dc:	d001      	beq.n	80128e2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80128de:	2301      	movs	r3, #1
 80128e0:	e025      	b.n	801292e <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	4a16      	ldr	r2, [pc, #88]	; (8012940 <SDMMC_GetCmdResp6+0xec>)
 80128e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80128e8:	2100      	movs	r1, #0
 80128ea:	68f8      	ldr	r0, [r7, #12]
 80128ec:	f7ff fb7b 	bl	8011fe6 <SDMMC_GetResponse>
 80128f0:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 80128f2:	697b      	ldr	r3, [r7, #20]
 80128f4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d106      	bne.n	801290a <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 80128fc:	697b      	ldr	r3, [r7, #20]
 80128fe:	0c1b      	lsrs	r3, r3, #16
 8012900:	b29a      	uxth	r2, r3
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8012906:	2300      	movs	r3, #0
 8012908:	e011      	b.n	801292e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 801290a:	697b      	ldr	r3, [r7, #20]
 801290c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012910:	2b00      	cmp	r3, #0
 8012912:	d002      	beq.n	801291a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8012914:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012918:	e009      	b.n	801292e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 801291a:	697b      	ldr	r3, [r7, #20]
 801291c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012920:	2b00      	cmp	r3, #0
 8012922:	d002      	beq.n	801292a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8012924:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012928:	e001      	b.n	801292e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801292a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 801292e:	4618      	mov	r0, r3
 8012930:	3720      	adds	r7, #32
 8012932:	46bd      	mov	sp, r7
 8012934:	bd80      	pop	{r7, pc}
 8012936:	bf00      	nop
 8012938:	24000000 	.word	0x24000000
 801293c:	10624dd3 	.word	0x10624dd3
 8012940:	002000c5 	.word	0x002000c5

08012944 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8012944:	b480      	push	{r7}
 8012946:	b085      	sub	sp, #20
 8012948:	af00      	add	r7, sp, #0
 801294a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801294c:	4b22      	ldr	r3, [pc, #136]	; (80129d8 <SDMMC_GetCmdResp7+0x94>)
 801294e:	681b      	ldr	r3, [r3, #0]
 8012950:	4a22      	ldr	r2, [pc, #136]	; (80129dc <SDMMC_GetCmdResp7+0x98>)
 8012952:	fba2 2303 	umull	r2, r3, r2, r3
 8012956:	0a5b      	lsrs	r3, r3, #9
 8012958:	f241 3288 	movw	r2, #5000	; 0x1388
 801295c:	fb02 f303 	mul.w	r3, r2, r3
 8012960:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	1e5a      	subs	r2, r3, #1
 8012966:	60fa      	str	r2, [r7, #12]
 8012968:	2b00      	cmp	r3, #0
 801296a:	d102      	bne.n	8012972 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801296c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012970:	e02c      	b.n	80129cc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012976:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012978:	68bb      	ldr	r3, [r7, #8]
 801297a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 801297e:	2b00      	cmp	r3, #0
 8012980:	d0ef      	beq.n	8012962 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8012982:	68bb      	ldr	r3, [r7, #8]
 8012984:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012988:	2b00      	cmp	r3, #0
 801298a:	d1ea      	bne.n	8012962 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012990:	f003 0304 	and.w	r3, r3, #4
 8012994:	2b00      	cmp	r3, #0
 8012996:	d004      	beq.n	80129a2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	2204      	movs	r2, #4
 801299c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801299e:	2304      	movs	r3, #4
 80129a0:	e014      	b.n	80129cc <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80129a6:	f003 0301 	and.w	r3, r3, #1
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d004      	beq.n	80129b8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	2201      	movs	r2, #1
 80129b2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80129b4:	2301      	movs	r3, #1
 80129b6:	e009      	b.n	80129cc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80129bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d002      	beq.n	80129ca <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	2240      	movs	r2, #64	; 0x40
 80129c8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80129ca:	2300      	movs	r3, #0

}
 80129cc:	4618      	mov	r0, r3
 80129ce:	3714      	adds	r7, #20
 80129d0:	46bd      	mov	sp, r7
 80129d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129d6:	4770      	bx	lr
 80129d8:	24000000 	.word	0x24000000
 80129dc:	10624dd3 	.word	0x10624dd3

080129e0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80129e0:	b480      	push	{r7}
 80129e2:	b085      	sub	sp, #20
 80129e4:	af00      	add	r7, sp, #0
 80129e6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80129e8:	4b11      	ldr	r3, [pc, #68]	; (8012a30 <SDMMC_GetCmdError+0x50>)
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	4a11      	ldr	r2, [pc, #68]	; (8012a34 <SDMMC_GetCmdError+0x54>)
 80129ee:	fba2 2303 	umull	r2, r3, r2, r3
 80129f2:	0a5b      	lsrs	r3, r3, #9
 80129f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80129f8:	fb02 f303 	mul.w	r3, r2, r3
 80129fc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80129fe:	68fb      	ldr	r3, [r7, #12]
 8012a00:	1e5a      	subs	r2, r3, #1
 8012a02:	60fa      	str	r2, [r7, #12]
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d102      	bne.n	8012a0e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012a08:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012a0c:	e009      	b.n	8012a22 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012a12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	d0f1      	beq.n	80129fe <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	4a06      	ldr	r2, [pc, #24]	; (8012a38 <SDMMC_GetCmdError+0x58>)
 8012a1e:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8012a20:	2300      	movs	r3, #0
}
 8012a22:	4618      	mov	r0, r3
 8012a24:	3714      	adds	r7, #20
 8012a26:	46bd      	mov	sp, r7
 8012a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a2c:	4770      	bx	lr
 8012a2e:	bf00      	nop
 8012a30:	24000000 	.word	0x24000000
 8012a34:	10624dd3 	.word	0x10624dd3
 8012a38:	002000c5 	.word	0x002000c5

08012a3c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012a3c:	b084      	sub	sp, #16
 8012a3e:	b580      	push	{r7, lr}
 8012a40:	b084      	sub	sp, #16
 8012a42:	af00      	add	r7, sp, #0
 8012a44:	6078      	str	r0, [r7, #4]
 8012a46:	f107 001c 	add.w	r0, r7, #28
 8012a4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8012a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a50:	2b01      	cmp	r3, #1
 8012a52:	d120      	bne.n	8012a96 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012a58:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	68da      	ldr	r2, [r3, #12]
 8012a64:	4b2a      	ldr	r3, [pc, #168]	; (8012b10 <USB_CoreInit+0xd4>)
 8012a66:	4013      	ands	r3, r2
 8012a68:	687a      	ldr	r2, [r7, #4]
 8012a6a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	68db      	ldr	r3, [r3, #12]
 8012a70:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8012a78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012a7a:	2b01      	cmp	r3, #1
 8012a7c:	d105      	bne.n	8012a8a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	68db      	ldr	r3, [r3, #12]
 8012a82:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8012a8a:	6878      	ldr	r0, [r7, #4]
 8012a8c:	f001 faf8 	bl	8014080 <USB_CoreReset>
 8012a90:	4603      	mov	r3, r0
 8012a92:	73fb      	strb	r3, [r7, #15]
 8012a94:	e01a      	b.n	8012acc <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	68db      	ldr	r3, [r3, #12]
 8012a9a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8012aa2:	6878      	ldr	r0, [r7, #4]
 8012aa4:	f001 faec 	bl	8014080 <USB_CoreReset>
 8012aa8:	4603      	mov	r3, r0
 8012aaa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8012aac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	d106      	bne.n	8012ac0 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ab6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	639a      	str	r2, [r3, #56]	; 0x38
 8012abe:	e005      	b.n	8012acc <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ac4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8012acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ace:	2b01      	cmp	r3, #1
 8012ad0:	d116      	bne.n	8012b00 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012ad6:	b29a      	uxth	r2, r3
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8012ae0:	4b0c      	ldr	r3, [pc, #48]	; (8012b14 <USB_CoreInit+0xd8>)
 8012ae2:	4313      	orrs	r3, r2
 8012ae4:	687a      	ldr	r2, [r7, #4]
 8012ae6:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	689b      	ldr	r3, [r3, #8]
 8012aec:	f043 0206 	orr.w	r2, r3, #6
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	689b      	ldr	r3, [r3, #8]
 8012af8:	f043 0220 	orr.w	r2, r3, #32
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8012b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b02:	4618      	mov	r0, r3
 8012b04:	3710      	adds	r7, #16
 8012b06:	46bd      	mov	sp, r7
 8012b08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012b0c:	b004      	add	sp, #16
 8012b0e:	4770      	bx	lr
 8012b10:	ffbdffbf 	.word	0xffbdffbf
 8012b14:	03ee0000 	.word	0x03ee0000

08012b18 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8012b18:	b480      	push	{r7}
 8012b1a:	b087      	sub	sp, #28
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	60f8      	str	r0, [r7, #12]
 8012b20:	60b9      	str	r1, [r7, #8]
 8012b22:	4613      	mov	r3, r2
 8012b24:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8012b26:	79fb      	ldrb	r3, [r7, #7]
 8012b28:	2b02      	cmp	r3, #2
 8012b2a:	d165      	bne.n	8012bf8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8012b2c:	68bb      	ldr	r3, [r7, #8]
 8012b2e:	4a41      	ldr	r2, [pc, #260]	; (8012c34 <USB_SetTurnaroundTime+0x11c>)
 8012b30:	4293      	cmp	r3, r2
 8012b32:	d906      	bls.n	8012b42 <USB_SetTurnaroundTime+0x2a>
 8012b34:	68bb      	ldr	r3, [r7, #8]
 8012b36:	4a40      	ldr	r2, [pc, #256]	; (8012c38 <USB_SetTurnaroundTime+0x120>)
 8012b38:	4293      	cmp	r3, r2
 8012b3a:	d202      	bcs.n	8012b42 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8012b3c:	230f      	movs	r3, #15
 8012b3e:	617b      	str	r3, [r7, #20]
 8012b40:	e062      	b.n	8012c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8012b42:	68bb      	ldr	r3, [r7, #8]
 8012b44:	4a3c      	ldr	r2, [pc, #240]	; (8012c38 <USB_SetTurnaroundTime+0x120>)
 8012b46:	4293      	cmp	r3, r2
 8012b48:	d306      	bcc.n	8012b58 <USB_SetTurnaroundTime+0x40>
 8012b4a:	68bb      	ldr	r3, [r7, #8]
 8012b4c:	4a3b      	ldr	r2, [pc, #236]	; (8012c3c <USB_SetTurnaroundTime+0x124>)
 8012b4e:	4293      	cmp	r3, r2
 8012b50:	d202      	bcs.n	8012b58 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8012b52:	230e      	movs	r3, #14
 8012b54:	617b      	str	r3, [r7, #20]
 8012b56:	e057      	b.n	8012c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8012b58:	68bb      	ldr	r3, [r7, #8]
 8012b5a:	4a38      	ldr	r2, [pc, #224]	; (8012c3c <USB_SetTurnaroundTime+0x124>)
 8012b5c:	4293      	cmp	r3, r2
 8012b5e:	d306      	bcc.n	8012b6e <USB_SetTurnaroundTime+0x56>
 8012b60:	68bb      	ldr	r3, [r7, #8]
 8012b62:	4a37      	ldr	r2, [pc, #220]	; (8012c40 <USB_SetTurnaroundTime+0x128>)
 8012b64:	4293      	cmp	r3, r2
 8012b66:	d202      	bcs.n	8012b6e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8012b68:	230d      	movs	r3, #13
 8012b6a:	617b      	str	r3, [r7, #20]
 8012b6c:	e04c      	b.n	8012c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8012b6e:	68bb      	ldr	r3, [r7, #8]
 8012b70:	4a33      	ldr	r2, [pc, #204]	; (8012c40 <USB_SetTurnaroundTime+0x128>)
 8012b72:	4293      	cmp	r3, r2
 8012b74:	d306      	bcc.n	8012b84 <USB_SetTurnaroundTime+0x6c>
 8012b76:	68bb      	ldr	r3, [r7, #8]
 8012b78:	4a32      	ldr	r2, [pc, #200]	; (8012c44 <USB_SetTurnaroundTime+0x12c>)
 8012b7a:	4293      	cmp	r3, r2
 8012b7c:	d802      	bhi.n	8012b84 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8012b7e:	230c      	movs	r3, #12
 8012b80:	617b      	str	r3, [r7, #20]
 8012b82:	e041      	b.n	8012c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8012b84:	68bb      	ldr	r3, [r7, #8]
 8012b86:	4a2f      	ldr	r2, [pc, #188]	; (8012c44 <USB_SetTurnaroundTime+0x12c>)
 8012b88:	4293      	cmp	r3, r2
 8012b8a:	d906      	bls.n	8012b9a <USB_SetTurnaroundTime+0x82>
 8012b8c:	68bb      	ldr	r3, [r7, #8]
 8012b8e:	4a2e      	ldr	r2, [pc, #184]	; (8012c48 <USB_SetTurnaroundTime+0x130>)
 8012b90:	4293      	cmp	r3, r2
 8012b92:	d802      	bhi.n	8012b9a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8012b94:	230b      	movs	r3, #11
 8012b96:	617b      	str	r3, [r7, #20]
 8012b98:	e036      	b.n	8012c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8012b9a:	68bb      	ldr	r3, [r7, #8]
 8012b9c:	4a2a      	ldr	r2, [pc, #168]	; (8012c48 <USB_SetTurnaroundTime+0x130>)
 8012b9e:	4293      	cmp	r3, r2
 8012ba0:	d906      	bls.n	8012bb0 <USB_SetTurnaroundTime+0x98>
 8012ba2:	68bb      	ldr	r3, [r7, #8]
 8012ba4:	4a29      	ldr	r2, [pc, #164]	; (8012c4c <USB_SetTurnaroundTime+0x134>)
 8012ba6:	4293      	cmp	r3, r2
 8012ba8:	d802      	bhi.n	8012bb0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8012baa:	230a      	movs	r3, #10
 8012bac:	617b      	str	r3, [r7, #20]
 8012bae:	e02b      	b.n	8012c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8012bb0:	68bb      	ldr	r3, [r7, #8]
 8012bb2:	4a26      	ldr	r2, [pc, #152]	; (8012c4c <USB_SetTurnaroundTime+0x134>)
 8012bb4:	4293      	cmp	r3, r2
 8012bb6:	d906      	bls.n	8012bc6 <USB_SetTurnaroundTime+0xae>
 8012bb8:	68bb      	ldr	r3, [r7, #8]
 8012bba:	4a25      	ldr	r2, [pc, #148]	; (8012c50 <USB_SetTurnaroundTime+0x138>)
 8012bbc:	4293      	cmp	r3, r2
 8012bbe:	d202      	bcs.n	8012bc6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8012bc0:	2309      	movs	r3, #9
 8012bc2:	617b      	str	r3, [r7, #20]
 8012bc4:	e020      	b.n	8012c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8012bc6:	68bb      	ldr	r3, [r7, #8]
 8012bc8:	4a21      	ldr	r2, [pc, #132]	; (8012c50 <USB_SetTurnaroundTime+0x138>)
 8012bca:	4293      	cmp	r3, r2
 8012bcc:	d306      	bcc.n	8012bdc <USB_SetTurnaroundTime+0xc4>
 8012bce:	68bb      	ldr	r3, [r7, #8]
 8012bd0:	4a20      	ldr	r2, [pc, #128]	; (8012c54 <USB_SetTurnaroundTime+0x13c>)
 8012bd2:	4293      	cmp	r3, r2
 8012bd4:	d802      	bhi.n	8012bdc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8012bd6:	2308      	movs	r3, #8
 8012bd8:	617b      	str	r3, [r7, #20]
 8012bda:	e015      	b.n	8012c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8012bdc:	68bb      	ldr	r3, [r7, #8]
 8012bde:	4a1d      	ldr	r2, [pc, #116]	; (8012c54 <USB_SetTurnaroundTime+0x13c>)
 8012be0:	4293      	cmp	r3, r2
 8012be2:	d906      	bls.n	8012bf2 <USB_SetTurnaroundTime+0xda>
 8012be4:	68bb      	ldr	r3, [r7, #8]
 8012be6:	4a1c      	ldr	r2, [pc, #112]	; (8012c58 <USB_SetTurnaroundTime+0x140>)
 8012be8:	4293      	cmp	r3, r2
 8012bea:	d202      	bcs.n	8012bf2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8012bec:	2307      	movs	r3, #7
 8012bee:	617b      	str	r3, [r7, #20]
 8012bf0:	e00a      	b.n	8012c08 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8012bf2:	2306      	movs	r3, #6
 8012bf4:	617b      	str	r3, [r7, #20]
 8012bf6:	e007      	b.n	8012c08 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8012bf8:	79fb      	ldrb	r3, [r7, #7]
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d102      	bne.n	8012c04 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8012bfe:	2309      	movs	r3, #9
 8012c00:	617b      	str	r3, [r7, #20]
 8012c02:	e001      	b.n	8012c08 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8012c04:	2309      	movs	r3, #9
 8012c06:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8012c08:	68fb      	ldr	r3, [r7, #12]
 8012c0a:	68db      	ldr	r3, [r3, #12]
 8012c0c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8012c10:	68fb      	ldr	r3, [r7, #12]
 8012c12:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8012c14:	68fb      	ldr	r3, [r7, #12]
 8012c16:	68da      	ldr	r2, [r3, #12]
 8012c18:	697b      	ldr	r3, [r7, #20]
 8012c1a:	029b      	lsls	r3, r3, #10
 8012c1c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8012c20:	431a      	orrs	r2, r3
 8012c22:	68fb      	ldr	r3, [r7, #12]
 8012c24:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8012c26:	2300      	movs	r3, #0
}
 8012c28:	4618      	mov	r0, r3
 8012c2a:	371c      	adds	r7, #28
 8012c2c:	46bd      	mov	sp, r7
 8012c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c32:	4770      	bx	lr
 8012c34:	00d8acbf 	.word	0x00d8acbf
 8012c38:	00e4e1c0 	.word	0x00e4e1c0
 8012c3c:	00f42400 	.word	0x00f42400
 8012c40:	01067380 	.word	0x01067380
 8012c44:	011a499f 	.word	0x011a499f
 8012c48:	01312cff 	.word	0x01312cff
 8012c4c:	014ca43f 	.word	0x014ca43f
 8012c50:	016e3600 	.word	0x016e3600
 8012c54:	01a6ab1f 	.word	0x01a6ab1f
 8012c58:	01e84800 	.word	0x01e84800

08012c5c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8012c5c:	b480      	push	{r7}
 8012c5e:	b083      	sub	sp, #12
 8012c60:	af00      	add	r7, sp, #0
 8012c62:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	689b      	ldr	r3, [r3, #8]
 8012c68:	f043 0201 	orr.w	r2, r3, #1
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8012c70:	2300      	movs	r3, #0
}
 8012c72:	4618      	mov	r0, r3
 8012c74:	370c      	adds	r7, #12
 8012c76:	46bd      	mov	sp, r7
 8012c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c7c:	4770      	bx	lr

08012c7e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8012c7e:	b480      	push	{r7}
 8012c80:	b083      	sub	sp, #12
 8012c82:	af00      	add	r7, sp, #0
 8012c84:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8012c86:	687b      	ldr	r3, [r7, #4]
 8012c88:	689b      	ldr	r3, [r3, #8]
 8012c8a:	f023 0201 	bic.w	r2, r3, #1
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8012c92:	2300      	movs	r3, #0
}
 8012c94:	4618      	mov	r0, r3
 8012c96:	370c      	adds	r7, #12
 8012c98:	46bd      	mov	sp, r7
 8012c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c9e:	4770      	bx	lr

08012ca0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8012ca0:	b580      	push	{r7, lr}
 8012ca2:	b084      	sub	sp, #16
 8012ca4:	af00      	add	r7, sp, #0
 8012ca6:	6078      	str	r0, [r7, #4]
 8012ca8:	460b      	mov	r3, r1
 8012caa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8012cac:	2300      	movs	r3, #0
 8012cae:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	68db      	ldr	r3, [r3, #12]
 8012cb4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8012cbc:	78fb      	ldrb	r3, [r7, #3]
 8012cbe:	2b01      	cmp	r3, #1
 8012cc0:	d115      	bne.n	8012cee <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	68db      	ldr	r3, [r3, #12]
 8012cc6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8012cce:	2001      	movs	r0, #1
 8012cd0:	f7f0 fea6 	bl	8003a20 <HAL_Delay>
      ms++;
 8012cd4:	68fb      	ldr	r3, [r7, #12]
 8012cd6:	3301      	adds	r3, #1
 8012cd8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8012cda:	6878      	ldr	r0, [r7, #4]
 8012cdc:	f001 f93f 	bl	8013f5e <USB_GetMode>
 8012ce0:	4603      	mov	r3, r0
 8012ce2:	2b01      	cmp	r3, #1
 8012ce4:	d01e      	beq.n	8012d24 <USB_SetCurrentMode+0x84>
 8012ce6:	68fb      	ldr	r3, [r7, #12]
 8012ce8:	2b31      	cmp	r3, #49	; 0x31
 8012cea:	d9f0      	bls.n	8012cce <USB_SetCurrentMode+0x2e>
 8012cec:	e01a      	b.n	8012d24 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8012cee:	78fb      	ldrb	r3, [r7, #3]
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d115      	bne.n	8012d20 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	68db      	ldr	r3, [r3, #12]
 8012cf8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8012d00:	2001      	movs	r0, #1
 8012d02:	f7f0 fe8d 	bl	8003a20 <HAL_Delay>
      ms++;
 8012d06:	68fb      	ldr	r3, [r7, #12]
 8012d08:	3301      	adds	r3, #1
 8012d0a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8012d0c:	6878      	ldr	r0, [r7, #4]
 8012d0e:	f001 f926 	bl	8013f5e <USB_GetMode>
 8012d12:	4603      	mov	r3, r0
 8012d14:	2b00      	cmp	r3, #0
 8012d16:	d005      	beq.n	8012d24 <USB_SetCurrentMode+0x84>
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	2b31      	cmp	r3, #49	; 0x31
 8012d1c:	d9f0      	bls.n	8012d00 <USB_SetCurrentMode+0x60>
 8012d1e:	e001      	b.n	8012d24 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8012d20:	2301      	movs	r3, #1
 8012d22:	e005      	b.n	8012d30 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	2b32      	cmp	r3, #50	; 0x32
 8012d28:	d101      	bne.n	8012d2e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8012d2a:	2301      	movs	r3, #1
 8012d2c:	e000      	b.n	8012d30 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8012d2e:	2300      	movs	r3, #0
}
 8012d30:	4618      	mov	r0, r3
 8012d32:	3710      	adds	r7, #16
 8012d34:	46bd      	mov	sp, r7
 8012d36:	bd80      	pop	{r7, pc}

08012d38 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012d38:	b084      	sub	sp, #16
 8012d3a:	b580      	push	{r7, lr}
 8012d3c:	b086      	sub	sp, #24
 8012d3e:	af00      	add	r7, sp, #0
 8012d40:	6078      	str	r0, [r7, #4]
 8012d42:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8012d46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8012d4a:	2300      	movs	r3, #0
 8012d4c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8012d52:	2300      	movs	r3, #0
 8012d54:	613b      	str	r3, [r7, #16]
 8012d56:	e009      	b.n	8012d6c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8012d58:	687a      	ldr	r2, [r7, #4]
 8012d5a:	693b      	ldr	r3, [r7, #16]
 8012d5c:	3340      	adds	r3, #64	; 0x40
 8012d5e:	009b      	lsls	r3, r3, #2
 8012d60:	4413      	add	r3, r2
 8012d62:	2200      	movs	r2, #0
 8012d64:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8012d66:	693b      	ldr	r3, [r7, #16]
 8012d68:	3301      	adds	r3, #1
 8012d6a:	613b      	str	r3, [r7, #16]
 8012d6c:	693b      	ldr	r3, [r7, #16]
 8012d6e:	2b0e      	cmp	r3, #14
 8012d70:	d9f2      	bls.n	8012d58 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8012d72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	d11c      	bne.n	8012db2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8012d78:	68fb      	ldr	r3, [r7, #12]
 8012d7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012d7e:	685b      	ldr	r3, [r3, #4]
 8012d80:	68fa      	ldr	r2, [r7, #12]
 8012d82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8012d86:	f043 0302 	orr.w	r3, r3, #2
 8012d8a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012d90:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	681b      	ldr	r3, [r3, #0]
 8012d9c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	681b      	ldr	r3, [r3, #0]
 8012da8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	601a      	str	r2, [r3, #0]
 8012db0:	e005      	b.n	8012dbe <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012db6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8012dbe:	68fb      	ldr	r3, [r7, #12]
 8012dc0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012dc4:	461a      	mov	r2, r3
 8012dc6:	2300      	movs	r3, #0
 8012dc8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8012dca:	68fb      	ldr	r3, [r7, #12]
 8012dcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012dd0:	4619      	mov	r1, r3
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012dd8:	461a      	mov	r2, r3
 8012dda:	680b      	ldr	r3, [r1, #0]
 8012ddc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8012dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012de0:	2b01      	cmp	r3, #1
 8012de2:	d10c      	bne.n	8012dfe <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8012de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012de6:	2b00      	cmp	r3, #0
 8012de8:	d104      	bne.n	8012df4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8012dea:	2100      	movs	r1, #0
 8012dec:	6878      	ldr	r0, [r7, #4]
 8012dee:	f000 f965 	bl	80130bc <USB_SetDevSpeed>
 8012df2:	e008      	b.n	8012e06 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8012df4:	2101      	movs	r1, #1
 8012df6:	6878      	ldr	r0, [r7, #4]
 8012df8:	f000 f960 	bl	80130bc <USB_SetDevSpeed>
 8012dfc:	e003      	b.n	8012e06 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8012dfe:	2103      	movs	r1, #3
 8012e00:	6878      	ldr	r0, [r7, #4]
 8012e02:	f000 f95b 	bl	80130bc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8012e06:	2110      	movs	r1, #16
 8012e08:	6878      	ldr	r0, [r7, #4]
 8012e0a:	f000 f8f3 	bl	8012ff4 <USB_FlushTxFifo>
 8012e0e:	4603      	mov	r3, r0
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d001      	beq.n	8012e18 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8012e14:	2301      	movs	r3, #1
 8012e16:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8012e18:	6878      	ldr	r0, [r7, #4]
 8012e1a:	f000 f91f 	bl	801305c <USB_FlushRxFifo>
 8012e1e:	4603      	mov	r3, r0
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	d001      	beq.n	8012e28 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8012e24:	2301      	movs	r3, #1
 8012e26:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8012e28:	68fb      	ldr	r3, [r7, #12]
 8012e2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012e2e:	461a      	mov	r2, r3
 8012e30:	2300      	movs	r3, #0
 8012e32:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8012e34:	68fb      	ldr	r3, [r7, #12]
 8012e36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012e3a:	461a      	mov	r2, r3
 8012e3c:	2300      	movs	r3, #0
 8012e3e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8012e40:	68fb      	ldr	r3, [r7, #12]
 8012e42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012e46:	461a      	mov	r2, r3
 8012e48:	2300      	movs	r3, #0
 8012e4a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012e4c:	2300      	movs	r3, #0
 8012e4e:	613b      	str	r3, [r7, #16]
 8012e50:	e043      	b.n	8012eda <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8012e52:	693b      	ldr	r3, [r7, #16]
 8012e54:	015a      	lsls	r2, r3, #5
 8012e56:	68fb      	ldr	r3, [r7, #12]
 8012e58:	4413      	add	r3, r2
 8012e5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012e5e:	681b      	ldr	r3, [r3, #0]
 8012e60:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012e64:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012e68:	d118      	bne.n	8012e9c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8012e6a:	693b      	ldr	r3, [r7, #16]
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d10a      	bne.n	8012e86 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8012e70:	693b      	ldr	r3, [r7, #16]
 8012e72:	015a      	lsls	r2, r3, #5
 8012e74:	68fb      	ldr	r3, [r7, #12]
 8012e76:	4413      	add	r3, r2
 8012e78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012e7c:	461a      	mov	r2, r3
 8012e7e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012e82:	6013      	str	r3, [r2, #0]
 8012e84:	e013      	b.n	8012eae <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8012e86:	693b      	ldr	r3, [r7, #16]
 8012e88:	015a      	lsls	r2, r3, #5
 8012e8a:	68fb      	ldr	r3, [r7, #12]
 8012e8c:	4413      	add	r3, r2
 8012e8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012e92:	461a      	mov	r2, r3
 8012e94:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8012e98:	6013      	str	r3, [r2, #0]
 8012e9a:	e008      	b.n	8012eae <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8012e9c:	693b      	ldr	r3, [r7, #16]
 8012e9e:	015a      	lsls	r2, r3, #5
 8012ea0:	68fb      	ldr	r3, [r7, #12]
 8012ea2:	4413      	add	r3, r2
 8012ea4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012ea8:	461a      	mov	r2, r3
 8012eaa:	2300      	movs	r3, #0
 8012eac:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8012eae:	693b      	ldr	r3, [r7, #16]
 8012eb0:	015a      	lsls	r2, r3, #5
 8012eb2:	68fb      	ldr	r3, [r7, #12]
 8012eb4:	4413      	add	r3, r2
 8012eb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012eba:	461a      	mov	r2, r3
 8012ebc:	2300      	movs	r3, #0
 8012ebe:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8012ec0:	693b      	ldr	r3, [r7, #16]
 8012ec2:	015a      	lsls	r2, r3, #5
 8012ec4:	68fb      	ldr	r3, [r7, #12]
 8012ec6:	4413      	add	r3, r2
 8012ec8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012ecc:	461a      	mov	r2, r3
 8012ece:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8012ed2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012ed4:	693b      	ldr	r3, [r7, #16]
 8012ed6:	3301      	adds	r3, #1
 8012ed8:	613b      	str	r3, [r7, #16]
 8012eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012edc:	693a      	ldr	r2, [r7, #16]
 8012ede:	429a      	cmp	r2, r3
 8012ee0:	d3b7      	bcc.n	8012e52 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	613b      	str	r3, [r7, #16]
 8012ee6:	e043      	b.n	8012f70 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8012ee8:	693b      	ldr	r3, [r7, #16]
 8012eea:	015a      	lsls	r2, r3, #5
 8012eec:	68fb      	ldr	r3, [r7, #12]
 8012eee:	4413      	add	r3, r2
 8012ef0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012ef4:	681b      	ldr	r3, [r3, #0]
 8012ef6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012efa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012efe:	d118      	bne.n	8012f32 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8012f00:	693b      	ldr	r3, [r7, #16]
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	d10a      	bne.n	8012f1c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8012f06:	693b      	ldr	r3, [r7, #16]
 8012f08:	015a      	lsls	r2, r3, #5
 8012f0a:	68fb      	ldr	r3, [r7, #12]
 8012f0c:	4413      	add	r3, r2
 8012f0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f12:	461a      	mov	r2, r3
 8012f14:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012f18:	6013      	str	r3, [r2, #0]
 8012f1a:	e013      	b.n	8012f44 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8012f1c:	693b      	ldr	r3, [r7, #16]
 8012f1e:	015a      	lsls	r2, r3, #5
 8012f20:	68fb      	ldr	r3, [r7, #12]
 8012f22:	4413      	add	r3, r2
 8012f24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f28:	461a      	mov	r2, r3
 8012f2a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8012f2e:	6013      	str	r3, [r2, #0]
 8012f30:	e008      	b.n	8012f44 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8012f32:	693b      	ldr	r3, [r7, #16]
 8012f34:	015a      	lsls	r2, r3, #5
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	4413      	add	r3, r2
 8012f3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f3e:	461a      	mov	r2, r3
 8012f40:	2300      	movs	r3, #0
 8012f42:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8012f44:	693b      	ldr	r3, [r7, #16]
 8012f46:	015a      	lsls	r2, r3, #5
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	4413      	add	r3, r2
 8012f4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f50:	461a      	mov	r2, r3
 8012f52:	2300      	movs	r3, #0
 8012f54:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8012f56:	693b      	ldr	r3, [r7, #16]
 8012f58:	015a      	lsls	r2, r3, #5
 8012f5a:	68fb      	ldr	r3, [r7, #12]
 8012f5c:	4413      	add	r3, r2
 8012f5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f62:	461a      	mov	r2, r3
 8012f64:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8012f68:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012f6a:	693b      	ldr	r3, [r7, #16]
 8012f6c:	3301      	adds	r3, #1
 8012f6e:	613b      	str	r3, [r7, #16]
 8012f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f72:	693a      	ldr	r2, [r7, #16]
 8012f74:	429a      	cmp	r2, r3
 8012f76:	d3b7      	bcc.n	8012ee8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8012f78:	68fb      	ldr	r3, [r7, #12]
 8012f7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012f7e:	691b      	ldr	r3, [r3, #16]
 8012f80:	68fa      	ldr	r2, [r7, #12]
 8012f82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8012f86:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012f8a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	2200      	movs	r2, #0
 8012f90:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8012f98:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8012f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d105      	bne.n	8012fac <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	699b      	ldr	r3, [r3, #24]
 8012fa4:	f043 0210 	orr.w	r2, r3, #16
 8012fa8:	687b      	ldr	r3, [r7, #4]
 8012faa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	699a      	ldr	r2, [r3, #24]
 8012fb0:	4b0e      	ldr	r3, [pc, #56]	; (8012fec <USB_DevInit+0x2b4>)
 8012fb2:	4313      	orrs	r3, r2
 8012fb4:	687a      	ldr	r2, [r7, #4]
 8012fb6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8012fb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	d005      	beq.n	8012fca <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	699b      	ldr	r3, [r3, #24]
 8012fc2:	f043 0208 	orr.w	r2, r3, #8
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8012fca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012fcc:	2b01      	cmp	r3, #1
 8012fce:	d105      	bne.n	8012fdc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	699a      	ldr	r2, [r3, #24]
 8012fd4:	4b06      	ldr	r3, [pc, #24]	; (8012ff0 <USB_DevInit+0x2b8>)
 8012fd6:	4313      	orrs	r3, r2
 8012fd8:	687a      	ldr	r2, [r7, #4]
 8012fda:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8012fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8012fde:	4618      	mov	r0, r3
 8012fe0:	3718      	adds	r7, #24
 8012fe2:	46bd      	mov	sp, r7
 8012fe4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012fe8:	b004      	add	sp, #16
 8012fea:	4770      	bx	lr
 8012fec:	803c3800 	.word	0x803c3800
 8012ff0:	40000004 	.word	0x40000004

08012ff4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8012ff4:	b480      	push	{r7}
 8012ff6:	b085      	sub	sp, #20
 8012ff8:	af00      	add	r7, sp, #0
 8012ffa:	6078      	str	r0, [r7, #4]
 8012ffc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8012ffe:	2300      	movs	r3, #0
 8013000:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013002:	68fb      	ldr	r3, [r7, #12]
 8013004:	3301      	adds	r3, #1
 8013006:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013008:	68fb      	ldr	r3, [r7, #12]
 801300a:	4a13      	ldr	r2, [pc, #76]	; (8013058 <USB_FlushTxFifo+0x64>)
 801300c:	4293      	cmp	r3, r2
 801300e:	d901      	bls.n	8013014 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8013010:	2303      	movs	r3, #3
 8013012:	e01b      	b.n	801304c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	691b      	ldr	r3, [r3, #16]
 8013018:	2b00      	cmp	r3, #0
 801301a:	daf2      	bge.n	8013002 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 801301c:	2300      	movs	r3, #0
 801301e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013020:	683b      	ldr	r3, [r7, #0]
 8013022:	019b      	lsls	r3, r3, #6
 8013024:	f043 0220 	orr.w	r2, r3, #32
 8013028:	687b      	ldr	r3, [r7, #4]
 801302a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801302c:	68fb      	ldr	r3, [r7, #12]
 801302e:	3301      	adds	r3, #1
 8013030:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013032:	68fb      	ldr	r3, [r7, #12]
 8013034:	4a08      	ldr	r2, [pc, #32]	; (8013058 <USB_FlushTxFifo+0x64>)
 8013036:	4293      	cmp	r3, r2
 8013038:	d901      	bls.n	801303e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801303a:	2303      	movs	r3, #3
 801303c:	e006      	b.n	801304c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	691b      	ldr	r3, [r3, #16]
 8013042:	f003 0320 	and.w	r3, r3, #32
 8013046:	2b20      	cmp	r3, #32
 8013048:	d0f0      	beq.n	801302c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801304a:	2300      	movs	r3, #0
}
 801304c:	4618      	mov	r0, r3
 801304e:	3714      	adds	r7, #20
 8013050:	46bd      	mov	sp, r7
 8013052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013056:	4770      	bx	lr
 8013058:	00030d40 	.word	0x00030d40

0801305c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801305c:	b480      	push	{r7}
 801305e:	b085      	sub	sp, #20
 8013060:	af00      	add	r7, sp, #0
 8013062:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8013064:	2300      	movs	r3, #0
 8013066:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013068:	68fb      	ldr	r3, [r7, #12]
 801306a:	3301      	adds	r3, #1
 801306c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801306e:	68fb      	ldr	r3, [r7, #12]
 8013070:	4a11      	ldr	r2, [pc, #68]	; (80130b8 <USB_FlushRxFifo+0x5c>)
 8013072:	4293      	cmp	r3, r2
 8013074:	d901      	bls.n	801307a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8013076:	2303      	movs	r3, #3
 8013078:	e018      	b.n	80130ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	691b      	ldr	r3, [r3, #16]
 801307e:	2b00      	cmp	r3, #0
 8013080:	daf2      	bge.n	8013068 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8013082:	2300      	movs	r3, #0
 8013084:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	2210      	movs	r2, #16
 801308a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801308c:	68fb      	ldr	r3, [r7, #12]
 801308e:	3301      	adds	r3, #1
 8013090:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013092:	68fb      	ldr	r3, [r7, #12]
 8013094:	4a08      	ldr	r2, [pc, #32]	; (80130b8 <USB_FlushRxFifo+0x5c>)
 8013096:	4293      	cmp	r3, r2
 8013098:	d901      	bls.n	801309e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801309a:	2303      	movs	r3, #3
 801309c:	e006      	b.n	80130ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	691b      	ldr	r3, [r3, #16]
 80130a2:	f003 0310 	and.w	r3, r3, #16
 80130a6:	2b10      	cmp	r3, #16
 80130a8:	d0f0      	beq.n	801308c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80130aa:	2300      	movs	r3, #0
}
 80130ac:	4618      	mov	r0, r3
 80130ae:	3714      	adds	r7, #20
 80130b0:	46bd      	mov	sp, r7
 80130b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130b6:	4770      	bx	lr
 80130b8:	00030d40 	.word	0x00030d40

080130bc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80130bc:	b480      	push	{r7}
 80130be:	b085      	sub	sp, #20
 80130c0:	af00      	add	r7, sp, #0
 80130c2:	6078      	str	r0, [r7, #4]
 80130c4:	460b      	mov	r3, r1
 80130c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80130cc:	68fb      	ldr	r3, [r7, #12]
 80130ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80130d2:	681a      	ldr	r2, [r3, #0]
 80130d4:	78fb      	ldrb	r3, [r7, #3]
 80130d6:	68f9      	ldr	r1, [r7, #12]
 80130d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80130dc:	4313      	orrs	r3, r2
 80130de:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80130e0:	2300      	movs	r3, #0
}
 80130e2:	4618      	mov	r0, r3
 80130e4:	3714      	adds	r7, #20
 80130e6:	46bd      	mov	sp, r7
 80130e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ec:	4770      	bx	lr

080130ee <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80130ee:	b480      	push	{r7}
 80130f0:	b087      	sub	sp, #28
 80130f2:	af00      	add	r7, sp, #0
 80130f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80130fa:	693b      	ldr	r3, [r7, #16]
 80130fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013100:	689b      	ldr	r3, [r3, #8]
 8013102:	f003 0306 	and.w	r3, r3, #6
 8013106:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8013108:	68fb      	ldr	r3, [r7, #12]
 801310a:	2b00      	cmp	r3, #0
 801310c:	d102      	bne.n	8013114 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 801310e:	2300      	movs	r3, #0
 8013110:	75fb      	strb	r3, [r7, #23]
 8013112:	e00a      	b.n	801312a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8013114:	68fb      	ldr	r3, [r7, #12]
 8013116:	2b02      	cmp	r3, #2
 8013118:	d002      	beq.n	8013120 <USB_GetDevSpeed+0x32>
 801311a:	68fb      	ldr	r3, [r7, #12]
 801311c:	2b06      	cmp	r3, #6
 801311e:	d102      	bne.n	8013126 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8013120:	2302      	movs	r3, #2
 8013122:	75fb      	strb	r3, [r7, #23]
 8013124:	e001      	b.n	801312a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8013126:	230f      	movs	r3, #15
 8013128:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 801312a:	7dfb      	ldrb	r3, [r7, #23]
}
 801312c:	4618      	mov	r0, r3
 801312e:	371c      	adds	r7, #28
 8013130:	46bd      	mov	sp, r7
 8013132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013136:	4770      	bx	lr

08013138 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013138:	b480      	push	{r7}
 801313a:	b085      	sub	sp, #20
 801313c:	af00      	add	r7, sp, #0
 801313e:	6078      	str	r0, [r7, #4]
 8013140:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013146:	683b      	ldr	r3, [r7, #0]
 8013148:	781b      	ldrb	r3, [r3, #0]
 801314a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801314c:	683b      	ldr	r3, [r7, #0]
 801314e:	785b      	ldrb	r3, [r3, #1]
 8013150:	2b01      	cmp	r3, #1
 8013152:	d139      	bne.n	80131c8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801315a:	69da      	ldr	r2, [r3, #28]
 801315c:	683b      	ldr	r3, [r7, #0]
 801315e:	781b      	ldrb	r3, [r3, #0]
 8013160:	f003 030f 	and.w	r3, r3, #15
 8013164:	2101      	movs	r1, #1
 8013166:	fa01 f303 	lsl.w	r3, r1, r3
 801316a:	b29b      	uxth	r3, r3
 801316c:	68f9      	ldr	r1, [r7, #12]
 801316e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013172:	4313      	orrs	r3, r2
 8013174:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8013176:	68bb      	ldr	r3, [r7, #8]
 8013178:	015a      	lsls	r2, r3, #5
 801317a:	68fb      	ldr	r3, [r7, #12]
 801317c:	4413      	add	r3, r2
 801317e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013182:	681b      	ldr	r3, [r3, #0]
 8013184:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8013188:	2b00      	cmp	r3, #0
 801318a:	d153      	bne.n	8013234 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801318c:	68bb      	ldr	r3, [r7, #8]
 801318e:	015a      	lsls	r2, r3, #5
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	4413      	add	r3, r2
 8013194:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013198:	681a      	ldr	r2, [r3, #0]
 801319a:	683b      	ldr	r3, [r7, #0]
 801319c:	689b      	ldr	r3, [r3, #8]
 801319e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80131a2:	683b      	ldr	r3, [r7, #0]
 80131a4:	791b      	ldrb	r3, [r3, #4]
 80131a6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80131a8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80131aa:	68bb      	ldr	r3, [r7, #8]
 80131ac:	059b      	lsls	r3, r3, #22
 80131ae:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80131b0:	431a      	orrs	r2, r3
 80131b2:	68bb      	ldr	r3, [r7, #8]
 80131b4:	0159      	lsls	r1, r3, #5
 80131b6:	68fb      	ldr	r3, [r7, #12]
 80131b8:	440b      	add	r3, r1
 80131ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80131be:	4619      	mov	r1, r3
 80131c0:	4b20      	ldr	r3, [pc, #128]	; (8013244 <USB_ActivateEndpoint+0x10c>)
 80131c2:	4313      	orrs	r3, r2
 80131c4:	600b      	str	r3, [r1, #0]
 80131c6:	e035      	b.n	8013234 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80131c8:	68fb      	ldr	r3, [r7, #12]
 80131ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80131ce:	69da      	ldr	r2, [r3, #28]
 80131d0:	683b      	ldr	r3, [r7, #0]
 80131d2:	781b      	ldrb	r3, [r3, #0]
 80131d4:	f003 030f 	and.w	r3, r3, #15
 80131d8:	2101      	movs	r1, #1
 80131da:	fa01 f303 	lsl.w	r3, r1, r3
 80131de:	041b      	lsls	r3, r3, #16
 80131e0:	68f9      	ldr	r1, [r7, #12]
 80131e2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80131e6:	4313      	orrs	r3, r2
 80131e8:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80131ea:	68bb      	ldr	r3, [r7, #8]
 80131ec:	015a      	lsls	r2, r3, #5
 80131ee:	68fb      	ldr	r3, [r7, #12]
 80131f0:	4413      	add	r3, r2
 80131f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80131f6:	681b      	ldr	r3, [r3, #0]
 80131f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d119      	bne.n	8013234 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8013200:	68bb      	ldr	r3, [r7, #8]
 8013202:	015a      	lsls	r2, r3, #5
 8013204:	68fb      	ldr	r3, [r7, #12]
 8013206:	4413      	add	r3, r2
 8013208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801320c:	681a      	ldr	r2, [r3, #0]
 801320e:	683b      	ldr	r3, [r7, #0]
 8013210:	689b      	ldr	r3, [r3, #8]
 8013212:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8013216:	683b      	ldr	r3, [r7, #0]
 8013218:	791b      	ldrb	r3, [r3, #4]
 801321a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801321c:	430b      	orrs	r3, r1
 801321e:	431a      	orrs	r2, r3
 8013220:	68bb      	ldr	r3, [r7, #8]
 8013222:	0159      	lsls	r1, r3, #5
 8013224:	68fb      	ldr	r3, [r7, #12]
 8013226:	440b      	add	r3, r1
 8013228:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801322c:	4619      	mov	r1, r3
 801322e:	4b05      	ldr	r3, [pc, #20]	; (8013244 <USB_ActivateEndpoint+0x10c>)
 8013230:	4313      	orrs	r3, r2
 8013232:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8013234:	2300      	movs	r3, #0
}
 8013236:	4618      	mov	r0, r3
 8013238:	3714      	adds	r7, #20
 801323a:	46bd      	mov	sp, r7
 801323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013240:	4770      	bx	lr
 8013242:	bf00      	nop
 8013244:	10008000 	.word	0x10008000

08013248 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013248:	b480      	push	{r7}
 801324a:	b085      	sub	sp, #20
 801324c:	af00      	add	r7, sp, #0
 801324e:	6078      	str	r0, [r7, #4]
 8013250:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013256:	683b      	ldr	r3, [r7, #0]
 8013258:	781b      	ldrb	r3, [r3, #0]
 801325a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 801325c:	683b      	ldr	r3, [r7, #0]
 801325e:	785b      	ldrb	r3, [r3, #1]
 8013260:	2b01      	cmp	r3, #1
 8013262:	d161      	bne.n	8013328 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013264:	68bb      	ldr	r3, [r7, #8]
 8013266:	015a      	lsls	r2, r3, #5
 8013268:	68fb      	ldr	r3, [r7, #12]
 801326a:	4413      	add	r3, r2
 801326c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013276:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801327a:	d11f      	bne.n	80132bc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 801327c:	68bb      	ldr	r3, [r7, #8]
 801327e:	015a      	lsls	r2, r3, #5
 8013280:	68fb      	ldr	r3, [r7, #12]
 8013282:	4413      	add	r3, r2
 8013284:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013288:	681b      	ldr	r3, [r3, #0]
 801328a:	68ba      	ldr	r2, [r7, #8]
 801328c:	0151      	lsls	r1, r2, #5
 801328e:	68fa      	ldr	r2, [r7, #12]
 8013290:	440a      	add	r2, r1
 8013292:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013296:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801329a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 801329c:	68bb      	ldr	r3, [r7, #8]
 801329e:	015a      	lsls	r2, r3, #5
 80132a0:	68fb      	ldr	r3, [r7, #12]
 80132a2:	4413      	add	r3, r2
 80132a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80132a8:	681b      	ldr	r3, [r3, #0]
 80132aa:	68ba      	ldr	r2, [r7, #8]
 80132ac:	0151      	lsls	r1, r2, #5
 80132ae:	68fa      	ldr	r2, [r7, #12]
 80132b0:	440a      	add	r2, r1
 80132b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80132b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80132ba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80132c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80132c4:	683b      	ldr	r3, [r7, #0]
 80132c6:	781b      	ldrb	r3, [r3, #0]
 80132c8:	f003 030f 	and.w	r3, r3, #15
 80132cc:	2101      	movs	r1, #1
 80132ce:	fa01 f303 	lsl.w	r3, r1, r3
 80132d2:	b29b      	uxth	r3, r3
 80132d4:	43db      	mvns	r3, r3
 80132d6:	68f9      	ldr	r1, [r7, #12]
 80132d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80132dc:	4013      	ands	r3, r2
 80132de:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80132e0:	68fb      	ldr	r3, [r7, #12]
 80132e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80132e6:	69da      	ldr	r2, [r3, #28]
 80132e8:	683b      	ldr	r3, [r7, #0]
 80132ea:	781b      	ldrb	r3, [r3, #0]
 80132ec:	f003 030f 	and.w	r3, r3, #15
 80132f0:	2101      	movs	r1, #1
 80132f2:	fa01 f303 	lsl.w	r3, r1, r3
 80132f6:	b29b      	uxth	r3, r3
 80132f8:	43db      	mvns	r3, r3
 80132fa:	68f9      	ldr	r1, [r7, #12]
 80132fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013300:	4013      	ands	r3, r2
 8013302:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8013304:	68bb      	ldr	r3, [r7, #8]
 8013306:	015a      	lsls	r2, r3, #5
 8013308:	68fb      	ldr	r3, [r7, #12]
 801330a:	4413      	add	r3, r2
 801330c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013310:	681a      	ldr	r2, [r3, #0]
 8013312:	68bb      	ldr	r3, [r7, #8]
 8013314:	0159      	lsls	r1, r3, #5
 8013316:	68fb      	ldr	r3, [r7, #12]
 8013318:	440b      	add	r3, r1
 801331a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801331e:	4619      	mov	r1, r3
 8013320:	4b35      	ldr	r3, [pc, #212]	; (80133f8 <USB_DeactivateEndpoint+0x1b0>)
 8013322:	4013      	ands	r3, r2
 8013324:	600b      	str	r3, [r1, #0]
 8013326:	e060      	b.n	80133ea <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013328:	68bb      	ldr	r3, [r7, #8]
 801332a:	015a      	lsls	r2, r3, #5
 801332c:	68fb      	ldr	r3, [r7, #12]
 801332e:	4413      	add	r3, r2
 8013330:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801333a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801333e:	d11f      	bne.n	8013380 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8013340:	68bb      	ldr	r3, [r7, #8]
 8013342:	015a      	lsls	r2, r3, #5
 8013344:	68fb      	ldr	r3, [r7, #12]
 8013346:	4413      	add	r3, r2
 8013348:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801334c:	681b      	ldr	r3, [r3, #0]
 801334e:	68ba      	ldr	r2, [r7, #8]
 8013350:	0151      	lsls	r1, r2, #5
 8013352:	68fa      	ldr	r2, [r7, #12]
 8013354:	440a      	add	r2, r1
 8013356:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801335a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801335e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8013360:	68bb      	ldr	r3, [r7, #8]
 8013362:	015a      	lsls	r2, r3, #5
 8013364:	68fb      	ldr	r3, [r7, #12]
 8013366:	4413      	add	r3, r2
 8013368:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801336c:	681b      	ldr	r3, [r3, #0]
 801336e:	68ba      	ldr	r2, [r7, #8]
 8013370:	0151      	lsls	r1, r2, #5
 8013372:	68fa      	ldr	r2, [r7, #12]
 8013374:	440a      	add	r2, r1
 8013376:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801337a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801337e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8013380:	68fb      	ldr	r3, [r7, #12]
 8013382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013386:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8013388:	683b      	ldr	r3, [r7, #0]
 801338a:	781b      	ldrb	r3, [r3, #0]
 801338c:	f003 030f 	and.w	r3, r3, #15
 8013390:	2101      	movs	r1, #1
 8013392:	fa01 f303 	lsl.w	r3, r1, r3
 8013396:	041b      	lsls	r3, r3, #16
 8013398:	43db      	mvns	r3, r3
 801339a:	68f9      	ldr	r1, [r7, #12]
 801339c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80133a0:	4013      	ands	r3, r2
 80133a2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80133aa:	69da      	ldr	r2, [r3, #28]
 80133ac:	683b      	ldr	r3, [r7, #0]
 80133ae:	781b      	ldrb	r3, [r3, #0]
 80133b0:	f003 030f 	and.w	r3, r3, #15
 80133b4:	2101      	movs	r1, #1
 80133b6:	fa01 f303 	lsl.w	r3, r1, r3
 80133ba:	041b      	lsls	r3, r3, #16
 80133bc:	43db      	mvns	r3, r3
 80133be:	68f9      	ldr	r1, [r7, #12]
 80133c0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80133c4:	4013      	ands	r3, r2
 80133c6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80133c8:	68bb      	ldr	r3, [r7, #8]
 80133ca:	015a      	lsls	r2, r3, #5
 80133cc:	68fb      	ldr	r3, [r7, #12]
 80133ce:	4413      	add	r3, r2
 80133d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80133d4:	681a      	ldr	r2, [r3, #0]
 80133d6:	68bb      	ldr	r3, [r7, #8]
 80133d8:	0159      	lsls	r1, r3, #5
 80133da:	68fb      	ldr	r3, [r7, #12]
 80133dc:	440b      	add	r3, r1
 80133de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80133e2:	4619      	mov	r1, r3
 80133e4:	4b05      	ldr	r3, [pc, #20]	; (80133fc <USB_DeactivateEndpoint+0x1b4>)
 80133e6:	4013      	ands	r3, r2
 80133e8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80133ea:	2300      	movs	r3, #0
}
 80133ec:	4618      	mov	r0, r3
 80133ee:	3714      	adds	r7, #20
 80133f0:	46bd      	mov	sp, r7
 80133f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133f6:	4770      	bx	lr
 80133f8:	ec337800 	.word	0xec337800
 80133fc:	eff37800 	.word	0xeff37800

08013400 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8013400:	b580      	push	{r7, lr}
 8013402:	b08a      	sub	sp, #40	; 0x28
 8013404:	af02      	add	r7, sp, #8
 8013406:	60f8      	str	r0, [r7, #12]
 8013408:	60b9      	str	r1, [r7, #8]
 801340a:	4613      	mov	r3, r2
 801340c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8013412:	68bb      	ldr	r3, [r7, #8]
 8013414:	781b      	ldrb	r3, [r3, #0]
 8013416:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8013418:	68bb      	ldr	r3, [r7, #8]
 801341a:	785b      	ldrb	r3, [r3, #1]
 801341c:	2b01      	cmp	r3, #1
 801341e:	f040 8181 	bne.w	8013724 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8013422:	68bb      	ldr	r3, [r7, #8]
 8013424:	691b      	ldr	r3, [r3, #16]
 8013426:	2b00      	cmp	r3, #0
 8013428:	d132      	bne.n	8013490 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801342a:	69bb      	ldr	r3, [r7, #24]
 801342c:	015a      	lsls	r2, r3, #5
 801342e:	69fb      	ldr	r3, [r7, #28]
 8013430:	4413      	add	r3, r2
 8013432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013436:	691a      	ldr	r2, [r3, #16]
 8013438:	69bb      	ldr	r3, [r7, #24]
 801343a:	0159      	lsls	r1, r3, #5
 801343c:	69fb      	ldr	r3, [r7, #28]
 801343e:	440b      	add	r3, r1
 8013440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013444:	4619      	mov	r1, r3
 8013446:	4ba5      	ldr	r3, [pc, #660]	; (80136dc <USB_EPStartXfer+0x2dc>)
 8013448:	4013      	ands	r3, r2
 801344a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801344c:	69bb      	ldr	r3, [r7, #24]
 801344e:	015a      	lsls	r2, r3, #5
 8013450:	69fb      	ldr	r3, [r7, #28]
 8013452:	4413      	add	r3, r2
 8013454:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013458:	691b      	ldr	r3, [r3, #16]
 801345a:	69ba      	ldr	r2, [r7, #24]
 801345c:	0151      	lsls	r1, r2, #5
 801345e:	69fa      	ldr	r2, [r7, #28]
 8013460:	440a      	add	r2, r1
 8013462:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013466:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801346a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801346c:	69bb      	ldr	r3, [r7, #24]
 801346e:	015a      	lsls	r2, r3, #5
 8013470:	69fb      	ldr	r3, [r7, #28]
 8013472:	4413      	add	r3, r2
 8013474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013478:	691a      	ldr	r2, [r3, #16]
 801347a:	69bb      	ldr	r3, [r7, #24]
 801347c:	0159      	lsls	r1, r3, #5
 801347e:	69fb      	ldr	r3, [r7, #28]
 8013480:	440b      	add	r3, r1
 8013482:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013486:	4619      	mov	r1, r3
 8013488:	4b95      	ldr	r3, [pc, #596]	; (80136e0 <USB_EPStartXfer+0x2e0>)
 801348a:	4013      	ands	r3, r2
 801348c:	610b      	str	r3, [r1, #16]
 801348e:	e092      	b.n	80135b6 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013490:	69bb      	ldr	r3, [r7, #24]
 8013492:	015a      	lsls	r2, r3, #5
 8013494:	69fb      	ldr	r3, [r7, #28]
 8013496:	4413      	add	r3, r2
 8013498:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801349c:	691a      	ldr	r2, [r3, #16]
 801349e:	69bb      	ldr	r3, [r7, #24]
 80134a0:	0159      	lsls	r1, r3, #5
 80134a2:	69fb      	ldr	r3, [r7, #28]
 80134a4:	440b      	add	r3, r1
 80134a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134aa:	4619      	mov	r1, r3
 80134ac:	4b8c      	ldr	r3, [pc, #560]	; (80136e0 <USB_EPStartXfer+0x2e0>)
 80134ae:	4013      	ands	r3, r2
 80134b0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80134b2:	69bb      	ldr	r3, [r7, #24]
 80134b4:	015a      	lsls	r2, r3, #5
 80134b6:	69fb      	ldr	r3, [r7, #28]
 80134b8:	4413      	add	r3, r2
 80134ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134be:	691a      	ldr	r2, [r3, #16]
 80134c0:	69bb      	ldr	r3, [r7, #24]
 80134c2:	0159      	lsls	r1, r3, #5
 80134c4:	69fb      	ldr	r3, [r7, #28]
 80134c6:	440b      	add	r3, r1
 80134c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134cc:	4619      	mov	r1, r3
 80134ce:	4b83      	ldr	r3, [pc, #524]	; (80136dc <USB_EPStartXfer+0x2dc>)
 80134d0:	4013      	ands	r3, r2
 80134d2:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80134d4:	69bb      	ldr	r3, [r7, #24]
 80134d6:	2b00      	cmp	r3, #0
 80134d8:	d11a      	bne.n	8013510 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80134da:	68bb      	ldr	r3, [r7, #8]
 80134dc:	691a      	ldr	r2, [r3, #16]
 80134de:	68bb      	ldr	r3, [r7, #8]
 80134e0:	689b      	ldr	r3, [r3, #8]
 80134e2:	429a      	cmp	r2, r3
 80134e4:	d903      	bls.n	80134ee <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80134e6:	68bb      	ldr	r3, [r7, #8]
 80134e8:	689a      	ldr	r2, [r3, #8]
 80134ea:	68bb      	ldr	r3, [r7, #8]
 80134ec:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80134ee:	69bb      	ldr	r3, [r7, #24]
 80134f0:	015a      	lsls	r2, r3, #5
 80134f2:	69fb      	ldr	r3, [r7, #28]
 80134f4:	4413      	add	r3, r2
 80134f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134fa:	691b      	ldr	r3, [r3, #16]
 80134fc:	69ba      	ldr	r2, [r7, #24]
 80134fe:	0151      	lsls	r1, r2, #5
 8013500:	69fa      	ldr	r2, [r7, #28]
 8013502:	440a      	add	r2, r1
 8013504:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013508:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801350c:	6113      	str	r3, [r2, #16]
 801350e:	e01b      	b.n	8013548 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8013510:	69bb      	ldr	r3, [r7, #24]
 8013512:	015a      	lsls	r2, r3, #5
 8013514:	69fb      	ldr	r3, [r7, #28]
 8013516:	4413      	add	r3, r2
 8013518:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801351c:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 801351e:	68bb      	ldr	r3, [r7, #8]
 8013520:	6919      	ldr	r1, [r3, #16]
 8013522:	68bb      	ldr	r3, [r7, #8]
 8013524:	689b      	ldr	r3, [r3, #8]
 8013526:	440b      	add	r3, r1
 8013528:	1e59      	subs	r1, r3, #1
 801352a:	68bb      	ldr	r3, [r7, #8]
 801352c:	689b      	ldr	r3, [r3, #8]
 801352e:	fbb1 f3f3 	udiv	r3, r1, r3
 8013532:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8013534:	4b6b      	ldr	r3, [pc, #428]	; (80136e4 <USB_EPStartXfer+0x2e4>)
 8013536:	400b      	ands	r3, r1
 8013538:	69b9      	ldr	r1, [r7, #24]
 801353a:	0148      	lsls	r0, r1, #5
 801353c:	69f9      	ldr	r1, [r7, #28]
 801353e:	4401      	add	r1, r0
 8013540:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8013544:	4313      	orrs	r3, r2
 8013546:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8013548:	69bb      	ldr	r3, [r7, #24]
 801354a:	015a      	lsls	r2, r3, #5
 801354c:	69fb      	ldr	r3, [r7, #28]
 801354e:	4413      	add	r3, r2
 8013550:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013554:	691a      	ldr	r2, [r3, #16]
 8013556:	68bb      	ldr	r3, [r7, #8]
 8013558:	691b      	ldr	r3, [r3, #16]
 801355a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801355e:	69b9      	ldr	r1, [r7, #24]
 8013560:	0148      	lsls	r0, r1, #5
 8013562:	69f9      	ldr	r1, [r7, #28]
 8013564:	4401      	add	r1, r0
 8013566:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801356a:	4313      	orrs	r3, r2
 801356c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 801356e:	68bb      	ldr	r3, [r7, #8]
 8013570:	791b      	ldrb	r3, [r3, #4]
 8013572:	2b01      	cmp	r3, #1
 8013574:	d11f      	bne.n	80135b6 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8013576:	69bb      	ldr	r3, [r7, #24]
 8013578:	015a      	lsls	r2, r3, #5
 801357a:	69fb      	ldr	r3, [r7, #28]
 801357c:	4413      	add	r3, r2
 801357e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013582:	691b      	ldr	r3, [r3, #16]
 8013584:	69ba      	ldr	r2, [r7, #24]
 8013586:	0151      	lsls	r1, r2, #5
 8013588:	69fa      	ldr	r2, [r7, #28]
 801358a:	440a      	add	r2, r1
 801358c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013590:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8013594:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8013596:	69bb      	ldr	r3, [r7, #24]
 8013598:	015a      	lsls	r2, r3, #5
 801359a:	69fb      	ldr	r3, [r7, #28]
 801359c:	4413      	add	r3, r2
 801359e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80135a2:	691b      	ldr	r3, [r3, #16]
 80135a4:	69ba      	ldr	r2, [r7, #24]
 80135a6:	0151      	lsls	r1, r2, #5
 80135a8:	69fa      	ldr	r2, [r7, #28]
 80135aa:	440a      	add	r2, r1
 80135ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80135b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80135b4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80135b6:	79fb      	ldrb	r3, [r7, #7]
 80135b8:	2b01      	cmp	r3, #1
 80135ba:	d14b      	bne.n	8013654 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80135bc:	68bb      	ldr	r3, [r7, #8]
 80135be:	69db      	ldr	r3, [r3, #28]
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	d009      	beq.n	80135d8 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80135c4:	69bb      	ldr	r3, [r7, #24]
 80135c6:	015a      	lsls	r2, r3, #5
 80135c8:	69fb      	ldr	r3, [r7, #28]
 80135ca:	4413      	add	r3, r2
 80135cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80135d0:	461a      	mov	r2, r3
 80135d2:	68bb      	ldr	r3, [r7, #8]
 80135d4:	69db      	ldr	r3, [r3, #28]
 80135d6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80135d8:	68bb      	ldr	r3, [r7, #8]
 80135da:	791b      	ldrb	r3, [r3, #4]
 80135dc:	2b01      	cmp	r3, #1
 80135de:	d128      	bne.n	8013632 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80135e0:	69fb      	ldr	r3, [r7, #28]
 80135e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80135e6:	689b      	ldr	r3, [r3, #8]
 80135e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	d110      	bne.n	8013612 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80135f0:	69bb      	ldr	r3, [r7, #24]
 80135f2:	015a      	lsls	r2, r3, #5
 80135f4:	69fb      	ldr	r3, [r7, #28]
 80135f6:	4413      	add	r3, r2
 80135f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	69ba      	ldr	r2, [r7, #24]
 8013600:	0151      	lsls	r1, r2, #5
 8013602:	69fa      	ldr	r2, [r7, #28]
 8013604:	440a      	add	r2, r1
 8013606:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801360a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801360e:	6013      	str	r3, [r2, #0]
 8013610:	e00f      	b.n	8013632 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8013612:	69bb      	ldr	r3, [r7, #24]
 8013614:	015a      	lsls	r2, r3, #5
 8013616:	69fb      	ldr	r3, [r7, #28]
 8013618:	4413      	add	r3, r2
 801361a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	69ba      	ldr	r2, [r7, #24]
 8013622:	0151      	lsls	r1, r2, #5
 8013624:	69fa      	ldr	r2, [r7, #28]
 8013626:	440a      	add	r2, r1
 8013628:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801362c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013630:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013632:	69bb      	ldr	r3, [r7, #24]
 8013634:	015a      	lsls	r2, r3, #5
 8013636:	69fb      	ldr	r3, [r7, #28]
 8013638:	4413      	add	r3, r2
 801363a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801363e:	681b      	ldr	r3, [r3, #0]
 8013640:	69ba      	ldr	r2, [r7, #24]
 8013642:	0151      	lsls	r1, r2, #5
 8013644:	69fa      	ldr	r2, [r7, #28]
 8013646:	440a      	add	r2, r1
 8013648:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801364c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013650:	6013      	str	r3, [r2, #0]
 8013652:	e16a      	b.n	801392a <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013654:	69bb      	ldr	r3, [r7, #24]
 8013656:	015a      	lsls	r2, r3, #5
 8013658:	69fb      	ldr	r3, [r7, #28]
 801365a:	4413      	add	r3, r2
 801365c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	69ba      	ldr	r2, [r7, #24]
 8013664:	0151      	lsls	r1, r2, #5
 8013666:	69fa      	ldr	r2, [r7, #28]
 8013668:	440a      	add	r2, r1
 801366a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801366e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013672:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8013674:	68bb      	ldr	r3, [r7, #8]
 8013676:	791b      	ldrb	r3, [r3, #4]
 8013678:	2b01      	cmp	r3, #1
 801367a:	d015      	beq.n	80136a8 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 801367c:	68bb      	ldr	r3, [r7, #8]
 801367e:	691b      	ldr	r3, [r3, #16]
 8013680:	2b00      	cmp	r3, #0
 8013682:	f000 8152 	beq.w	801392a <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8013686:	69fb      	ldr	r3, [r7, #28]
 8013688:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801368c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801368e:	68bb      	ldr	r3, [r7, #8]
 8013690:	781b      	ldrb	r3, [r3, #0]
 8013692:	f003 030f 	and.w	r3, r3, #15
 8013696:	2101      	movs	r1, #1
 8013698:	fa01 f303 	lsl.w	r3, r1, r3
 801369c:	69f9      	ldr	r1, [r7, #28]
 801369e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80136a2:	4313      	orrs	r3, r2
 80136a4:	634b      	str	r3, [r1, #52]	; 0x34
 80136a6:	e140      	b.n	801392a <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80136a8:	69fb      	ldr	r3, [r7, #28]
 80136aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80136ae:	689b      	ldr	r3, [r3, #8]
 80136b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	d117      	bne.n	80136e8 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80136b8:	69bb      	ldr	r3, [r7, #24]
 80136ba:	015a      	lsls	r2, r3, #5
 80136bc:	69fb      	ldr	r3, [r7, #28]
 80136be:	4413      	add	r3, r2
 80136c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80136c4:	681b      	ldr	r3, [r3, #0]
 80136c6:	69ba      	ldr	r2, [r7, #24]
 80136c8:	0151      	lsls	r1, r2, #5
 80136ca:	69fa      	ldr	r2, [r7, #28]
 80136cc:	440a      	add	r2, r1
 80136ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80136d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80136d6:	6013      	str	r3, [r2, #0]
 80136d8:	e016      	b.n	8013708 <USB_EPStartXfer+0x308>
 80136da:	bf00      	nop
 80136dc:	e007ffff 	.word	0xe007ffff
 80136e0:	fff80000 	.word	0xfff80000
 80136e4:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80136e8:	69bb      	ldr	r3, [r7, #24]
 80136ea:	015a      	lsls	r2, r3, #5
 80136ec:	69fb      	ldr	r3, [r7, #28]
 80136ee:	4413      	add	r3, r2
 80136f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80136f4:	681b      	ldr	r3, [r3, #0]
 80136f6:	69ba      	ldr	r2, [r7, #24]
 80136f8:	0151      	lsls	r1, r2, #5
 80136fa:	69fa      	ldr	r2, [r7, #28]
 80136fc:	440a      	add	r2, r1
 80136fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013702:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013706:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8013708:	68bb      	ldr	r3, [r7, #8]
 801370a:	68d9      	ldr	r1, [r3, #12]
 801370c:	68bb      	ldr	r3, [r7, #8]
 801370e:	781a      	ldrb	r2, [r3, #0]
 8013710:	68bb      	ldr	r3, [r7, #8]
 8013712:	691b      	ldr	r3, [r3, #16]
 8013714:	b298      	uxth	r0, r3
 8013716:	79fb      	ldrb	r3, [r7, #7]
 8013718:	9300      	str	r3, [sp, #0]
 801371a:	4603      	mov	r3, r0
 801371c:	68f8      	ldr	r0, [r7, #12]
 801371e:	f000 f9b9 	bl	8013a94 <USB_WritePacket>
 8013722:	e102      	b.n	801392a <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8013724:	69bb      	ldr	r3, [r7, #24]
 8013726:	015a      	lsls	r2, r3, #5
 8013728:	69fb      	ldr	r3, [r7, #28]
 801372a:	4413      	add	r3, r2
 801372c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013730:	691a      	ldr	r2, [r3, #16]
 8013732:	69bb      	ldr	r3, [r7, #24]
 8013734:	0159      	lsls	r1, r3, #5
 8013736:	69fb      	ldr	r3, [r7, #28]
 8013738:	440b      	add	r3, r1
 801373a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801373e:	4619      	mov	r1, r3
 8013740:	4b7c      	ldr	r3, [pc, #496]	; (8013934 <USB_EPStartXfer+0x534>)
 8013742:	4013      	ands	r3, r2
 8013744:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8013746:	69bb      	ldr	r3, [r7, #24]
 8013748:	015a      	lsls	r2, r3, #5
 801374a:	69fb      	ldr	r3, [r7, #28]
 801374c:	4413      	add	r3, r2
 801374e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013752:	691a      	ldr	r2, [r3, #16]
 8013754:	69bb      	ldr	r3, [r7, #24]
 8013756:	0159      	lsls	r1, r3, #5
 8013758:	69fb      	ldr	r3, [r7, #28]
 801375a:	440b      	add	r3, r1
 801375c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013760:	4619      	mov	r1, r3
 8013762:	4b75      	ldr	r3, [pc, #468]	; (8013938 <USB_EPStartXfer+0x538>)
 8013764:	4013      	ands	r3, r2
 8013766:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8013768:	69bb      	ldr	r3, [r7, #24]
 801376a:	2b00      	cmp	r3, #0
 801376c:	d12f      	bne.n	80137ce <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 801376e:	68bb      	ldr	r3, [r7, #8]
 8013770:	691b      	ldr	r3, [r3, #16]
 8013772:	2b00      	cmp	r3, #0
 8013774:	d003      	beq.n	801377e <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 8013776:	68bb      	ldr	r3, [r7, #8]
 8013778:	689a      	ldr	r2, [r3, #8]
 801377a:	68bb      	ldr	r3, [r7, #8]
 801377c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801377e:	68bb      	ldr	r3, [r7, #8]
 8013780:	689a      	ldr	r2, [r3, #8]
 8013782:	68bb      	ldr	r3, [r7, #8]
 8013784:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8013786:	69bb      	ldr	r3, [r7, #24]
 8013788:	015a      	lsls	r2, r3, #5
 801378a:	69fb      	ldr	r3, [r7, #28]
 801378c:	4413      	add	r3, r2
 801378e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013792:	691a      	ldr	r2, [r3, #16]
 8013794:	68bb      	ldr	r3, [r7, #8]
 8013796:	6a1b      	ldr	r3, [r3, #32]
 8013798:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801379c:	69b9      	ldr	r1, [r7, #24]
 801379e:	0148      	lsls	r0, r1, #5
 80137a0:	69f9      	ldr	r1, [r7, #28]
 80137a2:	4401      	add	r1, r0
 80137a4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80137a8:	4313      	orrs	r3, r2
 80137aa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80137ac:	69bb      	ldr	r3, [r7, #24]
 80137ae:	015a      	lsls	r2, r3, #5
 80137b0:	69fb      	ldr	r3, [r7, #28]
 80137b2:	4413      	add	r3, r2
 80137b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137b8:	691b      	ldr	r3, [r3, #16]
 80137ba:	69ba      	ldr	r2, [r7, #24]
 80137bc:	0151      	lsls	r1, r2, #5
 80137be:	69fa      	ldr	r2, [r7, #28]
 80137c0:	440a      	add	r2, r1
 80137c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80137c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80137ca:	6113      	str	r3, [r2, #16]
 80137cc:	e05f      	b.n	801388e <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80137ce:	68bb      	ldr	r3, [r7, #8]
 80137d0:	691b      	ldr	r3, [r3, #16]
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d123      	bne.n	801381e <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80137d6:	69bb      	ldr	r3, [r7, #24]
 80137d8:	015a      	lsls	r2, r3, #5
 80137da:	69fb      	ldr	r3, [r7, #28]
 80137dc:	4413      	add	r3, r2
 80137de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137e2:	691a      	ldr	r2, [r3, #16]
 80137e4:	68bb      	ldr	r3, [r7, #8]
 80137e6:	689b      	ldr	r3, [r3, #8]
 80137e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80137ec:	69b9      	ldr	r1, [r7, #24]
 80137ee:	0148      	lsls	r0, r1, #5
 80137f0:	69f9      	ldr	r1, [r7, #28]
 80137f2:	4401      	add	r1, r0
 80137f4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80137f8:	4313      	orrs	r3, r2
 80137fa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80137fc:	69bb      	ldr	r3, [r7, #24]
 80137fe:	015a      	lsls	r2, r3, #5
 8013800:	69fb      	ldr	r3, [r7, #28]
 8013802:	4413      	add	r3, r2
 8013804:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013808:	691b      	ldr	r3, [r3, #16]
 801380a:	69ba      	ldr	r2, [r7, #24]
 801380c:	0151      	lsls	r1, r2, #5
 801380e:	69fa      	ldr	r2, [r7, #28]
 8013810:	440a      	add	r2, r1
 8013812:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013816:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801381a:	6113      	str	r3, [r2, #16]
 801381c:	e037      	b.n	801388e <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801381e:	68bb      	ldr	r3, [r7, #8]
 8013820:	691a      	ldr	r2, [r3, #16]
 8013822:	68bb      	ldr	r3, [r7, #8]
 8013824:	689b      	ldr	r3, [r3, #8]
 8013826:	4413      	add	r3, r2
 8013828:	1e5a      	subs	r2, r3, #1
 801382a:	68bb      	ldr	r3, [r7, #8]
 801382c:	689b      	ldr	r3, [r3, #8]
 801382e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013832:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8013834:	68bb      	ldr	r3, [r7, #8]
 8013836:	689b      	ldr	r3, [r3, #8]
 8013838:	8afa      	ldrh	r2, [r7, #22]
 801383a:	fb03 f202 	mul.w	r2, r3, r2
 801383e:	68bb      	ldr	r3, [r7, #8]
 8013840:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8013842:	69bb      	ldr	r3, [r7, #24]
 8013844:	015a      	lsls	r2, r3, #5
 8013846:	69fb      	ldr	r3, [r7, #28]
 8013848:	4413      	add	r3, r2
 801384a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801384e:	691a      	ldr	r2, [r3, #16]
 8013850:	8afb      	ldrh	r3, [r7, #22]
 8013852:	04d9      	lsls	r1, r3, #19
 8013854:	4b39      	ldr	r3, [pc, #228]	; (801393c <USB_EPStartXfer+0x53c>)
 8013856:	400b      	ands	r3, r1
 8013858:	69b9      	ldr	r1, [r7, #24]
 801385a:	0148      	lsls	r0, r1, #5
 801385c:	69f9      	ldr	r1, [r7, #28]
 801385e:	4401      	add	r1, r0
 8013860:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8013864:	4313      	orrs	r3, r2
 8013866:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8013868:	69bb      	ldr	r3, [r7, #24]
 801386a:	015a      	lsls	r2, r3, #5
 801386c:	69fb      	ldr	r3, [r7, #28]
 801386e:	4413      	add	r3, r2
 8013870:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013874:	691a      	ldr	r2, [r3, #16]
 8013876:	68bb      	ldr	r3, [r7, #8]
 8013878:	6a1b      	ldr	r3, [r3, #32]
 801387a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801387e:	69b9      	ldr	r1, [r7, #24]
 8013880:	0148      	lsls	r0, r1, #5
 8013882:	69f9      	ldr	r1, [r7, #28]
 8013884:	4401      	add	r1, r0
 8013886:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801388a:	4313      	orrs	r3, r2
 801388c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801388e:	79fb      	ldrb	r3, [r7, #7]
 8013890:	2b01      	cmp	r3, #1
 8013892:	d10d      	bne.n	80138b0 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8013894:	68bb      	ldr	r3, [r7, #8]
 8013896:	68db      	ldr	r3, [r3, #12]
 8013898:	2b00      	cmp	r3, #0
 801389a:	d009      	beq.n	80138b0 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801389c:	68bb      	ldr	r3, [r7, #8]
 801389e:	68d9      	ldr	r1, [r3, #12]
 80138a0:	69bb      	ldr	r3, [r7, #24]
 80138a2:	015a      	lsls	r2, r3, #5
 80138a4:	69fb      	ldr	r3, [r7, #28]
 80138a6:	4413      	add	r3, r2
 80138a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80138ac:	460a      	mov	r2, r1
 80138ae:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80138b0:	68bb      	ldr	r3, [r7, #8]
 80138b2:	791b      	ldrb	r3, [r3, #4]
 80138b4:	2b01      	cmp	r3, #1
 80138b6:	d128      	bne.n	801390a <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80138b8:	69fb      	ldr	r3, [r7, #28]
 80138ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80138be:	689b      	ldr	r3, [r3, #8]
 80138c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80138c4:	2b00      	cmp	r3, #0
 80138c6:	d110      	bne.n	80138ea <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80138c8:	69bb      	ldr	r3, [r7, #24]
 80138ca:	015a      	lsls	r2, r3, #5
 80138cc:	69fb      	ldr	r3, [r7, #28]
 80138ce:	4413      	add	r3, r2
 80138d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80138d4:	681b      	ldr	r3, [r3, #0]
 80138d6:	69ba      	ldr	r2, [r7, #24]
 80138d8:	0151      	lsls	r1, r2, #5
 80138da:	69fa      	ldr	r2, [r7, #28]
 80138dc:	440a      	add	r2, r1
 80138de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80138e2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80138e6:	6013      	str	r3, [r2, #0]
 80138e8:	e00f      	b.n	801390a <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80138ea:	69bb      	ldr	r3, [r7, #24]
 80138ec:	015a      	lsls	r2, r3, #5
 80138ee:	69fb      	ldr	r3, [r7, #28]
 80138f0:	4413      	add	r3, r2
 80138f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80138f6:	681b      	ldr	r3, [r3, #0]
 80138f8:	69ba      	ldr	r2, [r7, #24]
 80138fa:	0151      	lsls	r1, r2, #5
 80138fc:	69fa      	ldr	r2, [r7, #28]
 80138fe:	440a      	add	r2, r1
 8013900:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013908:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801390a:	69bb      	ldr	r3, [r7, #24]
 801390c:	015a      	lsls	r2, r3, #5
 801390e:	69fb      	ldr	r3, [r7, #28]
 8013910:	4413      	add	r3, r2
 8013912:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013916:	681b      	ldr	r3, [r3, #0]
 8013918:	69ba      	ldr	r2, [r7, #24]
 801391a:	0151      	lsls	r1, r2, #5
 801391c:	69fa      	ldr	r2, [r7, #28]
 801391e:	440a      	add	r2, r1
 8013920:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013924:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013928:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801392a:	2300      	movs	r3, #0
}
 801392c:	4618      	mov	r0, r3
 801392e:	3720      	adds	r7, #32
 8013930:	46bd      	mov	sp, r7
 8013932:	bd80      	pop	{r7, pc}
 8013934:	fff80000 	.word	0xfff80000
 8013938:	e007ffff 	.word	0xe007ffff
 801393c:	1ff80000 	.word	0x1ff80000

08013940 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013940:	b480      	push	{r7}
 8013942:	b087      	sub	sp, #28
 8013944:	af00      	add	r7, sp, #0
 8013946:	6078      	str	r0, [r7, #4]
 8013948:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801394a:	2300      	movs	r3, #0
 801394c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801394e:	2300      	movs	r3, #0
 8013950:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8013956:	683b      	ldr	r3, [r7, #0]
 8013958:	785b      	ldrb	r3, [r3, #1]
 801395a:	2b01      	cmp	r3, #1
 801395c:	d14a      	bne.n	80139f4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801395e:	683b      	ldr	r3, [r7, #0]
 8013960:	781b      	ldrb	r3, [r3, #0]
 8013962:	015a      	lsls	r2, r3, #5
 8013964:	693b      	ldr	r3, [r7, #16]
 8013966:	4413      	add	r3, r2
 8013968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801396c:	681b      	ldr	r3, [r3, #0]
 801396e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013972:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013976:	f040 8086 	bne.w	8013a86 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801397a:	683b      	ldr	r3, [r7, #0]
 801397c:	781b      	ldrb	r3, [r3, #0]
 801397e:	015a      	lsls	r2, r3, #5
 8013980:	693b      	ldr	r3, [r7, #16]
 8013982:	4413      	add	r3, r2
 8013984:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013988:	681b      	ldr	r3, [r3, #0]
 801398a:	683a      	ldr	r2, [r7, #0]
 801398c:	7812      	ldrb	r2, [r2, #0]
 801398e:	0151      	lsls	r1, r2, #5
 8013990:	693a      	ldr	r2, [r7, #16]
 8013992:	440a      	add	r2, r1
 8013994:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013998:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801399c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801399e:	683b      	ldr	r3, [r7, #0]
 80139a0:	781b      	ldrb	r3, [r3, #0]
 80139a2:	015a      	lsls	r2, r3, #5
 80139a4:	693b      	ldr	r3, [r7, #16]
 80139a6:	4413      	add	r3, r2
 80139a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	683a      	ldr	r2, [r7, #0]
 80139b0:	7812      	ldrb	r2, [r2, #0]
 80139b2:	0151      	lsls	r1, r2, #5
 80139b4:	693a      	ldr	r2, [r7, #16]
 80139b6:	440a      	add	r2, r1
 80139b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80139bc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80139c0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	3301      	adds	r3, #1
 80139c6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80139c8:	68fb      	ldr	r3, [r7, #12]
 80139ca:	f242 7210 	movw	r2, #10000	; 0x2710
 80139ce:	4293      	cmp	r3, r2
 80139d0:	d902      	bls.n	80139d8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80139d2:	2301      	movs	r3, #1
 80139d4:	75fb      	strb	r3, [r7, #23]
          break;
 80139d6:	e056      	b.n	8013a86 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80139d8:	683b      	ldr	r3, [r7, #0]
 80139da:	781b      	ldrb	r3, [r3, #0]
 80139dc:	015a      	lsls	r2, r3, #5
 80139de:	693b      	ldr	r3, [r7, #16]
 80139e0:	4413      	add	r3, r2
 80139e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80139e6:	681b      	ldr	r3, [r3, #0]
 80139e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80139ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80139f0:	d0e7      	beq.n	80139c2 <USB_EPStopXfer+0x82>
 80139f2:	e048      	b.n	8013a86 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80139f4:	683b      	ldr	r3, [r7, #0]
 80139f6:	781b      	ldrb	r3, [r3, #0]
 80139f8:	015a      	lsls	r2, r3, #5
 80139fa:	693b      	ldr	r3, [r7, #16]
 80139fc:	4413      	add	r3, r2
 80139fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013a08:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013a0c:	d13b      	bne.n	8013a86 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8013a0e:	683b      	ldr	r3, [r7, #0]
 8013a10:	781b      	ldrb	r3, [r3, #0]
 8013a12:	015a      	lsls	r2, r3, #5
 8013a14:	693b      	ldr	r3, [r7, #16]
 8013a16:	4413      	add	r3, r2
 8013a18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013a1c:	681b      	ldr	r3, [r3, #0]
 8013a1e:	683a      	ldr	r2, [r7, #0]
 8013a20:	7812      	ldrb	r2, [r2, #0]
 8013a22:	0151      	lsls	r1, r2, #5
 8013a24:	693a      	ldr	r2, [r7, #16]
 8013a26:	440a      	add	r2, r1
 8013a28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013a2c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8013a30:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8013a32:	683b      	ldr	r3, [r7, #0]
 8013a34:	781b      	ldrb	r3, [r3, #0]
 8013a36:	015a      	lsls	r2, r3, #5
 8013a38:	693b      	ldr	r3, [r7, #16]
 8013a3a:	4413      	add	r3, r2
 8013a3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	683a      	ldr	r2, [r7, #0]
 8013a44:	7812      	ldrb	r2, [r2, #0]
 8013a46:	0151      	lsls	r1, r2, #5
 8013a48:	693a      	ldr	r2, [r7, #16]
 8013a4a:	440a      	add	r2, r1
 8013a4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013a50:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013a54:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8013a56:	68fb      	ldr	r3, [r7, #12]
 8013a58:	3301      	adds	r3, #1
 8013a5a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8013a5c:	68fb      	ldr	r3, [r7, #12]
 8013a5e:	f242 7210 	movw	r2, #10000	; 0x2710
 8013a62:	4293      	cmp	r3, r2
 8013a64:	d902      	bls.n	8013a6c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8013a66:	2301      	movs	r3, #1
 8013a68:	75fb      	strb	r3, [r7, #23]
          break;
 8013a6a:	e00c      	b.n	8013a86 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8013a6c:	683b      	ldr	r3, [r7, #0]
 8013a6e:	781b      	ldrb	r3, [r3, #0]
 8013a70:	015a      	lsls	r2, r3, #5
 8013a72:	693b      	ldr	r3, [r7, #16]
 8013a74:	4413      	add	r3, r2
 8013a76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013a80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013a84:	d0e7      	beq.n	8013a56 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8013a86:	7dfb      	ldrb	r3, [r7, #23]
}
 8013a88:	4618      	mov	r0, r3
 8013a8a:	371c      	adds	r7, #28
 8013a8c:	46bd      	mov	sp, r7
 8013a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a92:	4770      	bx	lr

08013a94 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8013a94:	b480      	push	{r7}
 8013a96:	b089      	sub	sp, #36	; 0x24
 8013a98:	af00      	add	r7, sp, #0
 8013a9a:	60f8      	str	r0, [r7, #12]
 8013a9c:	60b9      	str	r1, [r7, #8]
 8013a9e:	4611      	mov	r1, r2
 8013aa0:	461a      	mov	r2, r3
 8013aa2:	460b      	mov	r3, r1
 8013aa4:	71fb      	strb	r3, [r7, #7]
 8013aa6:	4613      	mov	r3, r2
 8013aa8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013aaa:	68fb      	ldr	r3, [r7, #12]
 8013aac:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8013aae:	68bb      	ldr	r3, [r7, #8]
 8013ab0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8013ab2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d123      	bne.n	8013b02 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8013aba:	88bb      	ldrh	r3, [r7, #4]
 8013abc:	3303      	adds	r3, #3
 8013abe:	089b      	lsrs	r3, r3, #2
 8013ac0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8013ac2:	2300      	movs	r3, #0
 8013ac4:	61bb      	str	r3, [r7, #24]
 8013ac6:	e018      	b.n	8013afa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8013ac8:	79fb      	ldrb	r3, [r7, #7]
 8013aca:	031a      	lsls	r2, r3, #12
 8013acc:	697b      	ldr	r3, [r7, #20]
 8013ace:	4413      	add	r3, r2
 8013ad0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013ad4:	461a      	mov	r2, r3
 8013ad6:	69fb      	ldr	r3, [r7, #28]
 8013ad8:	681b      	ldr	r3, [r3, #0]
 8013ada:	6013      	str	r3, [r2, #0]
      pSrc++;
 8013adc:	69fb      	ldr	r3, [r7, #28]
 8013ade:	3301      	adds	r3, #1
 8013ae0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013ae2:	69fb      	ldr	r3, [r7, #28]
 8013ae4:	3301      	adds	r3, #1
 8013ae6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013ae8:	69fb      	ldr	r3, [r7, #28]
 8013aea:	3301      	adds	r3, #1
 8013aec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013aee:	69fb      	ldr	r3, [r7, #28]
 8013af0:	3301      	adds	r3, #1
 8013af2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8013af4:	69bb      	ldr	r3, [r7, #24]
 8013af6:	3301      	adds	r3, #1
 8013af8:	61bb      	str	r3, [r7, #24]
 8013afa:	69ba      	ldr	r2, [r7, #24]
 8013afc:	693b      	ldr	r3, [r7, #16]
 8013afe:	429a      	cmp	r2, r3
 8013b00:	d3e2      	bcc.n	8013ac8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8013b02:	2300      	movs	r3, #0
}
 8013b04:	4618      	mov	r0, r3
 8013b06:	3724      	adds	r7, #36	; 0x24
 8013b08:	46bd      	mov	sp, r7
 8013b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b0e:	4770      	bx	lr

08013b10 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8013b10:	b480      	push	{r7}
 8013b12:	b08b      	sub	sp, #44	; 0x2c
 8013b14:	af00      	add	r7, sp, #0
 8013b16:	60f8      	str	r0, [r7, #12]
 8013b18:	60b9      	str	r1, [r7, #8]
 8013b1a:	4613      	mov	r3, r2
 8013b1c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013b1e:	68fb      	ldr	r3, [r7, #12]
 8013b20:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8013b22:	68bb      	ldr	r3, [r7, #8]
 8013b24:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8013b26:	88fb      	ldrh	r3, [r7, #6]
 8013b28:	089b      	lsrs	r3, r3, #2
 8013b2a:	b29b      	uxth	r3, r3
 8013b2c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8013b2e:	88fb      	ldrh	r3, [r7, #6]
 8013b30:	f003 0303 	and.w	r3, r3, #3
 8013b34:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8013b36:	2300      	movs	r3, #0
 8013b38:	623b      	str	r3, [r7, #32]
 8013b3a:	e014      	b.n	8013b66 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8013b3c:	69bb      	ldr	r3, [r7, #24]
 8013b3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013b42:	681a      	ldr	r2, [r3, #0]
 8013b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b46:	601a      	str	r2, [r3, #0]
    pDest++;
 8013b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b4a:	3301      	adds	r3, #1
 8013b4c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b50:	3301      	adds	r3, #1
 8013b52:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b56:	3301      	adds	r3, #1
 8013b58:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b5c:	3301      	adds	r3, #1
 8013b5e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8013b60:	6a3b      	ldr	r3, [r7, #32]
 8013b62:	3301      	adds	r3, #1
 8013b64:	623b      	str	r3, [r7, #32]
 8013b66:	6a3a      	ldr	r2, [r7, #32]
 8013b68:	697b      	ldr	r3, [r7, #20]
 8013b6a:	429a      	cmp	r2, r3
 8013b6c:	d3e6      	bcc.n	8013b3c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8013b6e:	8bfb      	ldrh	r3, [r7, #30]
 8013b70:	2b00      	cmp	r3, #0
 8013b72:	d01e      	beq.n	8013bb2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8013b74:	2300      	movs	r3, #0
 8013b76:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8013b78:	69bb      	ldr	r3, [r7, #24]
 8013b7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013b7e:	461a      	mov	r2, r3
 8013b80:	f107 0310 	add.w	r3, r7, #16
 8013b84:	6812      	ldr	r2, [r2, #0]
 8013b86:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8013b88:	693a      	ldr	r2, [r7, #16]
 8013b8a:	6a3b      	ldr	r3, [r7, #32]
 8013b8c:	b2db      	uxtb	r3, r3
 8013b8e:	00db      	lsls	r3, r3, #3
 8013b90:	fa22 f303 	lsr.w	r3, r2, r3
 8013b94:	b2da      	uxtb	r2, r3
 8013b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b98:	701a      	strb	r2, [r3, #0]
      i++;
 8013b9a:	6a3b      	ldr	r3, [r7, #32]
 8013b9c:	3301      	adds	r3, #1
 8013b9e:	623b      	str	r3, [r7, #32]
      pDest++;
 8013ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ba2:	3301      	adds	r3, #1
 8013ba4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8013ba6:	8bfb      	ldrh	r3, [r7, #30]
 8013ba8:	3b01      	subs	r3, #1
 8013baa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8013bac:	8bfb      	ldrh	r3, [r7, #30]
 8013bae:	2b00      	cmp	r3, #0
 8013bb0:	d1ea      	bne.n	8013b88 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8013bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013bb4:	4618      	mov	r0, r3
 8013bb6:	372c      	adds	r7, #44	; 0x2c
 8013bb8:	46bd      	mov	sp, r7
 8013bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bbe:	4770      	bx	lr

08013bc0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013bc0:	b480      	push	{r7}
 8013bc2:	b085      	sub	sp, #20
 8013bc4:	af00      	add	r7, sp, #0
 8013bc6:	6078      	str	r0, [r7, #4]
 8013bc8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013bce:	683b      	ldr	r3, [r7, #0]
 8013bd0:	781b      	ldrb	r3, [r3, #0]
 8013bd2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013bd4:	683b      	ldr	r3, [r7, #0]
 8013bd6:	785b      	ldrb	r3, [r3, #1]
 8013bd8:	2b01      	cmp	r3, #1
 8013bda:	d12c      	bne.n	8013c36 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013bdc:	68bb      	ldr	r3, [r7, #8]
 8013bde:	015a      	lsls	r2, r3, #5
 8013be0:	68fb      	ldr	r3, [r7, #12]
 8013be2:	4413      	add	r3, r2
 8013be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013be8:	681b      	ldr	r3, [r3, #0]
 8013bea:	2b00      	cmp	r3, #0
 8013bec:	db12      	blt.n	8013c14 <USB_EPSetStall+0x54>
 8013bee:	68bb      	ldr	r3, [r7, #8]
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	d00f      	beq.n	8013c14 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8013bf4:	68bb      	ldr	r3, [r7, #8]
 8013bf6:	015a      	lsls	r2, r3, #5
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	4413      	add	r3, r2
 8013bfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013c00:	681b      	ldr	r3, [r3, #0]
 8013c02:	68ba      	ldr	r2, [r7, #8]
 8013c04:	0151      	lsls	r1, r2, #5
 8013c06:	68fa      	ldr	r2, [r7, #12]
 8013c08:	440a      	add	r2, r1
 8013c0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013c0e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8013c12:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8013c14:	68bb      	ldr	r3, [r7, #8]
 8013c16:	015a      	lsls	r2, r3, #5
 8013c18:	68fb      	ldr	r3, [r7, #12]
 8013c1a:	4413      	add	r3, r2
 8013c1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013c20:	681b      	ldr	r3, [r3, #0]
 8013c22:	68ba      	ldr	r2, [r7, #8]
 8013c24:	0151      	lsls	r1, r2, #5
 8013c26:	68fa      	ldr	r2, [r7, #12]
 8013c28:	440a      	add	r2, r1
 8013c2a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013c2e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8013c32:	6013      	str	r3, [r2, #0]
 8013c34:	e02b      	b.n	8013c8e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013c36:	68bb      	ldr	r3, [r7, #8]
 8013c38:	015a      	lsls	r2, r3, #5
 8013c3a:	68fb      	ldr	r3, [r7, #12]
 8013c3c:	4413      	add	r3, r2
 8013c3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	db12      	blt.n	8013c6e <USB_EPSetStall+0xae>
 8013c48:	68bb      	ldr	r3, [r7, #8]
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d00f      	beq.n	8013c6e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8013c4e:	68bb      	ldr	r3, [r7, #8]
 8013c50:	015a      	lsls	r2, r3, #5
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	4413      	add	r3, r2
 8013c56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013c5a:	681b      	ldr	r3, [r3, #0]
 8013c5c:	68ba      	ldr	r2, [r7, #8]
 8013c5e:	0151      	lsls	r1, r2, #5
 8013c60:	68fa      	ldr	r2, [r7, #12]
 8013c62:	440a      	add	r2, r1
 8013c64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013c68:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8013c6c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8013c6e:	68bb      	ldr	r3, [r7, #8]
 8013c70:	015a      	lsls	r2, r3, #5
 8013c72:	68fb      	ldr	r3, [r7, #12]
 8013c74:	4413      	add	r3, r2
 8013c76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	68ba      	ldr	r2, [r7, #8]
 8013c7e:	0151      	lsls	r1, r2, #5
 8013c80:	68fa      	ldr	r2, [r7, #12]
 8013c82:	440a      	add	r2, r1
 8013c84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013c88:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8013c8c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8013c8e:	2300      	movs	r3, #0
}
 8013c90:	4618      	mov	r0, r3
 8013c92:	3714      	adds	r7, #20
 8013c94:	46bd      	mov	sp, r7
 8013c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c9a:	4770      	bx	lr

08013c9c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013c9c:	b480      	push	{r7}
 8013c9e:	b085      	sub	sp, #20
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
 8013ca4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013caa:	683b      	ldr	r3, [r7, #0]
 8013cac:	781b      	ldrb	r3, [r3, #0]
 8013cae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013cb0:	683b      	ldr	r3, [r7, #0]
 8013cb2:	785b      	ldrb	r3, [r3, #1]
 8013cb4:	2b01      	cmp	r3, #1
 8013cb6:	d128      	bne.n	8013d0a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8013cb8:	68bb      	ldr	r3, [r7, #8]
 8013cba:	015a      	lsls	r2, r3, #5
 8013cbc:	68fb      	ldr	r3, [r7, #12]
 8013cbe:	4413      	add	r3, r2
 8013cc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013cc4:	681b      	ldr	r3, [r3, #0]
 8013cc6:	68ba      	ldr	r2, [r7, #8]
 8013cc8:	0151      	lsls	r1, r2, #5
 8013cca:	68fa      	ldr	r2, [r7, #12]
 8013ccc:	440a      	add	r2, r1
 8013cce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013cd2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013cd6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8013cd8:	683b      	ldr	r3, [r7, #0]
 8013cda:	791b      	ldrb	r3, [r3, #4]
 8013cdc:	2b03      	cmp	r3, #3
 8013cde:	d003      	beq.n	8013ce8 <USB_EPClearStall+0x4c>
 8013ce0:	683b      	ldr	r3, [r7, #0]
 8013ce2:	791b      	ldrb	r3, [r3, #4]
 8013ce4:	2b02      	cmp	r3, #2
 8013ce6:	d138      	bne.n	8013d5a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8013ce8:	68bb      	ldr	r3, [r7, #8]
 8013cea:	015a      	lsls	r2, r3, #5
 8013cec:	68fb      	ldr	r3, [r7, #12]
 8013cee:	4413      	add	r3, r2
 8013cf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013cf4:	681b      	ldr	r3, [r3, #0]
 8013cf6:	68ba      	ldr	r2, [r7, #8]
 8013cf8:	0151      	lsls	r1, r2, #5
 8013cfa:	68fa      	ldr	r2, [r7, #12]
 8013cfc:	440a      	add	r2, r1
 8013cfe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013d02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013d06:	6013      	str	r3, [r2, #0]
 8013d08:	e027      	b.n	8013d5a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8013d0a:	68bb      	ldr	r3, [r7, #8]
 8013d0c:	015a      	lsls	r2, r3, #5
 8013d0e:	68fb      	ldr	r3, [r7, #12]
 8013d10:	4413      	add	r3, r2
 8013d12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013d16:	681b      	ldr	r3, [r3, #0]
 8013d18:	68ba      	ldr	r2, [r7, #8]
 8013d1a:	0151      	lsls	r1, r2, #5
 8013d1c:	68fa      	ldr	r2, [r7, #12]
 8013d1e:	440a      	add	r2, r1
 8013d20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013d24:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013d28:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8013d2a:	683b      	ldr	r3, [r7, #0]
 8013d2c:	791b      	ldrb	r3, [r3, #4]
 8013d2e:	2b03      	cmp	r3, #3
 8013d30:	d003      	beq.n	8013d3a <USB_EPClearStall+0x9e>
 8013d32:	683b      	ldr	r3, [r7, #0]
 8013d34:	791b      	ldrb	r3, [r3, #4]
 8013d36:	2b02      	cmp	r3, #2
 8013d38:	d10f      	bne.n	8013d5a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8013d3a:	68bb      	ldr	r3, [r7, #8]
 8013d3c:	015a      	lsls	r2, r3, #5
 8013d3e:	68fb      	ldr	r3, [r7, #12]
 8013d40:	4413      	add	r3, r2
 8013d42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013d46:	681b      	ldr	r3, [r3, #0]
 8013d48:	68ba      	ldr	r2, [r7, #8]
 8013d4a:	0151      	lsls	r1, r2, #5
 8013d4c:	68fa      	ldr	r2, [r7, #12]
 8013d4e:	440a      	add	r2, r1
 8013d50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013d54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013d58:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8013d5a:	2300      	movs	r3, #0
}
 8013d5c:	4618      	mov	r0, r3
 8013d5e:	3714      	adds	r7, #20
 8013d60:	46bd      	mov	sp, r7
 8013d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d66:	4770      	bx	lr

08013d68 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8013d68:	b480      	push	{r7}
 8013d6a:	b085      	sub	sp, #20
 8013d6c:	af00      	add	r7, sp, #0
 8013d6e:	6078      	str	r0, [r7, #4]
 8013d70:	460b      	mov	r3, r1
 8013d72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8013d78:	68fb      	ldr	r3, [r7, #12]
 8013d7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	68fa      	ldr	r2, [r7, #12]
 8013d82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013d86:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8013d8a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013d92:	681a      	ldr	r2, [r3, #0]
 8013d94:	78fb      	ldrb	r3, [r7, #3]
 8013d96:	011b      	lsls	r3, r3, #4
 8013d98:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8013d9c:	68f9      	ldr	r1, [r7, #12]
 8013d9e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013da2:	4313      	orrs	r3, r2
 8013da4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8013da6:	2300      	movs	r3, #0
}
 8013da8:	4618      	mov	r0, r3
 8013daa:	3714      	adds	r7, #20
 8013dac:	46bd      	mov	sp, r7
 8013dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013db2:	4770      	bx	lr

08013db4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8013db4:	b480      	push	{r7}
 8013db6:	b085      	sub	sp, #20
 8013db8:	af00      	add	r7, sp, #0
 8013dba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013dc6:	681b      	ldr	r3, [r3, #0]
 8013dc8:	68fa      	ldr	r2, [r7, #12]
 8013dca:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013dce:	f023 0303 	bic.w	r3, r3, #3
 8013dd2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8013dd4:	68fb      	ldr	r3, [r7, #12]
 8013dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013dda:	685b      	ldr	r3, [r3, #4]
 8013ddc:	68fa      	ldr	r2, [r7, #12]
 8013dde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013de2:	f023 0302 	bic.w	r3, r3, #2
 8013de6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013de8:	2300      	movs	r3, #0
}
 8013dea:	4618      	mov	r0, r3
 8013dec:	3714      	adds	r7, #20
 8013dee:	46bd      	mov	sp, r7
 8013df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013df4:	4770      	bx	lr

08013df6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8013df6:	b480      	push	{r7}
 8013df8:	b085      	sub	sp, #20
 8013dfa:	af00      	add	r7, sp, #0
 8013dfc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8013e02:	68fb      	ldr	r3, [r7, #12]
 8013e04:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013e08:	681b      	ldr	r3, [r3, #0]
 8013e0a:	68fa      	ldr	r2, [r7, #12]
 8013e0c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013e10:	f023 0303 	bic.w	r3, r3, #3
 8013e14:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e1c:	685b      	ldr	r3, [r3, #4]
 8013e1e:	68fa      	ldr	r2, [r7, #12]
 8013e20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013e24:	f043 0302 	orr.w	r3, r3, #2
 8013e28:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013e2a:	2300      	movs	r3, #0
}
 8013e2c:	4618      	mov	r0, r3
 8013e2e:	3714      	adds	r7, #20
 8013e30:	46bd      	mov	sp, r7
 8013e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e36:	4770      	bx	lr

08013e38 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8013e38:	b480      	push	{r7}
 8013e3a:	b085      	sub	sp, #20
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	695b      	ldr	r3, [r3, #20]
 8013e44:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	699b      	ldr	r3, [r3, #24]
 8013e4a:	68fa      	ldr	r2, [r7, #12]
 8013e4c:	4013      	ands	r3, r2
 8013e4e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8013e50:	68fb      	ldr	r3, [r7, #12]
}
 8013e52:	4618      	mov	r0, r3
 8013e54:	3714      	adds	r7, #20
 8013e56:	46bd      	mov	sp, r7
 8013e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e5c:	4770      	bx	lr

08013e5e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8013e5e:	b480      	push	{r7}
 8013e60:	b085      	sub	sp, #20
 8013e62:	af00      	add	r7, sp, #0
 8013e64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8013e6a:	68fb      	ldr	r3, [r7, #12]
 8013e6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e70:	699b      	ldr	r3, [r3, #24]
 8013e72:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8013e74:	68fb      	ldr	r3, [r7, #12]
 8013e76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e7a:	69db      	ldr	r3, [r3, #28]
 8013e7c:	68ba      	ldr	r2, [r7, #8]
 8013e7e:	4013      	ands	r3, r2
 8013e80:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8013e82:	68bb      	ldr	r3, [r7, #8]
 8013e84:	0c1b      	lsrs	r3, r3, #16
}
 8013e86:	4618      	mov	r0, r3
 8013e88:	3714      	adds	r7, #20
 8013e8a:	46bd      	mov	sp, r7
 8013e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e90:	4770      	bx	lr

08013e92 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8013e92:	b480      	push	{r7}
 8013e94:	b085      	sub	sp, #20
 8013e96:	af00      	add	r7, sp, #0
 8013e98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8013e9e:	68fb      	ldr	r3, [r7, #12]
 8013ea0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013ea4:	699b      	ldr	r3, [r3, #24]
 8013ea6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8013ea8:	68fb      	ldr	r3, [r7, #12]
 8013eaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013eae:	69db      	ldr	r3, [r3, #28]
 8013eb0:	68ba      	ldr	r2, [r7, #8]
 8013eb2:	4013      	ands	r3, r2
 8013eb4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8013eb6:	68bb      	ldr	r3, [r7, #8]
 8013eb8:	b29b      	uxth	r3, r3
}
 8013eba:	4618      	mov	r0, r3
 8013ebc:	3714      	adds	r7, #20
 8013ebe:	46bd      	mov	sp, r7
 8013ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ec4:	4770      	bx	lr

08013ec6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8013ec6:	b480      	push	{r7}
 8013ec8:	b085      	sub	sp, #20
 8013eca:	af00      	add	r7, sp, #0
 8013ecc:	6078      	str	r0, [r7, #4]
 8013ece:	460b      	mov	r3, r1
 8013ed0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8013ed6:	78fb      	ldrb	r3, [r7, #3]
 8013ed8:	015a      	lsls	r2, r3, #5
 8013eda:	68fb      	ldr	r3, [r7, #12]
 8013edc:	4413      	add	r3, r2
 8013ede:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013ee2:	689b      	ldr	r3, [r3, #8]
 8013ee4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8013ee6:	68fb      	ldr	r3, [r7, #12]
 8013ee8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013eec:	695b      	ldr	r3, [r3, #20]
 8013eee:	68ba      	ldr	r2, [r7, #8]
 8013ef0:	4013      	ands	r3, r2
 8013ef2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8013ef4:	68bb      	ldr	r3, [r7, #8]
}
 8013ef6:	4618      	mov	r0, r3
 8013ef8:	3714      	adds	r7, #20
 8013efa:	46bd      	mov	sp, r7
 8013efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f00:	4770      	bx	lr

08013f02 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8013f02:	b480      	push	{r7}
 8013f04:	b087      	sub	sp, #28
 8013f06:	af00      	add	r7, sp, #0
 8013f08:	6078      	str	r0, [r7, #4]
 8013f0a:	460b      	mov	r3, r1
 8013f0c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8013f12:	697b      	ldr	r3, [r7, #20]
 8013f14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f18:	691b      	ldr	r3, [r3, #16]
 8013f1a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8013f1c:	697b      	ldr	r3, [r7, #20]
 8013f1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013f24:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8013f26:	78fb      	ldrb	r3, [r7, #3]
 8013f28:	f003 030f 	and.w	r3, r3, #15
 8013f2c:	68fa      	ldr	r2, [r7, #12]
 8013f2e:	fa22 f303 	lsr.w	r3, r2, r3
 8013f32:	01db      	lsls	r3, r3, #7
 8013f34:	b2db      	uxtb	r3, r3
 8013f36:	693a      	ldr	r2, [r7, #16]
 8013f38:	4313      	orrs	r3, r2
 8013f3a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8013f3c:	78fb      	ldrb	r3, [r7, #3]
 8013f3e:	015a      	lsls	r2, r3, #5
 8013f40:	697b      	ldr	r3, [r7, #20]
 8013f42:	4413      	add	r3, r2
 8013f44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013f48:	689b      	ldr	r3, [r3, #8]
 8013f4a:	693a      	ldr	r2, [r7, #16]
 8013f4c:	4013      	ands	r3, r2
 8013f4e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8013f50:	68bb      	ldr	r3, [r7, #8]
}
 8013f52:	4618      	mov	r0, r3
 8013f54:	371c      	adds	r7, #28
 8013f56:	46bd      	mov	sp, r7
 8013f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f5c:	4770      	bx	lr

08013f5e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8013f5e:	b480      	push	{r7}
 8013f60:	b083      	sub	sp, #12
 8013f62:	af00      	add	r7, sp, #0
 8013f64:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	695b      	ldr	r3, [r3, #20]
 8013f6a:	f003 0301 	and.w	r3, r3, #1
}
 8013f6e:	4618      	mov	r0, r3
 8013f70:	370c      	adds	r7, #12
 8013f72:	46bd      	mov	sp, r7
 8013f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f78:	4770      	bx	lr
	...

08013f7c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8013f7c:	b480      	push	{r7}
 8013f7e:	b085      	sub	sp, #20
 8013f80:	af00      	add	r7, sp, #0
 8013f82:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f84:	687b      	ldr	r3, [r7, #4]
 8013f86:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8013f88:	68fb      	ldr	r3, [r7, #12]
 8013f8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013f8e:	681a      	ldr	r2, [r3, #0]
 8013f90:	68fb      	ldr	r3, [r7, #12]
 8013f92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013f96:	4619      	mov	r1, r3
 8013f98:	4b09      	ldr	r3, [pc, #36]	; (8013fc0 <USB_ActivateSetup+0x44>)
 8013f9a:	4013      	ands	r3, r2
 8013f9c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8013f9e:	68fb      	ldr	r3, [r7, #12]
 8013fa0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013fa4:	685b      	ldr	r3, [r3, #4]
 8013fa6:	68fa      	ldr	r2, [r7, #12]
 8013fa8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013fac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8013fb0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013fb2:	2300      	movs	r3, #0
}
 8013fb4:	4618      	mov	r0, r3
 8013fb6:	3714      	adds	r7, #20
 8013fb8:	46bd      	mov	sp, r7
 8013fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fbe:	4770      	bx	lr
 8013fc0:	fffff800 	.word	0xfffff800

08013fc4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8013fc4:	b480      	push	{r7}
 8013fc6:	b087      	sub	sp, #28
 8013fc8:	af00      	add	r7, sp, #0
 8013fca:	60f8      	str	r0, [r7, #12]
 8013fcc:	460b      	mov	r3, r1
 8013fce:	607a      	str	r2, [r7, #4]
 8013fd0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013fd2:	68fb      	ldr	r3, [r7, #12]
 8013fd4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8013fd6:	68fb      	ldr	r3, [r7, #12]
 8013fd8:	333c      	adds	r3, #60	; 0x3c
 8013fda:	3304      	adds	r3, #4
 8013fdc:	681b      	ldr	r3, [r3, #0]
 8013fde:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8013fe0:	693b      	ldr	r3, [r7, #16]
 8013fe2:	4a26      	ldr	r2, [pc, #152]	; (801407c <USB_EP0_OutStart+0xb8>)
 8013fe4:	4293      	cmp	r3, r2
 8013fe6:	d90a      	bls.n	8013ffe <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013fe8:	697b      	ldr	r3, [r7, #20]
 8013fea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013fee:	681b      	ldr	r3, [r3, #0]
 8013ff0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013ff4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013ff8:	d101      	bne.n	8013ffe <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8013ffa:	2300      	movs	r3, #0
 8013ffc:	e037      	b.n	801406e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8013ffe:	697b      	ldr	r3, [r7, #20]
 8014000:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014004:	461a      	mov	r2, r3
 8014006:	2300      	movs	r3, #0
 8014008:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801400a:	697b      	ldr	r3, [r7, #20]
 801400c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014010:	691b      	ldr	r3, [r3, #16]
 8014012:	697a      	ldr	r2, [r7, #20]
 8014014:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014018:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801401c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801401e:	697b      	ldr	r3, [r7, #20]
 8014020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014024:	691b      	ldr	r3, [r3, #16]
 8014026:	697a      	ldr	r2, [r7, #20]
 8014028:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801402c:	f043 0318 	orr.w	r3, r3, #24
 8014030:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8014032:	697b      	ldr	r3, [r7, #20]
 8014034:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014038:	691b      	ldr	r3, [r3, #16]
 801403a:	697a      	ldr	r2, [r7, #20]
 801403c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014040:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8014044:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8014046:	7afb      	ldrb	r3, [r7, #11]
 8014048:	2b01      	cmp	r3, #1
 801404a:	d10f      	bne.n	801406c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 801404c:	697b      	ldr	r3, [r7, #20]
 801404e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014052:	461a      	mov	r2, r3
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8014058:	697b      	ldr	r3, [r7, #20]
 801405a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801405e:	681b      	ldr	r3, [r3, #0]
 8014060:	697a      	ldr	r2, [r7, #20]
 8014062:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014066:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 801406a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801406c:	2300      	movs	r3, #0
}
 801406e:	4618      	mov	r0, r3
 8014070:	371c      	adds	r7, #28
 8014072:	46bd      	mov	sp, r7
 8014074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014078:	4770      	bx	lr
 801407a:	bf00      	nop
 801407c:	4f54300a 	.word	0x4f54300a

08014080 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8014080:	b480      	push	{r7}
 8014082:	b085      	sub	sp, #20
 8014084:	af00      	add	r7, sp, #0
 8014086:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014088:	2300      	movs	r3, #0
 801408a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801408c:	68fb      	ldr	r3, [r7, #12]
 801408e:	3301      	adds	r3, #1
 8014090:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8014092:	68fb      	ldr	r3, [r7, #12]
 8014094:	4a13      	ldr	r2, [pc, #76]	; (80140e4 <USB_CoreReset+0x64>)
 8014096:	4293      	cmp	r3, r2
 8014098:	d901      	bls.n	801409e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801409a:	2303      	movs	r3, #3
 801409c:	e01b      	b.n	80140d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	691b      	ldr	r3, [r3, #16]
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	daf2      	bge.n	801408c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80140a6:	2300      	movs	r3, #0
 80140a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	691b      	ldr	r3, [r3, #16]
 80140ae:	f043 0201 	orr.w	r2, r3, #1
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80140b6:	68fb      	ldr	r3, [r7, #12]
 80140b8:	3301      	adds	r3, #1
 80140ba:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80140bc:	68fb      	ldr	r3, [r7, #12]
 80140be:	4a09      	ldr	r2, [pc, #36]	; (80140e4 <USB_CoreReset+0x64>)
 80140c0:	4293      	cmp	r3, r2
 80140c2:	d901      	bls.n	80140c8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80140c4:	2303      	movs	r3, #3
 80140c6:	e006      	b.n	80140d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	691b      	ldr	r3, [r3, #16]
 80140cc:	f003 0301 	and.w	r3, r3, #1
 80140d0:	2b01      	cmp	r3, #1
 80140d2:	d0f0      	beq.n	80140b6 <USB_CoreReset+0x36>

  return HAL_OK;
 80140d4:	2300      	movs	r3, #0
}
 80140d6:	4618      	mov	r0, r3
 80140d8:	3714      	adds	r7, #20
 80140da:	46bd      	mov	sp, r7
 80140dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140e0:	4770      	bx	lr
 80140e2:	bf00      	nop
 80140e4:	00030d40 	.word	0x00030d40

080140e8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80140e8:	b580      	push	{r7, lr}
 80140ea:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80140ec:	4904      	ldr	r1, [pc, #16]	; (8014100 <MX_FATFS_Init+0x18>)
 80140ee:	4805      	ldr	r0, [pc, #20]	; (8014104 <MX_FATFS_Init+0x1c>)
 80140f0:	f002 fa56 	bl	80165a0 <FATFS_LinkDriver>
 80140f4:	4603      	mov	r3, r0
 80140f6:	461a      	mov	r2, r3
 80140f8:	4b03      	ldr	r3, [pc, #12]	; (8014108 <MX_FATFS_Init+0x20>)
 80140fa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80140fc:	bf00      	nop
 80140fe:	bd80      	pop	{r7, pc}
 8014100:	240015d8 	.word	0x240015d8
 8014104:	08018540 	.word	0x08018540
 8014108:	240015d4 	.word	0x240015d4

0801410c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 801410c:	b580      	push	{r7, lr}
 801410e:	b082      	sub	sp, #8
 8014110:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8014112:	2300      	movs	r3, #0
 8014114:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8014116:	f000 f885 	bl	8014224 <BSP_SD_IsDetected>
 801411a:	4603      	mov	r3, r0
 801411c:	2b01      	cmp	r3, #1
 801411e:	d001      	beq.n	8014124 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8014120:	2302      	movs	r3, #2
 8014122:	e012      	b.n	801414a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd2);
 8014124:	480b      	ldr	r0, [pc, #44]	; (8014154 <BSP_SD_Init+0x48>)
 8014126:	f7f8 ff41 	bl	800cfac <HAL_SD_Init>
 801412a:	4603      	mov	r3, r0
 801412c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 801412e:	79fb      	ldrb	r3, [r7, #7]
 8014130:	2b00      	cmp	r3, #0
 8014132:	d109      	bne.n	8014148 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd2, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8014134:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8014138:	4806      	ldr	r0, [pc, #24]	; (8014154 <BSP_SD_Init+0x48>)
 801413a:	f7f9 fdf7 	bl	800dd2c <HAL_SD_ConfigWideBusOperation>
 801413e:	4603      	mov	r3, r0
 8014140:	2b00      	cmp	r3, #0
 8014142:	d001      	beq.n	8014148 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8014144:	2301      	movs	r3, #1
 8014146:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8014148:	79fb      	ldrb	r3, [r7, #7]
}
 801414a:	4618      	mov	r0, r3
 801414c:	3708      	adds	r7, #8
 801414e:	46bd      	mov	sp, r7
 8014150:	bd80      	pop	{r7, pc}
 8014152:	bf00      	nop
 8014154:	24000ebc 	.word	0x24000ebc

08014158 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8014158:	b580      	push	{r7, lr}
 801415a:	b086      	sub	sp, #24
 801415c:	af00      	add	r7, sp, #0
 801415e:	60f8      	str	r0, [r7, #12]
 8014160:	60b9      	str	r1, [r7, #8]
 8014162:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8014164:	2300      	movs	r3, #0
 8014166:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd2, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	68ba      	ldr	r2, [r7, #8]
 801416c:	68f9      	ldr	r1, [r7, #12]
 801416e:	4806      	ldr	r0, [pc, #24]	; (8014188 <BSP_SD_ReadBlocks_DMA+0x30>)
 8014170:	f7f9 f83c 	bl	800d1ec <HAL_SD_ReadBlocks_DMA>
 8014174:	4603      	mov	r3, r0
 8014176:	2b00      	cmp	r3, #0
 8014178:	d001      	beq.n	801417e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801417a:	2301      	movs	r3, #1
 801417c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801417e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014180:	4618      	mov	r0, r3
 8014182:	3718      	adds	r7, #24
 8014184:	46bd      	mov	sp, r7
 8014186:	bd80      	pop	{r7, pc}
 8014188:	24000ebc 	.word	0x24000ebc

0801418c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 801418c:	b580      	push	{r7, lr}
 801418e:	b086      	sub	sp, #24
 8014190:	af00      	add	r7, sp, #0
 8014192:	60f8      	str	r0, [r7, #12]
 8014194:	60b9      	str	r1, [r7, #8]
 8014196:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8014198:	2300      	movs	r3, #0
 801419a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd2, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	68ba      	ldr	r2, [r7, #8]
 80141a0:	68f9      	ldr	r1, [r7, #12]
 80141a2:	4806      	ldr	r0, [pc, #24]	; (80141bc <BSP_SD_WriteBlocks_DMA+0x30>)
 80141a4:	f7f9 f8ca 	bl	800d33c <HAL_SD_WriteBlocks_DMA>
 80141a8:	4603      	mov	r3, r0
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d001      	beq.n	80141b2 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80141ae:	2301      	movs	r3, #1
 80141b0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80141b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80141b4:	4618      	mov	r0, r3
 80141b6:	3718      	adds	r7, #24
 80141b8:	46bd      	mov	sp, r7
 80141ba:	bd80      	pop	{r7, pc}
 80141bc:	24000ebc 	.word	0x24000ebc

080141c0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80141c0:	b580      	push	{r7, lr}
 80141c2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd2) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80141c4:	4805      	ldr	r0, [pc, #20]	; (80141dc <BSP_SD_GetCardState+0x1c>)
 80141c6:	f7f9 fec3 	bl	800df50 <HAL_SD_GetCardState>
 80141ca:	4603      	mov	r3, r0
 80141cc:	2b04      	cmp	r3, #4
 80141ce:	bf14      	ite	ne
 80141d0:	2301      	movne	r3, #1
 80141d2:	2300      	moveq	r3, #0
 80141d4:	b2db      	uxtb	r3, r3
}
 80141d6:	4618      	mov	r0, r3
 80141d8:	bd80      	pop	{r7, pc}
 80141da:	bf00      	nop
 80141dc:	24000ebc 	.word	0x24000ebc

080141e0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80141e0:	b580      	push	{r7, lr}
 80141e2:	b082      	sub	sp, #8
 80141e4:	af00      	add	r7, sp, #0
 80141e6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd2, CardInfo);
 80141e8:	6879      	ldr	r1, [r7, #4]
 80141ea:	4803      	ldr	r0, [pc, #12]	; (80141f8 <BSP_SD_GetCardInfo+0x18>)
 80141ec:	f7f9 fd72 	bl	800dcd4 <HAL_SD_GetCardInfo>
}
 80141f0:	bf00      	nop
 80141f2:	3708      	adds	r7, #8
 80141f4:	46bd      	mov	sp, r7
 80141f6:	bd80      	pop	{r7, pc}
 80141f8:	24000ebc 	.word	0x24000ebc

080141fc <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80141fc:	b580      	push	{r7, lr}
 80141fe:	b082      	sub	sp, #8
 8014200:	af00      	add	r7, sp, #0
 8014202:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8014204:	f000 f9a0 	bl	8014548 <BSP_SD_WriteCpltCallback>
}
 8014208:	bf00      	nop
 801420a:	3708      	adds	r7, #8
 801420c:	46bd      	mov	sp, r7
 801420e:	bd80      	pop	{r7, pc}

08014210 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8014210:	b580      	push	{r7, lr}
 8014212:	b082      	sub	sp, #8
 8014214:	af00      	add	r7, sp, #0
 8014216:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8014218:	f000 f9a2 	bl	8014560 <BSP_SD_ReadCpltCallback>
}
 801421c:	bf00      	nop
 801421e:	3708      	adds	r7, #8
 8014220:	46bd      	mov	sp, r7
 8014222:	bd80      	pop	{r7, pc}

08014224 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8014224:	b580      	push	{r7, lr}
 8014226:	b082      	sub	sp, #8
 8014228:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 801422a:	2301      	movs	r3, #1
 801422c:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 801422e:	f000 f80b 	bl	8014248 <BSP_PlatformIsDetected>
 8014232:	4603      	mov	r3, r0
 8014234:	2b00      	cmp	r3, #0
 8014236:	d101      	bne.n	801423c <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8014238:	2300      	movs	r3, #0
 801423a:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 801423c:	79fb      	ldrb	r3, [r7, #7]
 801423e:	b2db      	uxtb	r3, r3
}
 8014240:	4618      	mov	r0, r3
 8014242:	3708      	adds	r7, #8
 8014244:	46bd      	mov	sp, r7
 8014246:	bd80      	pop	{r7, pc}

08014248 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8014248:	b580      	push	{r7, lr}
 801424a:	b082      	sub	sp, #8
 801424c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 801424e:	2301      	movs	r3, #1
 8014250:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8014252:	2104      	movs	r1, #4
 8014254:	4806      	ldr	r0, [pc, #24]	; (8014270 <BSP_PlatformIsDetected+0x28>)
 8014256:	f7f3 fe7d 	bl	8007f54 <HAL_GPIO_ReadPin>
 801425a:	4603      	mov	r3, r0
 801425c:	2b00      	cmp	r3, #0
 801425e:	d001      	beq.n	8014264 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8014260:	2300      	movs	r3, #0
 8014262:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8014264:	79fb      	ldrb	r3, [r7, #7]
}
 8014266:	4618      	mov	r0, r3
 8014268:	3708      	adds	r7, #8
 801426a:	46bd      	mov	sp, r7
 801426c:	bd80      	pop	{r7, pc}
 801426e:	bf00      	nop
 8014270:	58020400 	.word	0x58020400

08014274 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8014274:	b580      	push	{r7, lr}
 8014276:	b084      	sub	sp, #16
 8014278:	af00      	add	r7, sp, #0
 801427a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 801427c:	f7ef fbc4 	bl	8003a08 <HAL_GetTick>
 8014280:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8014282:	e006      	b.n	8014292 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8014284:	f7ff ff9c 	bl	80141c0 <BSP_SD_GetCardState>
 8014288:	4603      	mov	r3, r0
 801428a:	2b00      	cmp	r3, #0
 801428c:	d101      	bne.n	8014292 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 801428e:	2300      	movs	r3, #0
 8014290:	e009      	b.n	80142a6 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8014292:	f7ef fbb9 	bl	8003a08 <HAL_GetTick>
 8014296:	4602      	mov	r2, r0
 8014298:	68fb      	ldr	r3, [r7, #12]
 801429a:	1ad3      	subs	r3, r2, r3
 801429c:	687a      	ldr	r2, [r7, #4]
 801429e:	429a      	cmp	r2, r3
 80142a0:	d8f0      	bhi.n	8014284 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80142a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80142a6:	4618      	mov	r0, r3
 80142a8:	3710      	adds	r7, #16
 80142aa:	46bd      	mov	sp, r7
 80142ac:	bd80      	pop	{r7, pc}
	...

080142b0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80142b0:	b580      	push	{r7, lr}
 80142b2:	b082      	sub	sp, #8
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	4603      	mov	r3, r0
 80142b8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80142ba:	4b0b      	ldr	r3, [pc, #44]	; (80142e8 <SD_CheckStatus+0x38>)
 80142bc:	2201      	movs	r2, #1
 80142be:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80142c0:	f7ff ff7e 	bl	80141c0 <BSP_SD_GetCardState>
 80142c4:	4603      	mov	r3, r0
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d107      	bne.n	80142da <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80142ca:	4b07      	ldr	r3, [pc, #28]	; (80142e8 <SD_CheckStatus+0x38>)
 80142cc:	781b      	ldrb	r3, [r3, #0]
 80142ce:	b2db      	uxtb	r3, r3
 80142d0:	f023 0301 	bic.w	r3, r3, #1
 80142d4:	b2da      	uxtb	r2, r3
 80142d6:	4b04      	ldr	r3, [pc, #16]	; (80142e8 <SD_CheckStatus+0x38>)
 80142d8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80142da:	4b03      	ldr	r3, [pc, #12]	; (80142e8 <SD_CheckStatus+0x38>)
 80142dc:	781b      	ldrb	r3, [r3, #0]
 80142de:	b2db      	uxtb	r3, r3
}
 80142e0:	4618      	mov	r0, r3
 80142e2:	3708      	adds	r7, #8
 80142e4:	46bd      	mov	sp, r7
 80142e6:	bd80      	pop	{r7, pc}
 80142e8:	2400000d 	.word	0x2400000d

080142ec <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80142ec:	b580      	push	{r7, lr}
 80142ee:	b082      	sub	sp, #8
 80142f0:	af00      	add	r7, sp, #0
 80142f2:	4603      	mov	r3, r0
 80142f4:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80142f6:	f7ff ff09 	bl	801410c <BSP_SD_Init>
 80142fa:	4603      	mov	r3, r0
 80142fc:	2b00      	cmp	r3, #0
 80142fe:	d107      	bne.n	8014310 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8014300:	79fb      	ldrb	r3, [r7, #7]
 8014302:	4618      	mov	r0, r3
 8014304:	f7ff ffd4 	bl	80142b0 <SD_CheckStatus>
 8014308:	4603      	mov	r3, r0
 801430a:	461a      	mov	r2, r3
 801430c:	4b04      	ldr	r3, [pc, #16]	; (8014320 <SD_initialize+0x34>)
 801430e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8014310:	4b03      	ldr	r3, [pc, #12]	; (8014320 <SD_initialize+0x34>)
 8014312:	781b      	ldrb	r3, [r3, #0]
 8014314:	b2db      	uxtb	r3, r3
}
 8014316:	4618      	mov	r0, r3
 8014318:	3708      	adds	r7, #8
 801431a:	46bd      	mov	sp, r7
 801431c:	bd80      	pop	{r7, pc}
 801431e:	bf00      	nop
 8014320:	2400000d 	.word	0x2400000d

08014324 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8014324:	b580      	push	{r7, lr}
 8014326:	b082      	sub	sp, #8
 8014328:	af00      	add	r7, sp, #0
 801432a:	4603      	mov	r3, r0
 801432c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 801432e:	79fb      	ldrb	r3, [r7, #7]
 8014330:	4618      	mov	r0, r3
 8014332:	f7ff ffbd 	bl	80142b0 <SD_CheckStatus>
 8014336:	4603      	mov	r3, r0
}
 8014338:	4618      	mov	r0, r3
 801433a:	3708      	adds	r7, #8
 801433c:	46bd      	mov	sp, r7
 801433e:	bd80      	pop	{r7, pc}

08014340 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8014340:	b580      	push	{r7, lr}
 8014342:	b086      	sub	sp, #24
 8014344:	af00      	add	r7, sp, #0
 8014346:	60b9      	str	r1, [r7, #8]
 8014348:	607a      	str	r2, [r7, #4]
 801434a:	603b      	str	r3, [r7, #0]
 801434c:	4603      	mov	r3, r0
 801434e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8014350:	2301      	movs	r3, #1
 8014352:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8014354:	f247 5030 	movw	r0, #30000	; 0x7530
 8014358:	f7ff ff8c 	bl	8014274 <SD_CheckStatusWithTimeout>
 801435c:	4603      	mov	r3, r0
 801435e:	2b00      	cmp	r3, #0
 8014360:	da01      	bge.n	8014366 <SD_read+0x26>
  {
    return res;
 8014362:	7dfb      	ldrb	r3, [r7, #23]
 8014364:	e03b      	b.n	80143de <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8014366:	683a      	ldr	r2, [r7, #0]
 8014368:	6879      	ldr	r1, [r7, #4]
 801436a:	68b8      	ldr	r0, [r7, #8]
 801436c:	f7ff fef4 	bl	8014158 <BSP_SD_ReadBlocks_DMA>
 8014370:	4603      	mov	r3, r0
 8014372:	2b00      	cmp	r3, #0
 8014374:	d132      	bne.n	80143dc <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8014376:	4b1c      	ldr	r3, [pc, #112]	; (80143e8 <SD_read+0xa8>)
 8014378:	2200      	movs	r2, #0
 801437a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 801437c:	f7ef fb44 	bl	8003a08 <HAL_GetTick>
 8014380:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8014382:	bf00      	nop
 8014384:	4b18      	ldr	r3, [pc, #96]	; (80143e8 <SD_read+0xa8>)
 8014386:	681b      	ldr	r3, [r3, #0]
 8014388:	2b00      	cmp	r3, #0
 801438a:	d108      	bne.n	801439e <SD_read+0x5e>
 801438c:	f7ef fb3c 	bl	8003a08 <HAL_GetTick>
 8014390:	4602      	mov	r2, r0
 8014392:	693b      	ldr	r3, [r7, #16]
 8014394:	1ad3      	subs	r3, r2, r3
 8014396:	f247 522f 	movw	r2, #29999	; 0x752f
 801439a:	4293      	cmp	r3, r2
 801439c:	d9f2      	bls.n	8014384 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 801439e:	4b12      	ldr	r3, [pc, #72]	; (80143e8 <SD_read+0xa8>)
 80143a0:	681b      	ldr	r3, [r3, #0]
 80143a2:	2b00      	cmp	r3, #0
 80143a4:	d102      	bne.n	80143ac <SD_read+0x6c>
      {
        res = RES_ERROR;
 80143a6:	2301      	movs	r3, #1
 80143a8:	75fb      	strb	r3, [r7, #23]
 80143aa:	e017      	b.n	80143dc <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 80143ac:	4b0e      	ldr	r3, [pc, #56]	; (80143e8 <SD_read+0xa8>)
 80143ae:	2200      	movs	r2, #0
 80143b0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80143b2:	f7ef fb29 	bl	8003a08 <HAL_GetTick>
 80143b6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80143b8:	e007      	b.n	80143ca <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80143ba:	f7ff ff01 	bl	80141c0 <BSP_SD_GetCardState>
 80143be:	4603      	mov	r3, r0
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d102      	bne.n	80143ca <SD_read+0x8a>
          {
            res = RES_OK;
 80143c4:	2300      	movs	r3, #0
 80143c6:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 80143c8:	e008      	b.n	80143dc <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80143ca:	f7ef fb1d 	bl	8003a08 <HAL_GetTick>
 80143ce:	4602      	mov	r2, r0
 80143d0:	693b      	ldr	r3, [r7, #16]
 80143d2:	1ad3      	subs	r3, r2, r3
 80143d4:	f247 522f 	movw	r2, #29999	; 0x752f
 80143d8:	4293      	cmp	r3, r2
 80143da:	d9ee      	bls.n	80143ba <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80143dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80143de:	4618      	mov	r0, r3
 80143e0:	3718      	adds	r7, #24
 80143e2:	46bd      	mov	sp, r7
 80143e4:	bd80      	pop	{r7, pc}
 80143e6:	bf00      	nop
 80143e8:	240015e0 	.word	0x240015e0

080143ec <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80143ec:	b580      	push	{r7, lr}
 80143ee:	b086      	sub	sp, #24
 80143f0:	af00      	add	r7, sp, #0
 80143f2:	60b9      	str	r1, [r7, #8]
 80143f4:	607a      	str	r2, [r7, #4]
 80143f6:	603b      	str	r3, [r7, #0]
 80143f8:	4603      	mov	r3, r0
 80143fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80143fc:	2301      	movs	r3, #1
 80143fe:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8014400:	4b24      	ldr	r3, [pc, #144]	; (8014494 <SD_write+0xa8>)
 8014402:	2200      	movs	r2, #0
 8014404:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8014406:	f247 5030 	movw	r0, #30000	; 0x7530
 801440a:	f7ff ff33 	bl	8014274 <SD_CheckStatusWithTimeout>
 801440e:	4603      	mov	r3, r0
 8014410:	2b00      	cmp	r3, #0
 8014412:	da01      	bge.n	8014418 <SD_write+0x2c>
  {
    return res;
 8014414:	7dfb      	ldrb	r3, [r7, #23]
 8014416:	e038      	b.n	801448a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8014418:	683a      	ldr	r2, [r7, #0]
 801441a:	6879      	ldr	r1, [r7, #4]
 801441c:	68b8      	ldr	r0, [r7, #8]
 801441e:	f7ff feb5 	bl	801418c <BSP_SD_WriteBlocks_DMA>
 8014422:	4603      	mov	r3, r0
 8014424:	2b00      	cmp	r3, #0
 8014426:	d12f      	bne.n	8014488 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8014428:	f7ef faee 	bl	8003a08 <HAL_GetTick>
 801442c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801442e:	bf00      	nop
 8014430:	4b18      	ldr	r3, [pc, #96]	; (8014494 <SD_write+0xa8>)
 8014432:	681b      	ldr	r3, [r3, #0]
 8014434:	2b00      	cmp	r3, #0
 8014436:	d108      	bne.n	801444a <SD_write+0x5e>
 8014438:	f7ef fae6 	bl	8003a08 <HAL_GetTick>
 801443c:	4602      	mov	r2, r0
 801443e:	693b      	ldr	r3, [r7, #16]
 8014440:	1ad3      	subs	r3, r2, r3
 8014442:	f247 522f 	movw	r2, #29999	; 0x752f
 8014446:	4293      	cmp	r3, r2
 8014448:	d9f2      	bls.n	8014430 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 801444a:	4b12      	ldr	r3, [pc, #72]	; (8014494 <SD_write+0xa8>)
 801444c:	681b      	ldr	r3, [r3, #0]
 801444e:	2b00      	cmp	r3, #0
 8014450:	d102      	bne.n	8014458 <SD_write+0x6c>
      {
        res = RES_ERROR;
 8014452:	2301      	movs	r3, #1
 8014454:	75fb      	strb	r3, [r7, #23]
 8014456:	e017      	b.n	8014488 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8014458:	4b0e      	ldr	r3, [pc, #56]	; (8014494 <SD_write+0xa8>)
 801445a:	2200      	movs	r2, #0
 801445c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801445e:	f7ef fad3 	bl	8003a08 <HAL_GetTick>
 8014462:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8014464:	e007      	b.n	8014476 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8014466:	f7ff feab 	bl	80141c0 <BSP_SD_GetCardState>
 801446a:	4603      	mov	r3, r0
 801446c:	2b00      	cmp	r3, #0
 801446e:	d102      	bne.n	8014476 <SD_write+0x8a>
          {
            res = RES_OK;
 8014470:	2300      	movs	r3, #0
 8014472:	75fb      	strb	r3, [r7, #23]
            break;
 8014474:	e008      	b.n	8014488 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8014476:	f7ef fac7 	bl	8003a08 <HAL_GetTick>
 801447a:	4602      	mov	r2, r0
 801447c:	693b      	ldr	r3, [r7, #16]
 801447e:	1ad3      	subs	r3, r2, r3
 8014480:	f247 522f 	movw	r2, #29999	; 0x752f
 8014484:	4293      	cmp	r3, r2
 8014486:	d9ee      	bls.n	8014466 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8014488:	7dfb      	ldrb	r3, [r7, #23]
}
 801448a:	4618      	mov	r0, r3
 801448c:	3718      	adds	r7, #24
 801448e:	46bd      	mov	sp, r7
 8014490:	bd80      	pop	{r7, pc}
 8014492:	bf00      	nop
 8014494:	240015dc 	.word	0x240015dc

08014498 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8014498:	b580      	push	{r7, lr}
 801449a:	b08c      	sub	sp, #48	; 0x30
 801449c:	af00      	add	r7, sp, #0
 801449e:	4603      	mov	r3, r0
 80144a0:	603a      	str	r2, [r7, #0]
 80144a2:	71fb      	strb	r3, [r7, #7]
 80144a4:	460b      	mov	r3, r1
 80144a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80144a8:	2301      	movs	r3, #1
 80144aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80144ae:	4b25      	ldr	r3, [pc, #148]	; (8014544 <SD_ioctl+0xac>)
 80144b0:	781b      	ldrb	r3, [r3, #0]
 80144b2:	b2db      	uxtb	r3, r3
 80144b4:	f003 0301 	and.w	r3, r3, #1
 80144b8:	2b00      	cmp	r3, #0
 80144ba:	d001      	beq.n	80144c0 <SD_ioctl+0x28>
 80144bc:	2303      	movs	r3, #3
 80144be:	e03c      	b.n	801453a <SD_ioctl+0xa2>

  switch (cmd)
 80144c0:	79bb      	ldrb	r3, [r7, #6]
 80144c2:	2b03      	cmp	r3, #3
 80144c4:	d834      	bhi.n	8014530 <SD_ioctl+0x98>
 80144c6:	a201      	add	r2, pc, #4	; (adr r2, 80144cc <SD_ioctl+0x34>)
 80144c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144cc:	080144dd 	.word	0x080144dd
 80144d0:	080144e5 	.word	0x080144e5
 80144d4:	080144fd 	.word	0x080144fd
 80144d8:	08014517 	.word	0x08014517
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80144dc:	2300      	movs	r3, #0
 80144de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80144e2:	e028      	b.n	8014536 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80144e4:	f107 0308 	add.w	r3, r7, #8
 80144e8:	4618      	mov	r0, r3
 80144ea:	f7ff fe79 	bl	80141e0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80144ee:	6a3a      	ldr	r2, [r7, #32]
 80144f0:	683b      	ldr	r3, [r7, #0]
 80144f2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80144f4:	2300      	movs	r3, #0
 80144f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80144fa:	e01c      	b.n	8014536 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80144fc:	f107 0308 	add.w	r3, r7, #8
 8014500:	4618      	mov	r0, r3
 8014502:	f7ff fe6d 	bl	80141e0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8014506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014508:	b29a      	uxth	r2, r3
 801450a:	683b      	ldr	r3, [r7, #0]
 801450c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 801450e:	2300      	movs	r3, #0
 8014510:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014514:	e00f      	b.n	8014536 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8014516:	f107 0308 	add.w	r3, r7, #8
 801451a:	4618      	mov	r0, r3
 801451c:	f7ff fe60 	bl	80141e0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8014520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014522:	0a5a      	lsrs	r2, r3, #9
 8014524:	683b      	ldr	r3, [r7, #0]
 8014526:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8014528:	2300      	movs	r3, #0
 801452a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801452e:	e002      	b.n	8014536 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8014530:	2304      	movs	r3, #4
 8014532:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8014536:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801453a:	4618      	mov	r0, r3
 801453c:	3730      	adds	r7, #48	; 0x30
 801453e:	46bd      	mov	sp, r7
 8014540:	bd80      	pop	{r7, pc}
 8014542:	bf00      	nop
 8014544:	2400000d 	.word	0x2400000d

08014548 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8014548:	b480      	push	{r7}
 801454a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 801454c:	4b03      	ldr	r3, [pc, #12]	; (801455c <BSP_SD_WriteCpltCallback+0x14>)
 801454e:	2201      	movs	r2, #1
 8014550:	601a      	str	r2, [r3, #0]
}
 8014552:	bf00      	nop
 8014554:	46bd      	mov	sp, r7
 8014556:	f85d 7b04 	ldr.w	r7, [sp], #4
 801455a:	4770      	bx	lr
 801455c:	240015dc 	.word	0x240015dc

08014560 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8014560:	b480      	push	{r7}
 8014562:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8014564:	4b03      	ldr	r3, [pc, #12]	; (8014574 <BSP_SD_ReadCpltCallback+0x14>)
 8014566:	2201      	movs	r2, #1
 8014568:	601a      	str	r2, [r3, #0]
}
 801456a:	bf00      	nop
 801456c:	46bd      	mov	sp, r7
 801456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014572:	4770      	bx	lr
 8014574:	240015e0 	.word	0x240015e0

08014578 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014578:	b580      	push	{r7, lr}
 801457a:	b084      	sub	sp, #16
 801457c:	af00      	add	r7, sp, #0
 801457e:	6078      	str	r0, [r7, #4]
 8014580:	460b      	mov	r3, r1
 8014582:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8014584:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8014588:	f002 fd00 	bl	8016f8c <USBD_static_malloc>
 801458c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801458e:	68fb      	ldr	r3, [r7, #12]
 8014590:	2b00      	cmp	r3, #0
 8014592:	d109      	bne.n	80145a8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	32b0      	adds	r2, #176	; 0xb0
 801459e:	2100      	movs	r1, #0
 80145a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80145a4:	2302      	movs	r3, #2
 80145a6:	e0d4      	b.n	8014752 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80145a8:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80145ac:	2100      	movs	r1, #0
 80145ae:	68f8      	ldr	r0, [r7, #12]
 80145b0:	f002 fd7e 	bl	80170b0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	32b0      	adds	r2, #176	; 0xb0
 80145be:	68f9      	ldr	r1, [r7, #12]
 80145c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	32b0      	adds	r2, #176	; 0xb0
 80145ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80145d8:	687b      	ldr	r3, [r7, #4]
 80145da:	7c1b      	ldrb	r3, [r3, #16]
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d138      	bne.n	8014652 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80145e0:	4b5e      	ldr	r3, [pc, #376]	; (801475c <USBD_CDC_Init+0x1e4>)
 80145e2:	7819      	ldrb	r1, [r3, #0]
 80145e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80145e8:	2202      	movs	r2, #2
 80145ea:	6878      	ldr	r0, [r7, #4]
 80145ec:	f002 fbab 	bl	8016d46 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80145f0:	4b5a      	ldr	r3, [pc, #360]	; (801475c <USBD_CDC_Init+0x1e4>)
 80145f2:	781b      	ldrb	r3, [r3, #0]
 80145f4:	f003 020f 	and.w	r2, r3, #15
 80145f8:	6879      	ldr	r1, [r7, #4]
 80145fa:	4613      	mov	r3, r2
 80145fc:	009b      	lsls	r3, r3, #2
 80145fe:	4413      	add	r3, r2
 8014600:	009b      	lsls	r3, r3, #2
 8014602:	440b      	add	r3, r1
 8014604:	3324      	adds	r3, #36	; 0x24
 8014606:	2201      	movs	r2, #1
 8014608:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801460a:	4b55      	ldr	r3, [pc, #340]	; (8014760 <USBD_CDC_Init+0x1e8>)
 801460c:	7819      	ldrb	r1, [r3, #0]
 801460e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014612:	2202      	movs	r2, #2
 8014614:	6878      	ldr	r0, [r7, #4]
 8014616:	f002 fb96 	bl	8016d46 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801461a:	4b51      	ldr	r3, [pc, #324]	; (8014760 <USBD_CDC_Init+0x1e8>)
 801461c:	781b      	ldrb	r3, [r3, #0]
 801461e:	f003 020f 	and.w	r2, r3, #15
 8014622:	6879      	ldr	r1, [r7, #4]
 8014624:	4613      	mov	r3, r2
 8014626:	009b      	lsls	r3, r3, #2
 8014628:	4413      	add	r3, r2
 801462a:	009b      	lsls	r3, r3, #2
 801462c:	440b      	add	r3, r1
 801462e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8014632:	2201      	movs	r2, #1
 8014634:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8014636:	4b4b      	ldr	r3, [pc, #300]	; (8014764 <USBD_CDC_Init+0x1ec>)
 8014638:	781b      	ldrb	r3, [r3, #0]
 801463a:	f003 020f 	and.w	r2, r3, #15
 801463e:	6879      	ldr	r1, [r7, #4]
 8014640:	4613      	mov	r3, r2
 8014642:	009b      	lsls	r3, r3, #2
 8014644:	4413      	add	r3, r2
 8014646:	009b      	lsls	r3, r3, #2
 8014648:	440b      	add	r3, r1
 801464a:	3326      	adds	r3, #38	; 0x26
 801464c:	2210      	movs	r2, #16
 801464e:	801a      	strh	r2, [r3, #0]
 8014650:	e035      	b.n	80146be <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8014652:	4b42      	ldr	r3, [pc, #264]	; (801475c <USBD_CDC_Init+0x1e4>)
 8014654:	7819      	ldrb	r1, [r3, #0]
 8014656:	2340      	movs	r3, #64	; 0x40
 8014658:	2202      	movs	r2, #2
 801465a:	6878      	ldr	r0, [r7, #4]
 801465c:	f002 fb73 	bl	8016d46 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8014660:	4b3e      	ldr	r3, [pc, #248]	; (801475c <USBD_CDC_Init+0x1e4>)
 8014662:	781b      	ldrb	r3, [r3, #0]
 8014664:	f003 020f 	and.w	r2, r3, #15
 8014668:	6879      	ldr	r1, [r7, #4]
 801466a:	4613      	mov	r3, r2
 801466c:	009b      	lsls	r3, r3, #2
 801466e:	4413      	add	r3, r2
 8014670:	009b      	lsls	r3, r3, #2
 8014672:	440b      	add	r3, r1
 8014674:	3324      	adds	r3, #36	; 0x24
 8014676:	2201      	movs	r2, #1
 8014678:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801467a:	4b39      	ldr	r3, [pc, #228]	; (8014760 <USBD_CDC_Init+0x1e8>)
 801467c:	7819      	ldrb	r1, [r3, #0]
 801467e:	2340      	movs	r3, #64	; 0x40
 8014680:	2202      	movs	r2, #2
 8014682:	6878      	ldr	r0, [r7, #4]
 8014684:	f002 fb5f 	bl	8016d46 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8014688:	4b35      	ldr	r3, [pc, #212]	; (8014760 <USBD_CDC_Init+0x1e8>)
 801468a:	781b      	ldrb	r3, [r3, #0]
 801468c:	f003 020f 	and.w	r2, r3, #15
 8014690:	6879      	ldr	r1, [r7, #4]
 8014692:	4613      	mov	r3, r2
 8014694:	009b      	lsls	r3, r3, #2
 8014696:	4413      	add	r3, r2
 8014698:	009b      	lsls	r3, r3, #2
 801469a:	440b      	add	r3, r1
 801469c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80146a0:	2201      	movs	r2, #1
 80146a2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80146a4:	4b2f      	ldr	r3, [pc, #188]	; (8014764 <USBD_CDC_Init+0x1ec>)
 80146a6:	781b      	ldrb	r3, [r3, #0]
 80146a8:	f003 020f 	and.w	r2, r3, #15
 80146ac:	6879      	ldr	r1, [r7, #4]
 80146ae:	4613      	mov	r3, r2
 80146b0:	009b      	lsls	r3, r3, #2
 80146b2:	4413      	add	r3, r2
 80146b4:	009b      	lsls	r3, r3, #2
 80146b6:	440b      	add	r3, r1
 80146b8:	3326      	adds	r3, #38	; 0x26
 80146ba:	2210      	movs	r2, #16
 80146bc:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80146be:	4b29      	ldr	r3, [pc, #164]	; (8014764 <USBD_CDC_Init+0x1ec>)
 80146c0:	7819      	ldrb	r1, [r3, #0]
 80146c2:	2308      	movs	r3, #8
 80146c4:	2203      	movs	r2, #3
 80146c6:	6878      	ldr	r0, [r7, #4]
 80146c8:	f002 fb3d 	bl	8016d46 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80146cc:	4b25      	ldr	r3, [pc, #148]	; (8014764 <USBD_CDC_Init+0x1ec>)
 80146ce:	781b      	ldrb	r3, [r3, #0]
 80146d0:	f003 020f 	and.w	r2, r3, #15
 80146d4:	6879      	ldr	r1, [r7, #4]
 80146d6:	4613      	mov	r3, r2
 80146d8:	009b      	lsls	r3, r3, #2
 80146da:	4413      	add	r3, r2
 80146dc:	009b      	lsls	r3, r3, #2
 80146de:	440b      	add	r3, r1
 80146e0:	3324      	adds	r3, #36	; 0x24
 80146e2:	2201      	movs	r2, #1
 80146e4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80146e6:	68fb      	ldr	r3, [r7, #12]
 80146e8:	2200      	movs	r2, #0
 80146ea:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80146f4:	687a      	ldr	r2, [r7, #4]
 80146f6:	33b0      	adds	r3, #176	; 0xb0
 80146f8:	009b      	lsls	r3, r3, #2
 80146fa:	4413      	add	r3, r2
 80146fc:	685b      	ldr	r3, [r3, #4]
 80146fe:	681b      	ldr	r3, [r3, #0]
 8014700:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8014702:	68fb      	ldr	r3, [r7, #12]
 8014704:	2200      	movs	r2, #0
 8014706:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 801470a:	68fb      	ldr	r3, [r7, #12]
 801470c:	2200      	movs	r2, #0
 801470e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8014712:	68fb      	ldr	r3, [r7, #12]
 8014714:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8014718:	2b00      	cmp	r3, #0
 801471a:	d101      	bne.n	8014720 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 801471c:	2302      	movs	r3, #2
 801471e:	e018      	b.n	8014752 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	7c1b      	ldrb	r3, [r3, #16]
 8014724:	2b00      	cmp	r3, #0
 8014726:	d10a      	bne.n	801473e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014728:	4b0d      	ldr	r3, [pc, #52]	; (8014760 <USBD_CDC_Init+0x1e8>)
 801472a:	7819      	ldrb	r1, [r3, #0]
 801472c:	68fb      	ldr	r3, [r7, #12]
 801472e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014732:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014736:	6878      	ldr	r0, [r7, #4]
 8014738:	f002 fbf4 	bl	8016f24 <USBD_LL_PrepareReceive>
 801473c:	e008      	b.n	8014750 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801473e:	4b08      	ldr	r3, [pc, #32]	; (8014760 <USBD_CDC_Init+0x1e8>)
 8014740:	7819      	ldrb	r1, [r3, #0]
 8014742:	68fb      	ldr	r3, [r7, #12]
 8014744:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014748:	2340      	movs	r3, #64	; 0x40
 801474a:	6878      	ldr	r0, [r7, #4]
 801474c:	f002 fbea 	bl	8016f24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014750:	2300      	movs	r3, #0
}
 8014752:	4618      	mov	r0, r3
 8014754:	3710      	adds	r7, #16
 8014756:	46bd      	mov	sp, r7
 8014758:	bd80      	pop	{r7, pc}
 801475a:	bf00      	nop
 801475c:	24000097 	.word	0x24000097
 8014760:	24000098 	.word	0x24000098
 8014764:	24000099 	.word	0x24000099

08014768 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014768:	b580      	push	{r7, lr}
 801476a:	b082      	sub	sp, #8
 801476c:	af00      	add	r7, sp, #0
 801476e:	6078      	str	r0, [r7, #4]
 8014770:	460b      	mov	r3, r1
 8014772:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8014774:	4b3a      	ldr	r3, [pc, #232]	; (8014860 <USBD_CDC_DeInit+0xf8>)
 8014776:	781b      	ldrb	r3, [r3, #0]
 8014778:	4619      	mov	r1, r3
 801477a:	6878      	ldr	r0, [r7, #4]
 801477c:	f002 fb09 	bl	8016d92 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8014780:	4b37      	ldr	r3, [pc, #220]	; (8014860 <USBD_CDC_DeInit+0xf8>)
 8014782:	781b      	ldrb	r3, [r3, #0]
 8014784:	f003 020f 	and.w	r2, r3, #15
 8014788:	6879      	ldr	r1, [r7, #4]
 801478a:	4613      	mov	r3, r2
 801478c:	009b      	lsls	r3, r3, #2
 801478e:	4413      	add	r3, r2
 8014790:	009b      	lsls	r3, r3, #2
 8014792:	440b      	add	r3, r1
 8014794:	3324      	adds	r3, #36	; 0x24
 8014796:	2200      	movs	r2, #0
 8014798:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801479a:	4b32      	ldr	r3, [pc, #200]	; (8014864 <USBD_CDC_DeInit+0xfc>)
 801479c:	781b      	ldrb	r3, [r3, #0]
 801479e:	4619      	mov	r1, r3
 80147a0:	6878      	ldr	r0, [r7, #4]
 80147a2:	f002 faf6 	bl	8016d92 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80147a6:	4b2f      	ldr	r3, [pc, #188]	; (8014864 <USBD_CDC_DeInit+0xfc>)
 80147a8:	781b      	ldrb	r3, [r3, #0]
 80147aa:	f003 020f 	and.w	r2, r3, #15
 80147ae:	6879      	ldr	r1, [r7, #4]
 80147b0:	4613      	mov	r3, r2
 80147b2:	009b      	lsls	r3, r3, #2
 80147b4:	4413      	add	r3, r2
 80147b6:	009b      	lsls	r3, r3, #2
 80147b8:	440b      	add	r3, r1
 80147ba:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80147be:	2200      	movs	r2, #0
 80147c0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80147c2:	4b29      	ldr	r3, [pc, #164]	; (8014868 <USBD_CDC_DeInit+0x100>)
 80147c4:	781b      	ldrb	r3, [r3, #0]
 80147c6:	4619      	mov	r1, r3
 80147c8:	6878      	ldr	r0, [r7, #4]
 80147ca:	f002 fae2 	bl	8016d92 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80147ce:	4b26      	ldr	r3, [pc, #152]	; (8014868 <USBD_CDC_DeInit+0x100>)
 80147d0:	781b      	ldrb	r3, [r3, #0]
 80147d2:	f003 020f 	and.w	r2, r3, #15
 80147d6:	6879      	ldr	r1, [r7, #4]
 80147d8:	4613      	mov	r3, r2
 80147da:	009b      	lsls	r3, r3, #2
 80147dc:	4413      	add	r3, r2
 80147de:	009b      	lsls	r3, r3, #2
 80147e0:	440b      	add	r3, r1
 80147e2:	3324      	adds	r3, #36	; 0x24
 80147e4:	2200      	movs	r2, #0
 80147e6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80147e8:	4b1f      	ldr	r3, [pc, #124]	; (8014868 <USBD_CDC_DeInit+0x100>)
 80147ea:	781b      	ldrb	r3, [r3, #0]
 80147ec:	f003 020f 	and.w	r2, r3, #15
 80147f0:	6879      	ldr	r1, [r7, #4]
 80147f2:	4613      	mov	r3, r2
 80147f4:	009b      	lsls	r3, r3, #2
 80147f6:	4413      	add	r3, r2
 80147f8:	009b      	lsls	r3, r3, #2
 80147fa:	440b      	add	r3, r1
 80147fc:	3326      	adds	r3, #38	; 0x26
 80147fe:	2200      	movs	r2, #0
 8014800:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014808:	687b      	ldr	r3, [r7, #4]
 801480a:	32b0      	adds	r2, #176	; 0xb0
 801480c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014810:	2b00      	cmp	r3, #0
 8014812:	d01f      	beq.n	8014854 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801481a:	687a      	ldr	r2, [r7, #4]
 801481c:	33b0      	adds	r3, #176	; 0xb0
 801481e:	009b      	lsls	r3, r3, #2
 8014820:	4413      	add	r3, r2
 8014822:	685b      	ldr	r3, [r3, #4]
 8014824:	685b      	ldr	r3, [r3, #4]
 8014826:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8014828:	687b      	ldr	r3, [r7, #4]
 801482a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	32b0      	adds	r2, #176	; 0xb0
 8014832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014836:	4618      	mov	r0, r3
 8014838:	f002 fbb6 	bl	8016fa8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801483c:	687b      	ldr	r3, [r7, #4]
 801483e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014842:	687b      	ldr	r3, [r7, #4]
 8014844:	32b0      	adds	r2, #176	; 0xb0
 8014846:	2100      	movs	r1, #0
 8014848:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	2200      	movs	r2, #0
 8014850:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8014854:	2300      	movs	r3, #0
}
 8014856:	4618      	mov	r0, r3
 8014858:	3708      	adds	r7, #8
 801485a:	46bd      	mov	sp, r7
 801485c:	bd80      	pop	{r7, pc}
 801485e:	bf00      	nop
 8014860:	24000097 	.word	0x24000097
 8014864:	24000098 	.word	0x24000098
 8014868:	24000099 	.word	0x24000099

0801486c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 801486c:	b580      	push	{r7, lr}
 801486e:	b086      	sub	sp, #24
 8014870:	af00      	add	r7, sp, #0
 8014872:	6078      	str	r0, [r7, #4]
 8014874:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014876:	687b      	ldr	r3, [r7, #4]
 8014878:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801487c:	687b      	ldr	r3, [r7, #4]
 801487e:	32b0      	adds	r2, #176	; 0xb0
 8014880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014884:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8014886:	2300      	movs	r3, #0
 8014888:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801488a:	2300      	movs	r3, #0
 801488c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801488e:	2300      	movs	r3, #0
 8014890:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8014892:	693b      	ldr	r3, [r7, #16]
 8014894:	2b00      	cmp	r3, #0
 8014896:	d101      	bne.n	801489c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8014898:	2303      	movs	r3, #3
 801489a:	e0bf      	b.n	8014a1c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801489c:	683b      	ldr	r3, [r7, #0]
 801489e:	781b      	ldrb	r3, [r3, #0]
 80148a0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d050      	beq.n	801494a <USBD_CDC_Setup+0xde>
 80148a8:	2b20      	cmp	r3, #32
 80148aa:	f040 80af 	bne.w	8014a0c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80148ae:	683b      	ldr	r3, [r7, #0]
 80148b0:	88db      	ldrh	r3, [r3, #6]
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	d03a      	beq.n	801492c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80148b6:	683b      	ldr	r3, [r7, #0]
 80148b8:	781b      	ldrb	r3, [r3, #0]
 80148ba:	b25b      	sxtb	r3, r3
 80148bc:	2b00      	cmp	r3, #0
 80148be:	da1b      	bge.n	80148f8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80148c6:	687a      	ldr	r2, [r7, #4]
 80148c8:	33b0      	adds	r3, #176	; 0xb0
 80148ca:	009b      	lsls	r3, r3, #2
 80148cc:	4413      	add	r3, r2
 80148ce:	685b      	ldr	r3, [r3, #4]
 80148d0:	689b      	ldr	r3, [r3, #8]
 80148d2:	683a      	ldr	r2, [r7, #0]
 80148d4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80148d6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80148d8:	683a      	ldr	r2, [r7, #0]
 80148da:	88d2      	ldrh	r2, [r2, #6]
 80148dc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80148de:	683b      	ldr	r3, [r7, #0]
 80148e0:	88db      	ldrh	r3, [r3, #6]
 80148e2:	2b07      	cmp	r3, #7
 80148e4:	bf28      	it	cs
 80148e6:	2307      	movcs	r3, #7
 80148e8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80148ea:	693b      	ldr	r3, [r7, #16]
 80148ec:	89fa      	ldrh	r2, [r7, #14]
 80148ee:	4619      	mov	r1, r3
 80148f0:	6878      	ldr	r0, [r7, #4]
 80148f2:	f001 fd89 	bl	8016408 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80148f6:	e090      	b.n	8014a1a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80148f8:	683b      	ldr	r3, [r7, #0]
 80148fa:	785a      	ldrb	r2, [r3, #1]
 80148fc:	693b      	ldr	r3, [r7, #16]
 80148fe:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8014902:	683b      	ldr	r3, [r7, #0]
 8014904:	88db      	ldrh	r3, [r3, #6]
 8014906:	2b3f      	cmp	r3, #63	; 0x3f
 8014908:	d803      	bhi.n	8014912 <USBD_CDC_Setup+0xa6>
 801490a:	683b      	ldr	r3, [r7, #0]
 801490c:	88db      	ldrh	r3, [r3, #6]
 801490e:	b2da      	uxtb	r2, r3
 8014910:	e000      	b.n	8014914 <USBD_CDC_Setup+0xa8>
 8014912:	2240      	movs	r2, #64	; 0x40
 8014914:	693b      	ldr	r3, [r7, #16]
 8014916:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801491a:	6939      	ldr	r1, [r7, #16]
 801491c:	693b      	ldr	r3, [r7, #16]
 801491e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8014922:	461a      	mov	r2, r3
 8014924:	6878      	ldr	r0, [r7, #4]
 8014926:	f001 fd9b 	bl	8016460 <USBD_CtlPrepareRx>
      break;
 801492a:	e076      	b.n	8014a1a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014932:	687a      	ldr	r2, [r7, #4]
 8014934:	33b0      	adds	r3, #176	; 0xb0
 8014936:	009b      	lsls	r3, r3, #2
 8014938:	4413      	add	r3, r2
 801493a:	685b      	ldr	r3, [r3, #4]
 801493c:	689b      	ldr	r3, [r3, #8]
 801493e:	683a      	ldr	r2, [r7, #0]
 8014940:	7850      	ldrb	r0, [r2, #1]
 8014942:	2200      	movs	r2, #0
 8014944:	6839      	ldr	r1, [r7, #0]
 8014946:	4798      	blx	r3
      break;
 8014948:	e067      	b.n	8014a1a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801494a:	683b      	ldr	r3, [r7, #0]
 801494c:	785b      	ldrb	r3, [r3, #1]
 801494e:	2b0b      	cmp	r3, #11
 8014950:	d851      	bhi.n	80149f6 <USBD_CDC_Setup+0x18a>
 8014952:	a201      	add	r2, pc, #4	; (adr r2, 8014958 <USBD_CDC_Setup+0xec>)
 8014954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014958:	08014989 	.word	0x08014989
 801495c:	08014a05 	.word	0x08014a05
 8014960:	080149f7 	.word	0x080149f7
 8014964:	080149f7 	.word	0x080149f7
 8014968:	080149f7 	.word	0x080149f7
 801496c:	080149f7 	.word	0x080149f7
 8014970:	080149f7 	.word	0x080149f7
 8014974:	080149f7 	.word	0x080149f7
 8014978:	080149f7 	.word	0x080149f7
 801497c:	080149f7 	.word	0x080149f7
 8014980:	080149b3 	.word	0x080149b3
 8014984:	080149dd 	.word	0x080149dd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801498e:	b2db      	uxtb	r3, r3
 8014990:	2b03      	cmp	r3, #3
 8014992:	d107      	bne.n	80149a4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8014994:	f107 030a 	add.w	r3, r7, #10
 8014998:	2202      	movs	r2, #2
 801499a:	4619      	mov	r1, r3
 801499c:	6878      	ldr	r0, [r7, #4]
 801499e:	f001 fd33 	bl	8016408 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80149a2:	e032      	b.n	8014a0a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80149a4:	6839      	ldr	r1, [r7, #0]
 80149a6:	6878      	ldr	r0, [r7, #4]
 80149a8:	f001 fcbd 	bl	8016326 <USBD_CtlError>
            ret = USBD_FAIL;
 80149ac:	2303      	movs	r3, #3
 80149ae:	75fb      	strb	r3, [r7, #23]
          break;
 80149b0:	e02b      	b.n	8014a0a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80149b8:	b2db      	uxtb	r3, r3
 80149ba:	2b03      	cmp	r3, #3
 80149bc:	d107      	bne.n	80149ce <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80149be:	f107 030d 	add.w	r3, r7, #13
 80149c2:	2201      	movs	r2, #1
 80149c4:	4619      	mov	r1, r3
 80149c6:	6878      	ldr	r0, [r7, #4]
 80149c8:	f001 fd1e 	bl	8016408 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80149cc:	e01d      	b.n	8014a0a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80149ce:	6839      	ldr	r1, [r7, #0]
 80149d0:	6878      	ldr	r0, [r7, #4]
 80149d2:	f001 fca8 	bl	8016326 <USBD_CtlError>
            ret = USBD_FAIL;
 80149d6:	2303      	movs	r3, #3
 80149d8:	75fb      	strb	r3, [r7, #23]
          break;
 80149da:	e016      	b.n	8014a0a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80149e2:	b2db      	uxtb	r3, r3
 80149e4:	2b03      	cmp	r3, #3
 80149e6:	d00f      	beq.n	8014a08 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80149e8:	6839      	ldr	r1, [r7, #0]
 80149ea:	6878      	ldr	r0, [r7, #4]
 80149ec:	f001 fc9b 	bl	8016326 <USBD_CtlError>
            ret = USBD_FAIL;
 80149f0:	2303      	movs	r3, #3
 80149f2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80149f4:	e008      	b.n	8014a08 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80149f6:	6839      	ldr	r1, [r7, #0]
 80149f8:	6878      	ldr	r0, [r7, #4]
 80149fa:	f001 fc94 	bl	8016326 <USBD_CtlError>
          ret = USBD_FAIL;
 80149fe:	2303      	movs	r3, #3
 8014a00:	75fb      	strb	r3, [r7, #23]
          break;
 8014a02:	e002      	b.n	8014a0a <USBD_CDC_Setup+0x19e>
          break;
 8014a04:	bf00      	nop
 8014a06:	e008      	b.n	8014a1a <USBD_CDC_Setup+0x1ae>
          break;
 8014a08:	bf00      	nop
      }
      break;
 8014a0a:	e006      	b.n	8014a1a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8014a0c:	6839      	ldr	r1, [r7, #0]
 8014a0e:	6878      	ldr	r0, [r7, #4]
 8014a10:	f001 fc89 	bl	8016326 <USBD_CtlError>
      ret = USBD_FAIL;
 8014a14:	2303      	movs	r3, #3
 8014a16:	75fb      	strb	r3, [r7, #23]
      break;
 8014a18:	bf00      	nop
  }

  return (uint8_t)ret;
 8014a1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8014a1c:	4618      	mov	r0, r3
 8014a1e:	3718      	adds	r7, #24
 8014a20:	46bd      	mov	sp, r7
 8014a22:	bd80      	pop	{r7, pc}

08014a24 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8014a24:	b580      	push	{r7, lr}
 8014a26:	b084      	sub	sp, #16
 8014a28:	af00      	add	r7, sp, #0
 8014a2a:	6078      	str	r0, [r7, #4]
 8014a2c:	460b      	mov	r3, r1
 8014a2e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8014a36:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014a3e:	687b      	ldr	r3, [r7, #4]
 8014a40:	32b0      	adds	r2, #176	; 0xb0
 8014a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d101      	bne.n	8014a4e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8014a4a:	2303      	movs	r3, #3
 8014a4c:	e065      	b.n	8014b1a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	32b0      	adds	r2, #176	; 0xb0
 8014a58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014a5c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8014a5e:	78fb      	ldrb	r3, [r7, #3]
 8014a60:	f003 020f 	and.w	r2, r3, #15
 8014a64:	6879      	ldr	r1, [r7, #4]
 8014a66:	4613      	mov	r3, r2
 8014a68:	009b      	lsls	r3, r3, #2
 8014a6a:	4413      	add	r3, r2
 8014a6c:	009b      	lsls	r3, r3, #2
 8014a6e:	440b      	add	r3, r1
 8014a70:	3318      	adds	r3, #24
 8014a72:	681b      	ldr	r3, [r3, #0]
 8014a74:	2b00      	cmp	r3, #0
 8014a76:	d02f      	beq.n	8014ad8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8014a78:	78fb      	ldrb	r3, [r7, #3]
 8014a7a:	f003 020f 	and.w	r2, r3, #15
 8014a7e:	6879      	ldr	r1, [r7, #4]
 8014a80:	4613      	mov	r3, r2
 8014a82:	009b      	lsls	r3, r3, #2
 8014a84:	4413      	add	r3, r2
 8014a86:	009b      	lsls	r3, r3, #2
 8014a88:	440b      	add	r3, r1
 8014a8a:	3318      	adds	r3, #24
 8014a8c:	681a      	ldr	r2, [r3, #0]
 8014a8e:	78fb      	ldrb	r3, [r7, #3]
 8014a90:	f003 010f 	and.w	r1, r3, #15
 8014a94:	68f8      	ldr	r0, [r7, #12]
 8014a96:	460b      	mov	r3, r1
 8014a98:	00db      	lsls	r3, r3, #3
 8014a9a:	440b      	add	r3, r1
 8014a9c:	009b      	lsls	r3, r3, #2
 8014a9e:	4403      	add	r3, r0
 8014aa0:	3344      	adds	r3, #68	; 0x44
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	fbb2 f1f3 	udiv	r1, r2, r3
 8014aa8:	fb01 f303 	mul.w	r3, r1, r3
 8014aac:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8014aae:	2b00      	cmp	r3, #0
 8014ab0:	d112      	bne.n	8014ad8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8014ab2:	78fb      	ldrb	r3, [r7, #3]
 8014ab4:	f003 020f 	and.w	r2, r3, #15
 8014ab8:	6879      	ldr	r1, [r7, #4]
 8014aba:	4613      	mov	r3, r2
 8014abc:	009b      	lsls	r3, r3, #2
 8014abe:	4413      	add	r3, r2
 8014ac0:	009b      	lsls	r3, r3, #2
 8014ac2:	440b      	add	r3, r1
 8014ac4:	3318      	adds	r3, #24
 8014ac6:	2200      	movs	r2, #0
 8014ac8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8014aca:	78f9      	ldrb	r1, [r7, #3]
 8014acc:	2300      	movs	r3, #0
 8014ace:	2200      	movs	r2, #0
 8014ad0:	6878      	ldr	r0, [r7, #4]
 8014ad2:	f002 fa06 	bl	8016ee2 <USBD_LL_Transmit>
 8014ad6:	e01f      	b.n	8014b18 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8014ad8:	68bb      	ldr	r3, [r7, #8]
 8014ada:	2200      	movs	r2, #0
 8014adc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014ae6:	687a      	ldr	r2, [r7, #4]
 8014ae8:	33b0      	adds	r3, #176	; 0xb0
 8014aea:	009b      	lsls	r3, r3, #2
 8014aec:	4413      	add	r3, r2
 8014aee:	685b      	ldr	r3, [r3, #4]
 8014af0:	691b      	ldr	r3, [r3, #16]
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	d010      	beq.n	8014b18 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014afc:	687a      	ldr	r2, [r7, #4]
 8014afe:	33b0      	adds	r3, #176	; 0xb0
 8014b00:	009b      	lsls	r3, r3, #2
 8014b02:	4413      	add	r3, r2
 8014b04:	685b      	ldr	r3, [r3, #4]
 8014b06:	691b      	ldr	r3, [r3, #16]
 8014b08:	68ba      	ldr	r2, [r7, #8]
 8014b0a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8014b0e:	68ba      	ldr	r2, [r7, #8]
 8014b10:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8014b14:	78fa      	ldrb	r2, [r7, #3]
 8014b16:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8014b18:	2300      	movs	r3, #0
}
 8014b1a:	4618      	mov	r0, r3
 8014b1c:	3710      	adds	r7, #16
 8014b1e:	46bd      	mov	sp, r7
 8014b20:	bd80      	pop	{r7, pc}

08014b22 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8014b22:	b580      	push	{r7, lr}
 8014b24:	b084      	sub	sp, #16
 8014b26:	af00      	add	r7, sp, #0
 8014b28:	6078      	str	r0, [r7, #4]
 8014b2a:	460b      	mov	r3, r1
 8014b2c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014b2e:	687b      	ldr	r3, [r7, #4]
 8014b30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	32b0      	adds	r2, #176	; 0xb0
 8014b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014b3c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	32b0      	adds	r2, #176	; 0xb0
 8014b48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014b4c:	2b00      	cmp	r3, #0
 8014b4e:	d101      	bne.n	8014b54 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8014b50:	2303      	movs	r3, #3
 8014b52:	e01a      	b.n	8014b8a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8014b54:	78fb      	ldrb	r3, [r7, #3]
 8014b56:	4619      	mov	r1, r3
 8014b58:	6878      	ldr	r0, [r7, #4]
 8014b5a:	f002 fa04 	bl	8016f66 <USBD_LL_GetRxDataSize>
 8014b5e:	4602      	mov	r2, r0
 8014b60:	68fb      	ldr	r3, [r7, #12]
 8014b62:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014b6c:	687a      	ldr	r2, [r7, #4]
 8014b6e:	33b0      	adds	r3, #176	; 0xb0
 8014b70:	009b      	lsls	r3, r3, #2
 8014b72:	4413      	add	r3, r2
 8014b74:	685b      	ldr	r3, [r3, #4]
 8014b76:	68db      	ldr	r3, [r3, #12]
 8014b78:	68fa      	ldr	r2, [r7, #12]
 8014b7a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8014b7e:	68fa      	ldr	r2, [r7, #12]
 8014b80:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8014b84:	4611      	mov	r1, r2
 8014b86:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8014b88:	2300      	movs	r3, #0
}
 8014b8a:	4618      	mov	r0, r3
 8014b8c:	3710      	adds	r7, #16
 8014b8e:	46bd      	mov	sp, r7
 8014b90:	bd80      	pop	{r7, pc}

08014b92 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8014b92:	b580      	push	{r7, lr}
 8014b94:	b084      	sub	sp, #16
 8014b96:	af00      	add	r7, sp, #0
 8014b98:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014ba0:	687b      	ldr	r3, [r7, #4]
 8014ba2:	32b0      	adds	r2, #176	; 0xb0
 8014ba4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ba8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8014baa:	68fb      	ldr	r3, [r7, #12]
 8014bac:	2b00      	cmp	r3, #0
 8014bae:	d101      	bne.n	8014bb4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8014bb0:	2303      	movs	r3, #3
 8014bb2:	e025      	b.n	8014c00 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8014bb4:	687b      	ldr	r3, [r7, #4]
 8014bb6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014bba:	687a      	ldr	r2, [r7, #4]
 8014bbc:	33b0      	adds	r3, #176	; 0xb0
 8014bbe:	009b      	lsls	r3, r3, #2
 8014bc0:	4413      	add	r3, r2
 8014bc2:	685b      	ldr	r3, [r3, #4]
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d01a      	beq.n	8014bfe <USBD_CDC_EP0_RxReady+0x6c>
 8014bc8:	68fb      	ldr	r3, [r7, #12]
 8014bca:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8014bce:	2bff      	cmp	r3, #255	; 0xff
 8014bd0:	d015      	beq.n	8014bfe <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8014bd2:	687b      	ldr	r3, [r7, #4]
 8014bd4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014bd8:	687a      	ldr	r2, [r7, #4]
 8014bda:	33b0      	adds	r3, #176	; 0xb0
 8014bdc:	009b      	lsls	r3, r3, #2
 8014bde:	4413      	add	r3, r2
 8014be0:	685b      	ldr	r3, [r3, #4]
 8014be2:	689b      	ldr	r3, [r3, #8]
 8014be4:	68fa      	ldr	r2, [r7, #12]
 8014be6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8014bea:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8014bec:	68fa      	ldr	r2, [r7, #12]
 8014bee:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8014bf2:	b292      	uxth	r2, r2
 8014bf4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8014bf6:	68fb      	ldr	r3, [r7, #12]
 8014bf8:	22ff      	movs	r2, #255	; 0xff
 8014bfa:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8014bfe:	2300      	movs	r3, #0
}
 8014c00:	4618      	mov	r0, r3
 8014c02:	3710      	adds	r7, #16
 8014c04:	46bd      	mov	sp, r7
 8014c06:	bd80      	pop	{r7, pc}

08014c08 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8014c08:	b580      	push	{r7, lr}
 8014c0a:	b086      	sub	sp, #24
 8014c0c:	af00      	add	r7, sp, #0
 8014c0e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8014c10:	2182      	movs	r1, #130	; 0x82
 8014c12:	4818      	ldr	r0, [pc, #96]	; (8014c74 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8014c14:	f000 fd4f 	bl	80156b6 <USBD_GetEpDesc>
 8014c18:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8014c1a:	2101      	movs	r1, #1
 8014c1c:	4815      	ldr	r0, [pc, #84]	; (8014c74 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8014c1e:	f000 fd4a 	bl	80156b6 <USBD_GetEpDesc>
 8014c22:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8014c24:	2181      	movs	r1, #129	; 0x81
 8014c26:	4813      	ldr	r0, [pc, #76]	; (8014c74 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8014c28:	f000 fd45 	bl	80156b6 <USBD_GetEpDesc>
 8014c2c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8014c2e:	697b      	ldr	r3, [r7, #20]
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	d002      	beq.n	8014c3a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8014c34:	697b      	ldr	r3, [r7, #20]
 8014c36:	2210      	movs	r2, #16
 8014c38:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8014c3a:	693b      	ldr	r3, [r7, #16]
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	d006      	beq.n	8014c4e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014c40:	693b      	ldr	r3, [r7, #16]
 8014c42:	2200      	movs	r2, #0
 8014c44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014c48:	711a      	strb	r2, [r3, #4]
 8014c4a:	2200      	movs	r2, #0
 8014c4c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8014c4e:	68fb      	ldr	r3, [r7, #12]
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	d006      	beq.n	8014c62 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014c54:	68fb      	ldr	r3, [r7, #12]
 8014c56:	2200      	movs	r2, #0
 8014c58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014c5c:	711a      	strb	r2, [r3, #4]
 8014c5e:	2200      	movs	r2, #0
 8014c60:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8014c62:	687b      	ldr	r3, [r7, #4]
 8014c64:	2243      	movs	r2, #67	; 0x43
 8014c66:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8014c68:	4b02      	ldr	r3, [pc, #8]	; (8014c74 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8014c6a:	4618      	mov	r0, r3
 8014c6c:	3718      	adds	r7, #24
 8014c6e:	46bd      	mov	sp, r7
 8014c70:	bd80      	pop	{r7, pc}
 8014c72:	bf00      	nop
 8014c74:	24000054 	.word	0x24000054

08014c78 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8014c78:	b580      	push	{r7, lr}
 8014c7a:	b086      	sub	sp, #24
 8014c7c:	af00      	add	r7, sp, #0
 8014c7e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8014c80:	2182      	movs	r1, #130	; 0x82
 8014c82:	4818      	ldr	r0, [pc, #96]	; (8014ce4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8014c84:	f000 fd17 	bl	80156b6 <USBD_GetEpDesc>
 8014c88:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8014c8a:	2101      	movs	r1, #1
 8014c8c:	4815      	ldr	r0, [pc, #84]	; (8014ce4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8014c8e:	f000 fd12 	bl	80156b6 <USBD_GetEpDesc>
 8014c92:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8014c94:	2181      	movs	r1, #129	; 0x81
 8014c96:	4813      	ldr	r0, [pc, #76]	; (8014ce4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8014c98:	f000 fd0d 	bl	80156b6 <USBD_GetEpDesc>
 8014c9c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8014c9e:	697b      	ldr	r3, [r7, #20]
 8014ca0:	2b00      	cmp	r3, #0
 8014ca2:	d002      	beq.n	8014caa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8014ca4:	697b      	ldr	r3, [r7, #20]
 8014ca6:	2210      	movs	r2, #16
 8014ca8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8014caa:	693b      	ldr	r3, [r7, #16]
 8014cac:	2b00      	cmp	r3, #0
 8014cae:	d006      	beq.n	8014cbe <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8014cb0:	693b      	ldr	r3, [r7, #16]
 8014cb2:	2200      	movs	r2, #0
 8014cb4:	711a      	strb	r2, [r3, #4]
 8014cb6:	2200      	movs	r2, #0
 8014cb8:	f042 0202 	orr.w	r2, r2, #2
 8014cbc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8014cbe:	68fb      	ldr	r3, [r7, #12]
 8014cc0:	2b00      	cmp	r3, #0
 8014cc2:	d006      	beq.n	8014cd2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8014cc4:	68fb      	ldr	r3, [r7, #12]
 8014cc6:	2200      	movs	r2, #0
 8014cc8:	711a      	strb	r2, [r3, #4]
 8014cca:	2200      	movs	r2, #0
 8014ccc:	f042 0202 	orr.w	r2, r2, #2
 8014cd0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8014cd2:	687b      	ldr	r3, [r7, #4]
 8014cd4:	2243      	movs	r2, #67	; 0x43
 8014cd6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8014cd8:	4b02      	ldr	r3, [pc, #8]	; (8014ce4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8014cda:	4618      	mov	r0, r3
 8014cdc:	3718      	adds	r7, #24
 8014cde:	46bd      	mov	sp, r7
 8014ce0:	bd80      	pop	{r7, pc}
 8014ce2:	bf00      	nop
 8014ce4:	24000054 	.word	0x24000054

08014ce8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8014ce8:	b580      	push	{r7, lr}
 8014cea:	b086      	sub	sp, #24
 8014cec:	af00      	add	r7, sp, #0
 8014cee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8014cf0:	2182      	movs	r1, #130	; 0x82
 8014cf2:	4818      	ldr	r0, [pc, #96]	; (8014d54 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8014cf4:	f000 fcdf 	bl	80156b6 <USBD_GetEpDesc>
 8014cf8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8014cfa:	2101      	movs	r1, #1
 8014cfc:	4815      	ldr	r0, [pc, #84]	; (8014d54 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8014cfe:	f000 fcda 	bl	80156b6 <USBD_GetEpDesc>
 8014d02:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8014d04:	2181      	movs	r1, #129	; 0x81
 8014d06:	4813      	ldr	r0, [pc, #76]	; (8014d54 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8014d08:	f000 fcd5 	bl	80156b6 <USBD_GetEpDesc>
 8014d0c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8014d0e:	697b      	ldr	r3, [r7, #20]
 8014d10:	2b00      	cmp	r3, #0
 8014d12:	d002      	beq.n	8014d1a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8014d14:	697b      	ldr	r3, [r7, #20]
 8014d16:	2210      	movs	r2, #16
 8014d18:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8014d1a:	693b      	ldr	r3, [r7, #16]
 8014d1c:	2b00      	cmp	r3, #0
 8014d1e:	d006      	beq.n	8014d2e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014d20:	693b      	ldr	r3, [r7, #16]
 8014d22:	2200      	movs	r2, #0
 8014d24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014d28:	711a      	strb	r2, [r3, #4]
 8014d2a:	2200      	movs	r2, #0
 8014d2c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8014d2e:	68fb      	ldr	r3, [r7, #12]
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d006      	beq.n	8014d42 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014d34:	68fb      	ldr	r3, [r7, #12]
 8014d36:	2200      	movs	r2, #0
 8014d38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014d3c:	711a      	strb	r2, [r3, #4]
 8014d3e:	2200      	movs	r2, #0
 8014d40:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	2243      	movs	r2, #67	; 0x43
 8014d46:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8014d48:	4b02      	ldr	r3, [pc, #8]	; (8014d54 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8014d4a:	4618      	mov	r0, r3
 8014d4c:	3718      	adds	r7, #24
 8014d4e:	46bd      	mov	sp, r7
 8014d50:	bd80      	pop	{r7, pc}
 8014d52:	bf00      	nop
 8014d54:	24000054 	.word	0x24000054

08014d58 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8014d58:	b480      	push	{r7}
 8014d5a:	b083      	sub	sp, #12
 8014d5c:	af00      	add	r7, sp, #0
 8014d5e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8014d60:	687b      	ldr	r3, [r7, #4]
 8014d62:	220a      	movs	r2, #10
 8014d64:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8014d66:	4b03      	ldr	r3, [pc, #12]	; (8014d74 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8014d68:	4618      	mov	r0, r3
 8014d6a:	370c      	adds	r7, #12
 8014d6c:	46bd      	mov	sp, r7
 8014d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d72:	4770      	bx	lr
 8014d74:	24000010 	.word	0x24000010

08014d78 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8014d78:	b480      	push	{r7}
 8014d7a:	b083      	sub	sp, #12
 8014d7c:	af00      	add	r7, sp, #0
 8014d7e:	6078      	str	r0, [r7, #4]
 8014d80:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8014d82:	683b      	ldr	r3, [r7, #0]
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	d101      	bne.n	8014d8c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8014d88:	2303      	movs	r3, #3
 8014d8a:	e009      	b.n	8014da0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014d92:	687a      	ldr	r2, [r7, #4]
 8014d94:	33b0      	adds	r3, #176	; 0xb0
 8014d96:	009b      	lsls	r3, r3, #2
 8014d98:	4413      	add	r3, r2
 8014d9a:	683a      	ldr	r2, [r7, #0]
 8014d9c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8014d9e:	2300      	movs	r3, #0
}
 8014da0:	4618      	mov	r0, r3
 8014da2:	370c      	adds	r7, #12
 8014da4:	46bd      	mov	sp, r7
 8014da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014daa:	4770      	bx	lr

08014dac <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8014dac:	b480      	push	{r7}
 8014dae:	b087      	sub	sp, #28
 8014db0:	af00      	add	r7, sp, #0
 8014db2:	60f8      	str	r0, [r7, #12]
 8014db4:	60b9      	str	r1, [r7, #8]
 8014db6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014db8:	68fb      	ldr	r3, [r7, #12]
 8014dba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014dbe:	68fb      	ldr	r3, [r7, #12]
 8014dc0:	32b0      	adds	r2, #176	; 0xb0
 8014dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014dc6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8014dc8:	697b      	ldr	r3, [r7, #20]
 8014dca:	2b00      	cmp	r3, #0
 8014dcc:	d101      	bne.n	8014dd2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8014dce:	2303      	movs	r3, #3
 8014dd0:	e008      	b.n	8014de4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8014dd2:	697b      	ldr	r3, [r7, #20]
 8014dd4:	68ba      	ldr	r2, [r7, #8]
 8014dd6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8014dda:	697b      	ldr	r3, [r7, #20]
 8014ddc:	687a      	ldr	r2, [r7, #4]
 8014dde:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8014de2:	2300      	movs	r3, #0
}
 8014de4:	4618      	mov	r0, r3
 8014de6:	371c      	adds	r7, #28
 8014de8:	46bd      	mov	sp, r7
 8014dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dee:	4770      	bx	lr

08014df0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8014df0:	b480      	push	{r7}
 8014df2:	b085      	sub	sp, #20
 8014df4:	af00      	add	r7, sp, #0
 8014df6:	6078      	str	r0, [r7, #4]
 8014df8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014dfa:	687b      	ldr	r3, [r7, #4]
 8014dfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	32b0      	adds	r2, #176	; 0xb0
 8014e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014e08:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8014e0a:	68fb      	ldr	r3, [r7, #12]
 8014e0c:	2b00      	cmp	r3, #0
 8014e0e:	d101      	bne.n	8014e14 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8014e10:	2303      	movs	r3, #3
 8014e12:	e004      	b.n	8014e1e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8014e14:	68fb      	ldr	r3, [r7, #12]
 8014e16:	683a      	ldr	r2, [r7, #0]
 8014e18:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8014e1c:	2300      	movs	r3, #0
}
 8014e1e:	4618      	mov	r0, r3
 8014e20:	3714      	adds	r7, #20
 8014e22:	46bd      	mov	sp, r7
 8014e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e28:	4770      	bx	lr
	...

08014e2c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8014e2c:	b580      	push	{r7, lr}
 8014e2e:	b084      	sub	sp, #16
 8014e30:	af00      	add	r7, sp, #0
 8014e32:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	32b0      	adds	r2, #176	; 0xb0
 8014e3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014e42:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8014e44:	2301      	movs	r3, #1
 8014e46:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8014e48:	68bb      	ldr	r3, [r7, #8]
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	d101      	bne.n	8014e52 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8014e4e:	2303      	movs	r3, #3
 8014e50:	e025      	b.n	8014e9e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8014e52:	68bb      	ldr	r3, [r7, #8]
 8014e54:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	d11f      	bne.n	8014e9c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8014e5c:	68bb      	ldr	r3, [r7, #8]
 8014e5e:	2201      	movs	r2, #1
 8014e60:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8014e64:	4b10      	ldr	r3, [pc, #64]	; (8014ea8 <USBD_CDC_TransmitPacket+0x7c>)
 8014e66:	781b      	ldrb	r3, [r3, #0]
 8014e68:	f003 020f 	and.w	r2, r3, #15
 8014e6c:	68bb      	ldr	r3, [r7, #8]
 8014e6e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8014e72:	6878      	ldr	r0, [r7, #4]
 8014e74:	4613      	mov	r3, r2
 8014e76:	009b      	lsls	r3, r3, #2
 8014e78:	4413      	add	r3, r2
 8014e7a:	009b      	lsls	r3, r3, #2
 8014e7c:	4403      	add	r3, r0
 8014e7e:	3318      	adds	r3, #24
 8014e80:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8014e82:	4b09      	ldr	r3, [pc, #36]	; (8014ea8 <USBD_CDC_TransmitPacket+0x7c>)
 8014e84:	7819      	ldrb	r1, [r3, #0]
 8014e86:	68bb      	ldr	r3, [r7, #8]
 8014e88:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8014e8c:	68bb      	ldr	r3, [r7, #8]
 8014e8e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8014e92:	6878      	ldr	r0, [r7, #4]
 8014e94:	f002 f825 	bl	8016ee2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8014e98:	2300      	movs	r3, #0
 8014e9a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8014e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8014e9e:	4618      	mov	r0, r3
 8014ea0:	3710      	adds	r7, #16
 8014ea2:	46bd      	mov	sp, r7
 8014ea4:	bd80      	pop	{r7, pc}
 8014ea6:	bf00      	nop
 8014ea8:	24000097 	.word	0x24000097

08014eac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8014eac:	b580      	push	{r7, lr}
 8014eae:	b084      	sub	sp, #16
 8014eb0:	af00      	add	r7, sp, #0
 8014eb2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	32b0      	adds	r2, #176	; 0xb0
 8014ebe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ec2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	32b0      	adds	r2, #176	; 0xb0
 8014ece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d101      	bne.n	8014eda <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8014ed6:	2303      	movs	r3, #3
 8014ed8:	e018      	b.n	8014f0c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014eda:	687b      	ldr	r3, [r7, #4]
 8014edc:	7c1b      	ldrb	r3, [r3, #16]
 8014ede:	2b00      	cmp	r3, #0
 8014ee0:	d10a      	bne.n	8014ef8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014ee2:	4b0c      	ldr	r3, [pc, #48]	; (8014f14 <USBD_CDC_ReceivePacket+0x68>)
 8014ee4:	7819      	ldrb	r1, [r3, #0]
 8014ee6:	68fb      	ldr	r3, [r7, #12]
 8014ee8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014eec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014ef0:	6878      	ldr	r0, [r7, #4]
 8014ef2:	f002 f817 	bl	8016f24 <USBD_LL_PrepareReceive>
 8014ef6:	e008      	b.n	8014f0a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014ef8:	4b06      	ldr	r3, [pc, #24]	; (8014f14 <USBD_CDC_ReceivePacket+0x68>)
 8014efa:	7819      	ldrb	r1, [r3, #0]
 8014efc:	68fb      	ldr	r3, [r7, #12]
 8014efe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014f02:	2340      	movs	r3, #64	; 0x40
 8014f04:	6878      	ldr	r0, [r7, #4]
 8014f06:	f002 f80d 	bl	8016f24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014f0a:	2300      	movs	r3, #0
}
 8014f0c:	4618      	mov	r0, r3
 8014f0e:	3710      	adds	r7, #16
 8014f10:	46bd      	mov	sp, r7
 8014f12:	bd80      	pop	{r7, pc}
 8014f14:	24000098 	.word	0x24000098

08014f18 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8014f18:	b580      	push	{r7, lr}
 8014f1a:	b086      	sub	sp, #24
 8014f1c:	af00      	add	r7, sp, #0
 8014f1e:	60f8      	str	r0, [r7, #12]
 8014f20:	60b9      	str	r1, [r7, #8]
 8014f22:	4613      	mov	r3, r2
 8014f24:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8014f26:	68fb      	ldr	r3, [r7, #12]
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	d101      	bne.n	8014f30 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8014f2c:	2303      	movs	r3, #3
 8014f2e:	e01f      	b.n	8014f70 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8014f30:	68fb      	ldr	r3, [r7, #12]
 8014f32:	2200      	movs	r2, #0
 8014f34:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8014f38:	68fb      	ldr	r3, [r7, #12]
 8014f3a:	2200      	movs	r2, #0
 8014f3c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8014f40:	68fb      	ldr	r3, [r7, #12]
 8014f42:	2200      	movs	r2, #0
 8014f44:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8014f48:	68bb      	ldr	r3, [r7, #8]
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	d003      	beq.n	8014f56 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8014f4e:	68fb      	ldr	r3, [r7, #12]
 8014f50:	68ba      	ldr	r2, [r7, #8]
 8014f52:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014f56:	68fb      	ldr	r3, [r7, #12]
 8014f58:	2201      	movs	r2, #1
 8014f5a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8014f5e:	68fb      	ldr	r3, [r7, #12]
 8014f60:	79fa      	ldrb	r2, [r7, #7]
 8014f62:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8014f64:	68f8      	ldr	r0, [r7, #12]
 8014f66:	f001 fe81 	bl	8016c6c <USBD_LL_Init>
 8014f6a:	4603      	mov	r3, r0
 8014f6c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8014f6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014f70:	4618      	mov	r0, r3
 8014f72:	3718      	adds	r7, #24
 8014f74:	46bd      	mov	sp, r7
 8014f76:	bd80      	pop	{r7, pc}

08014f78 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8014f78:	b580      	push	{r7, lr}
 8014f7a:	b084      	sub	sp, #16
 8014f7c:	af00      	add	r7, sp, #0
 8014f7e:	6078      	str	r0, [r7, #4]
 8014f80:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014f82:	2300      	movs	r3, #0
 8014f84:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8014f86:	683b      	ldr	r3, [r7, #0]
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d101      	bne.n	8014f90 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8014f8c:	2303      	movs	r3, #3
 8014f8e:	e025      	b.n	8014fdc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	683a      	ldr	r2, [r7, #0]
 8014f94:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8014f98:	687b      	ldr	r3, [r7, #4]
 8014f9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014f9e:	687b      	ldr	r3, [r7, #4]
 8014fa0:	32ae      	adds	r2, #174	; 0xae
 8014fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014fa8:	2b00      	cmp	r3, #0
 8014faa:	d00f      	beq.n	8014fcc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8014fac:	687b      	ldr	r3, [r7, #4]
 8014fae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	32ae      	adds	r2, #174	; 0xae
 8014fb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014fbc:	f107 020e 	add.w	r2, r7, #14
 8014fc0:	4610      	mov	r0, r2
 8014fc2:	4798      	blx	r3
 8014fc4:	4602      	mov	r2, r0
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8014fd2:	1c5a      	adds	r2, r3, #1
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8014fda:	2300      	movs	r3, #0
}
 8014fdc:	4618      	mov	r0, r3
 8014fde:	3710      	adds	r7, #16
 8014fe0:	46bd      	mov	sp, r7
 8014fe2:	bd80      	pop	{r7, pc}

08014fe4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8014fe4:	b580      	push	{r7, lr}
 8014fe6:	b082      	sub	sp, #8
 8014fe8:	af00      	add	r7, sp, #0
 8014fea:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8014fec:	6878      	ldr	r0, [r7, #4]
 8014fee:	f001 fe8f 	bl	8016d10 <USBD_LL_Start>
 8014ff2:	4603      	mov	r3, r0
}
 8014ff4:	4618      	mov	r0, r3
 8014ff6:	3708      	adds	r7, #8
 8014ff8:	46bd      	mov	sp, r7
 8014ffa:	bd80      	pop	{r7, pc}

08014ffc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8014ffc:	b480      	push	{r7}
 8014ffe:	b083      	sub	sp, #12
 8015000:	af00      	add	r7, sp, #0
 8015002:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015004:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8015006:	4618      	mov	r0, r3
 8015008:	370c      	adds	r7, #12
 801500a:	46bd      	mov	sp, r7
 801500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015010:	4770      	bx	lr

08015012 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015012:	b580      	push	{r7, lr}
 8015014:	b084      	sub	sp, #16
 8015016:	af00      	add	r7, sp, #0
 8015018:	6078      	str	r0, [r7, #4]
 801501a:	460b      	mov	r3, r1
 801501c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801501e:	2300      	movs	r3, #0
 8015020:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8015022:	687b      	ldr	r3, [r7, #4]
 8015024:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015028:	2b00      	cmp	r3, #0
 801502a:	d009      	beq.n	8015040 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015032:	681b      	ldr	r3, [r3, #0]
 8015034:	78fa      	ldrb	r2, [r7, #3]
 8015036:	4611      	mov	r1, r2
 8015038:	6878      	ldr	r0, [r7, #4]
 801503a:	4798      	blx	r3
 801503c:	4603      	mov	r3, r0
 801503e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015040:	7bfb      	ldrb	r3, [r7, #15]
}
 8015042:	4618      	mov	r0, r3
 8015044:	3710      	adds	r7, #16
 8015046:	46bd      	mov	sp, r7
 8015048:	bd80      	pop	{r7, pc}

0801504a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801504a:	b580      	push	{r7, lr}
 801504c:	b084      	sub	sp, #16
 801504e:	af00      	add	r7, sp, #0
 8015050:	6078      	str	r0, [r7, #4]
 8015052:	460b      	mov	r3, r1
 8015054:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015056:	2300      	movs	r3, #0
 8015058:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801505a:	687b      	ldr	r3, [r7, #4]
 801505c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015060:	685b      	ldr	r3, [r3, #4]
 8015062:	78fa      	ldrb	r2, [r7, #3]
 8015064:	4611      	mov	r1, r2
 8015066:	6878      	ldr	r0, [r7, #4]
 8015068:	4798      	blx	r3
 801506a:	4603      	mov	r3, r0
 801506c:	2b00      	cmp	r3, #0
 801506e:	d001      	beq.n	8015074 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8015070:	2303      	movs	r3, #3
 8015072:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015074:	7bfb      	ldrb	r3, [r7, #15]
}
 8015076:	4618      	mov	r0, r3
 8015078:	3710      	adds	r7, #16
 801507a:	46bd      	mov	sp, r7
 801507c:	bd80      	pop	{r7, pc}

0801507e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801507e:	b580      	push	{r7, lr}
 8015080:	b084      	sub	sp, #16
 8015082:	af00      	add	r7, sp, #0
 8015084:	6078      	str	r0, [r7, #4]
 8015086:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8015088:	687b      	ldr	r3, [r7, #4]
 801508a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801508e:	6839      	ldr	r1, [r7, #0]
 8015090:	4618      	mov	r0, r3
 8015092:	f001 f90e 	bl	80162b2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	2201      	movs	r2, #1
 801509a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801509e:	687b      	ldr	r3, [r7, #4]
 80150a0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80150a4:	461a      	mov	r2, r3
 80150a6:	687b      	ldr	r3, [r7, #4]
 80150a8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80150b2:	f003 031f 	and.w	r3, r3, #31
 80150b6:	2b02      	cmp	r3, #2
 80150b8:	d01a      	beq.n	80150f0 <USBD_LL_SetupStage+0x72>
 80150ba:	2b02      	cmp	r3, #2
 80150bc:	d822      	bhi.n	8015104 <USBD_LL_SetupStage+0x86>
 80150be:	2b00      	cmp	r3, #0
 80150c0:	d002      	beq.n	80150c8 <USBD_LL_SetupStage+0x4a>
 80150c2:	2b01      	cmp	r3, #1
 80150c4:	d00a      	beq.n	80150dc <USBD_LL_SetupStage+0x5e>
 80150c6:	e01d      	b.n	8015104 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80150c8:	687b      	ldr	r3, [r7, #4]
 80150ca:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80150ce:	4619      	mov	r1, r3
 80150d0:	6878      	ldr	r0, [r7, #4]
 80150d2:	f000 fb65 	bl	80157a0 <USBD_StdDevReq>
 80150d6:	4603      	mov	r3, r0
 80150d8:	73fb      	strb	r3, [r7, #15]
      break;
 80150da:	e020      	b.n	801511e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80150e2:	4619      	mov	r1, r3
 80150e4:	6878      	ldr	r0, [r7, #4]
 80150e6:	f000 fbcd 	bl	8015884 <USBD_StdItfReq>
 80150ea:	4603      	mov	r3, r0
 80150ec:	73fb      	strb	r3, [r7, #15]
      break;
 80150ee:	e016      	b.n	801511e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80150f0:	687b      	ldr	r3, [r7, #4]
 80150f2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80150f6:	4619      	mov	r1, r3
 80150f8:	6878      	ldr	r0, [r7, #4]
 80150fa:	f000 fc2f 	bl	801595c <USBD_StdEPReq>
 80150fe:	4603      	mov	r3, r0
 8015100:	73fb      	strb	r3, [r7, #15]
      break;
 8015102:	e00c      	b.n	801511e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 801510a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801510e:	b2db      	uxtb	r3, r3
 8015110:	4619      	mov	r1, r3
 8015112:	6878      	ldr	r0, [r7, #4]
 8015114:	f001 fe5c 	bl	8016dd0 <USBD_LL_StallEP>
 8015118:	4603      	mov	r3, r0
 801511a:	73fb      	strb	r3, [r7, #15]
      break;
 801511c:	bf00      	nop
  }

  return ret;
 801511e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015120:	4618      	mov	r0, r3
 8015122:	3710      	adds	r7, #16
 8015124:	46bd      	mov	sp, r7
 8015126:	bd80      	pop	{r7, pc}

08015128 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8015128:	b580      	push	{r7, lr}
 801512a:	b086      	sub	sp, #24
 801512c:	af00      	add	r7, sp, #0
 801512e:	60f8      	str	r0, [r7, #12]
 8015130:	460b      	mov	r3, r1
 8015132:	607a      	str	r2, [r7, #4]
 8015134:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8015136:	2300      	movs	r3, #0
 8015138:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801513a:	7afb      	ldrb	r3, [r7, #11]
 801513c:	2b00      	cmp	r3, #0
 801513e:	d16e      	bne.n	801521e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8015140:	68fb      	ldr	r3, [r7, #12]
 8015142:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8015146:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8015148:	68fb      	ldr	r3, [r7, #12]
 801514a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801514e:	2b03      	cmp	r3, #3
 8015150:	f040 8098 	bne.w	8015284 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8015154:	693b      	ldr	r3, [r7, #16]
 8015156:	689a      	ldr	r2, [r3, #8]
 8015158:	693b      	ldr	r3, [r7, #16]
 801515a:	68db      	ldr	r3, [r3, #12]
 801515c:	429a      	cmp	r2, r3
 801515e:	d913      	bls.n	8015188 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8015160:	693b      	ldr	r3, [r7, #16]
 8015162:	689a      	ldr	r2, [r3, #8]
 8015164:	693b      	ldr	r3, [r7, #16]
 8015166:	68db      	ldr	r3, [r3, #12]
 8015168:	1ad2      	subs	r2, r2, r3
 801516a:	693b      	ldr	r3, [r7, #16]
 801516c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801516e:	693b      	ldr	r3, [r7, #16]
 8015170:	68da      	ldr	r2, [r3, #12]
 8015172:	693b      	ldr	r3, [r7, #16]
 8015174:	689b      	ldr	r3, [r3, #8]
 8015176:	4293      	cmp	r3, r2
 8015178:	bf28      	it	cs
 801517a:	4613      	movcs	r3, r2
 801517c:	461a      	mov	r2, r3
 801517e:	6879      	ldr	r1, [r7, #4]
 8015180:	68f8      	ldr	r0, [r7, #12]
 8015182:	f001 f98a 	bl	801649a <USBD_CtlContinueRx>
 8015186:	e07d      	b.n	8015284 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8015188:	68fb      	ldr	r3, [r7, #12]
 801518a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 801518e:	f003 031f 	and.w	r3, r3, #31
 8015192:	2b02      	cmp	r3, #2
 8015194:	d014      	beq.n	80151c0 <USBD_LL_DataOutStage+0x98>
 8015196:	2b02      	cmp	r3, #2
 8015198:	d81d      	bhi.n	80151d6 <USBD_LL_DataOutStage+0xae>
 801519a:	2b00      	cmp	r3, #0
 801519c:	d002      	beq.n	80151a4 <USBD_LL_DataOutStage+0x7c>
 801519e:	2b01      	cmp	r3, #1
 80151a0:	d003      	beq.n	80151aa <USBD_LL_DataOutStage+0x82>
 80151a2:	e018      	b.n	80151d6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80151a4:	2300      	movs	r3, #0
 80151a6:	75bb      	strb	r3, [r7, #22]
            break;
 80151a8:	e018      	b.n	80151dc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80151aa:	68fb      	ldr	r3, [r7, #12]
 80151ac:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80151b0:	b2db      	uxtb	r3, r3
 80151b2:	4619      	mov	r1, r3
 80151b4:	68f8      	ldr	r0, [r7, #12]
 80151b6:	f000 fa64 	bl	8015682 <USBD_CoreFindIF>
 80151ba:	4603      	mov	r3, r0
 80151bc:	75bb      	strb	r3, [r7, #22]
            break;
 80151be:	e00d      	b.n	80151dc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80151c0:	68fb      	ldr	r3, [r7, #12]
 80151c2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80151c6:	b2db      	uxtb	r3, r3
 80151c8:	4619      	mov	r1, r3
 80151ca:	68f8      	ldr	r0, [r7, #12]
 80151cc:	f000 fa66 	bl	801569c <USBD_CoreFindEP>
 80151d0:	4603      	mov	r3, r0
 80151d2:	75bb      	strb	r3, [r7, #22]
            break;
 80151d4:	e002      	b.n	80151dc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80151d6:	2300      	movs	r3, #0
 80151d8:	75bb      	strb	r3, [r7, #22]
            break;
 80151da:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80151dc:	7dbb      	ldrb	r3, [r7, #22]
 80151de:	2b00      	cmp	r3, #0
 80151e0:	d119      	bne.n	8015216 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80151e2:	68fb      	ldr	r3, [r7, #12]
 80151e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80151e8:	b2db      	uxtb	r3, r3
 80151ea:	2b03      	cmp	r3, #3
 80151ec:	d113      	bne.n	8015216 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80151ee:	7dba      	ldrb	r2, [r7, #22]
 80151f0:	68fb      	ldr	r3, [r7, #12]
 80151f2:	32ae      	adds	r2, #174	; 0xae
 80151f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80151f8:	691b      	ldr	r3, [r3, #16]
 80151fa:	2b00      	cmp	r3, #0
 80151fc:	d00b      	beq.n	8015216 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80151fe:	7dba      	ldrb	r2, [r7, #22]
 8015200:	68fb      	ldr	r3, [r7, #12]
 8015202:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8015206:	7dba      	ldrb	r2, [r7, #22]
 8015208:	68fb      	ldr	r3, [r7, #12]
 801520a:	32ae      	adds	r2, #174	; 0xae
 801520c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015210:	691b      	ldr	r3, [r3, #16]
 8015212:	68f8      	ldr	r0, [r7, #12]
 8015214:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8015216:	68f8      	ldr	r0, [r7, #12]
 8015218:	f001 f950 	bl	80164bc <USBD_CtlSendStatus>
 801521c:	e032      	b.n	8015284 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801521e:	7afb      	ldrb	r3, [r7, #11]
 8015220:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015224:	b2db      	uxtb	r3, r3
 8015226:	4619      	mov	r1, r3
 8015228:	68f8      	ldr	r0, [r7, #12]
 801522a:	f000 fa37 	bl	801569c <USBD_CoreFindEP>
 801522e:	4603      	mov	r3, r0
 8015230:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8015232:	7dbb      	ldrb	r3, [r7, #22]
 8015234:	2bff      	cmp	r3, #255	; 0xff
 8015236:	d025      	beq.n	8015284 <USBD_LL_DataOutStage+0x15c>
 8015238:	7dbb      	ldrb	r3, [r7, #22]
 801523a:	2b00      	cmp	r3, #0
 801523c:	d122      	bne.n	8015284 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801523e:	68fb      	ldr	r3, [r7, #12]
 8015240:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015244:	b2db      	uxtb	r3, r3
 8015246:	2b03      	cmp	r3, #3
 8015248:	d117      	bne.n	801527a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801524a:	7dba      	ldrb	r2, [r7, #22]
 801524c:	68fb      	ldr	r3, [r7, #12]
 801524e:	32ae      	adds	r2, #174	; 0xae
 8015250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015254:	699b      	ldr	r3, [r3, #24]
 8015256:	2b00      	cmp	r3, #0
 8015258:	d00f      	beq.n	801527a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 801525a:	7dba      	ldrb	r2, [r7, #22]
 801525c:	68fb      	ldr	r3, [r7, #12]
 801525e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8015262:	7dba      	ldrb	r2, [r7, #22]
 8015264:	68fb      	ldr	r3, [r7, #12]
 8015266:	32ae      	adds	r2, #174	; 0xae
 8015268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801526c:	699b      	ldr	r3, [r3, #24]
 801526e:	7afa      	ldrb	r2, [r7, #11]
 8015270:	4611      	mov	r1, r2
 8015272:	68f8      	ldr	r0, [r7, #12]
 8015274:	4798      	blx	r3
 8015276:	4603      	mov	r3, r0
 8015278:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 801527a:	7dfb      	ldrb	r3, [r7, #23]
 801527c:	2b00      	cmp	r3, #0
 801527e:	d001      	beq.n	8015284 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8015280:	7dfb      	ldrb	r3, [r7, #23]
 8015282:	e000      	b.n	8015286 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8015284:	2300      	movs	r3, #0
}
 8015286:	4618      	mov	r0, r3
 8015288:	3718      	adds	r7, #24
 801528a:	46bd      	mov	sp, r7
 801528c:	bd80      	pop	{r7, pc}

0801528e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801528e:	b580      	push	{r7, lr}
 8015290:	b086      	sub	sp, #24
 8015292:	af00      	add	r7, sp, #0
 8015294:	60f8      	str	r0, [r7, #12]
 8015296:	460b      	mov	r3, r1
 8015298:	607a      	str	r2, [r7, #4]
 801529a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 801529c:	7afb      	ldrb	r3, [r7, #11]
 801529e:	2b00      	cmp	r3, #0
 80152a0:	d16f      	bne.n	8015382 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80152a2:	68fb      	ldr	r3, [r7, #12]
 80152a4:	3314      	adds	r3, #20
 80152a6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80152a8:	68fb      	ldr	r3, [r7, #12]
 80152aa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80152ae:	2b02      	cmp	r3, #2
 80152b0:	d15a      	bne.n	8015368 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80152b2:	693b      	ldr	r3, [r7, #16]
 80152b4:	689a      	ldr	r2, [r3, #8]
 80152b6:	693b      	ldr	r3, [r7, #16]
 80152b8:	68db      	ldr	r3, [r3, #12]
 80152ba:	429a      	cmp	r2, r3
 80152bc:	d914      	bls.n	80152e8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80152be:	693b      	ldr	r3, [r7, #16]
 80152c0:	689a      	ldr	r2, [r3, #8]
 80152c2:	693b      	ldr	r3, [r7, #16]
 80152c4:	68db      	ldr	r3, [r3, #12]
 80152c6:	1ad2      	subs	r2, r2, r3
 80152c8:	693b      	ldr	r3, [r7, #16]
 80152ca:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80152cc:	693b      	ldr	r3, [r7, #16]
 80152ce:	689b      	ldr	r3, [r3, #8]
 80152d0:	461a      	mov	r2, r3
 80152d2:	6879      	ldr	r1, [r7, #4]
 80152d4:	68f8      	ldr	r0, [r7, #12]
 80152d6:	f001 f8b2 	bl	801643e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80152da:	2300      	movs	r3, #0
 80152dc:	2200      	movs	r2, #0
 80152de:	2100      	movs	r1, #0
 80152e0:	68f8      	ldr	r0, [r7, #12]
 80152e2:	f001 fe1f 	bl	8016f24 <USBD_LL_PrepareReceive>
 80152e6:	e03f      	b.n	8015368 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80152e8:	693b      	ldr	r3, [r7, #16]
 80152ea:	68da      	ldr	r2, [r3, #12]
 80152ec:	693b      	ldr	r3, [r7, #16]
 80152ee:	689b      	ldr	r3, [r3, #8]
 80152f0:	429a      	cmp	r2, r3
 80152f2:	d11c      	bne.n	801532e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80152f4:	693b      	ldr	r3, [r7, #16]
 80152f6:	685a      	ldr	r2, [r3, #4]
 80152f8:	693b      	ldr	r3, [r7, #16]
 80152fa:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80152fc:	429a      	cmp	r2, r3
 80152fe:	d316      	bcc.n	801532e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8015300:	693b      	ldr	r3, [r7, #16]
 8015302:	685a      	ldr	r2, [r3, #4]
 8015304:	68fb      	ldr	r3, [r7, #12]
 8015306:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 801530a:	429a      	cmp	r2, r3
 801530c:	d20f      	bcs.n	801532e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801530e:	2200      	movs	r2, #0
 8015310:	2100      	movs	r1, #0
 8015312:	68f8      	ldr	r0, [r7, #12]
 8015314:	f001 f893 	bl	801643e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8015318:	68fb      	ldr	r3, [r7, #12]
 801531a:	2200      	movs	r2, #0
 801531c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8015320:	2300      	movs	r3, #0
 8015322:	2200      	movs	r2, #0
 8015324:	2100      	movs	r1, #0
 8015326:	68f8      	ldr	r0, [r7, #12]
 8015328:	f001 fdfc 	bl	8016f24 <USBD_LL_PrepareReceive>
 801532c:	e01c      	b.n	8015368 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801532e:	68fb      	ldr	r3, [r7, #12]
 8015330:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015334:	b2db      	uxtb	r3, r3
 8015336:	2b03      	cmp	r3, #3
 8015338:	d10f      	bne.n	801535a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801533a:	68fb      	ldr	r3, [r7, #12]
 801533c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015340:	68db      	ldr	r3, [r3, #12]
 8015342:	2b00      	cmp	r3, #0
 8015344:	d009      	beq.n	801535a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8015346:	68fb      	ldr	r3, [r7, #12]
 8015348:	2200      	movs	r2, #0
 801534a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801534e:	68fb      	ldr	r3, [r7, #12]
 8015350:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015354:	68db      	ldr	r3, [r3, #12]
 8015356:	68f8      	ldr	r0, [r7, #12]
 8015358:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801535a:	2180      	movs	r1, #128	; 0x80
 801535c:	68f8      	ldr	r0, [r7, #12]
 801535e:	f001 fd37 	bl	8016dd0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8015362:	68f8      	ldr	r0, [r7, #12]
 8015364:	f001 f8bd 	bl	80164e2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8015368:	68fb      	ldr	r3, [r7, #12]
 801536a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 801536e:	2b00      	cmp	r3, #0
 8015370:	d03a      	beq.n	80153e8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8015372:	68f8      	ldr	r0, [r7, #12]
 8015374:	f7ff fe42 	bl	8014ffc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8015378:	68fb      	ldr	r3, [r7, #12]
 801537a:	2200      	movs	r2, #0
 801537c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8015380:	e032      	b.n	80153e8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8015382:	7afb      	ldrb	r3, [r7, #11]
 8015384:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8015388:	b2db      	uxtb	r3, r3
 801538a:	4619      	mov	r1, r3
 801538c:	68f8      	ldr	r0, [r7, #12]
 801538e:	f000 f985 	bl	801569c <USBD_CoreFindEP>
 8015392:	4603      	mov	r3, r0
 8015394:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8015396:	7dfb      	ldrb	r3, [r7, #23]
 8015398:	2bff      	cmp	r3, #255	; 0xff
 801539a:	d025      	beq.n	80153e8 <USBD_LL_DataInStage+0x15a>
 801539c:	7dfb      	ldrb	r3, [r7, #23]
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d122      	bne.n	80153e8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80153a2:	68fb      	ldr	r3, [r7, #12]
 80153a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80153a8:	b2db      	uxtb	r3, r3
 80153aa:	2b03      	cmp	r3, #3
 80153ac:	d11c      	bne.n	80153e8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80153ae:	7dfa      	ldrb	r2, [r7, #23]
 80153b0:	68fb      	ldr	r3, [r7, #12]
 80153b2:	32ae      	adds	r2, #174	; 0xae
 80153b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80153b8:	695b      	ldr	r3, [r3, #20]
 80153ba:	2b00      	cmp	r3, #0
 80153bc:	d014      	beq.n	80153e8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80153be:	7dfa      	ldrb	r2, [r7, #23]
 80153c0:	68fb      	ldr	r3, [r7, #12]
 80153c2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80153c6:	7dfa      	ldrb	r2, [r7, #23]
 80153c8:	68fb      	ldr	r3, [r7, #12]
 80153ca:	32ae      	adds	r2, #174	; 0xae
 80153cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80153d0:	695b      	ldr	r3, [r3, #20]
 80153d2:	7afa      	ldrb	r2, [r7, #11]
 80153d4:	4611      	mov	r1, r2
 80153d6:	68f8      	ldr	r0, [r7, #12]
 80153d8:	4798      	blx	r3
 80153da:	4603      	mov	r3, r0
 80153dc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80153de:	7dbb      	ldrb	r3, [r7, #22]
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d001      	beq.n	80153e8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80153e4:	7dbb      	ldrb	r3, [r7, #22]
 80153e6:	e000      	b.n	80153ea <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80153e8:	2300      	movs	r3, #0
}
 80153ea:	4618      	mov	r0, r3
 80153ec:	3718      	adds	r7, #24
 80153ee:	46bd      	mov	sp, r7
 80153f0:	bd80      	pop	{r7, pc}

080153f2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80153f2:	b580      	push	{r7, lr}
 80153f4:	b084      	sub	sp, #16
 80153f6:	af00      	add	r7, sp, #0
 80153f8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80153fa:	2300      	movs	r3, #0
 80153fc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80153fe:	687b      	ldr	r3, [r7, #4]
 8015400:	2201      	movs	r2, #1
 8015402:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	2200      	movs	r2, #0
 801540a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 801540e:	687b      	ldr	r3, [r7, #4]
 8015410:	2200      	movs	r2, #0
 8015412:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8015414:	687b      	ldr	r3, [r7, #4]
 8015416:	2200      	movs	r2, #0
 8015418:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	2200      	movs	r2, #0
 8015420:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801542a:	2b00      	cmp	r3, #0
 801542c:	d014      	beq.n	8015458 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015434:	685b      	ldr	r3, [r3, #4]
 8015436:	2b00      	cmp	r3, #0
 8015438:	d00e      	beq.n	8015458 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801543a:	687b      	ldr	r3, [r7, #4]
 801543c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015440:	685b      	ldr	r3, [r3, #4]
 8015442:	687a      	ldr	r2, [r7, #4]
 8015444:	6852      	ldr	r2, [r2, #4]
 8015446:	b2d2      	uxtb	r2, r2
 8015448:	4611      	mov	r1, r2
 801544a:	6878      	ldr	r0, [r7, #4]
 801544c:	4798      	blx	r3
 801544e:	4603      	mov	r3, r0
 8015450:	2b00      	cmp	r3, #0
 8015452:	d001      	beq.n	8015458 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8015454:	2303      	movs	r3, #3
 8015456:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8015458:	2340      	movs	r3, #64	; 0x40
 801545a:	2200      	movs	r2, #0
 801545c:	2100      	movs	r1, #0
 801545e:	6878      	ldr	r0, [r7, #4]
 8015460:	f001 fc71 	bl	8016d46 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8015464:	687b      	ldr	r3, [r7, #4]
 8015466:	2201      	movs	r2, #1
 8015468:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	2240      	movs	r2, #64	; 0x40
 8015470:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8015474:	2340      	movs	r3, #64	; 0x40
 8015476:	2200      	movs	r2, #0
 8015478:	2180      	movs	r1, #128	; 0x80
 801547a:	6878      	ldr	r0, [r7, #4]
 801547c:	f001 fc63 	bl	8016d46 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8015480:	687b      	ldr	r3, [r7, #4]
 8015482:	2201      	movs	r2, #1
 8015484:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8015486:	687b      	ldr	r3, [r7, #4]
 8015488:	2240      	movs	r2, #64	; 0x40
 801548a:	621a      	str	r2, [r3, #32]

  return ret;
 801548c:	7bfb      	ldrb	r3, [r7, #15]
}
 801548e:	4618      	mov	r0, r3
 8015490:	3710      	adds	r7, #16
 8015492:	46bd      	mov	sp, r7
 8015494:	bd80      	pop	{r7, pc}

08015496 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8015496:	b480      	push	{r7}
 8015498:	b083      	sub	sp, #12
 801549a:	af00      	add	r7, sp, #0
 801549c:	6078      	str	r0, [r7, #4]
 801549e:	460b      	mov	r3, r1
 80154a0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80154a2:	687b      	ldr	r3, [r7, #4]
 80154a4:	78fa      	ldrb	r2, [r7, #3]
 80154a6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80154a8:	2300      	movs	r3, #0
}
 80154aa:	4618      	mov	r0, r3
 80154ac:	370c      	adds	r7, #12
 80154ae:	46bd      	mov	sp, r7
 80154b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154b4:	4770      	bx	lr

080154b6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80154b6:	b480      	push	{r7}
 80154b8:	b083      	sub	sp, #12
 80154ba:	af00      	add	r7, sp, #0
 80154bc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80154be:	687b      	ldr	r3, [r7, #4]
 80154c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80154c4:	b2db      	uxtb	r3, r3
 80154c6:	2b04      	cmp	r3, #4
 80154c8:	d006      	beq.n	80154d8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80154d0:	b2da      	uxtb	r2, r3
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	2204      	movs	r2, #4
 80154dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80154e0:	2300      	movs	r3, #0
}
 80154e2:	4618      	mov	r0, r3
 80154e4:	370c      	adds	r7, #12
 80154e6:	46bd      	mov	sp, r7
 80154e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154ec:	4770      	bx	lr

080154ee <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80154ee:	b480      	push	{r7}
 80154f0:	b083      	sub	sp, #12
 80154f2:	af00      	add	r7, sp, #0
 80154f4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80154f6:	687b      	ldr	r3, [r7, #4]
 80154f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80154fc:	b2db      	uxtb	r3, r3
 80154fe:	2b04      	cmp	r3, #4
 8015500:	d106      	bne.n	8015510 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8015502:	687b      	ldr	r3, [r7, #4]
 8015504:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8015508:	b2da      	uxtb	r2, r3
 801550a:	687b      	ldr	r3, [r7, #4]
 801550c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8015510:	2300      	movs	r3, #0
}
 8015512:	4618      	mov	r0, r3
 8015514:	370c      	adds	r7, #12
 8015516:	46bd      	mov	sp, r7
 8015518:	f85d 7b04 	ldr.w	r7, [sp], #4
 801551c:	4770      	bx	lr

0801551e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801551e:	b580      	push	{r7, lr}
 8015520:	b082      	sub	sp, #8
 8015522:	af00      	add	r7, sp, #0
 8015524:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015526:	687b      	ldr	r3, [r7, #4]
 8015528:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801552c:	b2db      	uxtb	r3, r3
 801552e:	2b03      	cmp	r3, #3
 8015530:	d110      	bne.n	8015554 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015538:	2b00      	cmp	r3, #0
 801553a:	d00b      	beq.n	8015554 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801553c:	687b      	ldr	r3, [r7, #4]
 801553e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015542:	69db      	ldr	r3, [r3, #28]
 8015544:	2b00      	cmp	r3, #0
 8015546:	d005      	beq.n	8015554 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801554e:	69db      	ldr	r3, [r3, #28]
 8015550:	6878      	ldr	r0, [r7, #4]
 8015552:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8015554:	2300      	movs	r3, #0
}
 8015556:	4618      	mov	r0, r3
 8015558:	3708      	adds	r7, #8
 801555a:	46bd      	mov	sp, r7
 801555c:	bd80      	pop	{r7, pc}

0801555e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801555e:	b580      	push	{r7, lr}
 8015560:	b082      	sub	sp, #8
 8015562:	af00      	add	r7, sp, #0
 8015564:	6078      	str	r0, [r7, #4]
 8015566:	460b      	mov	r3, r1
 8015568:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801556a:	687b      	ldr	r3, [r7, #4]
 801556c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	32ae      	adds	r2, #174	; 0xae
 8015574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015578:	2b00      	cmp	r3, #0
 801557a:	d101      	bne.n	8015580 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 801557c:	2303      	movs	r3, #3
 801557e:	e01c      	b.n	80155ba <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015586:	b2db      	uxtb	r3, r3
 8015588:	2b03      	cmp	r3, #3
 801558a:	d115      	bne.n	80155b8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 801558c:	687b      	ldr	r3, [r7, #4]
 801558e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015592:	687b      	ldr	r3, [r7, #4]
 8015594:	32ae      	adds	r2, #174	; 0xae
 8015596:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801559a:	6a1b      	ldr	r3, [r3, #32]
 801559c:	2b00      	cmp	r3, #0
 801559e:	d00b      	beq.n	80155b8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80155a0:	687b      	ldr	r3, [r7, #4]
 80155a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80155a6:	687b      	ldr	r3, [r7, #4]
 80155a8:	32ae      	adds	r2, #174	; 0xae
 80155aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155ae:	6a1b      	ldr	r3, [r3, #32]
 80155b0:	78fa      	ldrb	r2, [r7, #3]
 80155b2:	4611      	mov	r1, r2
 80155b4:	6878      	ldr	r0, [r7, #4]
 80155b6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80155b8:	2300      	movs	r3, #0
}
 80155ba:	4618      	mov	r0, r3
 80155bc:	3708      	adds	r7, #8
 80155be:	46bd      	mov	sp, r7
 80155c0:	bd80      	pop	{r7, pc}

080155c2 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80155c2:	b580      	push	{r7, lr}
 80155c4:	b082      	sub	sp, #8
 80155c6:	af00      	add	r7, sp, #0
 80155c8:	6078      	str	r0, [r7, #4]
 80155ca:	460b      	mov	r3, r1
 80155cc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80155d4:	687b      	ldr	r3, [r7, #4]
 80155d6:	32ae      	adds	r2, #174	; 0xae
 80155d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d101      	bne.n	80155e4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80155e0:	2303      	movs	r3, #3
 80155e2:	e01c      	b.n	801561e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80155ea:	b2db      	uxtb	r3, r3
 80155ec:	2b03      	cmp	r3, #3
 80155ee:	d115      	bne.n	801561c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80155f0:	687b      	ldr	r3, [r7, #4]
 80155f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80155f6:	687b      	ldr	r3, [r7, #4]
 80155f8:	32ae      	adds	r2, #174	; 0xae
 80155fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015600:	2b00      	cmp	r3, #0
 8015602:	d00b      	beq.n	801561c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8015604:	687b      	ldr	r3, [r7, #4]
 8015606:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	32ae      	adds	r2, #174	; 0xae
 801560e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015614:	78fa      	ldrb	r2, [r7, #3]
 8015616:	4611      	mov	r1, r2
 8015618:	6878      	ldr	r0, [r7, #4]
 801561a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801561c:	2300      	movs	r3, #0
}
 801561e:	4618      	mov	r0, r3
 8015620:	3708      	adds	r7, #8
 8015622:	46bd      	mov	sp, r7
 8015624:	bd80      	pop	{r7, pc}

08015626 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8015626:	b480      	push	{r7}
 8015628:	b083      	sub	sp, #12
 801562a:	af00      	add	r7, sp, #0
 801562c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801562e:	2300      	movs	r3, #0
}
 8015630:	4618      	mov	r0, r3
 8015632:	370c      	adds	r7, #12
 8015634:	46bd      	mov	sp, r7
 8015636:	f85d 7b04 	ldr.w	r7, [sp], #4
 801563a:	4770      	bx	lr

0801563c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801563c:	b580      	push	{r7, lr}
 801563e:	b084      	sub	sp, #16
 8015640:	af00      	add	r7, sp, #0
 8015642:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8015644:	2300      	movs	r3, #0
 8015646:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	2201      	movs	r2, #1
 801564c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015656:	2b00      	cmp	r3, #0
 8015658:	d00e      	beq.n	8015678 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 801565a:	687b      	ldr	r3, [r7, #4]
 801565c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015660:	685b      	ldr	r3, [r3, #4]
 8015662:	687a      	ldr	r2, [r7, #4]
 8015664:	6852      	ldr	r2, [r2, #4]
 8015666:	b2d2      	uxtb	r2, r2
 8015668:	4611      	mov	r1, r2
 801566a:	6878      	ldr	r0, [r7, #4]
 801566c:	4798      	blx	r3
 801566e:	4603      	mov	r3, r0
 8015670:	2b00      	cmp	r3, #0
 8015672:	d001      	beq.n	8015678 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8015674:	2303      	movs	r3, #3
 8015676:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015678:	7bfb      	ldrb	r3, [r7, #15]
}
 801567a:	4618      	mov	r0, r3
 801567c:	3710      	adds	r7, #16
 801567e:	46bd      	mov	sp, r7
 8015680:	bd80      	pop	{r7, pc}

08015682 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8015682:	b480      	push	{r7}
 8015684:	b083      	sub	sp, #12
 8015686:	af00      	add	r7, sp, #0
 8015688:	6078      	str	r0, [r7, #4]
 801568a:	460b      	mov	r3, r1
 801568c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801568e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8015690:	4618      	mov	r0, r3
 8015692:	370c      	adds	r7, #12
 8015694:	46bd      	mov	sp, r7
 8015696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801569a:	4770      	bx	lr

0801569c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801569c:	b480      	push	{r7}
 801569e:	b083      	sub	sp, #12
 80156a0:	af00      	add	r7, sp, #0
 80156a2:	6078      	str	r0, [r7, #4]
 80156a4:	460b      	mov	r3, r1
 80156a6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80156a8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80156aa:	4618      	mov	r0, r3
 80156ac:	370c      	adds	r7, #12
 80156ae:	46bd      	mov	sp, r7
 80156b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156b4:	4770      	bx	lr

080156b6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80156b6:	b580      	push	{r7, lr}
 80156b8:	b086      	sub	sp, #24
 80156ba:	af00      	add	r7, sp, #0
 80156bc:	6078      	str	r0, [r7, #4]
 80156be:	460b      	mov	r3, r1
 80156c0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80156ca:	2300      	movs	r3, #0
 80156cc:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80156ce:	68fb      	ldr	r3, [r7, #12]
 80156d0:	885b      	ldrh	r3, [r3, #2]
 80156d2:	b29a      	uxth	r2, r3
 80156d4:	68fb      	ldr	r3, [r7, #12]
 80156d6:	781b      	ldrb	r3, [r3, #0]
 80156d8:	b29b      	uxth	r3, r3
 80156da:	429a      	cmp	r2, r3
 80156dc:	d920      	bls.n	8015720 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80156de:	68fb      	ldr	r3, [r7, #12]
 80156e0:	781b      	ldrb	r3, [r3, #0]
 80156e2:	b29b      	uxth	r3, r3
 80156e4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80156e6:	e013      	b.n	8015710 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80156e8:	f107 030a 	add.w	r3, r7, #10
 80156ec:	4619      	mov	r1, r3
 80156ee:	6978      	ldr	r0, [r7, #20]
 80156f0:	f000 f81b 	bl	801572a <USBD_GetNextDesc>
 80156f4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80156f6:	697b      	ldr	r3, [r7, #20]
 80156f8:	785b      	ldrb	r3, [r3, #1]
 80156fa:	2b05      	cmp	r3, #5
 80156fc:	d108      	bne.n	8015710 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80156fe:	697b      	ldr	r3, [r7, #20]
 8015700:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8015702:	693b      	ldr	r3, [r7, #16]
 8015704:	789b      	ldrb	r3, [r3, #2]
 8015706:	78fa      	ldrb	r2, [r7, #3]
 8015708:	429a      	cmp	r2, r3
 801570a:	d008      	beq.n	801571e <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 801570c:	2300      	movs	r3, #0
 801570e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8015710:	68fb      	ldr	r3, [r7, #12]
 8015712:	885b      	ldrh	r3, [r3, #2]
 8015714:	b29a      	uxth	r2, r3
 8015716:	897b      	ldrh	r3, [r7, #10]
 8015718:	429a      	cmp	r2, r3
 801571a:	d8e5      	bhi.n	80156e8 <USBD_GetEpDesc+0x32>
 801571c:	e000      	b.n	8015720 <USBD_GetEpDesc+0x6a>
          break;
 801571e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8015720:	693b      	ldr	r3, [r7, #16]
}
 8015722:	4618      	mov	r0, r3
 8015724:	3718      	adds	r7, #24
 8015726:	46bd      	mov	sp, r7
 8015728:	bd80      	pop	{r7, pc}

0801572a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 801572a:	b480      	push	{r7}
 801572c:	b085      	sub	sp, #20
 801572e:	af00      	add	r7, sp, #0
 8015730:	6078      	str	r0, [r7, #4]
 8015732:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8015738:	683b      	ldr	r3, [r7, #0]
 801573a:	881a      	ldrh	r2, [r3, #0]
 801573c:	68fb      	ldr	r3, [r7, #12]
 801573e:	781b      	ldrb	r3, [r3, #0]
 8015740:	b29b      	uxth	r3, r3
 8015742:	4413      	add	r3, r2
 8015744:	b29a      	uxth	r2, r3
 8015746:	683b      	ldr	r3, [r7, #0]
 8015748:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 801574a:	68fb      	ldr	r3, [r7, #12]
 801574c:	781b      	ldrb	r3, [r3, #0]
 801574e:	461a      	mov	r2, r3
 8015750:	687b      	ldr	r3, [r7, #4]
 8015752:	4413      	add	r3, r2
 8015754:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8015756:	68fb      	ldr	r3, [r7, #12]
}
 8015758:	4618      	mov	r0, r3
 801575a:	3714      	adds	r7, #20
 801575c:	46bd      	mov	sp, r7
 801575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015762:	4770      	bx	lr

08015764 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8015764:	b480      	push	{r7}
 8015766:	b087      	sub	sp, #28
 8015768:	af00      	add	r7, sp, #0
 801576a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8015770:	697b      	ldr	r3, [r7, #20]
 8015772:	781b      	ldrb	r3, [r3, #0]
 8015774:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8015776:	697b      	ldr	r3, [r7, #20]
 8015778:	3301      	adds	r3, #1
 801577a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801577c:	697b      	ldr	r3, [r7, #20]
 801577e:	781b      	ldrb	r3, [r3, #0]
 8015780:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8015782:	8a3b      	ldrh	r3, [r7, #16]
 8015784:	021b      	lsls	r3, r3, #8
 8015786:	b21a      	sxth	r2, r3
 8015788:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801578c:	4313      	orrs	r3, r2
 801578e:	b21b      	sxth	r3, r3
 8015790:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8015792:	89fb      	ldrh	r3, [r7, #14]
}
 8015794:	4618      	mov	r0, r3
 8015796:	371c      	adds	r7, #28
 8015798:	46bd      	mov	sp, r7
 801579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801579e:	4770      	bx	lr

080157a0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80157a0:	b580      	push	{r7, lr}
 80157a2:	b084      	sub	sp, #16
 80157a4:	af00      	add	r7, sp, #0
 80157a6:	6078      	str	r0, [r7, #4]
 80157a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80157aa:	2300      	movs	r3, #0
 80157ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80157ae:	683b      	ldr	r3, [r7, #0]
 80157b0:	781b      	ldrb	r3, [r3, #0]
 80157b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80157b6:	2b40      	cmp	r3, #64	; 0x40
 80157b8:	d005      	beq.n	80157c6 <USBD_StdDevReq+0x26>
 80157ba:	2b40      	cmp	r3, #64	; 0x40
 80157bc:	d857      	bhi.n	801586e <USBD_StdDevReq+0xce>
 80157be:	2b00      	cmp	r3, #0
 80157c0:	d00f      	beq.n	80157e2 <USBD_StdDevReq+0x42>
 80157c2:	2b20      	cmp	r3, #32
 80157c4:	d153      	bne.n	801586e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80157c6:	687b      	ldr	r3, [r7, #4]
 80157c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80157cc:	687b      	ldr	r3, [r7, #4]
 80157ce:	32ae      	adds	r2, #174	; 0xae
 80157d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80157d4:	689b      	ldr	r3, [r3, #8]
 80157d6:	6839      	ldr	r1, [r7, #0]
 80157d8:	6878      	ldr	r0, [r7, #4]
 80157da:	4798      	blx	r3
 80157dc:	4603      	mov	r3, r0
 80157de:	73fb      	strb	r3, [r7, #15]
      break;
 80157e0:	e04a      	b.n	8015878 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80157e2:	683b      	ldr	r3, [r7, #0]
 80157e4:	785b      	ldrb	r3, [r3, #1]
 80157e6:	2b09      	cmp	r3, #9
 80157e8:	d83b      	bhi.n	8015862 <USBD_StdDevReq+0xc2>
 80157ea:	a201      	add	r2, pc, #4	; (adr r2, 80157f0 <USBD_StdDevReq+0x50>)
 80157ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80157f0:	08015845 	.word	0x08015845
 80157f4:	08015859 	.word	0x08015859
 80157f8:	08015863 	.word	0x08015863
 80157fc:	0801584f 	.word	0x0801584f
 8015800:	08015863 	.word	0x08015863
 8015804:	08015823 	.word	0x08015823
 8015808:	08015819 	.word	0x08015819
 801580c:	08015863 	.word	0x08015863
 8015810:	0801583b 	.word	0x0801583b
 8015814:	0801582d 	.word	0x0801582d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8015818:	6839      	ldr	r1, [r7, #0]
 801581a:	6878      	ldr	r0, [r7, #4]
 801581c:	f000 fa3c 	bl	8015c98 <USBD_GetDescriptor>
          break;
 8015820:	e024      	b.n	801586c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8015822:	6839      	ldr	r1, [r7, #0]
 8015824:	6878      	ldr	r0, [r7, #4]
 8015826:	f000 fba1 	bl	8015f6c <USBD_SetAddress>
          break;
 801582a:	e01f      	b.n	801586c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801582c:	6839      	ldr	r1, [r7, #0]
 801582e:	6878      	ldr	r0, [r7, #4]
 8015830:	f000 fbe0 	bl	8015ff4 <USBD_SetConfig>
 8015834:	4603      	mov	r3, r0
 8015836:	73fb      	strb	r3, [r7, #15]
          break;
 8015838:	e018      	b.n	801586c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801583a:	6839      	ldr	r1, [r7, #0]
 801583c:	6878      	ldr	r0, [r7, #4]
 801583e:	f000 fc83 	bl	8016148 <USBD_GetConfig>
          break;
 8015842:	e013      	b.n	801586c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8015844:	6839      	ldr	r1, [r7, #0]
 8015846:	6878      	ldr	r0, [r7, #4]
 8015848:	f000 fcb4 	bl	80161b4 <USBD_GetStatus>
          break;
 801584c:	e00e      	b.n	801586c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801584e:	6839      	ldr	r1, [r7, #0]
 8015850:	6878      	ldr	r0, [r7, #4]
 8015852:	f000 fce3 	bl	801621c <USBD_SetFeature>
          break;
 8015856:	e009      	b.n	801586c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8015858:	6839      	ldr	r1, [r7, #0]
 801585a:	6878      	ldr	r0, [r7, #4]
 801585c:	f000 fd07 	bl	801626e <USBD_ClrFeature>
          break;
 8015860:	e004      	b.n	801586c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8015862:	6839      	ldr	r1, [r7, #0]
 8015864:	6878      	ldr	r0, [r7, #4]
 8015866:	f000 fd5e 	bl	8016326 <USBD_CtlError>
          break;
 801586a:	bf00      	nop
      }
      break;
 801586c:	e004      	b.n	8015878 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801586e:	6839      	ldr	r1, [r7, #0]
 8015870:	6878      	ldr	r0, [r7, #4]
 8015872:	f000 fd58 	bl	8016326 <USBD_CtlError>
      break;
 8015876:	bf00      	nop
  }

  return ret;
 8015878:	7bfb      	ldrb	r3, [r7, #15]
}
 801587a:	4618      	mov	r0, r3
 801587c:	3710      	adds	r7, #16
 801587e:	46bd      	mov	sp, r7
 8015880:	bd80      	pop	{r7, pc}
 8015882:	bf00      	nop

08015884 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015884:	b580      	push	{r7, lr}
 8015886:	b084      	sub	sp, #16
 8015888:	af00      	add	r7, sp, #0
 801588a:	6078      	str	r0, [r7, #4]
 801588c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801588e:	2300      	movs	r3, #0
 8015890:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015892:	683b      	ldr	r3, [r7, #0]
 8015894:	781b      	ldrb	r3, [r3, #0]
 8015896:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801589a:	2b40      	cmp	r3, #64	; 0x40
 801589c:	d005      	beq.n	80158aa <USBD_StdItfReq+0x26>
 801589e:	2b40      	cmp	r3, #64	; 0x40
 80158a0:	d852      	bhi.n	8015948 <USBD_StdItfReq+0xc4>
 80158a2:	2b00      	cmp	r3, #0
 80158a4:	d001      	beq.n	80158aa <USBD_StdItfReq+0x26>
 80158a6:	2b20      	cmp	r3, #32
 80158a8:	d14e      	bne.n	8015948 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80158aa:	687b      	ldr	r3, [r7, #4]
 80158ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80158b0:	b2db      	uxtb	r3, r3
 80158b2:	3b01      	subs	r3, #1
 80158b4:	2b02      	cmp	r3, #2
 80158b6:	d840      	bhi.n	801593a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80158b8:	683b      	ldr	r3, [r7, #0]
 80158ba:	889b      	ldrh	r3, [r3, #4]
 80158bc:	b2db      	uxtb	r3, r3
 80158be:	2b01      	cmp	r3, #1
 80158c0:	d836      	bhi.n	8015930 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80158c2:	683b      	ldr	r3, [r7, #0]
 80158c4:	889b      	ldrh	r3, [r3, #4]
 80158c6:	b2db      	uxtb	r3, r3
 80158c8:	4619      	mov	r1, r3
 80158ca:	6878      	ldr	r0, [r7, #4]
 80158cc:	f7ff fed9 	bl	8015682 <USBD_CoreFindIF>
 80158d0:	4603      	mov	r3, r0
 80158d2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80158d4:	7bbb      	ldrb	r3, [r7, #14]
 80158d6:	2bff      	cmp	r3, #255	; 0xff
 80158d8:	d01d      	beq.n	8015916 <USBD_StdItfReq+0x92>
 80158da:	7bbb      	ldrb	r3, [r7, #14]
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d11a      	bne.n	8015916 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80158e0:	7bba      	ldrb	r2, [r7, #14]
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	32ae      	adds	r2, #174	; 0xae
 80158e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80158ea:	689b      	ldr	r3, [r3, #8]
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	d00f      	beq.n	8015910 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80158f0:	7bba      	ldrb	r2, [r7, #14]
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80158f8:	7bba      	ldrb	r2, [r7, #14]
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	32ae      	adds	r2, #174	; 0xae
 80158fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015902:	689b      	ldr	r3, [r3, #8]
 8015904:	6839      	ldr	r1, [r7, #0]
 8015906:	6878      	ldr	r0, [r7, #4]
 8015908:	4798      	blx	r3
 801590a:	4603      	mov	r3, r0
 801590c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801590e:	e004      	b.n	801591a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8015910:	2303      	movs	r3, #3
 8015912:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8015914:	e001      	b.n	801591a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8015916:	2303      	movs	r3, #3
 8015918:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801591a:	683b      	ldr	r3, [r7, #0]
 801591c:	88db      	ldrh	r3, [r3, #6]
 801591e:	2b00      	cmp	r3, #0
 8015920:	d110      	bne.n	8015944 <USBD_StdItfReq+0xc0>
 8015922:	7bfb      	ldrb	r3, [r7, #15]
 8015924:	2b00      	cmp	r3, #0
 8015926:	d10d      	bne.n	8015944 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8015928:	6878      	ldr	r0, [r7, #4]
 801592a:	f000 fdc7 	bl	80164bc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801592e:	e009      	b.n	8015944 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8015930:	6839      	ldr	r1, [r7, #0]
 8015932:	6878      	ldr	r0, [r7, #4]
 8015934:	f000 fcf7 	bl	8016326 <USBD_CtlError>
          break;
 8015938:	e004      	b.n	8015944 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801593a:	6839      	ldr	r1, [r7, #0]
 801593c:	6878      	ldr	r0, [r7, #4]
 801593e:	f000 fcf2 	bl	8016326 <USBD_CtlError>
          break;
 8015942:	e000      	b.n	8015946 <USBD_StdItfReq+0xc2>
          break;
 8015944:	bf00      	nop
      }
      break;
 8015946:	e004      	b.n	8015952 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8015948:	6839      	ldr	r1, [r7, #0]
 801594a:	6878      	ldr	r0, [r7, #4]
 801594c:	f000 fceb 	bl	8016326 <USBD_CtlError>
      break;
 8015950:	bf00      	nop
  }

  return ret;
 8015952:	7bfb      	ldrb	r3, [r7, #15]
}
 8015954:	4618      	mov	r0, r3
 8015956:	3710      	adds	r7, #16
 8015958:	46bd      	mov	sp, r7
 801595a:	bd80      	pop	{r7, pc}

0801595c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801595c:	b580      	push	{r7, lr}
 801595e:	b084      	sub	sp, #16
 8015960:	af00      	add	r7, sp, #0
 8015962:	6078      	str	r0, [r7, #4]
 8015964:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8015966:	2300      	movs	r3, #0
 8015968:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801596a:	683b      	ldr	r3, [r7, #0]
 801596c:	889b      	ldrh	r3, [r3, #4]
 801596e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015970:	683b      	ldr	r3, [r7, #0]
 8015972:	781b      	ldrb	r3, [r3, #0]
 8015974:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8015978:	2b40      	cmp	r3, #64	; 0x40
 801597a:	d007      	beq.n	801598c <USBD_StdEPReq+0x30>
 801597c:	2b40      	cmp	r3, #64	; 0x40
 801597e:	f200 817f 	bhi.w	8015c80 <USBD_StdEPReq+0x324>
 8015982:	2b00      	cmp	r3, #0
 8015984:	d02a      	beq.n	80159dc <USBD_StdEPReq+0x80>
 8015986:	2b20      	cmp	r3, #32
 8015988:	f040 817a 	bne.w	8015c80 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 801598c:	7bbb      	ldrb	r3, [r7, #14]
 801598e:	4619      	mov	r1, r3
 8015990:	6878      	ldr	r0, [r7, #4]
 8015992:	f7ff fe83 	bl	801569c <USBD_CoreFindEP>
 8015996:	4603      	mov	r3, r0
 8015998:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801599a:	7b7b      	ldrb	r3, [r7, #13]
 801599c:	2bff      	cmp	r3, #255	; 0xff
 801599e:	f000 8174 	beq.w	8015c8a <USBD_StdEPReq+0x32e>
 80159a2:	7b7b      	ldrb	r3, [r7, #13]
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	f040 8170 	bne.w	8015c8a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80159aa:	7b7a      	ldrb	r2, [r7, #13]
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80159b2:	7b7a      	ldrb	r2, [r7, #13]
 80159b4:	687b      	ldr	r3, [r7, #4]
 80159b6:	32ae      	adds	r2, #174	; 0xae
 80159b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159bc:	689b      	ldr	r3, [r3, #8]
 80159be:	2b00      	cmp	r3, #0
 80159c0:	f000 8163 	beq.w	8015c8a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80159c4:	7b7a      	ldrb	r2, [r7, #13]
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	32ae      	adds	r2, #174	; 0xae
 80159ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159ce:	689b      	ldr	r3, [r3, #8]
 80159d0:	6839      	ldr	r1, [r7, #0]
 80159d2:	6878      	ldr	r0, [r7, #4]
 80159d4:	4798      	blx	r3
 80159d6:	4603      	mov	r3, r0
 80159d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80159da:	e156      	b.n	8015c8a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80159dc:	683b      	ldr	r3, [r7, #0]
 80159de:	785b      	ldrb	r3, [r3, #1]
 80159e0:	2b03      	cmp	r3, #3
 80159e2:	d008      	beq.n	80159f6 <USBD_StdEPReq+0x9a>
 80159e4:	2b03      	cmp	r3, #3
 80159e6:	f300 8145 	bgt.w	8015c74 <USBD_StdEPReq+0x318>
 80159ea:	2b00      	cmp	r3, #0
 80159ec:	f000 809b 	beq.w	8015b26 <USBD_StdEPReq+0x1ca>
 80159f0:	2b01      	cmp	r3, #1
 80159f2:	d03c      	beq.n	8015a6e <USBD_StdEPReq+0x112>
 80159f4:	e13e      	b.n	8015c74 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80159f6:	687b      	ldr	r3, [r7, #4]
 80159f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80159fc:	b2db      	uxtb	r3, r3
 80159fe:	2b02      	cmp	r3, #2
 8015a00:	d002      	beq.n	8015a08 <USBD_StdEPReq+0xac>
 8015a02:	2b03      	cmp	r3, #3
 8015a04:	d016      	beq.n	8015a34 <USBD_StdEPReq+0xd8>
 8015a06:	e02c      	b.n	8015a62 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8015a08:	7bbb      	ldrb	r3, [r7, #14]
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	d00d      	beq.n	8015a2a <USBD_StdEPReq+0xce>
 8015a0e:	7bbb      	ldrb	r3, [r7, #14]
 8015a10:	2b80      	cmp	r3, #128	; 0x80
 8015a12:	d00a      	beq.n	8015a2a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8015a14:	7bbb      	ldrb	r3, [r7, #14]
 8015a16:	4619      	mov	r1, r3
 8015a18:	6878      	ldr	r0, [r7, #4]
 8015a1a:	f001 f9d9 	bl	8016dd0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8015a1e:	2180      	movs	r1, #128	; 0x80
 8015a20:	6878      	ldr	r0, [r7, #4]
 8015a22:	f001 f9d5 	bl	8016dd0 <USBD_LL_StallEP>
 8015a26:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8015a28:	e020      	b.n	8015a6c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8015a2a:	6839      	ldr	r1, [r7, #0]
 8015a2c:	6878      	ldr	r0, [r7, #4]
 8015a2e:	f000 fc7a 	bl	8016326 <USBD_CtlError>
              break;
 8015a32:	e01b      	b.n	8015a6c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8015a34:	683b      	ldr	r3, [r7, #0]
 8015a36:	885b      	ldrh	r3, [r3, #2]
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	d10e      	bne.n	8015a5a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8015a3c:	7bbb      	ldrb	r3, [r7, #14]
 8015a3e:	2b00      	cmp	r3, #0
 8015a40:	d00b      	beq.n	8015a5a <USBD_StdEPReq+0xfe>
 8015a42:	7bbb      	ldrb	r3, [r7, #14]
 8015a44:	2b80      	cmp	r3, #128	; 0x80
 8015a46:	d008      	beq.n	8015a5a <USBD_StdEPReq+0xfe>
 8015a48:	683b      	ldr	r3, [r7, #0]
 8015a4a:	88db      	ldrh	r3, [r3, #6]
 8015a4c:	2b00      	cmp	r3, #0
 8015a4e:	d104      	bne.n	8015a5a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8015a50:	7bbb      	ldrb	r3, [r7, #14]
 8015a52:	4619      	mov	r1, r3
 8015a54:	6878      	ldr	r0, [r7, #4]
 8015a56:	f001 f9bb 	bl	8016dd0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8015a5a:	6878      	ldr	r0, [r7, #4]
 8015a5c:	f000 fd2e 	bl	80164bc <USBD_CtlSendStatus>

              break;
 8015a60:	e004      	b.n	8015a6c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8015a62:	6839      	ldr	r1, [r7, #0]
 8015a64:	6878      	ldr	r0, [r7, #4]
 8015a66:	f000 fc5e 	bl	8016326 <USBD_CtlError>
              break;
 8015a6a:	bf00      	nop
          }
          break;
 8015a6c:	e107      	b.n	8015c7e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8015a6e:	687b      	ldr	r3, [r7, #4]
 8015a70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015a74:	b2db      	uxtb	r3, r3
 8015a76:	2b02      	cmp	r3, #2
 8015a78:	d002      	beq.n	8015a80 <USBD_StdEPReq+0x124>
 8015a7a:	2b03      	cmp	r3, #3
 8015a7c:	d016      	beq.n	8015aac <USBD_StdEPReq+0x150>
 8015a7e:	e04b      	b.n	8015b18 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8015a80:	7bbb      	ldrb	r3, [r7, #14]
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	d00d      	beq.n	8015aa2 <USBD_StdEPReq+0x146>
 8015a86:	7bbb      	ldrb	r3, [r7, #14]
 8015a88:	2b80      	cmp	r3, #128	; 0x80
 8015a8a:	d00a      	beq.n	8015aa2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8015a8c:	7bbb      	ldrb	r3, [r7, #14]
 8015a8e:	4619      	mov	r1, r3
 8015a90:	6878      	ldr	r0, [r7, #4]
 8015a92:	f001 f99d 	bl	8016dd0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8015a96:	2180      	movs	r1, #128	; 0x80
 8015a98:	6878      	ldr	r0, [r7, #4]
 8015a9a:	f001 f999 	bl	8016dd0 <USBD_LL_StallEP>
 8015a9e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8015aa0:	e040      	b.n	8015b24 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8015aa2:	6839      	ldr	r1, [r7, #0]
 8015aa4:	6878      	ldr	r0, [r7, #4]
 8015aa6:	f000 fc3e 	bl	8016326 <USBD_CtlError>
              break;
 8015aaa:	e03b      	b.n	8015b24 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8015aac:	683b      	ldr	r3, [r7, #0]
 8015aae:	885b      	ldrh	r3, [r3, #2]
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	d136      	bne.n	8015b22 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8015ab4:	7bbb      	ldrb	r3, [r7, #14]
 8015ab6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015aba:	2b00      	cmp	r3, #0
 8015abc:	d004      	beq.n	8015ac8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8015abe:	7bbb      	ldrb	r3, [r7, #14]
 8015ac0:	4619      	mov	r1, r3
 8015ac2:	6878      	ldr	r0, [r7, #4]
 8015ac4:	f001 f9a3 	bl	8016e0e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8015ac8:	6878      	ldr	r0, [r7, #4]
 8015aca:	f000 fcf7 	bl	80164bc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8015ace:	7bbb      	ldrb	r3, [r7, #14]
 8015ad0:	4619      	mov	r1, r3
 8015ad2:	6878      	ldr	r0, [r7, #4]
 8015ad4:	f7ff fde2 	bl	801569c <USBD_CoreFindEP>
 8015ad8:	4603      	mov	r3, r0
 8015ada:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8015adc:	7b7b      	ldrb	r3, [r7, #13]
 8015ade:	2bff      	cmp	r3, #255	; 0xff
 8015ae0:	d01f      	beq.n	8015b22 <USBD_StdEPReq+0x1c6>
 8015ae2:	7b7b      	ldrb	r3, [r7, #13]
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	d11c      	bne.n	8015b22 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8015ae8:	7b7a      	ldrb	r2, [r7, #13]
 8015aea:	687b      	ldr	r3, [r7, #4]
 8015aec:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8015af0:	7b7a      	ldrb	r2, [r7, #13]
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	32ae      	adds	r2, #174	; 0xae
 8015af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015afa:	689b      	ldr	r3, [r3, #8]
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	d010      	beq.n	8015b22 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8015b00:	7b7a      	ldrb	r2, [r7, #13]
 8015b02:	687b      	ldr	r3, [r7, #4]
 8015b04:	32ae      	adds	r2, #174	; 0xae
 8015b06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015b0a:	689b      	ldr	r3, [r3, #8]
 8015b0c:	6839      	ldr	r1, [r7, #0]
 8015b0e:	6878      	ldr	r0, [r7, #4]
 8015b10:	4798      	blx	r3
 8015b12:	4603      	mov	r3, r0
 8015b14:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8015b16:	e004      	b.n	8015b22 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8015b18:	6839      	ldr	r1, [r7, #0]
 8015b1a:	6878      	ldr	r0, [r7, #4]
 8015b1c:	f000 fc03 	bl	8016326 <USBD_CtlError>
              break;
 8015b20:	e000      	b.n	8015b24 <USBD_StdEPReq+0x1c8>
              break;
 8015b22:	bf00      	nop
          }
          break;
 8015b24:	e0ab      	b.n	8015c7e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015b2c:	b2db      	uxtb	r3, r3
 8015b2e:	2b02      	cmp	r3, #2
 8015b30:	d002      	beq.n	8015b38 <USBD_StdEPReq+0x1dc>
 8015b32:	2b03      	cmp	r3, #3
 8015b34:	d032      	beq.n	8015b9c <USBD_StdEPReq+0x240>
 8015b36:	e097      	b.n	8015c68 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8015b38:	7bbb      	ldrb	r3, [r7, #14]
 8015b3a:	2b00      	cmp	r3, #0
 8015b3c:	d007      	beq.n	8015b4e <USBD_StdEPReq+0x1f2>
 8015b3e:	7bbb      	ldrb	r3, [r7, #14]
 8015b40:	2b80      	cmp	r3, #128	; 0x80
 8015b42:	d004      	beq.n	8015b4e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8015b44:	6839      	ldr	r1, [r7, #0]
 8015b46:	6878      	ldr	r0, [r7, #4]
 8015b48:	f000 fbed 	bl	8016326 <USBD_CtlError>
                break;
 8015b4c:	e091      	b.n	8015c72 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015b4e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	da0b      	bge.n	8015b6e <USBD_StdEPReq+0x212>
 8015b56:	7bbb      	ldrb	r3, [r7, #14]
 8015b58:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015b5c:	4613      	mov	r3, r2
 8015b5e:	009b      	lsls	r3, r3, #2
 8015b60:	4413      	add	r3, r2
 8015b62:	009b      	lsls	r3, r3, #2
 8015b64:	3310      	adds	r3, #16
 8015b66:	687a      	ldr	r2, [r7, #4]
 8015b68:	4413      	add	r3, r2
 8015b6a:	3304      	adds	r3, #4
 8015b6c:	e00b      	b.n	8015b86 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8015b6e:	7bbb      	ldrb	r3, [r7, #14]
 8015b70:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015b74:	4613      	mov	r3, r2
 8015b76:	009b      	lsls	r3, r3, #2
 8015b78:	4413      	add	r3, r2
 8015b7a:	009b      	lsls	r3, r3, #2
 8015b7c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8015b80:	687a      	ldr	r2, [r7, #4]
 8015b82:	4413      	add	r3, r2
 8015b84:	3304      	adds	r3, #4
 8015b86:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8015b88:	68bb      	ldr	r3, [r7, #8]
 8015b8a:	2200      	movs	r2, #0
 8015b8c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8015b8e:	68bb      	ldr	r3, [r7, #8]
 8015b90:	2202      	movs	r2, #2
 8015b92:	4619      	mov	r1, r3
 8015b94:	6878      	ldr	r0, [r7, #4]
 8015b96:	f000 fc37 	bl	8016408 <USBD_CtlSendData>
              break;
 8015b9a:	e06a      	b.n	8015c72 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8015b9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015ba0:	2b00      	cmp	r3, #0
 8015ba2:	da11      	bge.n	8015bc8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8015ba4:	7bbb      	ldrb	r3, [r7, #14]
 8015ba6:	f003 020f 	and.w	r2, r3, #15
 8015baa:	6879      	ldr	r1, [r7, #4]
 8015bac:	4613      	mov	r3, r2
 8015bae:	009b      	lsls	r3, r3, #2
 8015bb0:	4413      	add	r3, r2
 8015bb2:	009b      	lsls	r3, r3, #2
 8015bb4:	440b      	add	r3, r1
 8015bb6:	3324      	adds	r3, #36	; 0x24
 8015bb8:	881b      	ldrh	r3, [r3, #0]
 8015bba:	2b00      	cmp	r3, #0
 8015bbc:	d117      	bne.n	8015bee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8015bbe:	6839      	ldr	r1, [r7, #0]
 8015bc0:	6878      	ldr	r0, [r7, #4]
 8015bc2:	f000 fbb0 	bl	8016326 <USBD_CtlError>
                  break;
 8015bc6:	e054      	b.n	8015c72 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8015bc8:	7bbb      	ldrb	r3, [r7, #14]
 8015bca:	f003 020f 	and.w	r2, r3, #15
 8015bce:	6879      	ldr	r1, [r7, #4]
 8015bd0:	4613      	mov	r3, r2
 8015bd2:	009b      	lsls	r3, r3, #2
 8015bd4:	4413      	add	r3, r2
 8015bd6:	009b      	lsls	r3, r3, #2
 8015bd8:	440b      	add	r3, r1
 8015bda:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8015bde:	881b      	ldrh	r3, [r3, #0]
 8015be0:	2b00      	cmp	r3, #0
 8015be2:	d104      	bne.n	8015bee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8015be4:	6839      	ldr	r1, [r7, #0]
 8015be6:	6878      	ldr	r0, [r7, #4]
 8015be8:	f000 fb9d 	bl	8016326 <USBD_CtlError>
                  break;
 8015bec:	e041      	b.n	8015c72 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015bee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	da0b      	bge.n	8015c0e <USBD_StdEPReq+0x2b2>
 8015bf6:	7bbb      	ldrb	r3, [r7, #14]
 8015bf8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015bfc:	4613      	mov	r3, r2
 8015bfe:	009b      	lsls	r3, r3, #2
 8015c00:	4413      	add	r3, r2
 8015c02:	009b      	lsls	r3, r3, #2
 8015c04:	3310      	adds	r3, #16
 8015c06:	687a      	ldr	r2, [r7, #4]
 8015c08:	4413      	add	r3, r2
 8015c0a:	3304      	adds	r3, #4
 8015c0c:	e00b      	b.n	8015c26 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8015c0e:	7bbb      	ldrb	r3, [r7, #14]
 8015c10:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015c14:	4613      	mov	r3, r2
 8015c16:	009b      	lsls	r3, r3, #2
 8015c18:	4413      	add	r3, r2
 8015c1a:	009b      	lsls	r3, r3, #2
 8015c1c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8015c20:	687a      	ldr	r2, [r7, #4]
 8015c22:	4413      	add	r3, r2
 8015c24:	3304      	adds	r3, #4
 8015c26:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8015c28:	7bbb      	ldrb	r3, [r7, #14]
 8015c2a:	2b00      	cmp	r3, #0
 8015c2c:	d002      	beq.n	8015c34 <USBD_StdEPReq+0x2d8>
 8015c2e:	7bbb      	ldrb	r3, [r7, #14]
 8015c30:	2b80      	cmp	r3, #128	; 0x80
 8015c32:	d103      	bne.n	8015c3c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8015c34:	68bb      	ldr	r3, [r7, #8]
 8015c36:	2200      	movs	r2, #0
 8015c38:	601a      	str	r2, [r3, #0]
 8015c3a:	e00e      	b.n	8015c5a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8015c3c:	7bbb      	ldrb	r3, [r7, #14]
 8015c3e:	4619      	mov	r1, r3
 8015c40:	6878      	ldr	r0, [r7, #4]
 8015c42:	f001 f903 	bl	8016e4c <USBD_LL_IsStallEP>
 8015c46:	4603      	mov	r3, r0
 8015c48:	2b00      	cmp	r3, #0
 8015c4a:	d003      	beq.n	8015c54 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8015c4c:	68bb      	ldr	r3, [r7, #8]
 8015c4e:	2201      	movs	r2, #1
 8015c50:	601a      	str	r2, [r3, #0]
 8015c52:	e002      	b.n	8015c5a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8015c54:	68bb      	ldr	r3, [r7, #8]
 8015c56:	2200      	movs	r2, #0
 8015c58:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8015c5a:	68bb      	ldr	r3, [r7, #8]
 8015c5c:	2202      	movs	r2, #2
 8015c5e:	4619      	mov	r1, r3
 8015c60:	6878      	ldr	r0, [r7, #4]
 8015c62:	f000 fbd1 	bl	8016408 <USBD_CtlSendData>
              break;
 8015c66:	e004      	b.n	8015c72 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8015c68:	6839      	ldr	r1, [r7, #0]
 8015c6a:	6878      	ldr	r0, [r7, #4]
 8015c6c:	f000 fb5b 	bl	8016326 <USBD_CtlError>
              break;
 8015c70:	bf00      	nop
          }
          break;
 8015c72:	e004      	b.n	8015c7e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8015c74:	6839      	ldr	r1, [r7, #0]
 8015c76:	6878      	ldr	r0, [r7, #4]
 8015c78:	f000 fb55 	bl	8016326 <USBD_CtlError>
          break;
 8015c7c:	bf00      	nop
      }
      break;
 8015c7e:	e005      	b.n	8015c8c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8015c80:	6839      	ldr	r1, [r7, #0]
 8015c82:	6878      	ldr	r0, [r7, #4]
 8015c84:	f000 fb4f 	bl	8016326 <USBD_CtlError>
      break;
 8015c88:	e000      	b.n	8015c8c <USBD_StdEPReq+0x330>
      break;
 8015c8a:	bf00      	nop
  }

  return ret;
 8015c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8015c8e:	4618      	mov	r0, r3
 8015c90:	3710      	adds	r7, #16
 8015c92:	46bd      	mov	sp, r7
 8015c94:	bd80      	pop	{r7, pc}
	...

08015c98 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015c98:	b580      	push	{r7, lr}
 8015c9a:	b084      	sub	sp, #16
 8015c9c:	af00      	add	r7, sp, #0
 8015c9e:	6078      	str	r0, [r7, #4]
 8015ca0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8015ca2:	2300      	movs	r3, #0
 8015ca4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8015ca6:	2300      	movs	r3, #0
 8015ca8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8015caa:	2300      	movs	r3, #0
 8015cac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8015cae:	683b      	ldr	r3, [r7, #0]
 8015cb0:	885b      	ldrh	r3, [r3, #2]
 8015cb2:	0a1b      	lsrs	r3, r3, #8
 8015cb4:	b29b      	uxth	r3, r3
 8015cb6:	3b01      	subs	r3, #1
 8015cb8:	2b06      	cmp	r3, #6
 8015cba:	f200 8128 	bhi.w	8015f0e <USBD_GetDescriptor+0x276>
 8015cbe:	a201      	add	r2, pc, #4	; (adr r2, 8015cc4 <USBD_GetDescriptor+0x2c>)
 8015cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015cc4:	08015ce1 	.word	0x08015ce1
 8015cc8:	08015cf9 	.word	0x08015cf9
 8015ccc:	08015d39 	.word	0x08015d39
 8015cd0:	08015f0f 	.word	0x08015f0f
 8015cd4:	08015f0f 	.word	0x08015f0f
 8015cd8:	08015eaf 	.word	0x08015eaf
 8015cdc:	08015edb 	.word	0x08015edb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015ce6:	681b      	ldr	r3, [r3, #0]
 8015ce8:	687a      	ldr	r2, [r7, #4]
 8015cea:	7c12      	ldrb	r2, [r2, #16]
 8015cec:	f107 0108 	add.w	r1, r7, #8
 8015cf0:	4610      	mov	r0, r2
 8015cf2:	4798      	blx	r3
 8015cf4:	60f8      	str	r0, [r7, #12]
      break;
 8015cf6:	e112      	b.n	8015f1e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	7c1b      	ldrb	r3, [r3, #16]
 8015cfc:	2b00      	cmp	r3, #0
 8015cfe:	d10d      	bne.n	8015d1c <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015d08:	f107 0208 	add.w	r2, r7, #8
 8015d0c:	4610      	mov	r0, r2
 8015d0e:	4798      	blx	r3
 8015d10:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8015d12:	68fb      	ldr	r3, [r7, #12]
 8015d14:	3301      	adds	r3, #1
 8015d16:	2202      	movs	r2, #2
 8015d18:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8015d1a:	e100      	b.n	8015f1e <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8015d1c:	687b      	ldr	r3, [r7, #4]
 8015d1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015d24:	f107 0208 	add.w	r2, r7, #8
 8015d28:	4610      	mov	r0, r2
 8015d2a:	4798      	blx	r3
 8015d2c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8015d2e:	68fb      	ldr	r3, [r7, #12]
 8015d30:	3301      	adds	r3, #1
 8015d32:	2202      	movs	r2, #2
 8015d34:	701a      	strb	r2, [r3, #0]
      break;
 8015d36:	e0f2      	b.n	8015f1e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8015d38:	683b      	ldr	r3, [r7, #0]
 8015d3a:	885b      	ldrh	r3, [r3, #2]
 8015d3c:	b2db      	uxtb	r3, r3
 8015d3e:	2b05      	cmp	r3, #5
 8015d40:	f200 80ac 	bhi.w	8015e9c <USBD_GetDescriptor+0x204>
 8015d44:	a201      	add	r2, pc, #4	; (adr r2, 8015d4c <USBD_GetDescriptor+0xb4>)
 8015d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d4a:	bf00      	nop
 8015d4c:	08015d65 	.word	0x08015d65
 8015d50:	08015d99 	.word	0x08015d99
 8015d54:	08015dcd 	.word	0x08015dcd
 8015d58:	08015e01 	.word	0x08015e01
 8015d5c:	08015e35 	.word	0x08015e35
 8015d60:	08015e69 	.word	0x08015e69
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8015d64:	687b      	ldr	r3, [r7, #4]
 8015d66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015d6a:	685b      	ldr	r3, [r3, #4]
 8015d6c:	2b00      	cmp	r3, #0
 8015d6e:	d00b      	beq.n	8015d88 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015d76:	685b      	ldr	r3, [r3, #4]
 8015d78:	687a      	ldr	r2, [r7, #4]
 8015d7a:	7c12      	ldrb	r2, [r2, #16]
 8015d7c:	f107 0108 	add.w	r1, r7, #8
 8015d80:	4610      	mov	r0, r2
 8015d82:	4798      	blx	r3
 8015d84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015d86:	e091      	b.n	8015eac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015d88:	6839      	ldr	r1, [r7, #0]
 8015d8a:	6878      	ldr	r0, [r7, #4]
 8015d8c:	f000 facb 	bl	8016326 <USBD_CtlError>
            err++;
 8015d90:	7afb      	ldrb	r3, [r7, #11]
 8015d92:	3301      	adds	r3, #1
 8015d94:	72fb      	strb	r3, [r7, #11]
          break;
 8015d96:	e089      	b.n	8015eac <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8015d98:	687b      	ldr	r3, [r7, #4]
 8015d9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015d9e:	689b      	ldr	r3, [r3, #8]
 8015da0:	2b00      	cmp	r3, #0
 8015da2:	d00b      	beq.n	8015dbc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015daa:	689b      	ldr	r3, [r3, #8]
 8015dac:	687a      	ldr	r2, [r7, #4]
 8015dae:	7c12      	ldrb	r2, [r2, #16]
 8015db0:	f107 0108 	add.w	r1, r7, #8
 8015db4:	4610      	mov	r0, r2
 8015db6:	4798      	blx	r3
 8015db8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015dba:	e077      	b.n	8015eac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015dbc:	6839      	ldr	r1, [r7, #0]
 8015dbe:	6878      	ldr	r0, [r7, #4]
 8015dc0:	f000 fab1 	bl	8016326 <USBD_CtlError>
            err++;
 8015dc4:	7afb      	ldrb	r3, [r7, #11]
 8015dc6:	3301      	adds	r3, #1
 8015dc8:	72fb      	strb	r3, [r7, #11]
          break;
 8015dca:	e06f      	b.n	8015eac <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8015dcc:	687b      	ldr	r3, [r7, #4]
 8015dce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015dd2:	68db      	ldr	r3, [r3, #12]
 8015dd4:	2b00      	cmp	r3, #0
 8015dd6:	d00b      	beq.n	8015df0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015dde:	68db      	ldr	r3, [r3, #12]
 8015de0:	687a      	ldr	r2, [r7, #4]
 8015de2:	7c12      	ldrb	r2, [r2, #16]
 8015de4:	f107 0108 	add.w	r1, r7, #8
 8015de8:	4610      	mov	r0, r2
 8015dea:	4798      	blx	r3
 8015dec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015dee:	e05d      	b.n	8015eac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015df0:	6839      	ldr	r1, [r7, #0]
 8015df2:	6878      	ldr	r0, [r7, #4]
 8015df4:	f000 fa97 	bl	8016326 <USBD_CtlError>
            err++;
 8015df8:	7afb      	ldrb	r3, [r7, #11]
 8015dfa:	3301      	adds	r3, #1
 8015dfc:	72fb      	strb	r3, [r7, #11]
          break;
 8015dfe:	e055      	b.n	8015eac <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e06:	691b      	ldr	r3, [r3, #16]
 8015e08:	2b00      	cmp	r3, #0
 8015e0a:	d00b      	beq.n	8015e24 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e12:	691b      	ldr	r3, [r3, #16]
 8015e14:	687a      	ldr	r2, [r7, #4]
 8015e16:	7c12      	ldrb	r2, [r2, #16]
 8015e18:	f107 0108 	add.w	r1, r7, #8
 8015e1c:	4610      	mov	r0, r2
 8015e1e:	4798      	blx	r3
 8015e20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015e22:	e043      	b.n	8015eac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015e24:	6839      	ldr	r1, [r7, #0]
 8015e26:	6878      	ldr	r0, [r7, #4]
 8015e28:	f000 fa7d 	bl	8016326 <USBD_CtlError>
            err++;
 8015e2c:	7afb      	ldrb	r3, [r7, #11]
 8015e2e:	3301      	adds	r3, #1
 8015e30:	72fb      	strb	r3, [r7, #11]
          break;
 8015e32:	e03b      	b.n	8015eac <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8015e34:	687b      	ldr	r3, [r7, #4]
 8015e36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e3a:	695b      	ldr	r3, [r3, #20]
 8015e3c:	2b00      	cmp	r3, #0
 8015e3e:	d00b      	beq.n	8015e58 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e46:	695b      	ldr	r3, [r3, #20]
 8015e48:	687a      	ldr	r2, [r7, #4]
 8015e4a:	7c12      	ldrb	r2, [r2, #16]
 8015e4c:	f107 0108 	add.w	r1, r7, #8
 8015e50:	4610      	mov	r0, r2
 8015e52:	4798      	blx	r3
 8015e54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015e56:	e029      	b.n	8015eac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015e58:	6839      	ldr	r1, [r7, #0]
 8015e5a:	6878      	ldr	r0, [r7, #4]
 8015e5c:	f000 fa63 	bl	8016326 <USBD_CtlError>
            err++;
 8015e60:	7afb      	ldrb	r3, [r7, #11]
 8015e62:	3301      	adds	r3, #1
 8015e64:	72fb      	strb	r3, [r7, #11]
          break;
 8015e66:	e021      	b.n	8015eac <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8015e68:	687b      	ldr	r3, [r7, #4]
 8015e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e6e:	699b      	ldr	r3, [r3, #24]
 8015e70:	2b00      	cmp	r3, #0
 8015e72:	d00b      	beq.n	8015e8c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8015e74:	687b      	ldr	r3, [r7, #4]
 8015e76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e7a:	699b      	ldr	r3, [r3, #24]
 8015e7c:	687a      	ldr	r2, [r7, #4]
 8015e7e:	7c12      	ldrb	r2, [r2, #16]
 8015e80:	f107 0108 	add.w	r1, r7, #8
 8015e84:	4610      	mov	r0, r2
 8015e86:	4798      	blx	r3
 8015e88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015e8a:	e00f      	b.n	8015eac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015e8c:	6839      	ldr	r1, [r7, #0]
 8015e8e:	6878      	ldr	r0, [r7, #4]
 8015e90:	f000 fa49 	bl	8016326 <USBD_CtlError>
            err++;
 8015e94:	7afb      	ldrb	r3, [r7, #11]
 8015e96:	3301      	adds	r3, #1
 8015e98:	72fb      	strb	r3, [r7, #11]
          break;
 8015e9a:	e007      	b.n	8015eac <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8015e9c:	6839      	ldr	r1, [r7, #0]
 8015e9e:	6878      	ldr	r0, [r7, #4]
 8015ea0:	f000 fa41 	bl	8016326 <USBD_CtlError>
          err++;
 8015ea4:	7afb      	ldrb	r3, [r7, #11]
 8015ea6:	3301      	adds	r3, #1
 8015ea8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8015eaa:	bf00      	nop
      }
      break;
 8015eac:	e037      	b.n	8015f1e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	7c1b      	ldrb	r3, [r3, #16]
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	d109      	bne.n	8015eca <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015ebe:	f107 0208 	add.w	r2, r7, #8
 8015ec2:	4610      	mov	r0, r2
 8015ec4:	4798      	blx	r3
 8015ec6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8015ec8:	e029      	b.n	8015f1e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8015eca:	6839      	ldr	r1, [r7, #0]
 8015ecc:	6878      	ldr	r0, [r7, #4]
 8015ece:	f000 fa2a 	bl	8016326 <USBD_CtlError>
        err++;
 8015ed2:	7afb      	ldrb	r3, [r7, #11]
 8015ed4:	3301      	adds	r3, #1
 8015ed6:	72fb      	strb	r3, [r7, #11]
      break;
 8015ed8:	e021      	b.n	8015f1e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	7c1b      	ldrb	r3, [r3, #16]
 8015ede:	2b00      	cmp	r3, #0
 8015ee0:	d10d      	bne.n	8015efe <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8015ee2:	687b      	ldr	r3, [r7, #4]
 8015ee4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015eea:	f107 0208 	add.w	r2, r7, #8
 8015eee:	4610      	mov	r0, r2
 8015ef0:	4798      	blx	r3
 8015ef2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8015ef4:	68fb      	ldr	r3, [r7, #12]
 8015ef6:	3301      	adds	r3, #1
 8015ef8:	2207      	movs	r2, #7
 8015efa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8015efc:	e00f      	b.n	8015f1e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8015efe:	6839      	ldr	r1, [r7, #0]
 8015f00:	6878      	ldr	r0, [r7, #4]
 8015f02:	f000 fa10 	bl	8016326 <USBD_CtlError>
        err++;
 8015f06:	7afb      	ldrb	r3, [r7, #11]
 8015f08:	3301      	adds	r3, #1
 8015f0a:	72fb      	strb	r3, [r7, #11]
      break;
 8015f0c:	e007      	b.n	8015f1e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8015f0e:	6839      	ldr	r1, [r7, #0]
 8015f10:	6878      	ldr	r0, [r7, #4]
 8015f12:	f000 fa08 	bl	8016326 <USBD_CtlError>
      err++;
 8015f16:	7afb      	ldrb	r3, [r7, #11]
 8015f18:	3301      	adds	r3, #1
 8015f1a:	72fb      	strb	r3, [r7, #11]
      break;
 8015f1c:	bf00      	nop
  }

  if (err != 0U)
 8015f1e:	7afb      	ldrb	r3, [r7, #11]
 8015f20:	2b00      	cmp	r3, #0
 8015f22:	d11e      	bne.n	8015f62 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8015f24:	683b      	ldr	r3, [r7, #0]
 8015f26:	88db      	ldrh	r3, [r3, #6]
 8015f28:	2b00      	cmp	r3, #0
 8015f2a:	d016      	beq.n	8015f5a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8015f2c:	893b      	ldrh	r3, [r7, #8]
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	d00e      	beq.n	8015f50 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8015f32:	683b      	ldr	r3, [r7, #0]
 8015f34:	88da      	ldrh	r2, [r3, #6]
 8015f36:	893b      	ldrh	r3, [r7, #8]
 8015f38:	4293      	cmp	r3, r2
 8015f3a:	bf28      	it	cs
 8015f3c:	4613      	movcs	r3, r2
 8015f3e:	b29b      	uxth	r3, r3
 8015f40:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8015f42:	893b      	ldrh	r3, [r7, #8]
 8015f44:	461a      	mov	r2, r3
 8015f46:	68f9      	ldr	r1, [r7, #12]
 8015f48:	6878      	ldr	r0, [r7, #4]
 8015f4a:	f000 fa5d 	bl	8016408 <USBD_CtlSendData>
 8015f4e:	e009      	b.n	8015f64 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8015f50:	6839      	ldr	r1, [r7, #0]
 8015f52:	6878      	ldr	r0, [r7, #4]
 8015f54:	f000 f9e7 	bl	8016326 <USBD_CtlError>
 8015f58:	e004      	b.n	8015f64 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8015f5a:	6878      	ldr	r0, [r7, #4]
 8015f5c:	f000 faae 	bl	80164bc <USBD_CtlSendStatus>
 8015f60:	e000      	b.n	8015f64 <USBD_GetDescriptor+0x2cc>
    return;
 8015f62:	bf00      	nop
  }
}
 8015f64:	3710      	adds	r7, #16
 8015f66:	46bd      	mov	sp, r7
 8015f68:	bd80      	pop	{r7, pc}
 8015f6a:	bf00      	nop

08015f6c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015f6c:	b580      	push	{r7, lr}
 8015f6e:	b084      	sub	sp, #16
 8015f70:	af00      	add	r7, sp, #0
 8015f72:	6078      	str	r0, [r7, #4]
 8015f74:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8015f76:	683b      	ldr	r3, [r7, #0]
 8015f78:	889b      	ldrh	r3, [r3, #4]
 8015f7a:	2b00      	cmp	r3, #0
 8015f7c:	d131      	bne.n	8015fe2 <USBD_SetAddress+0x76>
 8015f7e:	683b      	ldr	r3, [r7, #0]
 8015f80:	88db      	ldrh	r3, [r3, #6]
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	d12d      	bne.n	8015fe2 <USBD_SetAddress+0x76>
 8015f86:	683b      	ldr	r3, [r7, #0]
 8015f88:	885b      	ldrh	r3, [r3, #2]
 8015f8a:	2b7f      	cmp	r3, #127	; 0x7f
 8015f8c:	d829      	bhi.n	8015fe2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8015f8e:	683b      	ldr	r3, [r7, #0]
 8015f90:	885b      	ldrh	r3, [r3, #2]
 8015f92:	b2db      	uxtb	r3, r3
 8015f94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015f98:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015f9a:	687b      	ldr	r3, [r7, #4]
 8015f9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015fa0:	b2db      	uxtb	r3, r3
 8015fa2:	2b03      	cmp	r3, #3
 8015fa4:	d104      	bne.n	8015fb0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8015fa6:	6839      	ldr	r1, [r7, #0]
 8015fa8:	6878      	ldr	r0, [r7, #4]
 8015faa:	f000 f9bc 	bl	8016326 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015fae:	e01d      	b.n	8015fec <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8015fb0:	687b      	ldr	r3, [r7, #4]
 8015fb2:	7bfa      	ldrb	r2, [r7, #15]
 8015fb4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8015fb8:	7bfb      	ldrb	r3, [r7, #15]
 8015fba:	4619      	mov	r1, r3
 8015fbc:	6878      	ldr	r0, [r7, #4]
 8015fbe:	f000 ff71 	bl	8016ea4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8015fc2:	6878      	ldr	r0, [r7, #4]
 8015fc4:	f000 fa7a 	bl	80164bc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8015fc8:	7bfb      	ldrb	r3, [r7, #15]
 8015fca:	2b00      	cmp	r3, #0
 8015fcc:	d004      	beq.n	8015fd8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8015fce:	687b      	ldr	r3, [r7, #4]
 8015fd0:	2202      	movs	r2, #2
 8015fd2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015fd6:	e009      	b.n	8015fec <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	2201      	movs	r2, #1
 8015fdc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015fe0:	e004      	b.n	8015fec <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8015fe2:	6839      	ldr	r1, [r7, #0]
 8015fe4:	6878      	ldr	r0, [r7, #4]
 8015fe6:	f000 f99e 	bl	8016326 <USBD_CtlError>
  }
}
 8015fea:	bf00      	nop
 8015fec:	bf00      	nop
 8015fee:	3710      	adds	r7, #16
 8015ff0:	46bd      	mov	sp, r7
 8015ff2:	bd80      	pop	{r7, pc}

08015ff4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015ff4:	b580      	push	{r7, lr}
 8015ff6:	b084      	sub	sp, #16
 8015ff8:	af00      	add	r7, sp, #0
 8015ffa:	6078      	str	r0, [r7, #4]
 8015ffc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8015ffe:	2300      	movs	r3, #0
 8016000:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8016002:	683b      	ldr	r3, [r7, #0]
 8016004:	885b      	ldrh	r3, [r3, #2]
 8016006:	b2da      	uxtb	r2, r3
 8016008:	4b4e      	ldr	r3, [pc, #312]	; (8016144 <USBD_SetConfig+0x150>)
 801600a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801600c:	4b4d      	ldr	r3, [pc, #308]	; (8016144 <USBD_SetConfig+0x150>)
 801600e:	781b      	ldrb	r3, [r3, #0]
 8016010:	2b01      	cmp	r3, #1
 8016012:	d905      	bls.n	8016020 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8016014:	6839      	ldr	r1, [r7, #0]
 8016016:	6878      	ldr	r0, [r7, #4]
 8016018:	f000 f985 	bl	8016326 <USBD_CtlError>
    return USBD_FAIL;
 801601c:	2303      	movs	r3, #3
 801601e:	e08c      	b.n	801613a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016026:	b2db      	uxtb	r3, r3
 8016028:	2b02      	cmp	r3, #2
 801602a:	d002      	beq.n	8016032 <USBD_SetConfig+0x3e>
 801602c:	2b03      	cmp	r3, #3
 801602e:	d029      	beq.n	8016084 <USBD_SetConfig+0x90>
 8016030:	e075      	b.n	801611e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8016032:	4b44      	ldr	r3, [pc, #272]	; (8016144 <USBD_SetConfig+0x150>)
 8016034:	781b      	ldrb	r3, [r3, #0]
 8016036:	2b00      	cmp	r3, #0
 8016038:	d020      	beq.n	801607c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801603a:	4b42      	ldr	r3, [pc, #264]	; (8016144 <USBD_SetConfig+0x150>)
 801603c:	781b      	ldrb	r3, [r3, #0]
 801603e:	461a      	mov	r2, r3
 8016040:	687b      	ldr	r3, [r7, #4]
 8016042:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016044:	4b3f      	ldr	r3, [pc, #252]	; (8016144 <USBD_SetConfig+0x150>)
 8016046:	781b      	ldrb	r3, [r3, #0]
 8016048:	4619      	mov	r1, r3
 801604a:	6878      	ldr	r0, [r7, #4]
 801604c:	f7fe ffe1 	bl	8015012 <USBD_SetClassConfig>
 8016050:	4603      	mov	r3, r0
 8016052:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8016054:	7bfb      	ldrb	r3, [r7, #15]
 8016056:	2b00      	cmp	r3, #0
 8016058:	d008      	beq.n	801606c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801605a:	6839      	ldr	r1, [r7, #0]
 801605c:	6878      	ldr	r0, [r7, #4]
 801605e:	f000 f962 	bl	8016326 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016062:	687b      	ldr	r3, [r7, #4]
 8016064:	2202      	movs	r2, #2
 8016066:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801606a:	e065      	b.n	8016138 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801606c:	6878      	ldr	r0, [r7, #4]
 801606e:	f000 fa25 	bl	80164bc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	2203      	movs	r2, #3
 8016076:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 801607a:	e05d      	b.n	8016138 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801607c:	6878      	ldr	r0, [r7, #4]
 801607e:	f000 fa1d 	bl	80164bc <USBD_CtlSendStatus>
      break;
 8016082:	e059      	b.n	8016138 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8016084:	4b2f      	ldr	r3, [pc, #188]	; (8016144 <USBD_SetConfig+0x150>)
 8016086:	781b      	ldrb	r3, [r3, #0]
 8016088:	2b00      	cmp	r3, #0
 801608a:	d112      	bne.n	80160b2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	2202      	movs	r2, #2
 8016090:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8016094:	4b2b      	ldr	r3, [pc, #172]	; (8016144 <USBD_SetConfig+0x150>)
 8016096:	781b      	ldrb	r3, [r3, #0]
 8016098:	461a      	mov	r2, r3
 801609a:	687b      	ldr	r3, [r7, #4]
 801609c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801609e:	4b29      	ldr	r3, [pc, #164]	; (8016144 <USBD_SetConfig+0x150>)
 80160a0:	781b      	ldrb	r3, [r3, #0]
 80160a2:	4619      	mov	r1, r3
 80160a4:	6878      	ldr	r0, [r7, #4]
 80160a6:	f7fe ffd0 	bl	801504a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80160aa:	6878      	ldr	r0, [r7, #4]
 80160ac:	f000 fa06 	bl	80164bc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80160b0:	e042      	b.n	8016138 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80160b2:	4b24      	ldr	r3, [pc, #144]	; (8016144 <USBD_SetConfig+0x150>)
 80160b4:	781b      	ldrb	r3, [r3, #0]
 80160b6:	461a      	mov	r2, r3
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	685b      	ldr	r3, [r3, #4]
 80160bc:	429a      	cmp	r2, r3
 80160be:	d02a      	beq.n	8016116 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80160c0:	687b      	ldr	r3, [r7, #4]
 80160c2:	685b      	ldr	r3, [r3, #4]
 80160c4:	b2db      	uxtb	r3, r3
 80160c6:	4619      	mov	r1, r3
 80160c8:	6878      	ldr	r0, [r7, #4]
 80160ca:	f7fe ffbe 	bl	801504a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80160ce:	4b1d      	ldr	r3, [pc, #116]	; (8016144 <USBD_SetConfig+0x150>)
 80160d0:	781b      	ldrb	r3, [r3, #0]
 80160d2:	461a      	mov	r2, r3
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80160d8:	4b1a      	ldr	r3, [pc, #104]	; (8016144 <USBD_SetConfig+0x150>)
 80160da:	781b      	ldrb	r3, [r3, #0]
 80160dc:	4619      	mov	r1, r3
 80160de:	6878      	ldr	r0, [r7, #4]
 80160e0:	f7fe ff97 	bl	8015012 <USBD_SetClassConfig>
 80160e4:	4603      	mov	r3, r0
 80160e6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80160e8:	7bfb      	ldrb	r3, [r7, #15]
 80160ea:	2b00      	cmp	r3, #0
 80160ec:	d00f      	beq.n	801610e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80160ee:	6839      	ldr	r1, [r7, #0]
 80160f0:	6878      	ldr	r0, [r7, #4]
 80160f2:	f000 f918 	bl	8016326 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	685b      	ldr	r3, [r3, #4]
 80160fa:	b2db      	uxtb	r3, r3
 80160fc:	4619      	mov	r1, r3
 80160fe:	6878      	ldr	r0, [r7, #4]
 8016100:	f7fe ffa3 	bl	801504a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	2202      	movs	r2, #2
 8016108:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 801610c:	e014      	b.n	8016138 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801610e:	6878      	ldr	r0, [r7, #4]
 8016110:	f000 f9d4 	bl	80164bc <USBD_CtlSendStatus>
      break;
 8016114:	e010      	b.n	8016138 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016116:	6878      	ldr	r0, [r7, #4]
 8016118:	f000 f9d0 	bl	80164bc <USBD_CtlSendStatus>
      break;
 801611c:	e00c      	b.n	8016138 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801611e:	6839      	ldr	r1, [r7, #0]
 8016120:	6878      	ldr	r0, [r7, #4]
 8016122:	f000 f900 	bl	8016326 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016126:	4b07      	ldr	r3, [pc, #28]	; (8016144 <USBD_SetConfig+0x150>)
 8016128:	781b      	ldrb	r3, [r3, #0]
 801612a:	4619      	mov	r1, r3
 801612c:	6878      	ldr	r0, [r7, #4]
 801612e:	f7fe ff8c 	bl	801504a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8016132:	2303      	movs	r3, #3
 8016134:	73fb      	strb	r3, [r7, #15]
      break;
 8016136:	bf00      	nop
  }

  return ret;
 8016138:	7bfb      	ldrb	r3, [r7, #15]
}
 801613a:	4618      	mov	r0, r3
 801613c:	3710      	adds	r7, #16
 801613e:	46bd      	mov	sp, r7
 8016140:	bd80      	pop	{r7, pc}
 8016142:	bf00      	nop
 8016144:	240015e4 	.word	0x240015e4

08016148 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016148:	b580      	push	{r7, lr}
 801614a:	b082      	sub	sp, #8
 801614c:	af00      	add	r7, sp, #0
 801614e:	6078      	str	r0, [r7, #4]
 8016150:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8016152:	683b      	ldr	r3, [r7, #0]
 8016154:	88db      	ldrh	r3, [r3, #6]
 8016156:	2b01      	cmp	r3, #1
 8016158:	d004      	beq.n	8016164 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801615a:	6839      	ldr	r1, [r7, #0]
 801615c:	6878      	ldr	r0, [r7, #4]
 801615e:	f000 f8e2 	bl	8016326 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8016162:	e023      	b.n	80161ac <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8016164:	687b      	ldr	r3, [r7, #4]
 8016166:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801616a:	b2db      	uxtb	r3, r3
 801616c:	2b02      	cmp	r3, #2
 801616e:	dc02      	bgt.n	8016176 <USBD_GetConfig+0x2e>
 8016170:	2b00      	cmp	r3, #0
 8016172:	dc03      	bgt.n	801617c <USBD_GetConfig+0x34>
 8016174:	e015      	b.n	80161a2 <USBD_GetConfig+0x5a>
 8016176:	2b03      	cmp	r3, #3
 8016178:	d00b      	beq.n	8016192 <USBD_GetConfig+0x4a>
 801617a:	e012      	b.n	80161a2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	2200      	movs	r2, #0
 8016180:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	3308      	adds	r3, #8
 8016186:	2201      	movs	r2, #1
 8016188:	4619      	mov	r1, r3
 801618a:	6878      	ldr	r0, [r7, #4]
 801618c:	f000 f93c 	bl	8016408 <USBD_CtlSendData>
        break;
 8016190:	e00c      	b.n	80161ac <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	3304      	adds	r3, #4
 8016196:	2201      	movs	r2, #1
 8016198:	4619      	mov	r1, r3
 801619a:	6878      	ldr	r0, [r7, #4]
 801619c:	f000 f934 	bl	8016408 <USBD_CtlSendData>
        break;
 80161a0:	e004      	b.n	80161ac <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80161a2:	6839      	ldr	r1, [r7, #0]
 80161a4:	6878      	ldr	r0, [r7, #4]
 80161a6:	f000 f8be 	bl	8016326 <USBD_CtlError>
        break;
 80161aa:	bf00      	nop
}
 80161ac:	bf00      	nop
 80161ae:	3708      	adds	r7, #8
 80161b0:	46bd      	mov	sp, r7
 80161b2:	bd80      	pop	{r7, pc}

080161b4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80161b4:	b580      	push	{r7, lr}
 80161b6:	b082      	sub	sp, #8
 80161b8:	af00      	add	r7, sp, #0
 80161ba:	6078      	str	r0, [r7, #4]
 80161bc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80161be:	687b      	ldr	r3, [r7, #4]
 80161c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80161c4:	b2db      	uxtb	r3, r3
 80161c6:	3b01      	subs	r3, #1
 80161c8:	2b02      	cmp	r3, #2
 80161ca:	d81e      	bhi.n	801620a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80161cc:	683b      	ldr	r3, [r7, #0]
 80161ce:	88db      	ldrh	r3, [r3, #6]
 80161d0:	2b02      	cmp	r3, #2
 80161d2:	d004      	beq.n	80161de <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80161d4:	6839      	ldr	r1, [r7, #0]
 80161d6:	6878      	ldr	r0, [r7, #4]
 80161d8:	f000 f8a5 	bl	8016326 <USBD_CtlError>
        break;
 80161dc:	e01a      	b.n	8016214 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80161de:	687b      	ldr	r3, [r7, #4]
 80161e0:	2201      	movs	r2, #1
 80161e2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80161e4:	687b      	ldr	r3, [r7, #4]
 80161e6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d005      	beq.n	80161fa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	68db      	ldr	r3, [r3, #12]
 80161f2:	f043 0202 	orr.w	r2, r3, #2
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80161fa:	687b      	ldr	r3, [r7, #4]
 80161fc:	330c      	adds	r3, #12
 80161fe:	2202      	movs	r2, #2
 8016200:	4619      	mov	r1, r3
 8016202:	6878      	ldr	r0, [r7, #4]
 8016204:	f000 f900 	bl	8016408 <USBD_CtlSendData>
      break;
 8016208:	e004      	b.n	8016214 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801620a:	6839      	ldr	r1, [r7, #0]
 801620c:	6878      	ldr	r0, [r7, #4]
 801620e:	f000 f88a 	bl	8016326 <USBD_CtlError>
      break;
 8016212:	bf00      	nop
  }
}
 8016214:	bf00      	nop
 8016216:	3708      	adds	r7, #8
 8016218:	46bd      	mov	sp, r7
 801621a:	bd80      	pop	{r7, pc}

0801621c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801621c:	b580      	push	{r7, lr}
 801621e:	b082      	sub	sp, #8
 8016220:	af00      	add	r7, sp, #0
 8016222:	6078      	str	r0, [r7, #4]
 8016224:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8016226:	683b      	ldr	r3, [r7, #0]
 8016228:	885b      	ldrh	r3, [r3, #2]
 801622a:	2b01      	cmp	r3, #1
 801622c:	d107      	bne.n	801623e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801622e:	687b      	ldr	r3, [r7, #4]
 8016230:	2201      	movs	r2, #1
 8016232:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8016236:	6878      	ldr	r0, [r7, #4]
 8016238:	f000 f940 	bl	80164bc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 801623c:	e013      	b.n	8016266 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801623e:	683b      	ldr	r3, [r7, #0]
 8016240:	885b      	ldrh	r3, [r3, #2]
 8016242:	2b02      	cmp	r3, #2
 8016244:	d10b      	bne.n	801625e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8016246:	683b      	ldr	r3, [r7, #0]
 8016248:	889b      	ldrh	r3, [r3, #4]
 801624a:	0a1b      	lsrs	r3, r3, #8
 801624c:	b29b      	uxth	r3, r3
 801624e:	b2da      	uxtb	r2, r3
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8016256:	6878      	ldr	r0, [r7, #4]
 8016258:	f000 f930 	bl	80164bc <USBD_CtlSendStatus>
}
 801625c:	e003      	b.n	8016266 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801625e:	6839      	ldr	r1, [r7, #0]
 8016260:	6878      	ldr	r0, [r7, #4]
 8016262:	f000 f860 	bl	8016326 <USBD_CtlError>
}
 8016266:	bf00      	nop
 8016268:	3708      	adds	r7, #8
 801626a:	46bd      	mov	sp, r7
 801626c:	bd80      	pop	{r7, pc}

0801626e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801626e:	b580      	push	{r7, lr}
 8016270:	b082      	sub	sp, #8
 8016272:	af00      	add	r7, sp, #0
 8016274:	6078      	str	r0, [r7, #4]
 8016276:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801627e:	b2db      	uxtb	r3, r3
 8016280:	3b01      	subs	r3, #1
 8016282:	2b02      	cmp	r3, #2
 8016284:	d80b      	bhi.n	801629e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8016286:	683b      	ldr	r3, [r7, #0]
 8016288:	885b      	ldrh	r3, [r3, #2]
 801628a:	2b01      	cmp	r3, #1
 801628c:	d10c      	bne.n	80162a8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	2200      	movs	r2, #0
 8016292:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8016296:	6878      	ldr	r0, [r7, #4]
 8016298:	f000 f910 	bl	80164bc <USBD_CtlSendStatus>
      }
      break;
 801629c:	e004      	b.n	80162a8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801629e:	6839      	ldr	r1, [r7, #0]
 80162a0:	6878      	ldr	r0, [r7, #4]
 80162a2:	f000 f840 	bl	8016326 <USBD_CtlError>
      break;
 80162a6:	e000      	b.n	80162aa <USBD_ClrFeature+0x3c>
      break;
 80162a8:	bf00      	nop
  }
}
 80162aa:	bf00      	nop
 80162ac:	3708      	adds	r7, #8
 80162ae:	46bd      	mov	sp, r7
 80162b0:	bd80      	pop	{r7, pc}

080162b2 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80162b2:	b580      	push	{r7, lr}
 80162b4:	b084      	sub	sp, #16
 80162b6:	af00      	add	r7, sp, #0
 80162b8:	6078      	str	r0, [r7, #4]
 80162ba:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80162bc:	683b      	ldr	r3, [r7, #0]
 80162be:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80162c0:	68fb      	ldr	r3, [r7, #12]
 80162c2:	781a      	ldrb	r2, [r3, #0]
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80162c8:	68fb      	ldr	r3, [r7, #12]
 80162ca:	3301      	adds	r3, #1
 80162cc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80162ce:	68fb      	ldr	r3, [r7, #12]
 80162d0:	781a      	ldrb	r2, [r3, #0]
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80162d6:	68fb      	ldr	r3, [r7, #12]
 80162d8:	3301      	adds	r3, #1
 80162da:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80162dc:	68f8      	ldr	r0, [r7, #12]
 80162de:	f7ff fa41 	bl	8015764 <SWAPBYTE>
 80162e2:	4603      	mov	r3, r0
 80162e4:	461a      	mov	r2, r3
 80162e6:	687b      	ldr	r3, [r7, #4]
 80162e8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80162ea:	68fb      	ldr	r3, [r7, #12]
 80162ec:	3301      	adds	r3, #1
 80162ee:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80162f0:	68fb      	ldr	r3, [r7, #12]
 80162f2:	3301      	adds	r3, #1
 80162f4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80162f6:	68f8      	ldr	r0, [r7, #12]
 80162f8:	f7ff fa34 	bl	8015764 <SWAPBYTE>
 80162fc:	4603      	mov	r3, r0
 80162fe:	461a      	mov	r2, r3
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8016304:	68fb      	ldr	r3, [r7, #12]
 8016306:	3301      	adds	r3, #1
 8016308:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801630a:	68fb      	ldr	r3, [r7, #12]
 801630c:	3301      	adds	r3, #1
 801630e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8016310:	68f8      	ldr	r0, [r7, #12]
 8016312:	f7ff fa27 	bl	8015764 <SWAPBYTE>
 8016316:	4603      	mov	r3, r0
 8016318:	461a      	mov	r2, r3
 801631a:	687b      	ldr	r3, [r7, #4]
 801631c:	80da      	strh	r2, [r3, #6]
}
 801631e:	bf00      	nop
 8016320:	3710      	adds	r7, #16
 8016322:	46bd      	mov	sp, r7
 8016324:	bd80      	pop	{r7, pc}

08016326 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016326:	b580      	push	{r7, lr}
 8016328:	b082      	sub	sp, #8
 801632a:	af00      	add	r7, sp, #0
 801632c:	6078      	str	r0, [r7, #4]
 801632e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8016330:	2180      	movs	r1, #128	; 0x80
 8016332:	6878      	ldr	r0, [r7, #4]
 8016334:	f000 fd4c 	bl	8016dd0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8016338:	2100      	movs	r1, #0
 801633a:	6878      	ldr	r0, [r7, #4]
 801633c:	f000 fd48 	bl	8016dd0 <USBD_LL_StallEP>
}
 8016340:	bf00      	nop
 8016342:	3708      	adds	r7, #8
 8016344:	46bd      	mov	sp, r7
 8016346:	bd80      	pop	{r7, pc}

08016348 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8016348:	b580      	push	{r7, lr}
 801634a:	b086      	sub	sp, #24
 801634c:	af00      	add	r7, sp, #0
 801634e:	60f8      	str	r0, [r7, #12]
 8016350:	60b9      	str	r1, [r7, #8]
 8016352:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8016354:	2300      	movs	r3, #0
 8016356:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8016358:	68fb      	ldr	r3, [r7, #12]
 801635a:	2b00      	cmp	r3, #0
 801635c:	d036      	beq.n	80163cc <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 801635e:	68fb      	ldr	r3, [r7, #12]
 8016360:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8016362:	6938      	ldr	r0, [r7, #16]
 8016364:	f000 f836 	bl	80163d4 <USBD_GetLen>
 8016368:	4603      	mov	r3, r0
 801636a:	3301      	adds	r3, #1
 801636c:	b29b      	uxth	r3, r3
 801636e:	005b      	lsls	r3, r3, #1
 8016370:	b29a      	uxth	r2, r3
 8016372:	687b      	ldr	r3, [r7, #4]
 8016374:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8016376:	7dfb      	ldrb	r3, [r7, #23]
 8016378:	68ba      	ldr	r2, [r7, #8]
 801637a:	4413      	add	r3, r2
 801637c:	687a      	ldr	r2, [r7, #4]
 801637e:	7812      	ldrb	r2, [r2, #0]
 8016380:	701a      	strb	r2, [r3, #0]
  idx++;
 8016382:	7dfb      	ldrb	r3, [r7, #23]
 8016384:	3301      	adds	r3, #1
 8016386:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8016388:	7dfb      	ldrb	r3, [r7, #23]
 801638a:	68ba      	ldr	r2, [r7, #8]
 801638c:	4413      	add	r3, r2
 801638e:	2203      	movs	r2, #3
 8016390:	701a      	strb	r2, [r3, #0]
  idx++;
 8016392:	7dfb      	ldrb	r3, [r7, #23]
 8016394:	3301      	adds	r3, #1
 8016396:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8016398:	e013      	b.n	80163c2 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 801639a:	7dfb      	ldrb	r3, [r7, #23]
 801639c:	68ba      	ldr	r2, [r7, #8]
 801639e:	4413      	add	r3, r2
 80163a0:	693a      	ldr	r2, [r7, #16]
 80163a2:	7812      	ldrb	r2, [r2, #0]
 80163a4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80163a6:	693b      	ldr	r3, [r7, #16]
 80163a8:	3301      	adds	r3, #1
 80163aa:	613b      	str	r3, [r7, #16]
    idx++;
 80163ac:	7dfb      	ldrb	r3, [r7, #23]
 80163ae:	3301      	adds	r3, #1
 80163b0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80163b2:	7dfb      	ldrb	r3, [r7, #23]
 80163b4:	68ba      	ldr	r2, [r7, #8]
 80163b6:	4413      	add	r3, r2
 80163b8:	2200      	movs	r2, #0
 80163ba:	701a      	strb	r2, [r3, #0]
    idx++;
 80163bc:	7dfb      	ldrb	r3, [r7, #23]
 80163be:	3301      	adds	r3, #1
 80163c0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80163c2:	693b      	ldr	r3, [r7, #16]
 80163c4:	781b      	ldrb	r3, [r3, #0]
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d1e7      	bne.n	801639a <USBD_GetString+0x52>
 80163ca:	e000      	b.n	80163ce <USBD_GetString+0x86>
    return;
 80163cc:	bf00      	nop
  }
}
 80163ce:	3718      	adds	r7, #24
 80163d0:	46bd      	mov	sp, r7
 80163d2:	bd80      	pop	{r7, pc}

080163d4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80163d4:	b480      	push	{r7}
 80163d6:	b085      	sub	sp, #20
 80163d8:	af00      	add	r7, sp, #0
 80163da:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80163dc:	2300      	movs	r3, #0
 80163de:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80163e4:	e005      	b.n	80163f2 <USBD_GetLen+0x1e>
  {
    len++;
 80163e6:	7bfb      	ldrb	r3, [r7, #15]
 80163e8:	3301      	adds	r3, #1
 80163ea:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80163ec:	68bb      	ldr	r3, [r7, #8]
 80163ee:	3301      	adds	r3, #1
 80163f0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80163f2:	68bb      	ldr	r3, [r7, #8]
 80163f4:	781b      	ldrb	r3, [r3, #0]
 80163f6:	2b00      	cmp	r3, #0
 80163f8:	d1f5      	bne.n	80163e6 <USBD_GetLen+0x12>
  }

  return len;
 80163fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80163fc:	4618      	mov	r0, r3
 80163fe:	3714      	adds	r7, #20
 8016400:	46bd      	mov	sp, r7
 8016402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016406:	4770      	bx	lr

08016408 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8016408:	b580      	push	{r7, lr}
 801640a:	b084      	sub	sp, #16
 801640c:	af00      	add	r7, sp, #0
 801640e:	60f8      	str	r0, [r7, #12]
 8016410:	60b9      	str	r1, [r7, #8]
 8016412:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8016414:	68fb      	ldr	r3, [r7, #12]
 8016416:	2202      	movs	r2, #2
 8016418:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 801641c:	68fb      	ldr	r3, [r7, #12]
 801641e:	687a      	ldr	r2, [r7, #4]
 8016420:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8016422:	68fb      	ldr	r3, [r7, #12]
 8016424:	687a      	ldr	r2, [r7, #4]
 8016426:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	68ba      	ldr	r2, [r7, #8]
 801642c:	2100      	movs	r1, #0
 801642e:	68f8      	ldr	r0, [r7, #12]
 8016430:	f000 fd57 	bl	8016ee2 <USBD_LL_Transmit>

  return USBD_OK;
 8016434:	2300      	movs	r3, #0
}
 8016436:	4618      	mov	r0, r3
 8016438:	3710      	adds	r7, #16
 801643a:	46bd      	mov	sp, r7
 801643c:	bd80      	pop	{r7, pc}

0801643e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801643e:	b580      	push	{r7, lr}
 8016440:	b084      	sub	sp, #16
 8016442:	af00      	add	r7, sp, #0
 8016444:	60f8      	str	r0, [r7, #12]
 8016446:	60b9      	str	r1, [r7, #8]
 8016448:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801644a:	687b      	ldr	r3, [r7, #4]
 801644c:	68ba      	ldr	r2, [r7, #8]
 801644e:	2100      	movs	r1, #0
 8016450:	68f8      	ldr	r0, [r7, #12]
 8016452:	f000 fd46 	bl	8016ee2 <USBD_LL_Transmit>

  return USBD_OK;
 8016456:	2300      	movs	r3, #0
}
 8016458:	4618      	mov	r0, r3
 801645a:	3710      	adds	r7, #16
 801645c:	46bd      	mov	sp, r7
 801645e:	bd80      	pop	{r7, pc}

08016460 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8016460:	b580      	push	{r7, lr}
 8016462:	b084      	sub	sp, #16
 8016464:	af00      	add	r7, sp, #0
 8016466:	60f8      	str	r0, [r7, #12]
 8016468:	60b9      	str	r1, [r7, #8]
 801646a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801646c:	68fb      	ldr	r3, [r7, #12]
 801646e:	2203      	movs	r2, #3
 8016470:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8016474:	68fb      	ldr	r3, [r7, #12]
 8016476:	687a      	ldr	r2, [r7, #4]
 8016478:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801647c:	68fb      	ldr	r3, [r7, #12]
 801647e:	687a      	ldr	r2, [r7, #4]
 8016480:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	68ba      	ldr	r2, [r7, #8]
 8016488:	2100      	movs	r1, #0
 801648a:	68f8      	ldr	r0, [r7, #12]
 801648c:	f000 fd4a 	bl	8016f24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8016490:	2300      	movs	r3, #0
}
 8016492:	4618      	mov	r0, r3
 8016494:	3710      	adds	r7, #16
 8016496:	46bd      	mov	sp, r7
 8016498:	bd80      	pop	{r7, pc}

0801649a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801649a:	b580      	push	{r7, lr}
 801649c:	b084      	sub	sp, #16
 801649e:	af00      	add	r7, sp, #0
 80164a0:	60f8      	str	r0, [r7, #12]
 80164a2:	60b9      	str	r1, [r7, #8]
 80164a4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	68ba      	ldr	r2, [r7, #8]
 80164aa:	2100      	movs	r1, #0
 80164ac:	68f8      	ldr	r0, [r7, #12]
 80164ae:	f000 fd39 	bl	8016f24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80164b2:	2300      	movs	r3, #0
}
 80164b4:	4618      	mov	r0, r3
 80164b6:	3710      	adds	r7, #16
 80164b8:	46bd      	mov	sp, r7
 80164ba:	bd80      	pop	{r7, pc}

080164bc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80164bc:	b580      	push	{r7, lr}
 80164be:	b082      	sub	sp, #8
 80164c0:	af00      	add	r7, sp, #0
 80164c2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	2204      	movs	r2, #4
 80164c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80164cc:	2300      	movs	r3, #0
 80164ce:	2200      	movs	r2, #0
 80164d0:	2100      	movs	r1, #0
 80164d2:	6878      	ldr	r0, [r7, #4]
 80164d4:	f000 fd05 	bl	8016ee2 <USBD_LL_Transmit>

  return USBD_OK;
 80164d8:	2300      	movs	r3, #0
}
 80164da:	4618      	mov	r0, r3
 80164dc:	3708      	adds	r7, #8
 80164de:	46bd      	mov	sp, r7
 80164e0:	bd80      	pop	{r7, pc}

080164e2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80164e2:	b580      	push	{r7, lr}
 80164e4:	b082      	sub	sp, #8
 80164e6:	af00      	add	r7, sp, #0
 80164e8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80164ea:	687b      	ldr	r3, [r7, #4]
 80164ec:	2205      	movs	r2, #5
 80164ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80164f2:	2300      	movs	r3, #0
 80164f4:	2200      	movs	r2, #0
 80164f6:	2100      	movs	r1, #0
 80164f8:	6878      	ldr	r0, [r7, #4]
 80164fa:	f000 fd13 	bl	8016f24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80164fe:	2300      	movs	r3, #0
}
 8016500:	4618      	mov	r0, r3
 8016502:	3708      	adds	r7, #8
 8016504:	46bd      	mov	sp, r7
 8016506:	bd80      	pop	{r7, pc}

08016508 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8016508:	b480      	push	{r7}
 801650a:	b087      	sub	sp, #28
 801650c:	af00      	add	r7, sp, #0
 801650e:	60f8      	str	r0, [r7, #12]
 8016510:	60b9      	str	r1, [r7, #8]
 8016512:	4613      	mov	r3, r2
 8016514:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8016516:	2301      	movs	r3, #1
 8016518:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801651a:	2300      	movs	r3, #0
 801651c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801651e:	4b1f      	ldr	r3, [pc, #124]	; (801659c <FATFS_LinkDriverEx+0x94>)
 8016520:	7a5b      	ldrb	r3, [r3, #9]
 8016522:	b2db      	uxtb	r3, r3
 8016524:	2b00      	cmp	r3, #0
 8016526:	d131      	bne.n	801658c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8016528:	4b1c      	ldr	r3, [pc, #112]	; (801659c <FATFS_LinkDriverEx+0x94>)
 801652a:	7a5b      	ldrb	r3, [r3, #9]
 801652c:	b2db      	uxtb	r3, r3
 801652e:	461a      	mov	r2, r3
 8016530:	4b1a      	ldr	r3, [pc, #104]	; (801659c <FATFS_LinkDriverEx+0x94>)
 8016532:	2100      	movs	r1, #0
 8016534:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8016536:	4b19      	ldr	r3, [pc, #100]	; (801659c <FATFS_LinkDriverEx+0x94>)
 8016538:	7a5b      	ldrb	r3, [r3, #9]
 801653a:	b2db      	uxtb	r3, r3
 801653c:	4a17      	ldr	r2, [pc, #92]	; (801659c <FATFS_LinkDriverEx+0x94>)
 801653e:	009b      	lsls	r3, r3, #2
 8016540:	4413      	add	r3, r2
 8016542:	68fa      	ldr	r2, [r7, #12]
 8016544:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8016546:	4b15      	ldr	r3, [pc, #84]	; (801659c <FATFS_LinkDriverEx+0x94>)
 8016548:	7a5b      	ldrb	r3, [r3, #9]
 801654a:	b2db      	uxtb	r3, r3
 801654c:	461a      	mov	r2, r3
 801654e:	4b13      	ldr	r3, [pc, #76]	; (801659c <FATFS_LinkDriverEx+0x94>)
 8016550:	4413      	add	r3, r2
 8016552:	79fa      	ldrb	r2, [r7, #7]
 8016554:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8016556:	4b11      	ldr	r3, [pc, #68]	; (801659c <FATFS_LinkDriverEx+0x94>)
 8016558:	7a5b      	ldrb	r3, [r3, #9]
 801655a:	b2db      	uxtb	r3, r3
 801655c:	1c5a      	adds	r2, r3, #1
 801655e:	b2d1      	uxtb	r1, r2
 8016560:	4a0e      	ldr	r2, [pc, #56]	; (801659c <FATFS_LinkDriverEx+0x94>)
 8016562:	7251      	strb	r1, [r2, #9]
 8016564:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8016566:	7dbb      	ldrb	r3, [r7, #22]
 8016568:	3330      	adds	r3, #48	; 0x30
 801656a:	b2da      	uxtb	r2, r3
 801656c:	68bb      	ldr	r3, [r7, #8]
 801656e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8016570:	68bb      	ldr	r3, [r7, #8]
 8016572:	3301      	adds	r3, #1
 8016574:	223a      	movs	r2, #58	; 0x3a
 8016576:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8016578:	68bb      	ldr	r3, [r7, #8]
 801657a:	3302      	adds	r3, #2
 801657c:	222f      	movs	r2, #47	; 0x2f
 801657e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8016580:	68bb      	ldr	r3, [r7, #8]
 8016582:	3303      	adds	r3, #3
 8016584:	2200      	movs	r2, #0
 8016586:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8016588:	2300      	movs	r3, #0
 801658a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801658c:	7dfb      	ldrb	r3, [r7, #23]
}
 801658e:	4618      	mov	r0, r3
 8016590:	371c      	adds	r7, #28
 8016592:	46bd      	mov	sp, r7
 8016594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016598:	4770      	bx	lr
 801659a:	bf00      	nop
 801659c:	240015e8 	.word	0x240015e8

080165a0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80165a0:	b580      	push	{r7, lr}
 80165a2:	b082      	sub	sp, #8
 80165a4:	af00      	add	r7, sp, #0
 80165a6:	6078      	str	r0, [r7, #4]
 80165a8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80165aa:	2200      	movs	r2, #0
 80165ac:	6839      	ldr	r1, [r7, #0]
 80165ae:	6878      	ldr	r0, [r7, #4]
 80165b0:	f7ff ffaa 	bl	8016508 <FATFS_LinkDriverEx>
 80165b4:	4603      	mov	r3, r0
}
 80165b6:	4618      	mov	r0, r3
 80165b8:	3708      	adds	r7, #8
 80165ba:	46bd      	mov	sp, r7
 80165bc:	bd80      	pop	{r7, pc}
	...

080165c0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80165c0:	b580      	push	{r7, lr}
 80165c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 80165c4:	2201      	movs	r2, #1
 80165c6:	4913      	ldr	r1, [pc, #76]	; (8016614 <MX_USB_DEVICE_Init+0x54>)
 80165c8:	4813      	ldr	r0, [pc, #76]	; (8016618 <MX_USB_DEVICE_Init+0x58>)
 80165ca:	f7fe fca5 	bl	8014f18 <USBD_Init>
 80165ce:	4603      	mov	r3, r0
 80165d0:	2b00      	cmp	r3, #0
 80165d2:	d001      	beq.n	80165d8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80165d4:	f7ec f986 	bl	80028e4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 80165d8:	4910      	ldr	r1, [pc, #64]	; (801661c <MX_USB_DEVICE_Init+0x5c>)
 80165da:	480f      	ldr	r0, [pc, #60]	; (8016618 <MX_USB_DEVICE_Init+0x58>)
 80165dc:	f7fe fccc 	bl	8014f78 <USBD_RegisterClass>
 80165e0:	4603      	mov	r3, r0
 80165e2:	2b00      	cmp	r3, #0
 80165e4:	d001      	beq.n	80165ea <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80165e6:	f7ec f97d 	bl	80028e4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 80165ea:	490d      	ldr	r1, [pc, #52]	; (8016620 <MX_USB_DEVICE_Init+0x60>)
 80165ec:	480a      	ldr	r0, [pc, #40]	; (8016618 <MX_USB_DEVICE_Init+0x58>)
 80165ee:	f7fe fbc3 	bl	8014d78 <USBD_CDC_RegisterInterface>
 80165f2:	4603      	mov	r3, r0
 80165f4:	2b00      	cmp	r3, #0
 80165f6:	d001      	beq.n	80165fc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80165f8:	f7ec f974 	bl	80028e4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 80165fc:	4806      	ldr	r0, [pc, #24]	; (8016618 <MX_USB_DEVICE_Init+0x58>)
 80165fe:	f7fe fcf1 	bl	8014fe4 <USBD_Start>
 8016602:	4603      	mov	r3, r0
 8016604:	2b00      	cmp	r3, #0
 8016606:	d001      	beq.n	801660c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8016608:	f7ec f96c 	bl	80028e4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 801660c:	f7f3 f908 	bl	8009820 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8016610:	bf00      	nop
 8016612:	bd80      	pop	{r7, pc}
 8016614:	240000b0 	.word	0x240000b0
 8016618:	240015f4 	.word	0x240015f4
 801661c:	2400001c 	.word	0x2400001c
 8016620:	2400009c 	.word	0x2400009c

08016624 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8016624:	b580      	push	{r7, lr}
 8016626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8016628:	2200      	movs	r2, #0
 801662a:	4905      	ldr	r1, [pc, #20]	; (8016640 <CDC_Init_HS+0x1c>)
 801662c:	4805      	ldr	r0, [pc, #20]	; (8016644 <CDC_Init_HS+0x20>)
 801662e:	f7fe fbbd 	bl	8014dac <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8016632:	4905      	ldr	r1, [pc, #20]	; (8016648 <CDC_Init_HS+0x24>)
 8016634:	4803      	ldr	r0, [pc, #12]	; (8016644 <CDC_Init_HS+0x20>)
 8016636:	f7fe fbdb 	bl	8014df0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801663a:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 801663c:	4618      	mov	r0, r3
 801663e:	bd80      	pop	{r7, pc}
 8016640:	240020d0 	.word	0x240020d0
 8016644:	240015f4 	.word	0x240015f4
 8016648:	240018d0 	.word	0x240018d0

0801664c <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 801664c:	b480      	push	{r7}
 801664e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8016650:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8016652:	4618      	mov	r0, r3
 8016654:	46bd      	mov	sp, r7
 8016656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801665a:	4770      	bx	lr

0801665c <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801665c:	b480      	push	{r7}
 801665e:	b083      	sub	sp, #12
 8016660:	af00      	add	r7, sp, #0
 8016662:	4603      	mov	r3, r0
 8016664:	6039      	str	r1, [r7, #0]
 8016666:	71fb      	strb	r3, [r7, #7]
 8016668:	4613      	mov	r3, r2
 801666a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 801666c:	79fb      	ldrb	r3, [r7, #7]
 801666e:	2b23      	cmp	r3, #35	; 0x23
 8016670:	d84a      	bhi.n	8016708 <CDC_Control_HS+0xac>
 8016672:	a201      	add	r2, pc, #4	; (adr r2, 8016678 <CDC_Control_HS+0x1c>)
 8016674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016678:	08016709 	.word	0x08016709
 801667c:	08016709 	.word	0x08016709
 8016680:	08016709 	.word	0x08016709
 8016684:	08016709 	.word	0x08016709
 8016688:	08016709 	.word	0x08016709
 801668c:	08016709 	.word	0x08016709
 8016690:	08016709 	.word	0x08016709
 8016694:	08016709 	.word	0x08016709
 8016698:	08016709 	.word	0x08016709
 801669c:	08016709 	.word	0x08016709
 80166a0:	08016709 	.word	0x08016709
 80166a4:	08016709 	.word	0x08016709
 80166a8:	08016709 	.word	0x08016709
 80166ac:	08016709 	.word	0x08016709
 80166b0:	08016709 	.word	0x08016709
 80166b4:	08016709 	.word	0x08016709
 80166b8:	08016709 	.word	0x08016709
 80166bc:	08016709 	.word	0x08016709
 80166c0:	08016709 	.word	0x08016709
 80166c4:	08016709 	.word	0x08016709
 80166c8:	08016709 	.word	0x08016709
 80166cc:	08016709 	.word	0x08016709
 80166d0:	08016709 	.word	0x08016709
 80166d4:	08016709 	.word	0x08016709
 80166d8:	08016709 	.word	0x08016709
 80166dc:	08016709 	.word	0x08016709
 80166e0:	08016709 	.word	0x08016709
 80166e4:	08016709 	.word	0x08016709
 80166e8:	08016709 	.word	0x08016709
 80166ec:	08016709 	.word	0x08016709
 80166f0:	08016709 	.word	0x08016709
 80166f4:	08016709 	.word	0x08016709
 80166f8:	08016709 	.word	0x08016709
 80166fc:	08016709 	.word	0x08016709
 8016700:	08016709 	.word	0x08016709
 8016704:	08016709 	.word	0x08016709
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8016708:	bf00      	nop
  }

  return (USBD_OK);
 801670a:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 801670c:	4618      	mov	r0, r3
 801670e:	370c      	adds	r7, #12
 8016710:	46bd      	mov	sp, r7
 8016712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016716:	4770      	bx	lr

08016718 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8016718:	b580      	push	{r7, lr}
 801671a:	b084      	sub	sp, #16
 801671c:	af00      	add	r7, sp, #0
 801671e:	6078      	str	r0, [r7, #4]
 8016720:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8016722:	6879      	ldr	r1, [r7, #4]
 8016724:	480e      	ldr	r0, [pc, #56]	; (8016760 <CDC_Receive_HS+0x48>)
 8016726:	f7fe fb63 	bl	8014df0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 801672a:	480d      	ldr	r0, [pc, #52]	; (8016760 <CDC_Receive_HS+0x48>)
 801672c:	f7fe fbbe 	bl	8014eac <USBD_CDC_ReceivePacket>

  extern uint8_t usbDataBuffer[usbBufferLen];
  extern uint32_t usbBytesReady;

  uint32_t cpyLen = *Len;
 8016730:	683b      	ldr	r3, [r7, #0]
 8016732:	681b      	ldr	r3, [r3, #0]
 8016734:	60fb      	str	r3, [r7, #12]
  /*char debug[250];
  sprintf(debug, "cpyLen: %d\n", cpyLen);
  CDC_Transmit_HS(debug, strlen(debug));*/

  memcpy(usbDataBuffer + usbBytesReady, Buf, cpyLen);
 8016736:	4b0b      	ldr	r3, [pc, #44]	; (8016764 <CDC_Receive_HS+0x4c>)
 8016738:	681b      	ldr	r3, [r3, #0]
 801673a:	4a0b      	ldr	r2, [pc, #44]	; (8016768 <CDC_Receive_HS+0x50>)
 801673c:	4413      	add	r3, r2
 801673e:	68fa      	ldr	r2, [r7, #12]
 8016740:	6879      	ldr	r1, [r7, #4]
 8016742:	4618      	mov	r0, r3
 8016744:	f000 fcf0 	bl	8017128 <memcpy>
  usbBytesReady += cpyLen;
 8016748:	4b06      	ldr	r3, [pc, #24]	; (8016764 <CDC_Receive_HS+0x4c>)
 801674a:	681a      	ldr	r2, [r3, #0]
 801674c:	68fb      	ldr	r3, [r7, #12]
 801674e:	4413      	add	r3, r2
 8016750:	4a04      	ldr	r2, [pc, #16]	; (8016764 <CDC_Receive_HS+0x4c>)
 8016752:	6013      	str	r3, [r2, #0]
  
  return (USBD_OK);
 8016754:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8016756:	4618      	mov	r0, r3
 8016758:	3710      	adds	r7, #16
 801675a:	46bd      	mov	sp, r7
 801675c:	bd80      	pop	{r7, pc}
 801675e:	bf00      	nop
 8016760:	240015f4 	.word	0x240015f4
 8016764:	2400026c 	.word	0x2400026c
 8016768:	2400016c 	.word	0x2400016c

0801676c <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 801676c:	b580      	push	{r7, lr}
 801676e:	b084      	sub	sp, #16
 8016770:	af00      	add	r7, sp, #0
 8016772:	6078      	str	r0, [r7, #4]
 8016774:	460b      	mov	r3, r1
 8016776:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8016778:	2300      	movs	r3, #0
 801677a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 801677c:	4b0d      	ldr	r3, [pc, #52]	; (80167b4 <CDC_Transmit_HS+0x48>)
 801677e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8016782:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8016784:	68bb      	ldr	r3, [r7, #8]
 8016786:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801678a:	2b00      	cmp	r3, #0
 801678c:	d001      	beq.n	8016792 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 801678e:	2301      	movs	r3, #1
 8016790:	e00b      	b.n	80167aa <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8016792:	887b      	ldrh	r3, [r7, #2]
 8016794:	461a      	mov	r2, r3
 8016796:	6879      	ldr	r1, [r7, #4]
 8016798:	4806      	ldr	r0, [pc, #24]	; (80167b4 <CDC_Transmit_HS+0x48>)
 801679a:	f7fe fb07 	bl	8014dac <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 801679e:	4805      	ldr	r0, [pc, #20]	; (80167b4 <CDC_Transmit_HS+0x48>)
 80167a0:	f7fe fb44 	bl	8014e2c <USBD_CDC_TransmitPacket>
 80167a4:	4603      	mov	r3, r0
 80167a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 80167a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80167aa:	4618      	mov	r0, r3
 80167ac:	3710      	adds	r7, #16
 80167ae:	46bd      	mov	sp, r7
 80167b0:	bd80      	pop	{r7, pc}
 80167b2:	bf00      	nop
 80167b4:	240015f4 	.word	0x240015f4

080167b8 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80167b8:	b480      	push	{r7}
 80167ba:	b087      	sub	sp, #28
 80167bc:	af00      	add	r7, sp, #0
 80167be:	60f8      	str	r0, [r7, #12]
 80167c0:	60b9      	str	r1, [r7, #8]
 80167c2:	4613      	mov	r3, r2
 80167c4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80167c6:	2300      	movs	r3, #0
 80167c8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 80167ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80167ce:	4618      	mov	r0, r3
 80167d0:	371c      	adds	r7, #28
 80167d2:	46bd      	mov	sp, r7
 80167d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167d8:	4770      	bx	lr
	...

080167dc <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80167dc:	b480      	push	{r7}
 80167de:	b083      	sub	sp, #12
 80167e0:	af00      	add	r7, sp, #0
 80167e2:	4603      	mov	r3, r0
 80167e4:	6039      	str	r1, [r7, #0]
 80167e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 80167e8:	683b      	ldr	r3, [r7, #0]
 80167ea:	2212      	movs	r2, #18
 80167ec:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 80167ee:	4b03      	ldr	r3, [pc, #12]	; (80167fc <USBD_HS_DeviceDescriptor+0x20>)
}
 80167f0:	4618      	mov	r0, r3
 80167f2:	370c      	adds	r7, #12
 80167f4:	46bd      	mov	sp, r7
 80167f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167fa:	4770      	bx	lr
 80167fc:	240000cc 	.word	0x240000cc

08016800 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016800:	b480      	push	{r7}
 8016802:	b083      	sub	sp, #12
 8016804:	af00      	add	r7, sp, #0
 8016806:	4603      	mov	r3, r0
 8016808:	6039      	str	r1, [r7, #0]
 801680a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801680c:	683b      	ldr	r3, [r7, #0]
 801680e:	2204      	movs	r2, #4
 8016810:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8016812:	4b03      	ldr	r3, [pc, #12]	; (8016820 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8016814:	4618      	mov	r0, r3
 8016816:	370c      	adds	r7, #12
 8016818:	46bd      	mov	sp, r7
 801681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801681e:	4770      	bx	lr
 8016820:	240000e0 	.word	0x240000e0

08016824 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016824:	b580      	push	{r7, lr}
 8016826:	b082      	sub	sp, #8
 8016828:	af00      	add	r7, sp, #0
 801682a:	4603      	mov	r3, r0
 801682c:	6039      	str	r1, [r7, #0]
 801682e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016830:	79fb      	ldrb	r3, [r7, #7]
 8016832:	2b00      	cmp	r3, #0
 8016834:	d105      	bne.n	8016842 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8016836:	683a      	ldr	r2, [r7, #0]
 8016838:	4907      	ldr	r1, [pc, #28]	; (8016858 <USBD_HS_ProductStrDescriptor+0x34>)
 801683a:	4808      	ldr	r0, [pc, #32]	; (801685c <USBD_HS_ProductStrDescriptor+0x38>)
 801683c:	f7ff fd84 	bl	8016348 <USBD_GetString>
 8016840:	e004      	b.n	801684c <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8016842:	683a      	ldr	r2, [r7, #0]
 8016844:	4904      	ldr	r1, [pc, #16]	; (8016858 <USBD_HS_ProductStrDescriptor+0x34>)
 8016846:	4805      	ldr	r0, [pc, #20]	; (801685c <USBD_HS_ProductStrDescriptor+0x38>)
 8016848:	f7ff fd7e 	bl	8016348 <USBD_GetString>
  }
  return USBD_StrDesc;
 801684c:	4b02      	ldr	r3, [pc, #8]	; (8016858 <USBD_HS_ProductStrDescriptor+0x34>)
}
 801684e:	4618      	mov	r0, r3
 8016850:	3708      	adds	r7, #8
 8016852:	46bd      	mov	sp, r7
 8016854:	bd80      	pop	{r7, pc}
 8016856:	bf00      	nop
 8016858:	240028d0 	.word	0x240028d0
 801685c:	08018448 	.word	0x08018448

08016860 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016860:	b580      	push	{r7, lr}
 8016862:	b082      	sub	sp, #8
 8016864:	af00      	add	r7, sp, #0
 8016866:	4603      	mov	r3, r0
 8016868:	6039      	str	r1, [r7, #0]
 801686a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801686c:	683a      	ldr	r2, [r7, #0]
 801686e:	4904      	ldr	r1, [pc, #16]	; (8016880 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8016870:	4804      	ldr	r0, [pc, #16]	; (8016884 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 8016872:	f7ff fd69 	bl	8016348 <USBD_GetString>
  return USBD_StrDesc;
 8016876:	4b02      	ldr	r3, [pc, #8]	; (8016880 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8016878:	4618      	mov	r0, r3
 801687a:	3708      	adds	r7, #8
 801687c:	46bd      	mov	sp, r7
 801687e:	bd80      	pop	{r7, pc}
 8016880:	240028d0 	.word	0x240028d0
 8016884:	08018464 	.word	0x08018464

08016888 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016888:	b580      	push	{r7, lr}
 801688a:	b082      	sub	sp, #8
 801688c:	af00      	add	r7, sp, #0
 801688e:	4603      	mov	r3, r0
 8016890:	6039      	str	r1, [r7, #0]
 8016892:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8016894:	683b      	ldr	r3, [r7, #0]
 8016896:	221a      	movs	r2, #26
 8016898:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801689a:	f000 f843 	bl	8016924 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801689e:	4b02      	ldr	r3, [pc, #8]	; (80168a8 <USBD_HS_SerialStrDescriptor+0x20>)
}
 80168a0:	4618      	mov	r0, r3
 80168a2:	3708      	adds	r7, #8
 80168a4:	46bd      	mov	sp, r7
 80168a6:	bd80      	pop	{r7, pc}
 80168a8:	240000e4 	.word	0x240000e4

080168ac <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80168ac:	b580      	push	{r7, lr}
 80168ae:	b082      	sub	sp, #8
 80168b0:	af00      	add	r7, sp, #0
 80168b2:	4603      	mov	r3, r0
 80168b4:	6039      	str	r1, [r7, #0]
 80168b6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80168b8:	79fb      	ldrb	r3, [r7, #7]
 80168ba:	2b00      	cmp	r3, #0
 80168bc:	d105      	bne.n	80168ca <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 80168be:	683a      	ldr	r2, [r7, #0]
 80168c0:	4907      	ldr	r1, [pc, #28]	; (80168e0 <USBD_HS_ConfigStrDescriptor+0x34>)
 80168c2:	4808      	ldr	r0, [pc, #32]	; (80168e4 <USBD_HS_ConfigStrDescriptor+0x38>)
 80168c4:	f7ff fd40 	bl	8016348 <USBD_GetString>
 80168c8:	e004      	b.n	80168d4 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 80168ca:	683a      	ldr	r2, [r7, #0]
 80168cc:	4904      	ldr	r1, [pc, #16]	; (80168e0 <USBD_HS_ConfigStrDescriptor+0x34>)
 80168ce:	4805      	ldr	r0, [pc, #20]	; (80168e4 <USBD_HS_ConfigStrDescriptor+0x38>)
 80168d0:	f7ff fd3a 	bl	8016348 <USBD_GetString>
  }
  return USBD_StrDesc;
 80168d4:	4b02      	ldr	r3, [pc, #8]	; (80168e0 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 80168d6:	4618      	mov	r0, r3
 80168d8:	3708      	adds	r7, #8
 80168da:	46bd      	mov	sp, r7
 80168dc:	bd80      	pop	{r7, pc}
 80168de:	bf00      	nop
 80168e0:	240028d0 	.word	0x240028d0
 80168e4:	08018468 	.word	0x08018468

080168e8 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80168e8:	b580      	push	{r7, lr}
 80168ea:	b082      	sub	sp, #8
 80168ec:	af00      	add	r7, sp, #0
 80168ee:	4603      	mov	r3, r0
 80168f0:	6039      	str	r1, [r7, #0]
 80168f2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80168f4:	79fb      	ldrb	r3, [r7, #7]
 80168f6:	2b00      	cmp	r3, #0
 80168f8:	d105      	bne.n	8016906 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 80168fa:	683a      	ldr	r2, [r7, #0]
 80168fc:	4907      	ldr	r1, [pc, #28]	; (801691c <USBD_HS_InterfaceStrDescriptor+0x34>)
 80168fe:	4808      	ldr	r0, [pc, #32]	; (8016920 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8016900:	f7ff fd22 	bl	8016348 <USBD_GetString>
 8016904:	e004      	b.n	8016910 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8016906:	683a      	ldr	r2, [r7, #0]
 8016908:	4904      	ldr	r1, [pc, #16]	; (801691c <USBD_HS_InterfaceStrDescriptor+0x34>)
 801690a:	4805      	ldr	r0, [pc, #20]	; (8016920 <USBD_HS_InterfaceStrDescriptor+0x38>)
 801690c:	f7ff fd1c 	bl	8016348 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016910:	4b02      	ldr	r3, [pc, #8]	; (801691c <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8016912:	4618      	mov	r0, r3
 8016914:	3708      	adds	r7, #8
 8016916:	46bd      	mov	sp, r7
 8016918:	bd80      	pop	{r7, pc}
 801691a:	bf00      	nop
 801691c:	240028d0 	.word	0x240028d0
 8016920:	08018474 	.word	0x08018474

08016924 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8016924:	b580      	push	{r7, lr}
 8016926:	b084      	sub	sp, #16
 8016928:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801692a:	4b0f      	ldr	r3, [pc, #60]	; (8016968 <Get_SerialNum+0x44>)
 801692c:	681b      	ldr	r3, [r3, #0]
 801692e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8016930:	4b0e      	ldr	r3, [pc, #56]	; (801696c <Get_SerialNum+0x48>)
 8016932:	681b      	ldr	r3, [r3, #0]
 8016934:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8016936:	4b0e      	ldr	r3, [pc, #56]	; (8016970 <Get_SerialNum+0x4c>)
 8016938:	681b      	ldr	r3, [r3, #0]
 801693a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801693c:	68fa      	ldr	r2, [r7, #12]
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	4413      	add	r3, r2
 8016942:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8016944:	68fb      	ldr	r3, [r7, #12]
 8016946:	2b00      	cmp	r3, #0
 8016948:	d009      	beq.n	801695e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801694a:	2208      	movs	r2, #8
 801694c:	4909      	ldr	r1, [pc, #36]	; (8016974 <Get_SerialNum+0x50>)
 801694e:	68f8      	ldr	r0, [r7, #12]
 8016950:	f000 f814 	bl	801697c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8016954:	2204      	movs	r2, #4
 8016956:	4908      	ldr	r1, [pc, #32]	; (8016978 <Get_SerialNum+0x54>)
 8016958:	68b8      	ldr	r0, [r7, #8]
 801695a:	f000 f80f 	bl	801697c <IntToUnicode>
  }
}
 801695e:	bf00      	nop
 8016960:	3710      	adds	r7, #16
 8016962:	46bd      	mov	sp, r7
 8016964:	bd80      	pop	{r7, pc}
 8016966:	bf00      	nop
 8016968:	1ff1e800 	.word	0x1ff1e800
 801696c:	1ff1e804 	.word	0x1ff1e804
 8016970:	1ff1e808 	.word	0x1ff1e808
 8016974:	240000e6 	.word	0x240000e6
 8016978:	240000f6 	.word	0x240000f6

0801697c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801697c:	b480      	push	{r7}
 801697e:	b087      	sub	sp, #28
 8016980:	af00      	add	r7, sp, #0
 8016982:	60f8      	str	r0, [r7, #12]
 8016984:	60b9      	str	r1, [r7, #8]
 8016986:	4613      	mov	r3, r2
 8016988:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801698a:	2300      	movs	r3, #0
 801698c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801698e:	2300      	movs	r3, #0
 8016990:	75fb      	strb	r3, [r7, #23]
 8016992:	e027      	b.n	80169e4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8016994:	68fb      	ldr	r3, [r7, #12]
 8016996:	0f1b      	lsrs	r3, r3, #28
 8016998:	2b09      	cmp	r3, #9
 801699a:	d80b      	bhi.n	80169b4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801699c:	68fb      	ldr	r3, [r7, #12]
 801699e:	0f1b      	lsrs	r3, r3, #28
 80169a0:	b2da      	uxtb	r2, r3
 80169a2:	7dfb      	ldrb	r3, [r7, #23]
 80169a4:	005b      	lsls	r3, r3, #1
 80169a6:	4619      	mov	r1, r3
 80169a8:	68bb      	ldr	r3, [r7, #8]
 80169aa:	440b      	add	r3, r1
 80169ac:	3230      	adds	r2, #48	; 0x30
 80169ae:	b2d2      	uxtb	r2, r2
 80169b0:	701a      	strb	r2, [r3, #0]
 80169b2:	e00a      	b.n	80169ca <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80169b4:	68fb      	ldr	r3, [r7, #12]
 80169b6:	0f1b      	lsrs	r3, r3, #28
 80169b8:	b2da      	uxtb	r2, r3
 80169ba:	7dfb      	ldrb	r3, [r7, #23]
 80169bc:	005b      	lsls	r3, r3, #1
 80169be:	4619      	mov	r1, r3
 80169c0:	68bb      	ldr	r3, [r7, #8]
 80169c2:	440b      	add	r3, r1
 80169c4:	3237      	adds	r2, #55	; 0x37
 80169c6:	b2d2      	uxtb	r2, r2
 80169c8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80169ca:	68fb      	ldr	r3, [r7, #12]
 80169cc:	011b      	lsls	r3, r3, #4
 80169ce:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80169d0:	7dfb      	ldrb	r3, [r7, #23]
 80169d2:	005b      	lsls	r3, r3, #1
 80169d4:	3301      	adds	r3, #1
 80169d6:	68ba      	ldr	r2, [r7, #8]
 80169d8:	4413      	add	r3, r2
 80169da:	2200      	movs	r2, #0
 80169dc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80169de:	7dfb      	ldrb	r3, [r7, #23]
 80169e0:	3301      	adds	r3, #1
 80169e2:	75fb      	strb	r3, [r7, #23]
 80169e4:	7dfa      	ldrb	r2, [r7, #23]
 80169e6:	79fb      	ldrb	r3, [r7, #7]
 80169e8:	429a      	cmp	r2, r3
 80169ea:	d3d3      	bcc.n	8016994 <IntToUnicode+0x18>
  }
}
 80169ec:	bf00      	nop
 80169ee:	bf00      	nop
 80169f0:	371c      	adds	r7, #28
 80169f2:	46bd      	mov	sp, r7
 80169f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169f8:	4770      	bx	lr
	...

080169fc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80169fc:	b580      	push	{r7, lr}
 80169fe:	b0b2      	sub	sp, #200	; 0xc8
 8016a00:	af00      	add	r7, sp, #0
 8016a02:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8016a04:	f107 0310 	add.w	r3, r7, #16
 8016a08:	22b8      	movs	r2, #184	; 0xb8
 8016a0a:	2100      	movs	r1, #0
 8016a0c:	4618      	mov	r0, r3
 8016a0e:	f000 fb4f 	bl	80170b0 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8016a12:	687b      	ldr	r3, [r7, #4]
 8016a14:	681b      	ldr	r3, [r3, #0]
 8016a16:	4a1a      	ldr	r2, [pc, #104]	; (8016a80 <HAL_PCD_MspInit+0x84>)
 8016a18:	4293      	cmp	r3, r2
 8016a1a:	d12c      	bne.n	8016a76 <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8016a1c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8016a20:	f04f 0300 	mov.w	r3, #0
 8016a24:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8016a28:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8016a2c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8016a30:	f107 0310 	add.w	r3, r7, #16
 8016a34:	4618      	mov	r0, r3
 8016a36:	f7f3 fed3 	bl	800a7e0 <HAL_RCCEx_PeriphCLKConfig>
 8016a3a:	4603      	mov	r3, r0
 8016a3c:	2b00      	cmp	r3, #0
 8016a3e:	d001      	beq.n	8016a44 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 8016a40:	f7eb ff50 	bl	80028e4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8016a44:	f7f2 feec 	bl	8009820 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8016a48:	4b0e      	ldr	r3, [pc, #56]	; (8016a84 <HAL_PCD_MspInit+0x88>)
 8016a4a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8016a4e:	4a0d      	ldr	r2, [pc, #52]	; (8016a84 <HAL_PCD_MspInit+0x88>)
 8016a50:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8016a54:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8016a58:	4b0a      	ldr	r3, [pc, #40]	; (8016a84 <HAL_PCD_MspInit+0x88>)
 8016a5a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8016a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8016a62:	60fb      	str	r3, [r7, #12]
 8016a64:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8016a66:	2200      	movs	r2, #0
 8016a68:	2100      	movs	r1, #0
 8016a6a:	204d      	movs	r0, #77	; 0x4d
 8016a6c:	f7ee fc5d 	bl	800532a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8016a70:	204d      	movs	r0, #77	; 0x4d
 8016a72:	f7ee fc74 	bl	800535e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8016a76:	bf00      	nop
 8016a78:	37c8      	adds	r7, #200	; 0xc8
 8016a7a:	46bd      	mov	sp, r7
 8016a7c:	bd80      	pop	{r7, pc}
 8016a7e:	bf00      	nop
 8016a80:	40040000 	.word	0x40040000
 8016a84:	58024400 	.word	0x58024400

08016a88 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016a88:	b580      	push	{r7, lr}
 8016a8a:	b082      	sub	sp, #8
 8016a8c:	af00      	add	r7, sp, #0
 8016a8e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8016a9c:	4619      	mov	r1, r3
 8016a9e:	4610      	mov	r0, r2
 8016aa0:	f7fe faed 	bl	801507e <USBD_LL_SetupStage>
}
 8016aa4:	bf00      	nop
 8016aa6:	3708      	adds	r7, #8
 8016aa8:	46bd      	mov	sp, r7
 8016aaa:	bd80      	pop	{r7, pc}

08016aac <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016aac:	b580      	push	{r7, lr}
 8016aae:	b082      	sub	sp, #8
 8016ab0:	af00      	add	r7, sp, #0
 8016ab2:	6078      	str	r0, [r7, #4]
 8016ab4:	460b      	mov	r3, r1
 8016ab6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8016ab8:	687b      	ldr	r3, [r7, #4]
 8016aba:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8016abe:	78fa      	ldrb	r2, [r7, #3]
 8016ac0:	6879      	ldr	r1, [r7, #4]
 8016ac2:	4613      	mov	r3, r2
 8016ac4:	00db      	lsls	r3, r3, #3
 8016ac6:	4413      	add	r3, r2
 8016ac8:	009b      	lsls	r3, r3, #2
 8016aca:	440b      	add	r3, r1
 8016acc:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8016ad0:	681a      	ldr	r2, [r3, #0]
 8016ad2:	78fb      	ldrb	r3, [r7, #3]
 8016ad4:	4619      	mov	r1, r3
 8016ad6:	f7fe fb27 	bl	8015128 <USBD_LL_DataOutStage>
}
 8016ada:	bf00      	nop
 8016adc:	3708      	adds	r7, #8
 8016ade:	46bd      	mov	sp, r7
 8016ae0:	bd80      	pop	{r7, pc}

08016ae2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016ae2:	b580      	push	{r7, lr}
 8016ae4:	b082      	sub	sp, #8
 8016ae6:	af00      	add	r7, sp, #0
 8016ae8:	6078      	str	r0, [r7, #4]
 8016aea:	460b      	mov	r3, r1
 8016aec:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8016aee:	687b      	ldr	r3, [r7, #4]
 8016af0:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8016af4:	78fa      	ldrb	r2, [r7, #3]
 8016af6:	6879      	ldr	r1, [r7, #4]
 8016af8:	4613      	mov	r3, r2
 8016afa:	00db      	lsls	r3, r3, #3
 8016afc:	4413      	add	r3, r2
 8016afe:	009b      	lsls	r3, r3, #2
 8016b00:	440b      	add	r3, r1
 8016b02:	3348      	adds	r3, #72	; 0x48
 8016b04:	681a      	ldr	r2, [r3, #0]
 8016b06:	78fb      	ldrb	r3, [r7, #3]
 8016b08:	4619      	mov	r1, r3
 8016b0a:	f7fe fbc0 	bl	801528e <USBD_LL_DataInStage>
}
 8016b0e:	bf00      	nop
 8016b10:	3708      	adds	r7, #8
 8016b12:	46bd      	mov	sp, r7
 8016b14:	bd80      	pop	{r7, pc}

08016b16 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016b16:	b580      	push	{r7, lr}
 8016b18:	b082      	sub	sp, #8
 8016b1a:	af00      	add	r7, sp, #0
 8016b1c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016b24:	4618      	mov	r0, r3
 8016b26:	f7fe fcfa 	bl	801551e <USBD_LL_SOF>
}
 8016b2a:	bf00      	nop
 8016b2c:	3708      	adds	r7, #8
 8016b2e:	46bd      	mov	sp, r7
 8016b30:	bd80      	pop	{r7, pc}

08016b32 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016b32:	b580      	push	{r7, lr}
 8016b34:	b084      	sub	sp, #16
 8016b36:	af00      	add	r7, sp, #0
 8016b38:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8016b3a:	2301      	movs	r3, #1
 8016b3c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8016b3e:	687b      	ldr	r3, [r7, #4]
 8016b40:	691b      	ldr	r3, [r3, #16]
 8016b42:	2b00      	cmp	r3, #0
 8016b44:	d102      	bne.n	8016b4c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8016b46:	2300      	movs	r3, #0
 8016b48:	73fb      	strb	r3, [r7, #15]
 8016b4a:	e008      	b.n	8016b5e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	691b      	ldr	r3, [r3, #16]
 8016b50:	2b02      	cmp	r3, #2
 8016b52:	d102      	bne.n	8016b5a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8016b54:	2301      	movs	r3, #1
 8016b56:	73fb      	strb	r3, [r7, #15]
 8016b58:	e001      	b.n	8016b5e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8016b5a:	f7eb fec3 	bl	80028e4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8016b5e:	687b      	ldr	r3, [r7, #4]
 8016b60:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016b64:	7bfa      	ldrb	r2, [r7, #15]
 8016b66:	4611      	mov	r1, r2
 8016b68:	4618      	mov	r0, r3
 8016b6a:	f7fe fc94 	bl	8015496 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016b74:	4618      	mov	r0, r3
 8016b76:	f7fe fc3c 	bl	80153f2 <USBD_LL_Reset>
}
 8016b7a:	bf00      	nop
 8016b7c:	3710      	adds	r7, #16
 8016b7e:	46bd      	mov	sp, r7
 8016b80:	bd80      	pop	{r7, pc}
	...

08016b84 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016b84:	b580      	push	{r7, lr}
 8016b86:	b082      	sub	sp, #8
 8016b88:	af00      	add	r7, sp, #0
 8016b8a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8016b8c:	687b      	ldr	r3, [r7, #4]
 8016b8e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016b92:	4618      	mov	r0, r3
 8016b94:	f7fe fc8f 	bl	80154b6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	681b      	ldr	r3, [r3, #0]
 8016b9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8016ba0:	681b      	ldr	r3, [r3, #0]
 8016ba2:	687a      	ldr	r2, [r7, #4]
 8016ba4:	6812      	ldr	r2, [r2, #0]
 8016ba6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8016baa:	f043 0301 	orr.w	r3, r3, #1
 8016bae:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8016bb0:	687b      	ldr	r3, [r7, #4]
 8016bb2:	6a1b      	ldr	r3, [r3, #32]
 8016bb4:	2b00      	cmp	r3, #0
 8016bb6:	d005      	beq.n	8016bc4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016bb8:	4b04      	ldr	r3, [pc, #16]	; (8016bcc <HAL_PCD_SuspendCallback+0x48>)
 8016bba:	691b      	ldr	r3, [r3, #16]
 8016bbc:	4a03      	ldr	r2, [pc, #12]	; (8016bcc <HAL_PCD_SuspendCallback+0x48>)
 8016bbe:	f043 0306 	orr.w	r3, r3, #6
 8016bc2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8016bc4:	bf00      	nop
 8016bc6:	3708      	adds	r7, #8
 8016bc8:	46bd      	mov	sp, r7
 8016bca:	bd80      	pop	{r7, pc}
 8016bcc:	e000ed00 	.word	0xe000ed00

08016bd0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016bd0:	b580      	push	{r7, lr}
 8016bd2:	b082      	sub	sp, #8
 8016bd4:	af00      	add	r7, sp, #0
 8016bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8016bd8:	687b      	ldr	r3, [r7, #4]
 8016bda:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016bde:	4618      	mov	r0, r3
 8016be0:	f7fe fc85 	bl	80154ee <USBD_LL_Resume>
}
 8016be4:	bf00      	nop
 8016be6:	3708      	adds	r7, #8
 8016be8:	46bd      	mov	sp, r7
 8016bea:	bd80      	pop	{r7, pc}

08016bec <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016bec:	b580      	push	{r7, lr}
 8016bee:	b082      	sub	sp, #8
 8016bf0:	af00      	add	r7, sp, #0
 8016bf2:	6078      	str	r0, [r7, #4]
 8016bf4:	460b      	mov	r3, r1
 8016bf6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8016bf8:	687b      	ldr	r3, [r7, #4]
 8016bfa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016bfe:	78fa      	ldrb	r2, [r7, #3]
 8016c00:	4611      	mov	r1, r2
 8016c02:	4618      	mov	r0, r3
 8016c04:	f7fe fcdd 	bl	80155c2 <USBD_LL_IsoOUTIncomplete>
}
 8016c08:	bf00      	nop
 8016c0a:	3708      	adds	r7, #8
 8016c0c:	46bd      	mov	sp, r7
 8016c0e:	bd80      	pop	{r7, pc}

08016c10 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c10:	b580      	push	{r7, lr}
 8016c12:	b082      	sub	sp, #8
 8016c14:	af00      	add	r7, sp, #0
 8016c16:	6078      	str	r0, [r7, #4]
 8016c18:	460b      	mov	r3, r1
 8016c1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016c22:	78fa      	ldrb	r2, [r7, #3]
 8016c24:	4611      	mov	r1, r2
 8016c26:	4618      	mov	r0, r3
 8016c28:	f7fe fc99 	bl	801555e <USBD_LL_IsoINIncomplete>
}
 8016c2c:	bf00      	nop
 8016c2e:	3708      	adds	r7, #8
 8016c30:	46bd      	mov	sp, r7
 8016c32:	bd80      	pop	{r7, pc}

08016c34 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c34:	b580      	push	{r7, lr}
 8016c36:	b082      	sub	sp, #8
 8016c38:	af00      	add	r7, sp, #0
 8016c3a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8016c3c:	687b      	ldr	r3, [r7, #4]
 8016c3e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016c42:	4618      	mov	r0, r3
 8016c44:	f7fe fcef 	bl	8015626 <USBD_LL_DevConnected>
}
 8016c48:	bf00      	nop
 8016c4a:	3708      	adds	r7, #8
 8016c4c:	46bd      	mov	sp, r7
 8016c4e:	bd80      	pop	{r7, pc}

08016c50 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c50:	b580      	push	{r7, lr}
 8016c52:	b082      	sub	sp, #8
 8016c54:	af00      	add	r7, sp, #0
 8016c56:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8016c58:	687b      	ldr	r3, [r7, #4]
 8016c5a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016c5e:	4618      	mov	r0, r3
 8016c60:	f7fe fcec 	bl	801563c <USBD_LL_DevDisconnected>
}
 8016c64:	bf00      	nop
 8016c66:	3708      	adds	r7, #8
 8016c68:	46bd      	mov	sp, r7
 8016c6a:	bd80      	pop	{r7, pc}

08016c6c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8016c6c:	b580      	push	{r7, lr}
 8016c6e:	b082      	sub	sp, #8
 8016c70:	af00      	add	r7, sp, #0
 8016c72:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8016c74:	687b      	ldr	r3, [r7, #4]
 8016c76:	781b      	ldrb	r3, [r3, #0]
 8016c78:	2b01      	cmp	r3, #1
 8016c7a:	d140      	bne.n	8016cfe <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8016c7c:	4a22      	ldr	r2, [pc, #136]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016c7e:	687b      	ldr	r3, [r7, #4]
 8016c80:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 8016c84:	687b      	ldr	r3, [r7, #4]
 8016c86:	4a20      	ldr	r2, [pc, #128]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016c88:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8016c8c:	4b1e      	ldr	r3, [pc, #120]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016c8e:	4a1f      	ldr	r2, [pc, #124]	; (8016d0c <USBD_LL_Init+0xa0>)
 8016c90:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8016c92:	4b1d      	ldr	r3, [pc, #116]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016c94:	2209      	movs	r2, #9
 8016c96:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8016c98:	4b1b      	ldr	r3, [pc, #108]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016c9a:	2202      	movs	r2, #2
 8016c9c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8016c9e:	4b1a      	ldr	r3, [pc, #104]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016ca0:	2200      	movs	r2, #0
 8016ca2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8016ca4:	4b18      	ldr	r3, [pc, #96]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016ca6:	2202      	movs	r2, #2
 8016ca8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8016caa:	4b17      	ldr	r3, [pc, #92]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016cac:	2200      	movs	r2, #0
 8016cae:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8016cb0:	4b15      	ldr	r3, [pc, #84]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016cb2:	2200      	movs	r2, #0
 8016cb4:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8016cb6:	4b14      	ldr	r3, [pc, #80]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016cb8:	2200      	movs	r2, #0
 8016cba:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8016cbc:	4b12      	ldr	r3, [pc, #72]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016cbe:	2200      	movs	r2, #0
 8016cc0:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8016cc2:	4b11      	ldr	r3, [pc, #68]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016cc4:	2200      	movs	r2, #0
 8016cc6:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8016cc8:	4b0f      	ldr	r3, [pc, #60]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016cca:	2200      	movs	r2, #0
 8016ccc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8016cce:	480e      	ldr	r0, [pc, #56]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016cd0:	f7f1 fab3 	bl	800823a <HAL_PCD_Init>
 8016cd4:	4603      	mov	r3, r0
 8016cd6:	2b00      	cmp	r3, #0
 8016cd8:	d001      	beq.n	8016cde <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8016cda:	f7eb fe03 	bl	80028e4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8016cde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8016ce2:	4809      	ldr	r0, [pc, #36]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016ce4:	f7f2 fd21 	bl	800972a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8016ce8:	2280      	movs	r2, #128	; 0x80
 8016cea:	2100      	movs	r1, #0
 8016cec:	4806      	ldr	r0, [pc, #24]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016cee:	f7f2 fcd5 	bl	800969c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8016cf2:	f44f 72ba 	mov.w	r2, #372	; 0x174
 8016cf6:	2101      	movs	r1, #1
 8016cf8:	4803      	ldr	r0, [pc, #12]	; (8016d08 <USBD_LL_Init+0x9c>)
 8016cfa:	f7f2 fccf 	bl	800969c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 8016cfe:	2300      	movs	r3, #0
}
 8016d00:	4618      	mov	r0, r3
 8016d02:	3708      	adds	r7, #8
 8016d04:	46bd      	mov	sp, r7
 8016d06:	bd80      	pop	{r7, pc}
 8016d08:	24002ad0 	.word	0x24002ad0
 8016d0c:	40040000 	.word	0x40040000

08016d10 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8016d10:	b580      	push	{r7, lr}
 8016d12:	b084      	sub	sp, #16
 8016d14:	af00      	add	r7, sp, #0
 8016d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016d18:	2300      	movs	r3, #0
 8016d1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016d1c:	2300      	movs	r3, #0
 8016d1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8016d20:	687b      	ldr	r3, [r7, #4]
 8016d22:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016d26:	4618      	mov	r0, r3
 8016d28:	f7f1 fbab 	bl	8008482 <HAL_PCD_Start>
 8016d2c:	4603      	mov	r3, r0
 8016d2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016d30:	7bfb      	ldrb	r3, [r7, #15]
 8016d32:	4618      	mov	r0, r3
 8016d34:	f000 f942 	bl	8016fbc <USBD_Get_USB_Status>
 8016d38:	4603      	mov	r3, r0
 8016d3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016d3c:	7bbb      	ldrb	r3, [r7, #14]
}
 8016d3e:	4618      	mov	r0, r3
 8016d40:	3710      	adds	r7, #16
 8016d42:	46bd      	mov	sp, r7
 8016d44:	bd80      	pop	{r7, pc}

08016d46 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8016d46:	b580      	push	{r7, lr}
 8016d48:	b084      	sub	sp, #16
 8016d4a:	af00      	add	r7, sp, #0
 8016d4c:	6078      	str	r0, [r7, #4]
 8016d4e:	4608      	mov	r0, r1
 8016d50:	4611      	mov	r1, r2
 8016d52:	461a      	mov	r2, r3
 8016d54:	4603      	mov	r3, r0
 8016d56:	70fb      	strb	r3, [r7, #3]
 8016d58:	460b      	mov	r3, r1
 8016d5a:	70bb      	strb	r3, [r7, #2]
 8016d5c:	4613      	mov	r3, r2
 8016d5e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016d60:	2300      	movs	r3, #0
 8016d62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016d64:	2300      	movs	r3, #0
 8016d66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8016d68:	687b      	ldr	r3, [r7, #4]
 8016d6a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8016d6e:	78bb      	ldrb	r3, [r7, #2]
 8016d70:	883a      	ldrh	r2, [r7, #0]
 8016d72:	78f9      	ldrb	r1, [r7, #3]
 8016d74:	f7f2 f8ab 	bl	8008ece <HAL_PCD_EP_Open>
 8016d78:	4603      	mov	r3, r0
 8016d7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016d7c:	7bfb      	ldrb	r3, [r7, #15]
 8016d7e:	4618      	mov	r0, r3
 8016d80:	f000 f91c 	bl	8016fbc <USBD_Get_USB_Status>
 8016d84:	4603      	mov	r3, r0
 8016d86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016d88:	7bbb      	ldrb	r3, [r7, #14]
}
 8016d8a:	4618      	mov	r0, r3
 8016d8c:	3710      	adds	r7, #16
 8016d8e:	46bd      	mov	sp, r7
 8016d90:	bd80      	pop	{r7, pc}

08016d92 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016d92:	b580      	push	{r7, lr}
 8016d94:	b084      	sub	sp, #16
 8016d96:	af00      	add	r7, sp, #0
 8016d98:	6078      	str	r0, [r7, #4]
 8016d9a:	460b      	mov	r3, r1
 8016d9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016d9e:	2300      	movs	r3, #0
 8016da0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016da2:	2300      	movs	r3, #0
 8016da4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8016da6:	687b      	ldr	r3, [r7, #4]
 8016da8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016dac:	78fa      	ldrb	r2, [r7, #3]
 8016dae:	4611      	mov	r1, r2
 8016db0:	4618      	mov	r0, r3
 8016db2:	f7f2 f8f4 	bl	8008f9e <HAL_PCD_EP_Close>
 8016db6:	4603      	mov	r3, r0
 8016db8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016dba:	7bfb      	ldrb	r3, [r7, #15]
 8016dbc:	4618      	mov	r0, r3
 8016dbe:	f000 f8fd 	bl	8016fbc <USBD_Get_USB_Status>
 8016dc2:	4603      	mov	r3, r0
 8016dc4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016dc6:	7bbb      	ldrb	r3, [r7, #14]
}
 8016dc8:	4618      	mov	r0, r3
 8016dca:	3710      	adds	r7, #16
 8016dcc:	46bd      	mov	sp, r7
 8016dce:	bd80      	pop	{r7, pc}

08016dd0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016dd0:	b580      	push	{r7, lr}
 8016dd2:	b084      	sub	sp, #16
 8016dd4:	af00      	add	r7, sp, #0
 8016dd6:	6078      	str	r0, [r7, #4]
 8016dd8:	460b      	mov	r3, r1
 8016dda:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016ddc:	2300      	movs	r3, #0
 8016dde:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016de0:	2300      	movs	r3, #0
 8016de2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8016de4:	687b      	ldr	r3, [r7, #4]
 8016de6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016dea:	78fa      	ldrb	r2, [r7, #3]
 8016dec:	4611      	mov	r1, r2
 8016dee:	4618      	mov	r0, r3
 8016df0:	f7f2 f9ae 	bl	8009150 <HAL_PCD_EP_SetStall>
 8016df4:	4603      	mov	r3, r0
 8016df6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016df8:	7bfb      	ldrb	r3, [r7, #15]
 8016dfa:	4618      	mov	r0, r3
 8016dfc:	f000 f8de 	bl	8016fbc <USBD_Get_USB_Status>
 8016e00:	4603      	mov	r3, r0
 8016e02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016e04:	7bbb      	ldrb	r3, [r7, #14]
}
 8016e06:	4618      	mov	r0, r3
 8016e08:	3710      	adds	r7, #16
 8016e0a:	46bd      	mov	sp, r7
 8016e0c:	bd80      	pop	{r7, pc}

08016e0e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016e0e:	b580      	push	{r7, lr}
 8016e10:	b084      	sub	sp, #16
 8016e12:	af00      	add	r7, sp, #0
 8016e14:	6078      	str	r0, [r7, #4]
 8016e16:	460b      	mov	r3, r1
 8016e18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016e1a:	2300      	movs	r3, #0
 8016e1c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016e1e:	2300      	movs	r3, #0
 8016e20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8016e22:	687b      	ldr	r3, [r7, #4]
 8016e24:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016e28:	78fa      	ldrb	r2, [r7, #3]
 8016e2a:	4611      	mov	r1, r2
 8016e2c:	4618      	mov	r0, r3
 8016e2e:	f7f2 f9f3 	bl	8009218 <HAL_PCD_EP_ClrStall>
 8016e32:	4603      	mov	r3, r0
 8016e34:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016e36:	7bfb      	ldrb	r3, [r7, #15]
 8016e38:	4618      	mov	r0, r3
 8016e3a:	f000 f8bf 	bl	8016fbc <USBD_Get_USB_Status>
 8016e3e:	4603      	mov	r3, r0
 8016e40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016e42:	7bbb      	ldrb	r3, [r7, #14]
}
 8016e44:	4618      	mov	r0, r3
 8016e46:	3710      	adds	r7, #16
 8016e48:	46bd      	mov	sp, r7
 8016e4a:	bd80      	pop	{r7, pc}

08016e4c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016e4c:	b480      	push	{r7}
 8016e4e:	b085      	sub	sp, #20
 8016e50:	af00      	add	r7, sp, #0
 8016e52:	6078      	str	r0, [r7, #4]
 8016e54:	460b      	mov	r3, r1
 8016e56:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016e5e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8016e60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	da0b      	bge.n	8016e80 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8016e68:	78fb      	ldrb	r3, [r7, #3]
 8016e6a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016e6e:	68f9      	ldr	r1, [r7, #12]
 8016e70:	4613      	mov	r3, r2
 8016e72:	00db      	lsls	r3, r3, #3
 8016e74:	4413      	add	r3, r2
 8016e76:	009b      	lsls	r3, r3, #2
 8016e78:	440b      	add	r3, r1
 8016e7a:	333e      	adds	r3, #62	; 0x3e
 8016e7c:	781b      	ldrb	r3, [r3, #0]
 8016e7e:	e00b      	b.n	8016e98 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8016e80:	78fb      	ldrb	r3, [r7, #3]
 8016e82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016e86:	68f9      	ldr	r1, [r7, #12]
 8016e88:	4613      	mov	r3, r2
 8016e8a:	00db      	lsls	r3, r3, #3
 8016e8c:	4413      	add	r3, r2
 8016e8e:	009b      	lsls	r3, r3, #2
 8016e90:	440b      	add	r3, r1
 8016e92:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8016e96:	781b      	ldrb	r3, [r3, #0]
  }
}
 8016e98:	4618      	mov	r0, r3
 8016e9a:	3714      	adds	r7, #20
 8016e9c:	46bd      	mov	sp, r7
 8016e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ea2:	4770      	bx	lr

08016ea4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8016ea4:	b580      	push	{r7, lr}
 8016ea6:	b084      	sub	sp, #16
 8016ea8:	af00      	add	r7, sp, #0
 8016eaa:	6078      	str	r0, [r7, #4]
 8016eac:	460b      	mov	r3, r1
 8016eae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016eb0:	2300      	movs	r3, #0
 8016eb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016eb4:	2300      	movs	r3, #0
 8016eb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8016eb8:	687b      	ldr	r3, [r7, #4]
 8016eba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016ebe:	78fa      	ldrb	r2, [r7, #3]
 8016ec0:	4611      	mov	r1, r2
 8016ec2:	4618      	mov	r0, r3
 8016ec4:	f7f1 ffde 	bl	8008e84 <HAL_PCD_SetAddress>
 8016ec8:	4603      	mov	r3, r0
 8016eca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016ecc:	7bfb      	ldrb	r3, [r7, #15]
 8016ece:	4618      	mov	r0, r3
 8016ed0:	f000 f874 	bl	8016fbc <USBD_Get_USB_Status>
 8016ed4:	4603      	mov	r3, r0
 8016ed6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016ed8:	7bbb      	ldrb	r3, [r7, #14]
}
 8016eda:	4618      	mov	r0, r3
 8016edc:	3710      	adds	r7, #16
 8016ede:	46bd      	mov	sp, r7
 8016ee0:	bd80      	pop	{r7, pc}

08016ee2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016ee2:	b580      	push	{r7, lr}
 8016ee4:	b086      	sub	sp, #24
 8016ee6:	af00      	add	r7, sp, #0
 8016ee8:	60f8      	str	r0, [r7, #12]
 8016eea:	607a      	str	r2, [r7, #4]
 8016eec:	603b      	str	r3, [r7, #0]
 8016eee:	460b      	mov	r3, r1
 8016ef0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016ef2:	2300      	movs	r3, #0
 8016ef4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016ef6:	2300      	movs	r3, #0
 8016ef8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8016efa:	68fb      	ldr	r3, [r7, #12]
 8016efc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8016f00:	7af9      	ldrb	r1, [r7, #11]
 8016f02:	683b      	ldr	r3, [r7, #0]
 8016f04:	687a      	ldr	r2, [r7, #4]
 8016f06:	f7f2 f8e8 	bl	80090da <HAL_PCD_EP_Transmit>
 8016f0a:	4603      	mov	r3, r0
 8016f0c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016f0e:	7dfb      	ldrb	r3, [r7, #23]
 8016f10:	4618      	mov	r0, r3
 8016f12:	f000 f853 	bl	8016fbc <USBD_Get_USB_Status>
 8016f16:	4603      	mov	r3, r0
 8016f18:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8016f1a:	7dbb      	ldrb	r3, [r7, #22]
}
 8016f1c:	4618      	mov	r0, r3
 8016f1e:	3718      	adds	r7, #24
 8016f20:	46bd      	mov	sp, r7
 8016f22:	bd80      	pop	{r7, pc}

08016f24 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016f24:	b580      	push	{r7, lr}
 8016f26:	b086      	sub	sp, #24
 8016f28:	af00      	add	r7, sp, #0
 8016f2a:	60f8      	str	r0, [r7, #12]
 8016f2c:	607a      	str	r2, [r7, #4]
 8016f2e:	603b      	str	r3, [r7, #0]
 8016f30:	460b      	mov	r3, r1
 8016f32:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016f34:	2300      	movs	r3, #0
 8016f36:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016f38:	2300      	movs	r3, #0
 8016f3a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8016f3c:	68fb      	ldr	r3, [r7, #12]
 8016f3e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8016f42:	7af9      	ldrb	r1, [r7, #11]
 8016f44:	683b      	ldr	r3, [r7, #0]
 8016f46:	687a      	ldr	r2, [r7, #4]
 8016f48:	f7f2 f873 	bl	8009032 <HAL_PCD_EP_Receive>
 8016f4c:	4603      	mov	r3, r0
 8016f4e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016f50:	7dfb      	ldrb	r3, [r7, #23]
 8016f52:	4618      	mov	r0, r3
 8016f54:	f000 f832 	bl	8016fbc <USBD_Get_USB_Status>
 8016f58:	4603      	mov	r3, r0
 8016f5a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8016f5c:	7dbb      	ldrb	r3, [r7, #22]
}
 8016f5e:	4618      	mov	r0, r3
 8016f60:	3718      	adds	r7, #24
 8016f62:	46bd      	mov	sp, r7
 8016f64:	bd80      	pop	{r7, pc}

08016f66 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016f66:	b580      	push	{r7, lr}
 8016f68:	b082      	sub	sp, #8
 8016f6a:	af00      	add	r7, sp, #0
 8016f6c:	6078      	str	r0, [r7, #4]
 8016f6e:	460b      	mov	r3, r1
 8016f70:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8016f72:	687b      	ldr	r3, [r7, #4]
 8016f74:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016f78:	78fa      	ldrb	r2, [r7, #3]
 8016f7a:	4611      	mov	r1, r2
 8016f7c:	4618      	mov	r0, r3
 8016f7e:	f7f2 f894 	bl	80090aa <HAL_PCD_EP_GetRxCount>
 8016f82:	4603      	mov	r3, r0
}
 8016f84:	4618      	mov	r0, r3
 8016f86:	3708      	adds	r7, #8
 8016f88:	46bd      	mov	sp, r7
 8016f8a:	bd80      	pop	{r7, pc}

08016f8c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8016f8c:	b480      	push	{r7}
 8016f8e:	b083      	sub	sp, #12
 8016f90:	af00      	add	r7, sp, #0
 8016f92:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8016f94:	4b03      	ldr	r3, [pc, #12]	; (8016fa4 <USBD_static_malloc+0x18>)
}
 8016f96:	4618      	mov	r0, r3
 8016f98:	370c      	adds	r7, #12
 8016f9a:	46bd      	mov	sp, r7
 8016f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fa0:	4770      	bx	lr
 8016fa2:	bf00      	nop
 8016fa4:	24002fdc 	.word	0x24002fdc

08016fa8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8016fa8:	b480      	push	{r7}
 8016faa:	b083      	sub	sp, #12
 8016fac:	af00      	add	r7, sp, #0
 8016fae:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8016fb0:	bf00      	nop
 8016fb2:	370c      	adds	r7, #12
 8016fb4:	46bd      	mov	sp, r7
 8016fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fba:	4770      	bx	lr

08016fbc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8016fbc:	b480      	push	{r7}
 8016fbe:	b085      	sub	sp, #20
 8016fc0:	af00      	add	r7, sp, #0
 8016fc2:	4603      	mov	r3, r0
 8016fc4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016fc6:	2300      	movs	r3, #0
 8016fc8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8016fca:	79fb      	ldrb	r3, [r7, #7]
 8016fcc:	2b03      	cmp	r3, #3
 8016fce:	d817      	bhi.n	8017000 <USBD_Get_USB_Status+0x44>
 8016fd0:	a201      	add	r2, pc, #4	; (adr r2, 8016fd8 <USBD_Get_USB_Status+0x1c>)
 8016fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016fd6:	bf00      	nop
 8016fd8:	08016fe9 	.word	0x08016fe9
 8016fdc:	08016fef 	.word	0x08016fef
 8016fe0:	08016ff5 	.word	0x08016ff5
 8016fe4:	08016ffb 	.word	0x08016ffb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8016fe8:	2300      	movs	r3, #0
 8016fea:	73fb      	strb	r3, [r7, #15]
    break;
 8016fec:	e00b      	b.n	8017006 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8016fee:	2303      	movs	r3, #3
 8016ff0:	73fb      	strb	r3, [r7, #15]
    break;
 8016ff2:	e008      	b.n	8017006 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8016ff4:	2301      	movs	r3, #1
 8016ff6:	73fb      	strb	r3, [r7, #15]
    break;
 8016ff8:	e005      	b.n	8017006 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8016ffa:	2303      	movs	r3, #3
 8016ffc:	73fb      	strb	r3, [r7, #15]
    break;
 8016ffe:	e002      	b.n	8017006 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017000:	2303      	movs	r3, #3
 8017002:	73fb      	strb	r3, [r7, #15]
    break;
 8017004:	bf00      	nop
  }
  return usb_status;
 8017006:	7bfb      	ldrb	r3, [r7, #15]
}
 8017008:	4618      	mov	r0, r3
 801700a:	3714      	adds	r7, #20
 801700c:	46bd      	mov	sp, r7
 801700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017012:	4770      	bx	lr

08017014 <siprintf>:
 8017014:	b40e      	push	{r1, r2, r3}
 8017016:	b500      	push	{lr}
 8017018:	b09c      	sub	sp, #112	; 0x70
 801701a:	ab1d      	add	r3, sp, #116	; 0x74
 801701c:	9002      	str	r0, [sp, #8]
 801701e:	9006      	str	r0, [sp, #24]
 8017020:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8017024:	4809      	ldr	r0, [pc, #36]	; (801704c <siprintf+0x38>)
 8017026:	9107      	str	r1, [sp, #28]
 8017028:	9104      	str	r1, [sp, #16]
 801702a:	4909      	ldr	r1, [pc, #36]	; (8017050 <siprintf+0x3c>)
 801702c:	f853 2b04 	ldr.w	r2, [r3], #4
 8017030:	9105      	str	r1, [sp, #20]
 8017032:	6800      	ldr	r0, [r0, #0]
 8017034:	9301      	str	r3, [sp, #4]
 8017036:	a902      	add	r1, sp, #8
 8017038:	f000 f9d6 	bl	80173e8 <_svfiprintf_r>
 801703c:	9b02      	ldr	r3, [sp, #8]
 801703e:	2200      	movs	r2, #0
 8017040:	701a      	strb	r2, [r3, #0]
 8017042:	b01c      	add	sp, #112	; 0x70
 8017044:	f85d eb04 	ldr.w	lr, [sp], #4
 8017048:	b003      	add	sp, #12
 801704a:	4770      	bx	lr
 801704c:	2400014c 	.word	0x2400014c
 8017050:	ffff0208 	.word	0xffff0208

08017054 <siscanf>:
 8017054:	b40e      	push	{r1, r2, r3}
 8017056:	b510      	push	{r4, lr}
 8017058:	b09f      	sub	sp, #124	; 0x7c
 801705a:	ac21      	add	r4, sp, #132	; 0x84
 801705c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8017060:	f854 2b04 	ldr.w	r2, [r4], #4
 8017064:	9201      	str	r2, [sp, #4]
 8017066:	f8ad 101c 	strh.w	r1, [sp, #28]
 801706a:	9004      	str	r0, [sp, #16]
 801706c:	9008      	str	r0, [sp, #32]
 801706e:	f7e9 f959 	bl	8000324 <strlen>
 8017072:	4b0c      	ldr	r3, [pc, #48]	; (80170a4 <siscanf+0x50>)
 8017074:	9005      	str	r0, [sp, #20]
 8017076:	9009      	str	r0, [sp, #36]	; 0x24
 8017078:	930d      	str	r3, [sp, #52]	; 0x34
 801707a:	480b      	ldr	r0, [pc, #44]	; (80170a8 <siscanf+0x54>)
 801707c:	9a01      	ldr	r2, [sp, #4]
 801707e:	6800      	ldr	r0, [r0, #0]
 8017080:	9403      	str	r4, [sp, #12]
 8017082:	2300      	movs	r3, #0
 8017084:	9311      	str	r3, [sp, #68]	; 0x44
 8017086:	9316      	str	r3, [sp, #88]	; 0x58
 8017088:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801708c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8017090:	a904      	add	r1, sp, #16
 8017092:	4623      	mov	r3, r4
 8017094:	f000 fb00 	bl	8017698 <__ssvfiscanf_r>
 8017098:	b01f      	add	sp, #124	; 0x7c
 801709a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801709e:	b003      	add	sp, #12
 80170a0:	4770      	bx	lr
 80170a2:	bf00      	nop
 80170a4:	080170ad 	.word	0x080170ad
 80170a8:	2400014c 	.word	0x2400014c

080170ac <__seofread>:
 80170ac:	2000      	movs	r0, #0
 80170ae:	4770      	bx	lr

080170b0 <memset>:
 80170b0:	4402      	add	r2, r0
 80170b2:	4603      	mov	r3, r0
 80170b4:	4293      	cmp	r3, r2
 80170b6:	d100      	bne.n	80170ba <memset+0xa>
 80170b8:	4770      	bx	lr
 80170ba:	f803 1b01 	strb.w	r1, [r3], #1
 80170be:	e7f9      	b.n	80170b4 <memset+0x4>

080170c0 <__errno>:
 80170c0:	4b01      	ldr	r3, [pc, #4]	; (80170c8 <__errno+0x8>)
 80170c2:	6818      	ldr	r0, [r3, #0]
 80170c4:	4770      	bx	lr
 80170c6:	bf00      	nop
 80170c8:	2400014c 	.word	0x2400014c

080170cc <__libc_init_array>:
 80170cc:	b570      	push	{r4, r5, r6, lr}
 80170ce:	4d0d      	ldr	r5, [pc, #52]	; (8017104 <__libc_init_array+0x38>)
 80170d0:	4c0d      	ldr	r4, [pc, #52]	; (8017108 <__libc_init_array+0x3c>)
 80170d2:	1b64      	subs	r4, r4, r5
 80170d4:	10a4      	asrs	r4, r4, #2
 80170d6:	2600      	movs	r6, #0
 80170d8:	42a6      	cmp	r6, r4
 80170da:	d109      	bne.n	80170f0 <__libc_init_array+0x24>
 80170dc:	4d0b      	ldr	r5, [pc, #44]	; (801710c <__libc_init_array+0x40>)
 80170de:	4c0c      	ldr	r4, [pc, #48]	; (8017110 <__libc_init_array+0x44>)
 80170e0:	f001 f8fe 	bl	80182e0 <_init>
 80170e4:	1b64      	subs	r4, r4, r5
 80170e6:	10a4      	asrs	r4, r4, #2
 80170e8:	2600      	movs	r6, #0
 80170ea:	42a6      	cmp	r6, r4
 80170ec:	d105      	bne.n	80170fa <__libc_init_array+0x2e>
 80170ee:	bd70      	pop	{r4, r5, r6, pc}
 80170f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80170f4:	4798      	blx	r3
 80170f6:	3601      	adds	r6, #1
 80170f8:	e7ee      	b.n	80170d8 <__libc_init_array+0xc>
 80170fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80170fe:	4798      	blx	r3
 8017100:	3601      	adds	r6, #1
 8017102:	e7f2      	b.n	80170ea <__libc_init_array+0x1e>
 8017104:	080186ac 	.word	0x080186ac
 8017108:	080186ac 	.word	0x080186ac
 801710c:	080186ac 	.word	0x080186ac
 8017110:	080186b0 	.word	0x080186b0

08017114 <__retarget_lock_acquire_recursive>:
 8017114:	4770      	bx	lr

08017116 <__retarget_lock_release_recursive>:
 8017116:	4770      	bx	lr

08017118 <strcpy>:
 8017118:	4603      	mov	r3, r0
 801711a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801711e:	f803 2b01 	strb.w	r2, [r3], #1
 8017122:	2a00      	cmp	r2, #0
 8017124:	d1f9      	bne.n	801711a <strcpy+0x2>
 8017126:	4770      	bx	lr

08017128 <memcpy>:
 8017128:	440a      	add	r2, r1
 801712a:	4291      	cmp	r1, r2
 801712c:	f100 33ff 	add.w	r3, r0, #4294967295
 8017130:	d100      	bne.n	8017134 <memcpy+0xc>
 8017132:	4770      	bx	lr
 8017134:	b510      	push	{r4, lr}
 8017136:	f811 4b01 	ldrb.w	r4, [r1], #1
 801713a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801713e:	4291      	cmp	r1, r2
 8017140:	d1f9      	bne.n	8017136 <memcpy+0xe>
 8017142:	bd10      	pop	{r4, pc}

08017144 <_free_r>:
 8017144:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017146:	2900      	cmp	r1, #0
 8017148:	d044      	beq.n	80171d4 <_free_r+0x90>
 801714a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801714e:	9001      	str	r0, [sp, #4]
 8017150:	2b00      	cmp	r3, #0
 8017152:	f1a1 0404 	sub.w	r4, r1, #4
 8017156:	bfb8      	it	lt
 8017158:	18e4      	addlt	r4, r4, r3
 801715a:	f000 f8df 	bl	801731c <__malloc_lock>
 801715e:	4a1e      	ldr	r2, [pc, #120]	; (80171d8 <_free_r+0x94>)
 8017160:	9801      	ldr	r0, [sp, #4]
 8017162:	6813      	ldr	r3, [r2, #0]
 8017164:	b933      	cbnz	r3, 8017174 <_free_r+0x30>
 8017166:	6063      	str	r3, [r4, #4]
 8017168:	6014      	str	r4, [r2, #0]
 801716a:	b003      	add	sp, #12
 801716c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017170:	f000 b8da 	b.w	8017328 <__malloc_unlock>
 8017174:	42a3      	cmp	r3, r4
 8017176:	d908      	bls.n	801718a <_free_r+0x46>
 8017178:	6825      	ldr	r5, [r4, #0]
 801717a:	1961      	adds	r1, r4, r5
 801717c:	428b      	cmp	r3, r1
 801717e:	bf01      	itttt	eq
 8017180:	6819      	ldreq	r1, [r3, #0]
 8017182:	685b      	ldreq	r3, [r3, #4]
 8017184:	1949      	addeq	r1, r1, r5
 8017186:	6021      	streq	r1, [r4, #0]
 8017188:	e7ed      	b.n	8017166 <_free_r+0x22>
 801718a:	461a      	mov	r2, r3
 801718c:	685b      	ldr	r3, [r3, #4]
 801718e:	b10b      	cbz	r3, 8017194 <_free_r+0x50>
 8017190:	42a3      	cmp	r3, r4
 8017192:	d9fa      	bls.n	801718a <_free_r+0x46>
 8017194:	6811      	ldr	r1, [r2, #0]
 8017196:	1855      	adds	r5, r2, r1
 8017198:	42a5      	cmp	r5, r4
 801719a:	d10b      	bne.n	80171b4 <_free_r+0x70>
 801719c:	6824      	ldr	r4, [r4, #0]
 801719e:	4421      	add	r1, r4
 80171a0:	1854      	adds	r4, r2, r1
 80171a2:	42a3      	cmp	r3, r4
 80171a4:	6011      	str	r1, [r2, #0]
 80171a6:	d1e0      	bne.n	801716a <_free_r+0x26>
 80171a8:	681c      	ldr	r4, [r3, #0]
 80171aa:	685b      	ldr	r3, [r3, #4]
 80171ac:	6053      	str	r3, [r2, #4]
 80171ae:	440c      	add	r4, r1
 80171b0:	6014      	str	r4, [r2, #0]
 80171b2:	e7da      	b.n	801716a <_free_r+0x26>
 80171b4:	d902      	bls.n	80171bc <_free_r+0x78>
 80171b6:	230c      	movs	r3, #12
 80171b8:	6003      	str	r3, [r0, #0]
 80171ba:	e7d6      	b.n	801716a <_free_r+0x26>
 80171bc:	6825      	ldr	r5, [r4, #0]
 80171be:	1961      	adds	r1, r4, r5
 80171c0:	428b      	cmp	r3, r1
 80171c2:	bf04      	itt	eq
 80171c4:	6819      	ldreq	r1, [r3, #0]
 80171c6:	685b      	ldreq	r3, [r3, #4]
 80171c8:	6063      	str	r3, [r4, #4]
 80171ca:	bf04      	itt	eq
 80171cc:	1949      	addeq	r1, r1, r5
 80171ce:	6021      	streq	r1, [r4, #0]
 80171d0:	6054      	str	r4, [r2, #4]
 80171d2:	e7ca      	b.n	801716a <_free_r+0x26>
 80171d4:	b003      	add	sp, #12
 80171d6:	bd30      	pop	{r4, r5, pc}
 80171d8:	2400333c 	.word	0x2400333c

080171dc <sbrk_aligned>:
 80171dc:	b570      	push	{r4, r5, r6, lr}
 80171de:	4e0e      	ldr	r6, [pc, #56]	; (8017218 <sbrk_aligned+0x3c>)
 80171e0:	460c      	mov	r4, r1
 80171e2:	6831      	ldr	r1, [r6, #0]
 80171e4:	4605      	mov	r5, r0
 80171e6:	b911      	cbnz	r1, 80171ee <sbrk_aligned+0x12>
 80171e8:	f000 ff3a 	bl	8018060 <_sbrk_r>
 80171ec:	6030      	str	r0, [r6, #0]
 80171ee:	4621      	mov	r1, r4
 80171f0:	4628      	mov	r0, r5
 80171f2:	f000 ff35 	bl	8018060 <_sbrk_r>
 80171f6:	1c43      	adds	r3, r0, #1
 80171f8:	d00a      	beq.n	8017210 <sbrk_aligned+0x34>
 80171fa:	1cc4      	adds	r4, r0, #3
 80171fc:	f024 0403 	bic.w	r4, r4, #3
 8017200:	42a0      	cmp	r0, r4
 8017202:	d007      	beq.n	8017214 <sbrk_aligned+0x38>
 8017204:	1a21      	subs	r1, r4, r0
 8017206:	4628      	mov	r0, r5
 8017208:	f000 ff2a 	bl	8018060 <_sbrk_r>
 801720c:	3001      	adds	r0, #1
 801720e:	d101      	bne.n	8017214 <sbrk_aligned+0x38>
 8017210:	f04f 34ff 	mov.w	r4, #4294967295
 8017214:	4620      	mov	r0, r4
 8017216:	bd70      	pop	{r4, r5, r6, pc}
 8017218:	24003340 	.word	0x24003340

0801721c <_malloc_r>:
 801721c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017220:	1ccd      	adds	r5, r1, #3
 8017222:	f025 0503 	bic.w	r5, r5, #3
 8017226:	3508      	adds	r5, #8
 8017228:	2d0c      	cmp	r5, #12
 801722a:	bf38      	it	cc
 801722c:	250c      	movcc	r5, #12
 801722e:	2d00      	cmp	r5, #0
 8017230:	4607      	mov	r7, r0
 8017232:	db01      	blt.n	8017238 <_malloc_r+0x1c>
 8017234:	42a9      	cmp	r1, r5
 8017236:	d905      	bls.n	8017244 <_malloc_r+0x28>
 8017238:	230c      	movs	r3, #12
 801723a:	603b      	str	r3, [r7, #0]
 801723c:	2600      	movs	r6, #0
 801723e:	4630      	mov	r0, r6
 8017240:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017244:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8017318 <_malloc_r+0xfc>
 8017248:	f000 f868 	bl	801731c <__malloc_lock>
 801724c:	f8d8 3000 	ldr.w	r3, [r8]
 8017250:	461c      	mov	r4, r3
 8017252:	bb5c      	cbnz	r4, 80172ac <_malloc_r+0x90>
 8017254:	4629      	mov	r1, r5
 8017256:	4638      	mov	r0, r7
 8017258:	f7ff ffc0 	bl	80171dc <sbrk_aligned>
 801725c:	1c43      	adds	r3, r0, #1
 801725e:	4604      	mov	r4, r0
 8017260:	d155      	bne.n	801730e <_malloc_r+0xf2>
 8017262:	f8d8 4000 	ldr.w	r4, [r8]
 8017266:	4626      	mov	r6, r4
 8017268:	2e00      	cmp	r6, #0
 801726a:	d145      	bne.n	80172f8 <_malloc_r+0xdc>
 801726c:	2c00      	cmp	r4, #0
 801726e:	d048      	beq.n	8017302 <_malloc_r+0xe6>
 8017270:	6823      	ldr	r3, [r4, #0]
 8017272:	4631      	mov	r1, r6
 8017274:	4638      	mov	r0, r7
 8017276:	eb04 0903 	add.w	r9, r4, r3
 801727a:	f000 fef1 	bl	8018060 <_sbrk_r>
 801727e:	4581      	cmp	r9, r0
 8017280:	d13f      	bne.n	8017302 <_malloc_r+0xe6>
 8017282:	6821      	ldr	r1, [r4, #0]
 8017284:	1a6d      	subs	r5, r5, r1
 8017286:	4629      	mov	r1, r5
 8017288:	4638      	mov	r0, r7
 801728a:	f7ff ffa7 	bl	80171dc <sbrk_aligned>
 801728e:	3001      	adds	r0, #1
 8017290:	d037      	beq.n	8017302 <_malloc_r+0xe6>
 8017292:	6823      	ldr	r3, [r4, #0]
 8017294:	442b      	add	r3, r5
 8017296:	6023      	str	r3, [r4, #0]
 8017298:	f8d8 3000 	ldr.w	r3, [r8]
 801729c:	2b00      	cmp	r3, #0
 801729e:	d038      	beq.n	8017312 <_malloc_r+0xf6>
 80172a0:	685a      	ldr	r2, [r3, #4]
 80172a2:	42a2      	cmp	r2, r4
 80172a4:	d12b      	bne.n	80172fe <_malloc_r+0xe2>
 80172a6:	2200      	movs	r2, #0
 80172a8:	605a      	str	r2, [r3, #4]
 80172aa:	e00f      	b.n	80172cc <_malloc_r+0xb0>
 80172ac:	6822      	ldr	r2, [r4, #0]
 80172ae:	1b52      	subs	r2, r2, r5
 80172b0:	d41f      	bmi.n	80172f2 <_malloc_r+0xd6>
 80172b2:	2a0b      	cmp	r2, #11
 80172b4:	d917      	bls.n	80172e6 <_malloc_r+0xca>
 80172b6:	1961      	adds	r1, r4, r5
 80172b8:	42a3      	cmp	r3, r4
 80172ba:	6025      	str	r5, [r4, #0]
 80172bc:	bf18      	it	ne
 80172be:	6059      	strne	r1, [r3, #4]
 80172c0:	6863      	ldr	r3, [r4, #4]
 80172c2:	bf08      	it	eq
 80172c4:	f8c8 1000 	streq.w	r1, [r8]
 80172c8:	5162      	str	r2, [r4, r5]
 80172ca:	604b      	str	r3, [r1, #4]
 80172cc:	4638      	mov	r0, r7
 80172ce:	f104 060b 	add.w	r6, r4, #11
 80172d2:	f000 f829 	bl	8017328 <__malloc_unlock>
 80172d6:	f026 0607 	bic.w	r6, r6, #7
 80172da:	1d23      	adds	r3, r4, #4
 80172dc:	1af2      	subs	r2, r6, r3
 80172de:	d0ae      	beq.n	801723e <_malloc_r+0x22>
 80172e0:	1b9b      	subs	r3, r3, r6
 80172e2:	50a3      	str	r3, [r4, r2]
 80172e4:	e7ab      	b.n	801723e <_malloc_r+0x22>
 80172e6:	42a3      	cmp	r3, r4
 80172e8:	6862      	ldr	r2, [r4, #4]
 80172ea:	d1dd      	bne.n	80172a8 <_malloc_r+0x8c>
 80172ec:	f8c8 2000 	str.w	r2, [r8]
 80172f0:	e7ec      	b.n	80172cc <_malloc_r+0xb0>
 80172f2:	4623      	mov	r3, r4
 80172f4:	6864      	ldr	r4, [r4, #4]
 80172f6:	e7ac      	b.n	8017252 <_malloc_r+0x36>
 80172f8:	4634      	mov	r4, r6
 80172fa:	6876      	ldr	r6, [r6, #4]
 80172fc:	e7b4      	b.n	8017268 <_malloc_r+0x4c>
 80172fe:	4613      	mov	r3, r2
 8017300:	e7cc      	b.n	801729c <_malloc_r+0x80>
 8017302:	230c      	movs	r3, #12
 8017304:	603b      	str	r3, [r7, #0]
 8017306:	4638      	mov	r0, r7
 8017308:	f000 f80e 	bl	8017328 <__malloc_unlock>
 801730c:	e797      	b.n	801723e <_malloc_r+0x22>
 801730e:	6025      	str	r5, [r4, #0]
 8017310:	e7dc      	b.n	80172cc <_malloc_r+0xb0>
 8017312:	605b      	str	r3, [r3, #4]
 8017314:	deff      	udf	#255	; 0xff
 8017316:	bf00      	nop
 8017318:	2400333c 	.word	0x2400333c

0801731c <__malloc_lock>:
 801731c:	4801      	ldr	r0, [pc, #4]	; (8017324 <__malloc_lock+0x8>)
 801731e:	f7ff bef9 	b.w	8017114 <__retarget_lock_acquire_recursive>
 8017322:	bf00      	nop
 8017324:	24003338 	.word	0x24003338

08017328 <__malloc_unlock>:
 8017328:	4801      	ldr	r0, [pc, #4]	; (8017330 <__malloc_unlock+0x8>)
 801732a:	f7ff bef4 	b.w	8017116 <__retarget_lock_release_recursive>
 801732e:	bf00      	nop
 8017330:	24003338 	.word	0x24003338

08017334 <__ssputs_r>:
 8017334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017338:	688e      	ldr	r6, [r1, #8]
 801733a:	461f      	mov	r7, r3
 801733c:	42be      	cmp	r6, r7
 801733e:	680b      	ldr	r3, [r1, #0]
 8017340:	4682      	mov	sl, r0
 8017342:	460c      	mov	r4, r1
 8017344:	4690      	mov	r8, r2
 8017346:	d82c      	bhi.n	80173a2 <__ssputs_r+0x6e>
 8017348:	898a      	ldrh	r2, [r1, #12]
 801734a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801734e:	d026      	beq.n	801739e <__ssputs_r+0x6a>
 8017350:	6965      	ldr	r5, [r4, #20]
 8017352:	6909      	ldr	r1, [r1, #16]
 8017354:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017358:	eba3 0901 	sub.w	r9, r3, r1
 801735c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017360:	1c7b      	adds	r3, r7, #1
 8017362:	444b      	add	r3, r9
 8017364:	106d      	asrs	r5, r5, #1
 8017366:	429d      	cmp	r5, r3
 8017368:	bf38      	it	cc
 801736a:	461d      	movcc	r5, r3
 801736c:	0553      	lsls	r3, r2, #21
 801736e:	d527      	bpl.n	80173c0 <__ssputs_r+0x8c>
 8017370:	4629      	mov	r1, r5
 8017372:	f7ff ff53 	bl	801721c <_malloc_r>
 8017376:	4606      	mov	r6, r0
 8017378:	b360      	cbz	r0, 80173d4 <__ssputs_r+0xa0>
 801737a:	6921      	ldr	r1, [r4, #16]
 801737c:	464a      	mov	r2, r9
 801737e:	f7ff fed3 	bl	8017128 <memcpy>
 8017382:	89a3      	ldrh	r3, [r4, #12]
 8017384:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8017388:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801738c:	81a3      	strh	r3, [r4, #12]
 801738e:	6126      	str	r6, [r4, #16]
 8017390:	6165      	str	r5, [r4, #20]
 8017392:	444e      	add	r6, r9
 8017394:	eba5 0509 	sub.w	r5, r5, r9
 8017398:	6026      	str	r6, [r4, #0]
 801739a:	60a5      	str	r5, [r4, #8]
 801739c:	463e      	mov	r6, r7
 801739e:	42be      	cmp	r6, r7
 80173a0:	d900      	bls.n	80173a4 <__ssputs_r+0x70>
 80173a2:	463e      	mov	r6, r7
 80173a4:	6820      	ldr	r0, [r4, #0]
 80173a6:	4632      	mov	r2, r6
 80173a8:	4641      	mov	r1, r8
 80173aa:	f000 fe3e 	bl	801802a <memmove>
 80173ae:	68a3      	ldr	r3, [r4, #8]
 80173b0:	1b9b      	subs	r3, r3, r6
 80173b2:	60a3      	str	r3, [r4, #8]
 80173b4:	6823      	ldr	r3, [r4, #0]
 80173b6:	4433      	add	r3, r6
 80173b8:	6023      	str	r3, [r4, #0]
 80173ba:	2000      	movs	r0, #0
 80173bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80173c0:	462a      	mov	r2, r5
 80173c2:	f000 fe5d 	bl	8018080 <_realloc_r>
 80173c6:	4606      	mov	r6, r0
 80173c8:	2800      	cmp	r0, #0
 80173ca:	d1e0      	bne.n	801738e <__ssputs_r+0x5a>
 80173cc:	6921      	ldr	r1, [r4, #16]
 80173ce:	4650      	mov	r0, sl
 80173d0:	f7ff feb8 	bl	8017144 <_free_r>
 80173d4:	230c      	movs	r3, #12
 80173d6:	f8ca 3000 	str.w	r3, [sl]
 80173da:	89a3      	ldrh	r3, [r4, #12]
 80173dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80173e0:	81a3      	strh	r3, [r4, #12]
 80173e2:	f04f 30ff 	mov.w	r0, #4294967295
 80173e6:	e7e9      	b.n	80173bc <__ssputs_r+0x88>

080173e8 <_svfiprintf_r>:
 80173e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80173ec:	4698      	mov	r8, r3
 80173ee:	898b      	ldrh	r3, [r1, #12]
 80173f0:	061b      	lsls	r3, r3, #24
 80173f2:	b09d      	sub	sp, #116	; 0x74
 80173f4:	4607      	mov	r7, r0
 80173f6:	460d      	mov	r5, r1
 80173f8:	4614      	mov	r4, r2
 80173fa:	d50e      	bpl.n	801741a <_svfiprintf_r+0x32>
 80173fc:	690b      	ldr	r3, [r1, #16]
 80173fe:	b963      	cbnz	r3, 801741a <_svfiprintf_r+0x32>
 8017400:	2140      	movs	r1, #64	; 0x40
 8017402:	f7ff ff0b 	bl	801721c <_malloc_r>
 8017406:	6028      	str	r0, [r5, #0]
 8017408:	6128      	str	r0, [r5, #16]
 801740a:	b920      	cbnz	r0, 8017416 <_svfiprintf_r+0x2e>
 801740c:	230c      	movs	r3, #12
 801740e:	603b      	str	r3, [r7, #0]
 8017410:	f04f 30ff 	mov.w	r0, #4294967295
 8017414:	e0d0      	b.n	80175b8 <_svfiprintf_r+0x1d0>
 8017416:	2340      	movs	r3, #64	; 0x40
 8017418:	616b      	str	r3, [r5, #20]
 801741a:	2300      	movs	r3, #0
 801741c:	9309      	str	r3, [sp, #36]	; 0x24
 801741e:	2320      	movs	r3, #32
 8017420:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017424:	f8cd 800c 	str.w	r8, [sp, #12]
 8017428:	2330      	movs	r3, #48	; 0x30
 801742a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80175d0 <_svfiprintf_r+0x1e8>
 801742e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017432:	f04f 0901 	mov.w	r9, #1
 8017436:	4623      	mov	r3, r4
 8017438:	469a      	mov	sl, r3
 801743a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801743e:	b10a      	cbz	r2, 8017444 <_svfiprintf_r+0x5c>
 8017440:	2a25      	cmp	r2, #37	; 0x25
 8017442:	d1f9      	bne.n	8017438 <_svfiprintf_r+0x50>
 8017444:	ebba 0b04 	subs.w	fp, sl, r4
 8017448:	d00b      	beq.n	8017462 <_svfiprintf_r+0x7a>
 801744a:	465b      	mov	r3, fp
 801744c:	4622      	mov	r2, r4
 801744e:	4629      	mov	r1, r5
 8017450:	4638      	mov	r0, r7
 8017452:	f7ff ff6f 	bl	8017334 <__ssputs_r>
 8017456:	3001      	adds	r0, #1
 8017458:	f000 80a9 	beq.w	80175ae <_svfiprintf_r+0x1c6>
 801745c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801745e:	445a      	add	r2, fp
 8017460:	9209      	str	r2, [sp, #36]	; 0x24
 8017462:	f89a 3000 	ldrb.w	r3, [sl]
 8017466:	2b00      	cmp	r3, #0
 8017468:	f000 80a1 	beq.w	80175ae <_svfiprintf_r+0x1c6>
 801746c:	2300      	movs	r3, #0
 801746e:	f04f 32ff 	mov.w	r2, #4294967295
 8017472:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017476:	f10a 0a01 	add.w	sl, sl, #1
 801747a:	9304      	str	r3, [sp, #16]
 801747c:	9307      	str	r3, [sp, #28]
 801747e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017482:	931a      	str	r3, [sp, #104]	; 0x68
 8017484:	4654      	mov	r4, sl
 8017486:	2205      	movs	r2, #5
 8017488:	f814 1b01 	ldrb.w	r1, [r4], #1
 801748c:	4850      	ldr	r0, [pc, #320]	; (80175d0 <_svfiprintf_r+0x1e8>)
 801748e:	f7e8 ff57 	bl	8000340 <memchr>
 8017492:	9a04      	ldr	r2, [sp, #16]
 8017494:	b9d8      	cbnz	r0, 80174ce <_svfiprintf_r+0xe6>
 8017496:	06d0      	lsls	r0, r2, #27
 8017498:	bf44      	itt	mi
 801749a:	2320      	movmi	r3, #32
 801749c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80174a0:	0711      	lsls	r1, r2, #28
 80174a2:	bf44      	itt	mi
 80174a4:	232b      	movmi	r3, #43	; 0x2b
 80174a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80174aa:	f89a 3000 	ldrb.w	r3, [sl]
 80174ae:	2b2a      	cmp	r3, #42	; 0x2a
 80174b0:	d015      	beq.n	80174de <_svfiprintf_r+0xf6>
 80174b2:	9a07      	ldr	r2, [sp, #28]
 80174b4:	4654      	mov	r4, sl
 80174b6:	2000      	movs	r0, #0
 80174b8:	f04f 0c0a 	mov.w	ip, #10
 80174bc:	4621      	mov	r1, r4
 80174be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80174c2:	3b30      	subs	r3, #48	; 0x30
 80174c4:	2b09      	cmp	r3, #9
 80174c6:	d94d      	bls.n	8017564 <_svfiprintf_r+0x17c>
 80174c8:	b1b0      	cbz	r0, 80174f8 <_svfiprintf_r+0x110>
 80174ca:	9207      	str	r2, [sp, #28]
 80174cc:	e014      	b.n	80174f8 <_svfiprintf_r+0x110>
 80174ce:	eba0 0308 	sub.w	r3, r0, r8
 80174d2:	fa09 f303 	lsl.w	r3, r9, r3
 80174d6:	4313      	orrs	r3, r2
 80174d8:	9304      	str	r3, [sp, #16]
 80174da:	46a2      	mov	sl, r4
 80174dc:	e7d2      	b.n	8017484 <_svfiprintf_r+0x9c>
 80174de:	9b03      	ldr	r3, [sp, #12]
 80174e0:	1d19      	adds	r1, r3, #4
 80174e2:	681b      	ldr	r3, [r3, #0]
 80174e4:	9103      	str	r1, [sp, #12]
 80174e6:	2b00      	cmp	r3, #0
 80174e8:	bfbb      	ittet	lt
 80174ea:	425b      	neglt	r3, r3
 80174ec:	f042 0202 	orrlt.w	r2, r2, #2
 80174f0:	9307      	strge	r3, [sp, #28]
 80174f2:	9307      	strlt	r3, [sp, #28]
 80174f4:	bfb8      	it	lt
 80174f6:	9204      	strlt	r2, [sp, #16]
 80174f8:	7823      	ldrb	r3, [r4, #0]
 80174fa:	2b2e      	cmp	r3, #46	; 0x2e
 80174fc:	d10c      	bne.n	8017518 <_svfiprintf_r+0x130>
 80174fe:	7863      	ldrb	r3, [r4, #1]
 8017500:	2b2a      	cmp	r3, #42	; 0x2a
 8017502:	d134      	bne.n	801756e <_svfiprintf_r+0x186>
 8017504:	9b03      	ldr	r3, [sp, #12]
 8017506:	1d1a      	adds	r2, r3, #4
 8017508:	681b      	ldr	r3, [r3, #0]
 801750a:	9203      	str	r2, [sp, #12]
 801750c:	2b00      	cmp	r3, #0
 801750e:	bfb8      	it	lt
 8017510:	f04f 33ff 	movlt.w	r3, #4294967295
 8017514:	3402      	adds	r4, #2
 8017516:	9305      	str	r3, [sp, #20]
 8017518:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80175e0 <_svfiprintf_r+0x1f8>
 801751c:	7821      	ldrb	r1, [r4, #0]
 801751e:	2203      	movs	r2, #3
 8017520:	4650      	mov	r0, sl
 8017522:	f7e8 ff0d 	bl	8000340 <memchr>
 8017526:	b138      	cbz	r0, 8017538 <_svfiprintf_r+0x150>
 8017528:	9b04      	ldr	r3, [sp, #16]
 801752a:	eba0 000a 	sub.w	r0, r0, sl
 801752e:	2240      	movs	r2, #64	; 0x40
 8017530:	4082      	lsls	r2, r0
 8017532:	4313      	orrs	r3, r2
 8017534:	3401      	adds	r4, #1
 8017536:	9304      	str	r3, [sp, #16]
 8017538:	f814 1b01 	ldrb.w	r1, [r4], #1
 801753c:	4825      	ldr	r0, [pc, #148]	; (80175d4 <_svfiprintf_r+0x1ec>)
 801753e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017542:	2206      	movs	r2, #6
 8017544:	f7e8 fefc 	bl	8000340 <memchr>
 8017548:	2800      	cmp	r0, #0
 801754a:	d038      	beq.n	80175be <_svfiprintf_r+0x1d6>
 801754c:	4b22      	ldr	r3, [pc, #136]	; (80175d8 <_svfiprintf_r+0x1f0>)
 801754e:	bb1b      	cbnz	r3, 8017598 <_svfiprintf_r+0x1b0>
 8017550:	9b03      	ldr	r3, [sp, #12]
 8017552:	3307      	adds	r3, #7
 8017554:	f023 0307 	bic.w	r3, r3, #7
 8017558:	3308      	adds	r3, #8
 801755a:	9303      	str	r3, [sp, #12]
 801755c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801755e:	4433      	add	r3, r6
 8017560:	9309      	str	r3, [sp, #36]	; 0x24
 8017562:	e768      	b.n	8017436 <_svfiprintf_r+0x4e>
 8017564:	fb0c 3202 	mla	r2, ip, r2, r3
 8017568:	460c      	mov	r4, r1
 801756a:	2001      	movs	r0, #1
 801756c:	e7a6      	b.n	80174bc <_svfiprintf_r+0xd4>
 801756e:	2300      	movs	r3, #0
 8017570:	3401      	adds	r4, #1
 8017572:	9305      	str	r3, [sp, #20]
 8017574:	4619      	mov	r1, r3
 8017576:	f04f 0c0a 	mov.w	ip, #10
 801757a:	4620      	mov	r0, r4
 801757c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017580:	3a30      	subs	r2, #48	; 0x30
 8017582:	2a09      	cmp	r2, #9
 8017584:	d903      	bls.n	801758e <_svfiprintf_r+0x1a6>
 8017586:	2b00      	cmp	r3, #0
 8017588:	d0c6      	beq.n	8017518 <_svfiprintf_r+0x130>
 801758a:	9105      	str	r1, [sp, #20]
 801758c:	e7c4      	b.n	8017518 <_svfiprintf_r+0x130>
 801758e:	fb0c 2101 	mla	r1, ip, r1, r2
 8017592:	4604      	mov	r4, r0
 8017594:	2301      	movs	r3, #1
 8017596:	e7f0      	b.n	801757a <_svfiprintf_r+0x192>
 8017598:	ab03      	add	r3, sp, #12
 801759a:	9300      	str	r3, [sp, #0]
 801759c:	462a      	mov	r2, r5
 801759e:	4b0f      	ldr	r3, [pc, #60]	; (80175dc <_svfiprintf_r+0x1f4>)
 80175a0:	a904      	add	r1, sp, #16
 80175a2:	4638      	mov	r0, r7
 80175a4:	f3af 8000 	nop.w
 80175a8:	1c42      	adds	r2, r0, #1
 80175aa:	4606      	mov	r6, r0
 80175ac:	d1d6      	bne.n	801755c <_svfiprintf_r+0x174>
 80175ae:	89ab      	ldrh	r3, [r5, #12]
 80175b0:	065b      	lsls	r3, r3, #25
 80175b2:	f53f af2d 	bmi.w	8017410 <_svfiprintf_r+0x28>
 80175b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80175b8:	b01d      	add	sp, #116	; 0x74
 80175ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175be:	ab03      	add	r3, sp, #12
 80175c0:	9300      	str	r3, [sp, #0]
 80175c2:	462a      	mov	r2, r5
 80175c4:	4b05      	ldr	r3, [pc, #20]	; (80175dc <_svfiprintf_r+0x1f4>)
 80175c6:	a904      	add	r1, sp, #16
 80175c8:	4638      	mov	r0, r7
 80175ca:	f000 fa4b 	bl	8017a64 <_printf_i>
 80175ce:	e7eb      	b.n	80175a8 <_svfiprintf_r+0x1c0>
 80175d0:	08018554 	.word	0x08018554
 80175d4:	0801855e 	.word	0x0801855e
 80175d8:	00000000 	.word	0x00000000
 80175dc:	08017335 	.word	0x08017335
 80175e0:	0801855a 	.word	0x0801855a

080175e4 <_sungetc_r>:
 80175e4:	b538      	push	{r3, r4, r5, lr}
 80175e6:	1c4b      	adds	r3, r1, #1
 80175e8:	4614      	mov	r4, r2
 80175ea:	d103      	bne.n	80175f4 <_sungetc_r+0x10>
 80175ec:	f04f 35ff 	mov.w	r5, #4294967295
 80175f0:	4628      	mov	r0, r5
 80175f2:	bd38      	pop	{r3, r4, r5, pc}
 80175f4:	8993      	ldrh	r3, [r2, #12]
 80175f6:	f023 0320 	bic.w	r3, r3, #32
 80175fa:	8193      	strh	r3, [r2, #12]
 80175fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80175fe:	6852      	ldr	r2, [r2, #4]
 8017600:	b2cd      	uxtb	r5, r1
 8017602:	b18b      	cbz	r3, 8017628 <_sungetc_r+0x44>
 8017604:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8017606:	4293      	cmp	r3, r2
 8017608:	dd08      	ble.n	801761c <_sungetc_r+0x38>
 801760a:	6823      	ldr	r3, [r4, #0]
 801760c:	1e5a      	subs	r2, r3, #1
 801760e:	6022      	str	r2, [r4, #0]
 8017610:	f803 5c01 	strb.w	r5, [r3, #-1]
 8017614:	6863      	ldr	r3, [r4, #4]
 8017616:	3301      	adds	r3, #1
 8017618:	6063      	str	r3, [r4, #4]
 801761a:	e7e9      	b.n	80175f0 <_sungetc_r+0xc>
 801761c:	4621      	mov	r1, r4
 801761e:	f000 fcca 	bl	8017fb6 <__submore>
 8017622:	2800      	cmp	r0, #0
 8017624:	d0f1      	beq.n	801760a <_sungetc_r+0x26>
 8017626:	e7e1      	b.n	80175ec <_sungetc_r+0x8>
 8017628:	6921      	ldr	r1, [r4, #16]
 801762a:	6823      	ldr	r3, [r4, #0]
 801762c:	b151      	cbz	r1, 8017644 <_sungetc_r+0x60>
 801762e:	4299      	cmp	r1, r3
 8017630:	d208      	bcs.n	8017644 <_sungetc_r+0x60>
 8017632:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8017636:	42a9      	cmp	r1, r5
 8017638:	d104      	bne.n	8017644 <_sungetc_r+0x60>
 801763a:	3b01      	subs	r3, #1
 801763c:	3201      	adds	r2, #1
 801763e:	6023      	str	r3, [r4, #0]
 8017640:	6062      	str	r2, [r4, #4]
 8017642:	e7d5      	b.n	80175f0 <_sungetc_r+0xc>
 8017644:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8017648:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801764c:	6363      	str	r3, [r4, #52]	; 0x34
 801764e:	2303      	movs	r3, #3
 8017650:	63a3      	str	r3, [r4, #56]	; 0x38
 8017652:	4623      	mov	r3, r4
 8017654:	f803 5f46 	strb.w	r5, [r3, #70]!
 8017658:	6023      	str	r3, [r4, #0]
 801765a:	2301      	movs	r3, #1
 801765c:	e7dc      	b.n	8017618 <_sungetc_r+0x34>

0801765e <__ssrefill_r>:
 801765e:	b510      	push	{r4, lr}
 8017660:	460c      	mov	r4, r1
 8017662:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017664:	b169      	cbz	r1, 8017682 <__ssrefill_r+0x24>
 8017666:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801766a:	4299      	cmp	r1, r3
 801766c:	d001      	beq.n	8017672 <__ssrefill_r+0x14>
 801766e:	f7ff fd69 	bl	8017144 <_free_r>
 8017672:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017674:	6063      	str	r3, [r4, #4]
 8017676:	2000      	movs	r0, #0
 8017678:	6360      	str	r0, [r4, #52]	; 0x34
 801767a:	b113      	cbz	r3, 8017682 <__ssrefill_r+0x24>
 801767c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801767e:	6023      	str	r3, [r4, #0]
 8017680:	bd10      	pop	{r4, pc}
 8017682:	6923      	ldr	r3, [r4, #16]
 8017684:	6023      	str	r3, [r4, #0]
 8017686:	2300      	movs	r3, #0
 8017688:	6063      	str	r3, [r4, #4]
 801768a:	89a3      	ldrh	r3, [r4, #12]
 801768c:	f043 0320 	orr.w	r3, r3, #32
 8017690:	81a3      	strh	r3, [r4, #12]
 8017692:	f04f 30ff 	mov.w	r0, #4294967295
 8017696:	e7f3      	b.n	8017680 <__ssrefill_r+0x22>

08017698 <__ssvfiscanf_r>:
 8017698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801769c:	460c      	mov	r4, r1
 801769e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80176a2:	2100      	movs	r1, #0
 80176a4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80176a8:	49a6      	ldr	r1, [pc, #664]	; (8017944 <__ssvfiscanf_r+0x2ac>)
 80176aa:	91a0      	str	r1, [sp, #640]	; 0x280
 80176ac:	f10d 0804 	add.w	r8, sp, #4
 80176b0:	49a5      	ldr	r1, [pc, #660]	; (8017948 <__ssvfiscanf_r+0x2b0>)
 80176b2:	4fa6      	ldr	r7, [pc, #664]	; (801794c <__ssvfiscanf_r+0x2b4>)
 80176b4:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8017950 <__ssvfiscanf_r+0x2b8>
 80176b8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80176bc:	4606      	mov	r6, r0
 80176be:	91a1      	str	r1, [sp, #644]	; 0x284
 80176c0:	9300      	str	r3, [sp, #0]
 80176c2:	7813      	ldrb	r3, [r2, #0]
 80176c4:	2b00      	cmp	r3, #0
 80176c6:	f000 815a 	beq.w	801797e <__ssvfiscanf_r+0x2e6>
 80176ca:	5cf9      	ldrb	r1, [r7, r3]
 80176cc:	f011 0108 	ands.w	r1, r1, #8
 80176d0:	f102 0501 	add.w	r5, r2, #1
 80176d4:	d019      	beq.n	801770a <__ssvfiscanf_r+0x72>
 80176d6:	6863      	ldr	r3, [r4, #4]
 80176d8:	2b00      	cmp	r3, #0
 80176da:	dd0f      	ble.n	80176fc <__ssvfiscanf_r+0x64>
 80176dc:	6823      	ldr	r3, [r4, #0]
 80176de:	781a      	ldrb	r2, [r3, #0]
 80176e0:	5cba      	ldrb	r2, [r7, r2]
 80176e2:	0712      	lsls	r2, r2, #28
 80176e4:	d401      	bmi.n	80176ea <__ssvfiscanf_r+0x52>
 80176e6:	462a      	mov	r2, r5
 80176e8:	e7eb      	b.n	80176c2 <__ssvfiscanf_r+0x2a>
 80176ea:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80176ec:	3201      	adds	r2, #1
 80176ee:	9245      	str	r2, [sp, #276]	; 0x114
 80176f0:	6862      	ldr	r2, [r4, #4]
 80176f2:	3301      	adds	r3, #1
 80176f4:	3a01      	subs	r2, #1
 80176f6:	6062      	str	r2, [r4, #4]
 80176f8:	6023      	str	r3, [r4, #0]
 80176fa:	e7ec      	b.n	80176d6 <__ssvfiscanf_r+0x3e>
 80176fc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80176fe:	4621      	mov	r1, r4
 8017700:	4630      	mov	r0, r6
 8017702:	4798      	blx	r3
 8017704:	2800      	cmp	r0, #0
 8017706:	d0e9      	beq.n	80176dc <__ssvfiscanf_r+0x44>
 8017708:	e7ed      	b.n	80176e6 <__ssvfiscanf_r+0x4e>
 801770a:	2b25      	cmp	r3, #37	; 0x25
 801770c:	d012      	beq.n	8017734 <__ssvfiscanf_r+0x9c>
 801770e:	469a      	mov	sl, r3
 8017710:	6863      	ldr	r3, [r4, #4]
 8017712:	2b00      	cmp	r3, #0
 8017714:	f340 8091 	ble.w	801783a <__ssvfiscanf_r+0x1a2>
 8017718:	6822      	ldr	r2, [r4, #0]
 801771a:	7813      	ldrb	r3, [r2, #0]
 801771c:	4553      	cmp	r3, sl
 801771e:	f040 812e 	bne.w	801797e <__ssvfiscanf_r+0x2e6>
 8017722:	6863      	ldr	r3, [r4, #4]
 8017724:	3b01      	subs	r3, #1
 8017726:	6063      	str	r3, [r4, #4]
 8017728:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801772a:	3201      	adds	r2, #1
 801772c:	3301      	adds	r3, #1
 801772e:	6022      	str	r2, [r4, #0]
 8017730:	9345      	str	r3, [sp, #276]	; 0x114
 8017732:	e7d8      	b.n	80176e6 <__ssvfiscanf_r+0x4e>
 8017734:	9141      	str	r1, [sp, #260]	; 0x104
 8017736:	9143      	str	r1, [sp, #268]	; 0x10c
 8017738:	7853      	ldrb	r3, [r2, #1]
 801773a:	2b2a      	cmp	r3, #42	; 0x2a
 801773c:	bf02      	ittt	eq
 801773e:	2310      	moveq	r3, #16
 8017740:	1c95      	addeq	r5, r2, #2
 8017742:	9341      	streq	r3, [sp, #260]	; 0x104
 8017744:	220a      	movs	r2, #10
 8017746:	46aa      	mov	sl, r5
 8017748:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801774c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8017750:	2b09      	cmp	r3, #9
 8017752:	d91c      	bls.n	801778e <__ssvfiscanf_r+0xf6>
 8017754:	487e      	ldr	r0, [pc, #504]	; (8017950 <__ssvfiscanf_r+0x2b8>)
 8017756:	2203      	movs	r2, #3
 8017758:	f7e8 fdf2 	bl	8000340 <memchr>
 801775c:	b138      	cbz	r0, 801776e <__ssvfiscanf_r+0xd6>
 801775e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8017760:	eba0 0009 	sub.w	r0, r0, r9
 8017764:	2301      	movs	r3, #1
 8017766:	4083      	lsls	r3, r0
 8017768:	4313      	orrs	r3, r2
 801776a:	9341      	str	r3, [sp, #260]	; 0x104
 801776c:	4655      	mov	r5, sl
 801776e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017772:	2b78      	cmp	r3, #120	; 0x78
 8017774:	d806      	bhi.n	8017784 <__ssvfiscanf_r+0xec>
 8017776:	2b57      	cmp	r3, #87	; 0x57
 8017778:	d810      	bhi.n	801779c <__ssvfiscanf_r+0x104>
 801777a:	2b25      	cmp	r3, #37	; 0x25
 801777c:	d0c7      	beq.n	801770e <__ssvfiscanf_r+0x76>
 801777e:	d857      	bhi.n	8017830 <__ssvfiscanf_r+0x198>
 8017780:	2b00      	cmp	r3, #0
 8017782:	d065      	beq.n	8017850 <__ssvfiscanf_r+0x1b8>
 8017784:	2303      	movs	r3, #3
 8017786:	9347      	str	r3, [sp, #284]	; 0x11c
 8017788:	230a      	movs	r3, #10
 801778a:	9342      	str	r3, [sp, #264]	; 0x108
 801778c:	e076      	b.n	801787c <__ssvfiscanf_r+0x1e4>
 801778e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8017790:	fb02 1103 	mla	r1, r2, r3, r1
 8017794:	3930      	subs	r1, #48	; 0x30
 8017796:	9143      	str	r1, [sp, #268]	; 0x10c
 8017798:	4655      	mov	r5, sl
 801779a:	e7d4      	b.n	8017746 <__ssvfiscanf_r+0xae>
 801779c:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80177a0:	2a20      	cmp	r2, #32
 80177a2:	d8ef      	bhi.n	8017784 <__ssvfiscanf_r+0xec>
 80177a4:	a101      	add	r1, pc, #4	; (adr r1, 80177ac <__ssvfiscanf_r+0x114>)
 80177a6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80177aa:	bf00      	nop
 80177ac:	0801785f 	.word	0x0801785f
 80177b0:	08017785 	.word	0x08017785
 80177b4:	08017785 	.word	0x08017785
 80177b8:	080178bd 	.word	0x080178bd
 80177bc:	08017785 	.word	0x08017785
 80177c0:	08017785 	.word	0x08017785
 80177c4:	08017785 	.word	0x08017785
 80177c8:	08017785 	.word	0x08017785
 80177cc:	08017785 	.word	0x08017785
 80177d0:	08017785 	.word	0x08017785
 80177d4:	08017785 	.word	0x08017785
 80177d8:	080178d3 	.word	0x080178d3
 80177dc:	080178b9 	.word	0x080178b9
 80177e0:	08017837 	.word	0x08017837
 80177e4:	08017837 	.word	0x08017837
 80177e8:	08017837 	.word	0x08017837
 80177ec:	08017785 	.word	0x08017785
 80177f0:	08017875 	.word	0x08017875
 80177f4:	08017785 	.word	0x08017785
 80177f8:	08017785 	.word	0x08017785
 80177fc:	08017785 	.word	0x08017785
 8017800:	08017785 	.word	0x08017785
 8017804:	080178e3 	.word	0x080178e3
 8017808:	080178b1 	.word	0x080178b1
 801780c:	08017857 	.word	0x08017857
 8017810:	08017785 	.word	0x08017785
 8017814:	08017785 	.word	0x08017785
 8017818:	080178df 	.word	0x080178df
 801781c:	08017785 	.word	0x08017785
 8017820:	080178b9 	.word	0x080178b9
 8017824:	08017785 	.word	0x08017785
 8017828:	08017785 	.word	0x08017785
 801782c:	0801785f 	.word	0x0801785f
 8017830:	3b45      	subs	r3, #69	; 0x45
 8017832:	2b02      	cmp	r3, #2
 8017834:	d8a6      	bhi.n	8017784 <__ssvfiscanf_r+0xec>
 8017836:	2305      	movs	r3, #5
 8017838:	e01f      	b.n	801787a <__ssvfiscanf_r+0x1e2>
 801783a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801783c:	4621      	mov	r1, r4
 801783e:	4630      	mov	r0, r6
 8017840:	4798      	blx	r3
 8017842:	2800      	cmp	r0, #0
 8017844:	f43f af68 	beq.w	8017718 <__ssvfiscanf_r+0x80>
 8017848:	9844      	ldr	r0, [sp, #272]	; 0x110
 801784a:	2800      	cmp	r0, #0
 801784c:	f040 808d 	bne.w	801796a <__ssvfiscanf_r+0x2d2>
 8017850:	f04f 30ff 	mov.w	r0, #4294967295
 8017854:	e08f      	b.n	8017976 <__ssvfiscanf_r+0x2de>
 8017856:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8017858:	f042 0220 	orr.w	r2, r2, #32
 801785c:	9241      	str	r2, [sp, #260]	; 0x104
 801785e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8017860:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8017864:	9241      	str	r2, [sp, #260]	; 0x104
 8017866:	2210      	movs	r2, #16
 8017868:	2b6f      	cmp	r3, #111	; 0x6f
 801786a:	9242      	str	r2, [sp, #264]	; 0x108
 801786c:	bf34      	ite	cc
 801786e:	2303      	movcc	r3, #3
 8017870:	2304      	movcs	r3, #4
 8017872:	e002      	b.n	801787a <__ssvfiscanf_r+0x1e2>
 8017874:	2300      	movs	r3, #0
 8017876:	9342      	str	r3, [sp, #264]	; 0x108
 8017878:	2303      	movs	r3, #3
 801787a:	9347      	str	r3, [sp, #284]	; 0x11c
 801787c:	6863      	ldr	r3, [r4, #4]
 801787e:	2b00      	cmp	r3, #0
 8017880:	dd3d      	ble.n	80178fe <__ssvfiscanf_r+0x266>
 8017882:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017884:	0659      	lsls	r1, r3, #25
 8017886:	d404      	bmi.n	8017892 <__ssvfiscanf_r+0x1fa>
 8017888:	6823      	ldr	r3, [r4, #0]
 801788a:	781a      	ldrb	r2, [r3, #0]
 801788c:	5cba      	ldrb	r2, [r7, r2]
 801788e:	0712      	lsls	r2, r2, #28
 8017890:	d43c      	bmi.n	801790c <__ssvfiscanf_r+0x274>
 8017892:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8017894:	2b02      	cmp	r3, #2
 8017896:	dc4b      	bgt.n	8017930 <__ssvfiscanf_r+0x298>
 8017898:	466b      	mov	r3, sp
 801789a:	4622      	mov	r2, r4
 801789c:	a941      	add	r1, sp, #260	; 0x104
 801789e:	4630      	mov	r0, r6
 80178a0:	f000 fa02 	bl	8017ca8 <_scanf_chars>
 80178a4:	2801      	cmp	r0, #1
 80178a6:	d06a      	beq.n	801797e <__ssvfiscanf_r+0x2e6>
 80178a8:	2802      	cmp	r0, #2
 80178aa:	f47f af1c 	bne.w	80176e6 <__ssvfiscanf_r+0x4e>
 80178ae:	e7cb      	b.n	8017848 <__ssvfiscanf_r+0x1b0>
 80178b0:	2308      	movs	r3, #8
 80178b2:	9342      	str	r3, [sp, #264]	; 0x108
 80178b4:	2304      	movs	r3, #4
 80178b6:	e7e0      	b.n	801787a <__ssvfiscanf_r+0x1e2>
 80178b8:	220a      	movs	r2, #10
 80178ba:	e7d5      	b.n	8017868 <__ssvfiscanf_r+0x1d0>
 80178bc:	4629      	mov	r1, r5
 80178be:	4640      	mov	r0, r8
 80178c0:	f000 fb40 	bl	8017f44 <__sccl>
 80178c4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80178c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80178ca:	9341      	str	r3, [sp, #260]	; 0x104
 80178cc:	4605      	mov	r5, r0
 80178ce:	2301      	movs	r3, #1
 80178d0:	e7d3      	b.n	801787a <__ssvfiscanf_r+0x1e2>
 80178d2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80178d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80178d8:	9341      	str	r3, [sp, #260]	; 0x104
 80178da:	2300      	movs	r3, #0
 80178dc:	e7cd      	b.n	801787a <__ssvfiscanf_r+0x1e2>
 80178de:	2302      	movs	r3, #2
 80178e0:	e7cb      	b.n	801787a <__ssvfiscanf_r+0x1e2>
 80178e2:	9841      	ldr	r0, [sp, #260]	; 0x104
 80178e4:	06c3      	lsls	r3, r0, #27
 80178e6:	f53f aefe 	bmi.w	80176e6 <__ssvfiscanf_r+0x4e>
 80178ea:	9b00      	ldr	r3, [sp, #0]
 80178ec:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80178ee:	1d19      	adds	r1, r3, #4
 80178f0:	9100      	str	r1, [sp, #0]
 80178f2:	681b      	ldr	r3, [r3, #0]
 80178f4:	07c0      	lsls	r0, r0, #31
 80178f6:	bf4c      	ite	mi
 80178f8:	801a      	strhmi	r2, [r3, #0]
 80178fa:	601a      	strpl	r2, [r3, #0]
 80178fc:	e6f3      	b.n	80176e6 <__ssvfiscanf_r+0x4e>
 80178fe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017900:	4621      	mov	r1, r4
 8017902:	4630      	mov	r0, r6
 8017904:	4798      	blx	r3
 8017906:	2800      	cmp	r0, #0
 8017908:	d0bb      	beq.n	8017882 <__ssvfiscanf_r+0x1ea>
 801790a:	e79d      	b.n	8017848 <__ssvfiscanf_r+0x1b0>
 801790c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801790e:	3201      	adds	r2, #1
 8017910:	9245      	str	r2, [sp, #276]	; 0x114
 8017912:	6862      	ldr	r2, [r4, #4]
 8017914:	3a01      	subs	r2, #1
 8017916:	2a00      	cmp	r2, #0
 8017918:	6062      	str	r2, [r4, #4]
 801791a:	dd02      	ble.n	8017922 <__ssvfiscanf_r+0x28a>
 801791c:	3301      	adds	r3, #1
 801791e:	6023      	str	r3, [r4, #0]
 8017920:	e7b2      	b.n	8017888 <__ssvfiscanf_r+0x1f0>
 8017922:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017924:	4621      	mov	r1, r4
 8017926:	4630      	mov	r0, r6
 8017928:	4798      	blx	r3
 801792a:	2800      	cmp	r0, #0
 801792c:	d0ac      	beq.n	8017888 <__ssvfiscanf_r+0x1f0>
 801792e:	e78b      	b.n	8017848 <__ssvfiscanf_r+0x1b0>
 8017930:	2b04      	cmp	r3, #4
 8017932:	dc0f      	bgt.n	8017954 <__ssvfiscanf_r+0x2bc>
 8017934:	466b      	mov	r3, sp
 8017936:	4622      	mov	r2, r4
 8017938:	a941      	add	r1, sp, #260	; 0x104
 801793a:	4630      	mov	r0, r6
 801793c:	f000 fa0e 	bl	8017d5c <_scanf_i>
 8017940:	e7b0      	b.n	80178a4 <__ssvfiscanf_r+0x20c>
 8017942:	bf00      	nop
 8017944:	080175e5 	.word	0x080175e5
 8017948:	0801765f 	.word	0x0801765f
 801794c:	080185a3 	.word	0x080185a3
 8017950:	0801855a 	.word	0x0801855a
 8017954:	4b0b      	ldr	r3, [pc, #44]	; (8017984 <__ssvfiscanf_r+0x2ec>)
 8017956:	2b00      	cmp	r3, #0
 8017958:	f43f aec5 	beq.w	80176e6 <__ssvfiscanf_r+0x4e>
 801795c:	466b      	mov	r3, sp
 801795e:	4622      	mov	r2, r4
 8017960:	a941      	add	r1, sp, #260	; 0x104
 8017962:	4630      	mov	r0, r6
 8017964:	f3af 8000 	nop.w
 8017968:	e79c      	b.n	80178a4 <__ssvfiscanf_r+0x20c>
 801796a:	89a3      	ldrh	r3, [r4, #12]
 801796c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8017970:	bf18      	it	ne
 8017972:	f04f 30ff 	movne.w	r0, #4294967295
 8017976:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 801797a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801797e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8017980:	e7f9      	b.n	8017976 <__ssvfiscanf_r+0x2de>
 8017982:	bf00      	nop
 8017984:	00000000 	.word	0x00000000

08017988 <_printf_common>:
 8017988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801798c:	4616      	mov	r6, r2
 801798e:	4699      	mov	r9, r3
 8017990:	688a      	ldr	r2, [r1, #8]
 8017992:	690b      	ldr	r3, [r1, #16]
 8017994:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8017998:	4293      	cmp	r3, r2
 801799a:	bfb8      	it	lt
 801799c:	4613      	movlt	r3, r2
 801799e:	6033      	str	r3, [r6, #0]
 80179a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80179a4:	4607      	mov	r7, r0
 80179a6:	460c      	mov	r4, r1
 80179a8:	b10a      	cbz	r2, 80179ae <_printf_common+0x26>
 80179aa:	3301      	adds	r3, #1
 80179ac:	6033      	str	r3, [r6, #0]
 80179ae:	6823      	ldr	r3, [r4, #0]
 80179b0:	0699      	lsls	r1, r3, #26
 80179b2:	bf42      	ittt	mi
 80179b4:	6833      	ldrmi	r3, [r6, #0]
 80179b6:	3302      	addmi	r3, #2
 80179b8:	6033      	strmi	r3, [r6, #0]
 80179ba:	6825      	ldr	r5, [r4, #0]
 80179bc:	f015 0506 	ands.w	r5, r5, #6
 80179c0:	d106      	bne.n	80179d0 <_printf_common+0x48>
 80179c2:	f104 0a19 	add.w	sl, r4, #25
 80179c6:	68e3      	ldr	r3, [r4, #12]
 80179c8:	6832      	ldr	r2, [r6, #0]
 80179ca:	1a9b      	subs	r3, r3, r2
 80179cc:	42ab      	cmp	r3, r5
 80179ce:	dc26      	bgt.n	8017a1e <_printf_common+0x96>
 80179d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80179d4:	1e13      	subs	r3, r2, #0
 80179d6:	6822      	ldr	r2, [r4, #0]
 80179d8:	bf18      	it	ne
 80179da:	2301      	movne	r3, #1
 80179dc:	0692      	lsls	r2, r2, #26
 80179de:	d42b      	bmi.n	8017a38 <_printf_common+0xb0>
 80179e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80179e4:	4649      	mov	r1, r9
 80179e6:	4638      	mov	r0, r7
 80179e8:	47c0      	blx	r8
 80179ea:	3001      	adds	r0, #1
 80179ec:	d01e      	beq.n	8017a2c <_printf_common+0xa4>
 80179ee:	6823      	ldr	r3, [r4, #0]
 80179f0:	6922      	ldr	r2, [r4, #16]
 80179f2:	f003 0306 	and.w	r3, r3, #6
 80179f6:	2b04      	cmp	r3, #4
 80179f8:	bf02      	ittt	eq
 80179fa:	68e5      	ldreq	r5, [r4, #12]
 80179fc:	6833      	ldreq	r3, [r6, #0]
 80179fe:	1aed      	subeq	r5, r5, r3
 8017a00:	68a3      	ldr	r3, [r4, #8]
 8017a02:	bf0c      	ite	eq
 8017a04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017a08:	2500      	movne	r5, #0
 8017a0a:	4293      	cmp	r3, r2
 8017a0c:	bfc4      	itt	gt
 8017a0e:	1a9b      	subgt	r3, r3, r2
 8017a10:	18ed      	addgt	r5, r5, r3
 8017a12:	2600      	movs	r6, #0
 8017a14:	341a      	adds	r4, #26
 8017a16:	42b5      	cmp	r5, r6
 8017a18:	d11a      	bne.n	8017a50 <_printf_common+0xc8>
 8017a1a:	2000      	movs	r0, #0
 8017a1c:	e008      	b.n	8017a30 <_printf_common+0xa8>
 8017a1e:	2301      	movs	r3, #1
 8017a20:	4652      	mov	r2, sl
 8017a22:	4649      	mov	r1, r9
 8017a24:	4638      	mov	r0, r7
 8017a26:	47c0      	blx	r8
 8017a28:	3001      	adds	r0, #1
 8017a2a:	d103      	bne.n	8017a34 <_printf_common+0xac>
 8017a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8017a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017a34:	3501      	adds	r5, #1
 8017a36:	e7c6      	b.n	80179c6 <_printf_common+0x3e>
 8017a38:	18e1      	adds	r1, r4, r3
 8017a3a:	1c5a      	adds	r2, r3, #1
 8017a3c:	2030      	movs	r0, #48	; 0x30
 8017a3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8017a42:	4422      	add	r2, r4
 8017a44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8017a48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017a4c:	3302      	adds	r3, #2
 8017a4e:	e7c7      	b.n	80179e0 <_printf_common+0x58>
 8017a50:	2301      	movs	r3, #1
 8017a52:	4622      	mov	r2, r4
 8017a54:	4649      	mov	r1, r9
 8017a56:	4638      	mov	r0, r7
 8017a58:	47c0      	blx	r8
 8017a5a:	3001      	adds	r0, #1
 8017a5c:	d0e6      	beq.n	8017a2c <_printf_common+0xa4>
 8017a5e:	3601      	adds	r6, #1
 8017a60:	e7d9      	b.n	8017a16 <_printf_common+0x8e>
	...

08017a64 <_printf_i>:
 8017a64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017a68:	7e0f      	ldrb	r7, [r1, #24]
 8017a6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8017a6c:	2f78      	cmp	r7, #120	; 0x78
 8017a6e:	4691      	mov	r9, r2
 8017a70:	4680      	mov	r8, r0
 8017a72:	460c      	mov	r4, r1
 8017a74:	469a      	mov	sl, r3
 8017a76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8017a7a:	d807      	bhi.n	8017a8c <_printf_i+0x28>
 8017a7c:	2f62      	cmp	r7, #98	; 0x62
 8017a7e:	d80a      	bhi.n	8017a96 <_printf_i+0x32>
 8017a80:	2f00      	cmp	r7, #0
 8017a82:	f000 80d4 	beq.w	8017c2e <_printf_i+0x1ca>
 8017a86:	2f58      	cmp	r7, #88	; 0x58
 8017a88:	f000 80c0 	beq.w	8017c0c <_printf_i+0x1a8>
 8017a8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017a90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8017a94:	e03a      	b.n	8017b0c <_printf_i+0xa8>
 8017a96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8017a9a:	2b15      	cmp	r3, #21
 8017a9c:	d8f6      	bhi.n	8017a8c <_printf_i+0x28>
 8017a9e:	a101      	add	r1, pc, #4	; (adr r1, 8017aa4 <_printf_i+0x40>)
 8017aa0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017aa4:	08017afd 	.word	0x08017afd
 8017aa8:	08017b11 	.word	0x08017b11
 8017aac:	08017a8d 	.word	0x08017a8d
 8017ab0:	08017a8d 	.word	0x08017a8d
 8017ab4:	08017a8d 	.word	0x08017a8d
 8017ab8:	08017a8d 	.word	0x08017a8d
 8017abc:	08017b11 	.word	0x08017b11
 8017ac0:	08017a8d 	.word	0x08017a8d
 8017ac4:	08017a8d 	.word	0x08017a8d
 8017ac8:	08017a8d 	.word	0x08017a8d
 8017acc:	08017a8d 	.word	0x08017a8d
 8017ad0:	08017c15 	.word	0x08017c15
 8017ad4:	08017b3d 	.word	0x08017b3d
 8017ad8:	08017bcf 	.word	0x08017bcf
 8017adc:	08017a8d 	.word	0x08017a8d
 8017ae0:	08017a8d 	.word	0x08017a8d
 8017ae4:	08017c37 	.word	0x08017c37
 8017ae8:	08017a8d 	.word	0x08017a8d
 8017aec:	08017b3d 	.word	0x08017b3d
 8017af0:	08017a8d 	.word	0x08017a8d
 8017af4:	08017a8d 	.word	0x08017a8d
 8017af8:	08017bd7 	.word	0x08017bd7
 8017afc:	682b      	ldr	r3, [r5, #0]
 8017afe:	1d1a      	adds	r2, r3, #4
 8017b00:	681b      	ldr	r3, [r3, #0]
 8017b02:	602a      	str	r2, [r5, #0]
 8017b04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017b08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017b0c:	2301      	movs	r3, #1
 8017b0e:	e09f      	b.n	8017c50 <_printf_i+0x1ec>
 8017b10:	6820      	ldr	r0, [r4, #0]
 8017b12:	682b      	ldr	r3, [r5, #0]
 8017b14:	0607      	lsls	r7, r0, #24
 8017b16:	f103 0104 	add.w	r1, r3, #4
 8017b1a:	6029      	str	r1, [r5, #0]
 8017b1c:	d501      	bpl.n	8017b22 <_printf_i+0xbe>
 8017b1e:	681e      	ldr	r6, [r3, #0]
 8017b20:	e003      	b.n	8017b2a <_printf_i+0xc6>
 8017b22:	0646      	lsls	r6, r0, #25
 8017b24:	d5fb      	bpl.n	8017b1e <_printf_i+0xba>
 8017b26:	f9b3 6000 	ldrsh.w	r6, [r3]
 8017b2a:	2e00      	cmp	r6, #0
 8017b2c:	da03      	bge.n	8017b36 <_printf_i+0xd2>
 8017b2e:	232d      	movs	r3, #45	; 0x2d
 8017b30:	4276      	negs	r6, r6
 8017b32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017b36:	485a      	ldr	r0, [pc, #360]	; (8017ca0 <_printf_i+0x23c>)
 8017b38:	230a      	movs	r3, #10
 8017b3a:	e012      	b.n	8017b62 <_printf_i+0xfe>
 8017b3c:	682b      	ldr	r3, [r5, #0]
 8017b3e:	6820      	ldr	r0, [r4, #0]
 8017b40:	1d19      	adds	r1, r3, #4
 8017b42:	6029      	str	r1, [r5, #0]
 8017b44:	0605      	lsls	r5, r0, #24
 8017b46:	d501      	bpl.n	8017b4c <_printf_i+0xe8>
 8017b48:	681e      	ldr	r6, [r3, #0]
 8017b4a:	e002      	b.n	8017b52 <_printf_i+0xee>
 8017b4c:	0641      	lsls	r1, r0, #25
 8017b4e:	d5fb      	bpl.n	8017b48 <_printf_i+0xe4>
 8017b50:	881e      	ldrh	r6, [r3, #0]
 8017b52:	4853      	ldr	r0, [pc, #332]	; (8017ca0 <_printf_i+0x23c>)
 8017b54:	2f6f      	cmp	r7, #111	; 0x6f
 8017b56:	bf0c      	ite	eq
 8017b58:	2308      	moveq	r3, #8
 8017b5a:	230a      	movne	r3, #10
 8017b5c:	2100      	movs	r1, #0
 8017b5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8017b62:	6865      	ldr	r5, [r4, #4]
 8017b64:	60a5      	str	r5, [r4, #8]
 8017b66:	2d00      	cmp	r5, #0
 8017b68:	bfa2      	ittt	ge
 8017b6a:	6821      	ldrge	r1, [r4, #0]
 8017b6c:	f021 0104 	bicge.w	r1, r1, #4
 8017b70:	6021      	strge	r1, [r4, #0]
 8017b72:	b90e      	cbnz	r6, 8017b78 <_printf_i+0x114>
 8017b74:	2d00      	cmp	r5, #0
 8017b76:	d04b      	beq.n	8017c10 <_printf_i+0x1ac>
 8017b78:	4615      	mov	r5, r2
 8017b7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8017b7e:	fb03 6711 	mls	r7, r3, r1, r6
 8017b82:	5dc7      	ldrb	r7, [r0, r7]
 8017b84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8017b88:	4637      	mov	r7, r6
 8017b8a:	42bb      	cmp	r3, r7
 8017b8c:	460e      	mov	r6, r1
 8017b8e:	d9f4      	bls.n	8017b7a <_printf_i+0x116>
 8017b90:	2b08      	cmp	r3, #8
 8017b92:	d10b      	bne.n	8017bac <_printf_i+0x148>
 8017b94:	6823      	ldr	r3, [r4, #0]
 8017b96:	07de      	lsls	r6, r3, #31
 8017b98:	d508      	bpl.n	8017bac <_printf_i+0x148>
 8017b9a:	6923      	ldr	r3, [r4, #16]
 8017b9c:	6861      	ldr	r1, [r4, #4]
 8017b9e:	4299      	cmp	r1, r3
 8017ba0:	bfde      	ittt	le
 8017ba2:	2330      	movle	r3, #48	; 0x30
 8017ba4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8017ba8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8017bac:	1b52      	subs	r2, r2, r5
 8017bae:	6122      	str	r2, [r4, #16]
 8017bb0:	f8cd a000 	str.w	sl, [sp]
 8017bb4:	464b      	mov	r3, r9
 8017bb6:	aa03      	add	r2, sp, #12
 8017bb8:	4621      	mov	r1, r4
 8017bba:	4640      	mov	r0, r8
 8017bbc:	f7ff fee4 	bl	8017988 <_printf_common>
 8017bc0:	3001      	adds	r0, #1
 8017bc2:	d14a      	bne.n	8017c5a <_printf_i+0x1f6>
 8017bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8017bc8:	b004      	add	sp, #16
 8017bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017bce:	6823      	ldr	r3, [r4, #0]
 8017bd0:	f043 0320 	orr.w	r3, r3, #32
 8017bd4:	6023      	str	r3, [r4, #0]
 8017bd6:	4833      	ldr	r0, [pc, #204]	; (8017ca4 <_printf_i+0x240>)
 8017bd8:	2778      	movs	r7, #120	; 0x78
 8017bda:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8017bde:	6823      	ldr	r3, [r4, #0]
 8017be0:	6829      	ldr	r1, [r5, #0]
 8017be2:	061f      	lsls	r7, r3, #24
 8017be4:	f851 6b04 	ldr.w	r6, [r1], #4
 8017be8:	d402      	bmi.n	8017bf0 <_printf_i+0x18c>
 8017bea:	065f      	lsls	r7, r3, #25
 8017bec:	bf48      	it	mi
 8017bee:	b2b6      	uxthmi	r6, r6
 8017bf0:	07df      	lsls	r7, r3, #31
 8017bf2:	bf48      	it	mi
 8017bf4:	f043 0320 	orrmi.w	r3, r3, #32
 8017bf8:	6029      	str	r1, [r5, #0]
 8017bfa:	bf48      	it	mi
 8017bfc:	6023      	strmi	r3, [r4, #0]
 8017bfe:	b91e      	cbnz	r6, 8017c08 <_printf_i+0x1a4>
 8017c00:	6823      	ldr	r3, [r4, #0]
 8017c02:	f023 0320 	bic.w	r3, r3, #32
 8017c06:	6023      	str	r3, [r4, #0]
 8017c08:	2310      	movs	r3, #16
 8017c0a:	e7a7      	b.n	8017b5c <_printf_i+0xf8>
 8017c0c:	4824      	ldr	r0, [pc, #144]	; (8017ca0 <_printf_i+0x23c>)
 8017c0e:	e7e4      	b.n	8017bda <_printf_i+0x176>
 8017c10:	4615      	mov	r5, r2
 8017c12:	e7bd      	b.n	8017b90 <_printf_i+0x12c>
 8017c14:	682b      	ldr	r3, [r5, #0]
 8017c16:	6826      	ldr	r6, [r4, #0]
 8017c18:	6961      	ldr	r1, [r4, #20]
 8017c1a:	1d18      	adds	r0, r3, #4
 8017c1c:	6028      	str	r0, [r5, #0]
 8017c1e:	0635      	lsls	r5, r6, #24
 8017c20:	681b      	ldr	r3, [r3, #0]
 8017c22:	d501      	bpl.n	8017c28 <_printf_i+0x1c4>
 8017c24:	6019      	str	r1, [r3, #0]
 8017c26:	e002      	b.n	8017c2e <_printf_i+0x1ca>
 8017c28:	0670      	lsls	r0, r6, #25
 8017c2a:	d5fb      	bpl.n	8017c24 <_printf_i+0x1c0>
 8017c2c:	8019      	strh	r1, [r3, #0]
 8017c2e:	2300      	movs	r3, #0
 8017c30:	6123      	str	r3, [r4, #16]
 8017c32:	4615      	mov	r5, r2
 8017c34:	e7bc      	b.n	8017bb0 <_printf_i+0x14c>
 8017c36:	682b      	ldr	r3, [r5, #0]
 8017c38:	1d1a      	adds	r2, r3, #4
 8017c3a:	602a      	str	r2, [r5, #0]
 8017c3c:	681d      	ldr	r5, [r3, #0]
 8017c3e:	6862      	ldr	r2, [r4, #4]
 8017c40:	2100      	movs	r1, #0
 8017c42:	4628      	mov	r0, r5
 8017c44:	f7e8 fb7c 	bl	8000340 <memchr>
 8017c48:	b108      	cbz	r0, 8017c4e <_printf_i+0x1ea>
 8017c4a:	1b40      	subs	r0, r0, r5
 8017c4c:	6060      	str	r0, [r4, #4]
 8017c4e:	6863      	ldr	r3, [r4, #4]
 8017c50:	6123      	str	r3, [r4, #16]
 8017c52:	2300      	movs	r3, #0
 8017c54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017c58:	e7aa      	b.n	8017bb0 <_printf_i+0x14c>
 8017c5a:	6923      	ldr	r3, [r4, #16]
 8017c5c:	462a      	mov	r2, r5
 8017c5e:	4649      	mov	r1, r9
 8017c60:	4640      	mov	r0, r8
 8017c62:	47d0      	blx	sl
 8017c64:	3001      	adds	r0, #1
 8017c66:	d0ad      	beq.n	8017bc4 <_printf_i+0x160>
 8017c68:	6823      	ldr	r3, [r4, #0]
 8017c6a:	079b      	lsls	r3, r3, #30
 8017c6c:	d413      	bmi.n	8017c96 <_printf_i+0x232>
 8017c6e:	68e0      	ldr	r0, [r4, #12]
 8017c70:	9b03      	ldr	r3, [sp, #12]
 8017c72:	4298      	cmp	r0, r3
 8017c74:	bfb8      	it	lt
 8017c76:	4618      	movlt	r0, r3
 8017c78:	e7a6      	b.n	8017bc8 <_printf_i+0x164>
 8017c7a:	2301      	movs	r3, #1
 8017c7c:	4632      	mov	r2, r6
 8017c7e:	4649      	mov	r1, r9
 8017c80:	4640      	mov	r0, r8
 8017c82:	47d0      	blx	sl
 8017c84:	3001      	adds	r0, #1
 8017c86:	d09d      	beq.n	8017bc4 <_printf_i+0x160>
 8017c88:	3501      	adds	r5, #1
 8017c8a:	68e3      	ldr	r3, [r4, #12]
 8017c8c:	9903      	ldr	r1, [sp, #12]
 8017c8e:	1a5b      	subs	r3, r3, r1
 8017c90:	42ab      	cmp	r3, r5
 8017c92:	dcf2      	bgt.n	8017c7a <_printf_i+0x216>
 8017c94:	e7eb      	b.n	8017c6e <_printf_i+0x20a>
 8017c96:	2500      	movs	r5, #0
 8017c98:	f104 0619 	add.w	r6, r4, #25
 8017c9c:	e7f5      	b.n	8017c8a <_printf_i+0x226>
 8017c9e:	bf00      	nop
 8017ca0:	08018565 	.word	0x08018565
 8017ca4:	08018576 	.word	0x08018576

08017ca8 <_scanf_chars>:
 8017ca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017cac:	4615      	mov	r5, r2
 8017cae:	688a      	ldr	r2, [r1, #8]
 8017cb0:	4680      	mov	r8, r0
 8017cb2:	460c      	mov	r4, r1
 8017cb4:	b932      	cbnz	r2, 8017cc4 <_scanf_chars+0x1c>
 8017cb6:	698a      	ldr	r2, [r1, #24]
 8017cb8:	2a00      	cmp	r2, #0
 8017cba:	bf0c      	ite	eq
 8017cbc:	2201      	moveq	r2, #1
 8017cbe:	f04f 32ff 	movne.w	r2, #4294967295
 8017cc2:	608a      	str	r2, [r1, #8]
 8017cc4:	6822      	ldr	r2, [r4, #0]
 8017cc6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8017d58 <_scanf_chars+0xb0>
 8017cca:	06d1      	lsls	r1, r2, #27
 8017ccc:	bf5f      	itttt	pl
 8017cce:	681a      	ldrpl	r2, [r3, #0]
 8017cd0:	1d11      	addpl	r1, r2, #4
 8017cd2:	6019      	strpl	r1, [r3, #0]
 8017cd4:	6816      	ldrpl	r6, [r2, #0]
 8017cd6:	2700      	movs	r7, #0
 8017cd8:	69a0      	ldr	r0, [r4, #24]
 8017cda:	b188      	cbz	r0, 8017d00 <_scanf_chars+0x58>
 8017cdc:	2801      	cmp	r0, #1
 8017cde:	d107      	bne.n	8017cf0 <_scanf_chars+0x48>
 8017ce0:	682a      	ldr	r2, [r5, #0]
 8017ce2:	7811      	ldrb	r1, [r2, #0]
 8017ce4:	6962      	ldr	r2, [r4, #20]
 8017ce6:	5c52      	ldrb	r2, [r2, r1]
 8017ce8:	b952      	cbnz	r2, 8017d00 <_scanf_chars+0x58>
 8017cea:	2f00      	cmp	r7, #0
 8017cec:	d031      	beq.n	8017d52 <_scanf_chars+0xaa>
 8017cee:	e022      	b.n	8017d36 <_scanf_chars+0x8e>
 8017cf0:	2802      	cmp	r0, #2
 8017cf2:	d120      	bne.n	8017d36 <_scanf_chars+0x8e>
 8017cf4:	682b      	ldr	r3, [r5, #0]
 8017cf6:	781b      	ldrb	r3, [r3, #0]
 8017cf8:	f819 3003 	ldrb.w	r3, [r9, r3]
 8017cfc:	071b      	lsls	r3, r3, #28
 8017cfe:	d41a      	bmi.n	8017d36 <_scanf_chars+0x8e>
 8017d00:	6823      	ldr	r3, [r4, #0]
 8017d02:	06da      	lsls	r2, r3, #27
 8017d04:	bf5e      	ittt	pl
 8017d06:	682b      	ldrpl	r3, [r5, #0]
 8017d08:	781b      	ldrbpl	r3, [r3, #0]
 8017d0a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8017d0e:	682a      	ldr	r2, [r5, #0]
 8017d10:	686b      	ldr	r3, [r5, #4]
 8017d12:	3201      	adds	r2, #1
 8017d14:	602a      	str	r2, [r5, #0]
 8017d16:	68a2      	ldr	r2, [r4, #8]
 8017d18:	3b01      	subs	r3, #1
 8017d1a:	3a01      	subs	r2, #1
 8017d1c:	606b      	str	r3, [r5, #4]
 8017d1e:	3701      	adds	r7, #1
 8017d20:	60a2      	str	r2, [r4, #8]
 8017d22:	b142      	cbz	r2, 8017d36 <_scanf_chars+0x8e>
 8017d24:	2b00      	cmp	r3, #0
 8017d26:	dcd7      	bgt.n	8017cd8 <_scanf_chars+0x30>
 8017d28:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017d2c:	4629      	mov	r1, r5
 8017d2e:	4640      	mov	r0, r8
 8017d30:	4798      	blx	r3
 8017d32:	2800      	cmp	r0, #0
 8017d34:	d0d0      	beq.n	8017cd8 <_scanf_chars+0x30>
 8017d36:	6823      	ldr	r3, [r4, #0]
 8017d38:	f013 0310 	ands.w	r3, r3, #16
 8017d3c:	d105      	bne.n	8017d4a <_scanf_chars+0xa2>
 8017d3e:	68e2      	ldr	r2, [r4, #12]
 8017d40:	3201      	adds	r2, #1
 8017d42:	60e2      	str	r2, [r4, #12]
 8017d44:	69a2      	ldr	r2, [r4, #24]
 8017d46:	b102      	cbz	r2, 8017d4a <_scanf_chars+0xa2>
 8017d48:	7033      	strb	r3, [r6, #0]
 8017d4a:	6923      	ldr	r3, [r4, #16]
 8017d4c:	443b      	add	r3, r7
 8017d4e:	6123      	str	r3, [r4, #16]
 8017d50:	2000      	movs	r0, #0
 8017d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017d56:	bf00      	nop
 8017d58:	080185a3 	.word	0x080185a3

08017d5c <_scanf_i>:
 8017d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d60:	4698      	mov	r8, r3
 8017d62:	4b74      	ldr	r3, [pc, #464]	; (8017f34 <_scanf_i+0x1d8>)
 8017d64:	460c      	mov	r4, r1
 8017d66:	4682      	mov	sl, r0
 8017d68:	4616      	mov	r6, r2
 8017d6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017d6e:	b087      	sub	sp, #28
 8017d70:	ab03      	add	r3, sp, #12
 8017d72:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8017d76:	4b70      	ldr	r3, [pc, #448]	; (8017f38 <_scanf_i+0x1dc>)
 8017d78:	69a1      	ldr	r1, [r4, #24]
 8017d7a:	4a70      	ldr	r2, [pc, #448]	; (8017f3c <_scanf_i+0x1e0>)
 8017d7c:	2903      	cmp	r1, #3
 8017d7e:	bf18      	it	ne
 8017d80:	461a      	movne	r2, r3
 8017d82:	68a3      	ldr	r3, [r4, #8]
 8017d84:	9201      	str	r2, [sp, #4]
 8017d86:	1e5a      	subs	r2, r3, #1
 8017d88:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8017d8c:	bf88      	it	hi
 8017d8e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8017d92:	4627      	mov	r7, r4
 8017d94:	bf82      	ittt	hi
 8017d96:	eb03 0905 	addhi.w	r9, r3, r5
 8017d9a:	f240 135d 	movwhi	r3, #349	; 0x15d
 8017d9e:	60a3      	strhi	r3, [r4, #8]
 8017da0:	f857 3b1c 	ldr.w	r3, [r7], #28
 8017da4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8017da8:	bf98      	it	ls
 8017daa:	f04f 0900 	movls.w	r9, #0
 8017dae:	6023      	str	r3, [r4, #0]
 8017db0:	463d      	mov	r5, r7
 8017db2:	f04f 0b00 	mov.w	fp, #0
 8017db6:	6831      	ldr	r1, [r6, #0]
 8017db8:	ab03      	add	r3, sp, #12
 8017dba:	7809      	ldrb	r1, [r1, #0]
 8017dbc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8017dc0:	2202      	movs	r2, #2
 8017dc2:	f7e8 fabd 	bl	8000340 <memchr>
 8017dc6:	b328      	cbz	r0, 8017e14 <_scanf_i+0xb8>
 8017dc8:	f1bb 0f01 	cmp.w	fp, #1
 8017dcc:	d159      	bne.n	8017e82 <_scanf_i+0x126>
 8017dce:	6862      	ldr	r2, [r4, #4]
 8017dd0:	b92a      	cbnz	r2, 8017dde <_scanf_i+0x82>
 8017dd2:	6822      	ldr	r2, [r4, #0]
 8017dd4:	2308      	movs	r3, #8
 8017dd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8017dda:	6063      	str	r3, [r4, #4]
 8017ddc:	6022      	str	r2, [r4, #0]
 8017dde:	6822      	ldr	r2, [r4, #0]
 8017de0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8017de4:	6022      	str	r2, [r4, #0]
 8017de6:	68a2      	ldr	r2, [r4, #8]
 8017de8:	1e51      	subs	r1, r2, #1
 8017dea:	60a1      	str	r1, [r4, #8]
 8017dec:	b192      	cbz	r2, 8017e14 <_scanf_i+0xb8>
 8017dee:	6832      	ldr	r2, [r6, #0]
 8017df0:	1c51      	adds	r1, r2, #1
 8017df2:	6031      	str	r1, [r6, #0]
 8017df4:	7812      	ldrb	r2, [r2, #0]
 8017df6:	f805 2b01 	strb.w	r2, [r5], #1
 8017dfa:	6872      	ldr	r2, [r6, #4]
 8017dfc:	3a01      	subs	r2, #1
 8017dfe:	2a00      	cmp	r2, #0
 8017e00:	6072      	str	r2, [r6, #4]
 8017e02:	dc07      	bgt.n	8017e14 <_scanf_i+0xb8>
 8017e04:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8017e08:	4631      	mov	r1, r6
 8017e0a:	4650      	mov	r0, sl
 8017e0c:	4790      	blx	r2
 8017e0e:	2800      	cmp	r0, #0
 8017e10:	f040 8085 	bne.w	8017f1e <_scanf_i+0x1c2>
 8017e14:	f10b 0b01 	add.w	fp, fp, #1
 8017e18:	f1bb 0f03 	cmp.w	fp, #3
 8017e1c:	d1cb      	bne.n	8017db6 <_scanf_i+0x5a>
 8017e1e:	6863      	ldr	r3, [r4, #4]
 8017e20:	b90b      	cbnz	r3, 8017e26 <_scanf_i+0xca>
 8017e22:	230a      	movs	r3, #10
 8017e24:	6063      	str	r3, [r4, #4]
 8017e26:	6863      	ldr	r3, [r4, #4]
 8017e28:	4945      	ldr	r1, [pc, #276]	; (8017f40 <_scanf_i+0x1e4>)
 8017e2a:	6960      	ldr	r0, [r4, #20]
 8017e2c:	1ac9      	subs	r1, r1, r3
 8017e2e:	f000 f889 	bl	8017f44 <__sccl>
 8017e32:	f04f 0b00 	mov.w	fp, #0
 8017e36:	68a3      	ldr	r3, [r4, #8]
 8017e38:	6822      	ldr	r2, [r4, #0]
 8017e3a:	2b00      	cmp	r3, #0
 8017e3c:	d03d      	beq.n	8017eba <_scanf_i+0x15e>
 8017e3e:	6831      	ldr	r1, [r6, #0]
 8017e40:	6960      	ldr	r0, [r4, #20]
 8017e42:	f891 c000 	ldrb.w	ip, [r1]
 8017e46:	f810 000c 	ldrb.w	r0, [r0, ip]
 8017e4a:	2800      	cmp	r0, #0
 8017e4c:	d035      	beq.n	8017eba <_scanf_i+0x15e>
 8017e4e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8017e52:	d124      	bne.n	8017e9e <_scanf_i+0x142>
 8017e54:	0510      	lsls	r0, r2, #20
 8017e56:	d522      	bpl.n	8017e9e <_scanf_i+0x142>
 8017e58:	f10b 0b01 	add.w	fp, fp, #1
 8017e5c:	f1b9 0f00 	cmp.w	r9, #0
 8017e60:	d003      	beq.n	8017e6a <_scanf_i+0x10e>
 8017e62:	3301      	adds	r3, #1
 8017e64:	f109 39ff 	add.w	r9, r9, #4294967295
 8017e68:	60a3      	str	r3, [r4, #8]
 8017e6a:	6873      	ldr	r3, [r6, #4]
 8017e6c:	3b01      	subs	r3, #1
 8017e6e:	2b00      	cmp	r3, #0
 8017e70:	6073      	str	r3, [r6, #4]
 8017e72:	dd1b      	ble.n	8017eac <_scanf_i+0x150>
 8017e74:	6833      	ldr	r3, [r6, #0]
 8017e76:	3301      	adds	r3, #1
 8017e78:	6033      	str	r3, [r6, #0]
 8017e7a:	68a3      	ldr	r3, [r4, #8]
 8017e7c:	3b01      	subs	r3, #1
 8017e7e:	60a3      	str	r3, [r4, #8]
 8017e80:	e7d9      	b.n	8017e36 <_scanf_i+0xda>
 8017e82:	f1bb 0f02 	cmp.w	fp, #2
 8017e86:	d1ae      	bne.n	8017de6 <_scanf_i+0x8a>
 8017e88:	6822      	ldr	r2, [r4, #0]
 8017e8a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8017e8e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8017e92:	d1bf      	bne.n	8017e14 <_scanf_i+0xb8>
 8017e94:	2310      	movs	r3, #16
 8017e96:	6063      	str	r3, [r4, #4]
 8017e98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8017e9c:	e7a2      	b.n	8017de4 <_scanf_i+0x88>
 8017e9e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017ea2:	6022      	str	r2, [r4, #0]
 8017ea4:	780b      	ldrb	r3, [r1, #0]
 8017ea6:	f805 3b01 	strb.w	r3, [r5], #1
 8017eaa:	e7de      	b.n	8017e6a <_scanf_i+0x10e>
 8017eac:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017eb0:	4631      	mov	r1, r6
 8017eb2:	4650      	mov	r0, sl
 8017eb4:	4798      	blx	r3
 8017eb6:	2800      	cmp	r0, #0
 8017eb8:	d0df      	beq.n	8017e7a <_scanf_i+0x11e>
 8017eba:	6823      	ldr	r3, [r4, #0]
 8017ebc:	05d9      	lsls	r1, r3, #23
 8017ebe:	d50d      	bpl.n	8017edc <_scanf_i+0x180>
 8017ec0:	42bd      	cmp	r5, r7
 8017ec2:	d909      	bls.n	8017ed8 <_scanf_i+0x17c>
 8017ec4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8017ec8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017ecc:	4632      	mov	r2, r6
 8017ece:	4650      	mov	r0, sl
 8017ed0:	4798      	blx	r3
 8017ed2:	f105 39ff 	add.w	r9, r5, #4294967295
 8017ed6:	464d      	mov	r5, r9
 8017ed8:	42bd      	cmp	r5, r7
 8017eda:	d028      	beq.n	8017f2e <_scanf_i+0x1d2>
 8017edc:	6822      	ldr	r2, [r4, #0]
 8017ede:	f012 0210 	ands.w	r2, r2, #16
 8017ee2:	d113      	bne.n	8017f0c <_scanf_i+0x1b0>
 8017ee4:	702a      	strb	r2, [r5, #0]
 8017ee6:	6863      	ldr	r3, [r4, #4]
 8017ee8:	9e01      	ldr	r6, [sp, #4]
 8017eea:	4639      	mov	r1, r7
 8017eec:	4650      	mov	r0, sl
 8017eee:	47b0      	blx	r6
 8017ef0:	f8d8 3000 	ldr.w	r3, [r8]
 8017ef4:	6821      	ldr	r1, [r4, #0]
 8017ef6:	1d1a      	adds	r2, r3, #4
 8017ef8:	f8c8 2000 	str.w	r2, [r8]
 8017efc:	f011 0f20 	tst.w	r1, #32
 8017f00:	681b      	ldr	r3, [r3, #0]
 8017f02:	d00f      	beq.n	8017f24 <_scanf_i+0x1c8>
 8017f04:	6018      	str	r0, [r3, #0]
 8017f06:	68e3      	ldr	r3, [r4, #12]
 8017f08:	3301      	adds	r3, #1
 8017f0a:	60e3      	str	r3, [r4, #12]
 8017f0c:	6923      	ldr	r3, [r4, #16]
 8017f0e:	1bed      	subs	r5, r5, r7
 8017f10:	445d      	add	r5, fp
 8017f12:	442b      	add	r3, r5
 8017f14:	6123      	str	r3, [r4, #16]
 8017f16:	2000      	movs	r0, #0
 8017f18:	b007      	add	sp, #28
 8017f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f1e:	f04f 0b00 	mov.w	fp, #0
 8017f22:	e7ca      	b.n	8017eba <_scanf_i+0x15e>
 8017f24:	07ca      	lsls	r2, r1, #31
 8017f26:	bf4c      	ite	mi
 8017f28:	8018      	strhmi	r0, [r3, #0]
 8017f2a:	6018      	strpl	r0, [r3, #0]
 8017f2c:	e7eb      	b.n	8017f06 <_scanf_i+0x1aa>
 8017f2e:	2001      	movs	r0, #1
 8017f30:	e7f2      	b.n	8017f18 <_scanf_i+0x1bc>
 8017f32:	bf00      	nop
 8017f34:	08018484 	.word	0x08018484
 8017f38:	080182cd 	.word	0x080182cd
 8017f3c:	080181e5 	.word	0x080181e5
 8017f40:	08018597 	.word	0x08018597

08017f44 <__sccl>:
 8017f44:	b570      	push	{r4, r5, r6, lr}
 8017f46:	780b      	ldrb	r3, [r1, #0]
 8017f48:	4604      	mov	r4, r0
 8017f4a:	2b5e      	cmp	r3, #94	; 0x5e
 8017f4c:	bf0b      	itete	eq
 8017f4e:	784b      	ldrbeq	r3, [r1, #1]
 8017f50:	1c4a      	addne	r2, r1, #1
 8017f52:	1c8a      	addeq	r2, r1, #2
 8017f54:	2100      	movne	r1, #0
 8017f56:	bf08      	it	eq
 8017f58:	2101      	moveq	r1, #1
 8017f5a:	3801      	subs	r0, #1
 8017f5c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8017f60:	f800 1f01 	strb.w	r1, [r0, #1]!
 8017f64:	42a8      	cmp	r0, r5
 8017f66:	d1fb      	bne.n	8017f60 <__sccl+0x1c>
 8017f68:	b90b      	cbnz	r3, 8017f6e <__sccl+0x2a>
 8017f6a:	1e50      	subs	r0, r2, #1
 8017f6c:	bd70      	pop	{r4, r5, r6, pc}
 8017f6e:	f081 0101 	eor.w	r1, r1, #1
 8017f72:	54e1      	strb	r1, [r4, r3]
 8017f74:	4610      	mov	r0, r2
 8017f76:	4602      	mov	r2, r0
 8017f78:	f812 5b01 	ldrb.w	r5, [r2], #1
 8017f7c:	2d2d      	cmp	r5, #45	; 0x2d
 8017f7e:	d005      	beq.n	8017f8c <__sccl+0x48>
 8017f80:	2d5d      	cmp	r5, #93	; 0x5d
 8017f82:	d016      	beq.n	8017fb2 <__sccl+0x6e>
 8017f84:	2d00      	cmp	r5, #0
 8017f86:	d0f1      	beq.n	8017f6c <__sccl+0x28>
 8017f88:	462b      	mov	r3, r5
 8017f8a:	e7f2      	b.n	8017f72 <__sccl+0x2e>
 8017f8c:	7846      	ldrb	r6, [r0, #1]
 8017f8e:	2e5d      	cmp	r6, #93	; 0x5d
 8017f90:	d0fa      	beq.n	8017f88 <__sccl+0x44>
 8017f92:	42b3      	cmp	r3, r6
 8017f94:	dcf8      	bgt.n	8017f88 <__sccl+0x44>
 8017f96:	3002      	adds	r0, #2
 8017f98:	461a      	mov	r2, r3
 8017f9a:	3201      	adds	r2, #1
 8017f9c:	4296      	cmp	r6, r2
 8017f9e:	54a1      	strb	r1, [r4, r2]
 8017fa0:	dcfb      	bgt.n	8017f9a <__sccl+0x56>
 8017fa2:	1af2      	subs	r2, r6, r3
 8017fa4:	3a01      	subs	r2, #1
 8017fa6:	1c5d      	adds	r5, r3, #1
 8017fa8:	42b3      	cmp	r3, r6
 8017faa:	bfa8      	it	ge
 8017fac:	2200      	movge	r2, #0
 8017fae:	18ab      	adds	r3, r5, r2
 8017fb0:	e7e1      	b.n	8017f76 <__sccl+0x32>
 8017fb2:	4610      	mov	r0, r2
 8017fb4:	e7da      	b.n	8017f6c <__sccl+0x28>

08017fb6 <__submore>:
 8017fb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017fba:	460c      	mov	r4, r1
 8017fbc:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017fbe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017fc2:	4299      	cmp	r1, r3
 8017fc4:	d11d      	bne.n	8018002 <__submore+0x4c>
 8017fc6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017fca:	f7ff f927 	bl	801721c <_malloc_r>
 8017fce:	b918      	cbnz	r0, 8017fd8 <__submore+0x22>
 8017fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8017fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017fd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017fdc:	63a3      	str	r3, [r4, #56]	; 0x38
 8017fde:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8017fe2:	6360      	str	r0, [r4, #52]	; 0x34
 8017fe4:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8017fe8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8017fec:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8017ff0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8017ff4:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8017ff8:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8017ffc:	6020      	str	r0, [r4, #0]
 8017ffe:	2000      	movs	r0, #0
 8018000:	e7e8      	b.n	8017fd4 <__submore+0x1e>
 8018002:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8018004:	0077      	lsls	r7, r6, #1
 8018006:	463a      	mov	r2, r7
 8018008:	f000 f83a 	bl	8018080 <_realloc_r>
 801800c:	4605      	mov	r5, r0
 801800e:	2800      	cmp	r0, #0
 8018010:	d0de      	beq.n	8017fd0 <__submore+0x1a>
 8018012:	eb00 0806 	add.w	r8, r0, r6
 8018016:	4601      	mov	r1, r0
 8018018:	4632      	mov	r2, r6
 801801a:	4640      	mov	r0, r8
 801801c:	f7ff f884 	bl	8017128 <memcpy>
 8018020:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8018024:	f8c4 8000 	str.w	r8, [r4]
 8018028:	e7e9      	b.n	8017ffe <__submore+0x48>

0801802a <memmove>:
 801802a:	4288      	cmp	r0, r1
 801802c:	b510      	push	{r4, lr}
 801802e:	eb01 0402 	add.w	r4, r1, r2
 8018032:	d902      	bls.n	801803a <memmove+0x10>
 8018034:	4284      	cmp	r4, r0
 8018036:	4623      	mov	r3, r4
 8018038:	d807      	bhi.n	801804a <memmove+0x20>
 801803a:	1e43      	subs	r3, r0, #1
 801803c:	42a1      	cmp	r1, r4
 801803e:	d008      	beq.n	8018052 <memmove+0x28>
 8018040:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018044:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018048:	e7f8      	b.n	801803c <memmove+0x12>
 801804a:	4402      	add	r2, r0
 801804c:	4601      	mov	r1, r0
 801804e:	428a      	cmp	r2, r1
 8018050:	d100      	bne.n	8018054 <memmove+0x2a>
 8018052:	bd10      	pop	{r4, pc}
 8018054:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018058:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801805c:	e7f7      	b.n	801804e <memmove+0x24>
	...

08018060 <_sbrk_r>:
 8018060:	b538      	push	{r3, r4, r5, lr}
 8018062:	4d06      	ldr	r5, [pc, #24]	; (801807c <_sbrk_r+0x1c>)
 8018064:	2300      	movs	r3, #0
 8018066:	4604      	mov	r4, r0
 8018068:	4608      	mov	r0, r1
 801806a:	602b      	str	r3, [r5, #0]
 801806c:	f7eb fb6e 	bl	800374c <_sbrk>
 8018070:	1c43      	adds	r3, r0, #1
 8018072:	d102      	bne.n	801807a <_sbrk_r+0x1a>
 8018074:	682b      	ldr	r3, [r5, #0]
 8018076:	b103      	cbz	r3, 801807a <_sbrk_r+0x1a>
 8018078:	6023      	str	r3, [r4, #0]
 801807a:	bd38      	pop	{r3, r4, r5, pc}
 801807c:	24003334 	.word	0x24003334

08018080 <_realloc_r>:
 8018080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018084:	4680      	mov	r8, r0
 8018086:	4614      	mov	r4, r2
 8018088:	460e      	mov	r6, r1
 801808a:	b921      	cbnz	r1, 8018096 <_realloc_r+0x16>
 801808c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018090:	4611      	mov	r1, r2
 8018092:	f7ff b8c3 	b.w	801721c <_malloc_r>
 8018096:	b92a      	cbnz	r2, 80180a4 <_realloc_r+0x24>
 8018098:	f7ff f854 	bl	8017144 <_free_r>
 801809c:	4625      	mov	r5, r4
 801809e:	4628      	mov	r0, r5
 80180a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80180a4:	f000 f914 	bl	80182d0 <_malloc_usable_size_r>
 80180a8:	4284      	cmp	r4, r0
 80180aa:	4607      	mov	r7, r0
 80180ac:	d802      	bhi.n	80180b4 <_realloc_r+0x34>
 80180ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80180b2:	d812      	bhi.n	80180da <_realloc_r+0x5a>
 80180b4:	4621      	mov	r1, r4
 80180b6:	4640      	mov	r0, r8
 80180b8:	f7ff f8b0 	bl	801721c <_malloc_r>
 80180bc:	4605      	mov	r5, r0
 80180be:	2800      	cmp	r0, #0
 80180c0:	d0ed      	beq.n	801809e <_realloc_r+0x1e>
 80180c2:	42bc      	cmp	r4, r7
 80180c4:	4622      	mov	r2, r4
 80180c6:	4631      	mov	r1, r6
 80180c8:	bf28      	it	cs
 80180ca:	463a      	movcs	r2, r7
 80180cc:	f7ff f82c 	bl	8017128 <memcpy>
 80180d0:	4631      	mov	r1, r6
 80180d2:	4640      	mov	r0, r8
 80180d4:	f7ff f836 	bl	8017144 <_free_r>
 80180d8:	e7e1      	b.n	801809e <_realloc_r+0x1e>
 80180da:	4635      	mov	r5, r6
 80180dc:	e7df      	b.n	801809e <_realloc_r+0x1e>
	...

080180e0 <_strtol_l.constprop.0>:
 80180e0:	2b01      	cmp	r3, #1
 80180e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80180e6:	d001      	beq.n	80180ec <_strtol_l.constprop.0+0xc>
 80180e8:	2b24      	cmp	r3, #36	; 0x24
 80180ea:	d906      	bls.n	80180fa <_strtol_l.constprop.0+0x1a>
 80180ec:	f7fe ffe8 	bl	80170c0 <__errno>
 80180f0:	2316      	movs	r3, #22
 80180f2:	6003      	str	r3, [r0, #0]
 80180f4:	2000      	movs	r0, #0
 80180f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80180fa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80181e0 <_strtol_l.constprop.0+0x100>
 80180fe:	460d      	mov	r5, r1
 8018100:	462e      	mov	r6, r5
 8018102:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018106:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801810a:	f017 0708 	ands.w	r7, r7, #8
 801810e:	d1f7      	bne.n	8018100 <_strtol_l.constprop.0+0x20>
 8018110:	2c2d      	cmp	r4, #45	; 0x2d
 8018112:	d132      	bne.n	801817a <_strtol_l.constprop.0+0x9a>
 8018114:	782c      	ldrb	r4, [r5, #0]
 8018116:	2701      	movs	r7, #1
 8018118:	1cb5      	adds	r5, r6, #2
 801811a:	2b00      	cmp	r3, #0
 801811c:	d05b      	beq.n	80181d6 <_strtol_l.constprop.0+0xf6>
 801811e:	2b10      	cmp	r3, #16
 8018120:	d109      	bne.n	8018136 <_strtol_l.constprop.0+0x56>
 8018122:	2c30      	cmp	r4, #48	; 0x30
 8018124:	d107      	bne.n	8018136 <_strtol_l.constprop.0+0x56>
 8018126:	782c      	ldrb	r4, [r5, #0]
 8018128:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801812c:	2c58      	cmp	r4, #88	; 0x58
 801812e:	d14d      	bne.n	80181cc <_strtol_l.constprop.0+0xec>
 8018130:	786c      	ldrb	r4, [r5, #1]
 8018132:	2310      	movs	r3, #16
 8018134:	3502      	adds	r5, #2
 8018136:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801813a:	f108 38ff 	add.w	r8, r8, #4294967295
 801813e:	f04f 0e00 	mov.w	lr, #0
 8018142:	fbb8 f9f3 	udiv	r9, r8, r3
 8018146:	4676      	mov	r6, lr
 8018148:	fb03 8a19 	mls	sl, r3, r9, r8
 801814c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8018150:	f1bc 0f09 	cmp.w	ip, #9
 8018154:	d816      	bhi.n	8018184 <_strtol_l.constprop.0+0xa4>
 8018156:	4664      	mov	r4, ip
 8018158:	42a3      	cmp	r3, r4
 801815a:	dd24      	ble.n	80181a6 <_strtol_l.constprop.0+0xc6>
 801815c:	f1be 3fff 	cmp.w	lr, #4294967295
 8018160:	d008      	beq.n	8018174 <_strtol_l.constprop.0+0x94>
 8018162:	45b1      	cmp	r9, r6
 8018164:	d31c      	bcc.n	80181a0 <_strtol_l.constprop.0+0xc0>
 8018166:	d101      	bne.n	801816c <_strtol_l.constprop.0+0x8c>
 8018168:	45a2      	cmp	sl, r4
 801816a:	db19      	blt.n	80181a0 <_strtol_l.constprop.0+0xc0>
 801816c:	fb06 4603 	mla	r6, r6, r3, r4
 8018170:	f04f 0e01 	mov.w	lr, #1
 8018174:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018178:	e7e8      	b.n	801814c <_strtol_l.constprop.0+0x6c>
 801817a:	2c2b      	cmp	r4, #43	; 0x2b
 801817c:	bf04      	itt	eq
 801817e:	782c      	ldrbeq	r4, [r5, #0]
 8018180:	1cb5      	addeq	r5, r6, #2
 8018182:	e7ca      	b.n	801811a <_strtol_l.constprop.0+0x3a>
 8018184:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8018188:	f1bc 0f19 	cmp.w	ip, #25
 801818c:	d801      	bhi.n	8018192 <_strtol_l.constprop.0+0xb2>
 801818e:	3c37      	subs	r4, #55	; 0x37
 8018190:	e7e2      	b.n	8018158 <_strtol_l.constprop.0+0x78>
 8018192:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8018196:	f1bc 0f19 	cmp.w	ip, #25
 801819a:	d804      	bhi.n	80181a6 <_strtol_l.constprop.0+0xc6>
 801819c:	3c57      	subs	r4, #87	; 0x57
 801819e:	e7db      	b.n	8018158 <_strtol_l.constprop.0+0x78>
 80181a0:	f04f 3eff 	mov.w	lr, #4294967295
 80181a4:	e7e6      	b.n	8018174 <_strtol_l.constprop.0+0x94>
 80181a6:	f1be 3fff 	cmp.w	lr, #4294967295
 80181aa:	d105      	bne.n	80181b8 <_strtol_l.constprop.0+0xd8>
 80181ac:	2322      	movs	r3, #34	; 0x22
 80181ae:	6003      	str	r3, [r0, #0]
 80181b0:	4646      	mov	r6, r8
 80181b2:	b942      	cbnz	r2, 80181c6 <_strtol_l.constprop.0+0xe6>
 80181b4:	4630      	mov	r0, r6
 80181b6:	e79e      	b.n	80180f6 <_strtol_l.constprop.0+0x16>
 80181b8:	b107      	cbz	r7, 80181bc <_strtol_l.constprop.0+0xdc>
 80181ba:	4276      	negs	r6, r6
 80181bc:	2a00      	cmp	r2, #0
 80181be:	d0f9      	beq.n	80181b4 <_strtol_l.constprop.0+0xd4>
 80181c0:	f1be 0f00 	cmp.w	lr, #0
 80181c4:	d000      	beq.n	80181c8 <_strtol_l.constprop.0+0xe8>
 80181c6:	1e69      	subs	r1, r5, #1
 80181c8:	6011      	str	r1, [r2, #0]
 80181ca:	e7f3      	b.n	80181b4 <_strtol_l.constprop.0+0xd4>
 80181cc:	2430      	movs	r4, #48	; 0x30
 80181ce:	2b00      	cmp	r3, #0
 80181d0:	d1b1      	bne.n	8018136 <_strtol_l.constprop.0+0x56>
 80181d2:	2308      	movs	r3, #8
 80181d4:	e7af      	b.n	8018136 <_strtol_l.constprop.0+0x56>
 80181d6:	2c30      	cmp	r4, #48	; 0x30
 80181d8:	d0a5      	beq.n	8018126 <_strtol_l.constprop.0+0x46>
 80181da:	230a      	movs	r3, #10
 80181dc:	e7ab      	b.n	8018136 <_strtol_l.constprop.0+0x56>
 80181de:	bf00      	nop
 80181e0:	080185a3 	.word	0x080185a3

080181e4 <_strtol_r>:
 80181e4:	f7ff bf7c 	b.w	80180e0 <_strtol_l.constprop.0>

080181e8 <_strtoul_l.constprop.0>:
 80181e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80181ec:	4f36      	ldr	r7, [pc, #216]	; (80182c8 <_strtoul_l.constprop.0+0xe0>)
 80181ee:	4686      	mov	lr, r0
 80181f0:	460d      	mov	r5, r1
 80181f2:	4628      	mov	r0, r5
 80181f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80181f8:	5d3e      	ldrb	r6, [r7, r4]
 80181fa:	f016 0608 	ands.w	r6, r6, #8
 80181fe:	d1f8      	bne.n	80181f2 <_strtoul_l.constprop.0+0xa>
 8018200:	2c2d      	cmp	r4, #45	; 0x2d
 8018202:	d130      	bne.n	8018266 <_strtoul_l.constprop.0+0x7e>
 8018204:	782c      	ldrb	r4, [r5, #0]
 8018206:	2601      	movs	r6, #1
 8018208:	1c85      	adds	r5, r0, #2
 801820a:	2b00      	cmp	r3, #0
 801820c:	d057      	beq.n	80182be <_strtoul_l.constprop.0+0xd6>
 801820e:	2b10      	cmp	r3, #16
 8018210:	d109      	bne.n	8018226 <_strtoul_l.constprop.0+0x3e>
 8018212:	2c30      	cmp	r4, #48	; 0x30
 8018214:	d107      	bne.n	8018226 <_strtoul_l.constprop.0+0x3e>
 8018216:	7828      	ldrb	r0, [r5, #0]
 8018218:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801821c:	2858      	cmp	r0, #88	; 0x58
 801821e:	d149      	bne.n	80182b4 <_strtoul_l.constprop.0+0xcc>
 8018220:	786c      	ldrb	r4, [r5, #1]
 8018222:	2310      	movs	r3, #16
 8018224:	3502      	adds	r5, #2
 8018226:	f04f 38ff 	mov.w	r8, #4294967295
 801822a:	2700      	movs	r7, #0
 801822c:	fbb8 f8f3 	udiv	r8, r8, r3
 8018230:	fb03 f908 	mul.w	r9, r3, r8
 8018234:	ea6f 0909 	mvn.w	r9, r9
 8018238:	4638      	mov	r0, r7
 801823a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801823e:	f1bc 0f09 	cmp.w	ip, #9
 8018242:	d815      	bhi.n	8018270 <_strtoul_l.constprop.0+0x88>
 8018244:	4664      	mov	r4, ip
 8018246:	42a3      	cmp	r3, r4
 8018248:	dd23      	ble.n	8018292 <_strtoul_l.constprop.0+0xaa>
 801824a:	f1b7 3fff 	cmp.w	r7, #4294967295
 801824e:	d007      	beq.n	8018260 <_strtoul_l.constprop.0+0x78>
 8018250:	4580      	cmp	r8, r0
 8018252:	d31b      	bcc.n	801828c <_strtoul_l.constprop.0+0xa4>
 8018254:	d101      	bne.n	801825a <_strtoul_l.constprop.0+0x72>
 8018256:	45a1      	cmp	r9, r4
 8018258:	db18      	blt.n	801828c <_strtoul_l.constprop.0+0xa4>
 801825a:	fb00 4003 	mla	r0, r0, r3, r4
 801825e:	2701      	movs	r7, #1
 8018260:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018264:	e7e9      	b.n	801823a <_strtoul_l.constprop.0+0x52>
 8018266:	2c2b      	cmp	r4, #43	; 0x2b
 8018268:	bf04      	itt	eq
 801826a:	782c      	ldrbeq	r4, [r5, #0]
 801826c:	1c85      	addeq	r5, r0, #2
 801826e:	e7cc      	b.n	801820a <_strtoul_l.constprop.0+0x22>
 8018270:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8018274:	f1bc 0f19 	cmp.w	ip, #25
 8018278:	d801      	bhi.n	801827e <_strtoul_l.constprop.0+0x96>
 801827a:	3c37      	subs	r4, #55	; 0x37
 801827c:	e7e3      	b.n	8018246 <_strtoul_l.constprop.0+0x5e>
 801827e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8018282:	f1bc 0f19 	cmp.w	ip, #25
 8018286:	d804      	bhi.n	8018292 <_strtoul_l.constprop.0+0xaa>
 8018288:	3c57      	subs	r4, #87	; 0x57
 801828a:	e7dc      	b.n	8018246 <_strtoul_l.constprop.0+0x5e>
 801828c:	f04f 37ff 	mov.w	r7, #4294967295
 8018290:	e7e6      	b.n	8018260 <_strtoul_l.constprop.0+0x78>
 8018292:	1c7b      	adds	r3, r7, #1
 8018294:	d106      	bne.n	80182a4 <_strtoul_l.constprop.0+0xbc>
 8018296:	2322      	movs	r3, #34	; 0x22
 8018298:	f8ce 3000 	str.w	r3, [lr]
 801829c:	4638      	mov	r0, r7
 801829e:	b932      	cbnz	r2, 80182ae <_strtoul_l.constprop.0+0xc6>
 80182a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80182a4:	b106      	cbz	r6, 80182a8 <_strtoul_l.constprop.0+0xc0>
 80182a6:	4240      	negs	r0, r0
 80182a8:	2a00      	cmp	r2, #0
 80182aa:	d0f9      	beq.n	80182a0 <_strtoul_l.constprop.0+0xb8>
 80182ac:	b107      	cbz	r7, 80182b0 <_strtoul_l.constprop.0+0xc8>
 80182ae:	1e69      	subs	r1, r5, #1
 80182b0:	6011      	str	r1, [r2, #0]
 80182b2:	e7f5      	b.n	80182a0 <_strtoul_l.constprop.0+0xb8>
 80182b4:	2430      	movs	r4, #48	; 0x30
 80182b6:	2b00      	cmp	r3, #0
 80182b8:	d1b5      	bne.n	8018226 <_strtoul_l.constprop.0+0x3e>
 80182ba:	2308      	movs	r3, #8
 80182bc:	e7b3      	b.n	8018226 <_strtoul_l.constprop.0+0x3e>
 80182be:	2c30      	cmp	r4, #48	; 0x30
 80182c0:	d0a9      	beq.n	8018216 <_strtoul_l.constprop.0+0x2e>
 80182c2:	230a      	movs	r3, #10
 80182c4:	e7af      	b.n	8018226 <_strtoul_l.constprop.0+0x3e>
 80182c6:	bf00      	nop
 80182c8:	080185a3 	.word	0x080185a3

080182cc <_strtoul_r>:
 80182cc:	f7ff bf8c 	b.w	80181e8 <_strtoul_l.constprop.0>

080182d0 <_malloc_usable_size_r>:
 80182d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80182d4:	1f18      	subs	r0, r3, #4
 80182d6:	2b00      	cmp	r3, #0
 80182d8:	bfbc      	itt	lt
 80182da:	580b      	ldrlt	r3, [r1, r0]
 80182dc:	18c0      	addlt	r0, r0, r3
 80182de:	4770      	bx	lr

080182e0 <_init>:
 80182e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182e2:	bf00      	nop
 80182e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80182e6:	bc08      	pop	{r3}
 80182e8:	469e      	mov	lr, r3
 80182ea:	4770      	bx	lr

080182ec <_fini>:
 80182ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182ee:	bf00      	nop
 80182f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80182f2:	bc08      	pop	{r3}
 80182f4:	469e      	mov	lr, r3
 80182f6:	4770      	bx	lr
