
# Data Propagation Report

- **STAT1** : Number of instructions that hit unique coverpoints and update the signature.
- **STAT2** : Number of instructions that hit covepoints which are not unique but still update the signature
- **STAT3** : Number of instructions that hit a unique coverpoint but do not update signature
- **STAT4** : Number of multiple signature updates for the same coverpoint
- **STAT5** : Number of times the signature was overwritten

| Param                     | Value    |
|---------------------------|----------|
| XLEN                      | 64      |
| TEST_REGION               | [('0x80000390', '0x80001920')]      |
| SIG_REGION                | [('0x80003210', '0x800038a0', '210 dwords')]      |
| COV_LABELS                | smul16      |
| TEST_NAME                 | /scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smul16-01.S    |
| Total Number of coverpoints| 403     |
| Total Coverpoints Hit     | 397      |
| Total Signature Updates   | 105      |
| STAT1                     | 103      |
| STAT2                     | 2      |
| STAT3                     | 0     |
| STAT4                     | 0     |
| STAT5                     | 0     |

## Details for STAT2:

```
Op without unique coverpoint updates Signature
 -- Code Sequence:
      [0x80001574]:SMUL16 t6, t5, t4
      [0x80001578]:sd t6, 1120(a0)
 -- Signature Address: 0x80003770 Data: 0xFFFFFFD015558000
 -- Redundant Coverpoints hit by the op
      - opcode : smul16
      - rs1 : x30
      - rs2 : x29
      - rs1 != rs2  and rs1 != rd and rs2 != rd
      - rs1_h3_val != rs2_h3_val
      - rs1_h3_val > 0 and rs2_h3_val < 0
      - rs1_h2_val != rs2_h2_val
      - rs1_h2_val < 0 and rs2_h2_val > 0
      - rs1_h1_val != rs2_h1_val
      - rs1_h1_val < 0 and rs2_h1_val > 0
      - rs1_h0_val != rs2_h0_val
      - rs1_h0_val < 0 and rs2_h0_val < 0
      - rs2_h3_val == -21846
      - rs2_h2_val == 16384
      - rs2_h0_val == -21846
      - rs1_h3_val == 16
      - rs1_h2_val == -513




Op without unique coverpoint updates Signature
 -- Code Sequence:
      [0x800015e4]:SMUL16 t6, t5, t4
      [0x800015e8]:sd t6, 1152(a0)
 -- Signature Address: 0x80003790 Data: 0xFFFF600000104041
 -- Redundant Coverpoints hit by the op
      - opcode : smul16
      - rs1 : x30
      - rs2 : x29
      - rs1 != rs2  and rs1 != rd and rs2 != rd
      - rs1_h3_val != rs2_h3_val
      - rs1_h3_val > 0 and rs2_h3_val > 0
      - rs1_h2_val != rs2_h2_val
      - rs1_h1_val != rs2_h1_val
      - rs1_h1_val > 0 and rs2_h1_val < 0
      - rs1_h0_val != rs2_h0_val
      - rs1_h0_val < 0 and rs2_h0_val < 0
      - rs2_h2_val == 0
      - rs2_h1_val == -5
      - rs2_h0_val == -16385
      - rs1_h3_val == 1024
      - rs1_h2_val == -32768
      - rs1_h1_val == 8192
      - rs1_h0_val == -65






```

## Details of STAT3

```


```

## Details of STAT4:

```

```

## Details of STAT5:



## Details of STAT1:

- The first column indicates the signature address and the data at that location in hexadecimal in the following format: 
  ```
  [Address]
  Data
  ```

- The second column captures all the coverpoints which have been captured by that particular signature location

- The third column captures all the insrtuctions since the time a coverpoint was
  hit to the point when a store to the signature was performed. Each line has
  the following format:
  ```
  [PC of instruction] : mnemonic
  ```
- The order in the table is based on the order of signatures occuring in the
  test. These need not necessarily be in increasing or decreasing order of the
  address in the signature region.

|s.no|            signature             |                                                                                                                                                                                                                                                                  coverpoints                                                                                                                                                                                                                                                                   |                                code                                 |
|---:|----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------|
|   1|[0x80003210]<br>0x4000000000000441|- opcode : smul16<br> - rs1 : x10<br> - rs2 : x10<br> - rd : x22<br> - rs1 == rs2 != rd<br> - rs1_h3_val == rs2_h3_val<br> - rs1_h3_val > 0 and rs2_h3_val > 0<br> - rs1_h2_val == rs2_h2_val<br> - rs1_h2_val < 0 and rs2_h2_val < 0<br> - rs1_h1_val == rs2_h1_val<br> - rs1_h1_val < 0 and rs2_h1_val < 0<br> - rs1_h0_val == rs2_h0_val<br> - rs1_h0_val < 0 and rs2_h0_val < 0<br> - rs2_h2_val == -513<br> - rs2_h1_val == -32768<br> - rs2_h0_val == -33<br> - rs1_h2_val == -513<br> - rs1_h1_val == -32768<br> - rs1_h0_val == -33<br> |[0x800003c4]:SMUL16 s6, a0, a0<br> [0x800003c8]:sd s6, 0(ra)<br>     |
|   2|[0x80003220]<br>0x1C7238E400000064|- rs1 : x20<br> - rs2 : x20<br> - rd : x20<br> - rs1 == rs2 == rd<br> - rs2_h2_val == -17<br> - rs2_h1_val == -21846<br> - rs1_h2_val == -17<br> - rs1_h1_val == -21846<br>                                                                                                                                                                                                                                                                                                                                                                     |[0x800003fc]:SMUL16 s4, s4, s4<br> [0x80000400]:sd s4, 16(ra)<br>    |
|   3|[0x80003230]<br>0x0000060000080000|- rs1 : x28<br> - rs2 : x18<br> - rd : x26<br> - rs1 != rs2  and rs1 != rd and rs2 != rd<br> - rs1_h3_val != rs2_h3_val<br> - rs1_h3_val < 0 and rs2_h3_val < 0<br> - rs1_h2_val != rs2_h2_val<br> - rs1_h1_val != rs2_h1_val<br> - rs1_h1_val > 0 and rs2_h1_val > 0<br> - rs1_h0_val != rs2_h0_val<br> - rs1_h0_val > 0 and rs2_h0_val > 0<br> - rs2_h3_val == -1025<br> - rs2_h2_val == -4097<br> - rs2_h0_val == 32<br> - rs1_h3_val == -16385<br> - rs1_h2_val == -1<br> - rs1_h1_val == 512<br> - rs1_h0_val == 16384<br>                 |[0x80000434]:SMUL16 s10, t3, s2<br> [0x80000438]:sd s10, 32(ra)<br>  |
|   4|[0x80003240]<br>0xFFFFFFC000003FFF|- rs1 : x16<br> - rs2 : x23<br> - rd : x16<br> - rs1 == rd != rs2<br> - rs1_h3_val > 0 and rs2_h3_val < 0<br> - rs1_h2_val > 0 and rs2_h2_val < 0<br> - rs1_h1_val > 0 and rs2_h1_val < 0<br> - rs2_h1_val == -1<br> - rs1_h2_val == 32767<br> - rs1_h1_val == 64<br> - rs1_h0_val == 1<br>                                                                                                                                                                                                                                                     |[0x80000464]:SMUL16 a6, a6, s7<br> [0x80000468]:sd a6, 48(ra)<br>    |
|   5|[0x80003250]<br>0xFFFFFFAFFC000000|- rs1 : x26<br> - rs2 : x28<br> - rd : x28<br> - rs2 == rd != rs1<br> - rs1_h3_val < 0 and rs2_h3_val > 0<br> - rs1_h2_val > 0 and rs2_h2_val > 0<br> - rs1_h0_val < 0 and rs2_h0_val > 0<br> - rs2_h2_val == 8<br> - rs2_h1_val == -9<br> - rs2_h0_val == 4096<br> - rs1_h3_val == -8193<br> - rs1_h2_val == 8<br>                                                                                                                                                                                                                             |[0x80000494]:SMUL16 t3, s10, t3<br> [0x80000498]:sd t3, 64(ra)<br>   |
|   6|[0x80003260]<br>0xFFFFFDB7FFFFDC00|- rs1 : x31<br> - rs2 : x13<br> - rd : x6<br> - rs1_h2_val < 0 and rs2_h2_val > 0<br> - rs1_h1_val < 0 and rs2_h1_val > 0<br> - rs2_h3_val == 4096<br> - rs2_h2_val == 32<br> - rs2_h0_val == 1024<br> - rs1_h3_val == 32<br> - rs1_h2_val == -129<br> - rs1_h1_val == -65<br> - rs1_h0_val == -9<br>                                                                                                                                                                                                                                           |[0x800004cc]:SMUL16 t1, t6, a3<br> [0x800004d0]:sd t1, 80(ra)<br>    |
|   7|[0x80003270]<br>0x3FFF0001FEFFE000|- rs1 : x24<br> - rs2 : x29<br> - rd : x12<br> - rs2_h3_val == -21846<br> - rs2_h2_val == -21846<br> - rs2_h1_val == 32767<br> - rs2_h0_val == 8192<br> - rs1_h3_val == -32768<br> - rs1_h1_val == 32767<br> - rs1_h0_val == -2049<br>                                                                                                                                                                                                                                                                                                          |[0x80000510]:SMUL16 a2, s8, t4<br> [0x80000514]:sd a2, 96(ra)<br>    |
|   8|[0x80003280]<br>0x0000480000000009|- rs1 : x21<br> - rs2 : x2<br> - rd : x4<br> - rs2_h3_val == 8192<br> - rs2_h2_val == -16385<br> - rs2_h1_val == 2048<br> - rs2_h0_val == -3<br> - rs1_h2_val == 1024<br> - rs1_h0_val == -3<br>                                                                                                                                                                                                                                                                                                                                                |[0x8000054c]:SMUL16 tp, s5, sp<br> [0x80000550]:sd tp, 112(ra)<br>   |
|   9|[0x80003290]<br>0x00002121FFFF4000|- rs1 : x30<br> - rs2 : x15<br> - rd : x24<br> - rs1_h0_val > 0 and rs2_h0_val < 0<br> - rs2_h2_val == 64<br> - rs2_h1_val == -33<br> - rs1_h3_val == -3<br> - rs1_h2_val == -5<br> - rs1_h1_val == -257<br>                                                                                                                                                                                                                                                                                                                                    |[0x80000580]:SMUL16 s8, t5, a5<br> [0x80000584]:sd s8, 128(ra)<br>   |
|  10|[0x800032a0]<br>0x00001209FFFFFFF6|- rs1 : x13<br> - rs2 : x24<br> - rd : x18<br> - rs2_h3_val == 21845<br> - rs2_h2_val == -1<br> - rs2_h1_val == -513<br> - rs1_h3_val == 21845<br> - rs1_h2_val == 128<br> - rs1_h1_val == -9<br> - rs1_h0_val == -2<br>                                                                                                                                                                                                                                                                                                                        |[0x800005b8]:SMUL16 s2, a3, s8<br> [0x800005bc]:sd s2, 144(ra)<br>   |
|  11|[0x800032b0]<br>0xFFFFE000FFFDE000|- rs1 : x8<br> - rs2 : x5<br> - rd : x10<br> - rs2_h3_val == 32767<br> - rs2_h2_val == 1<br> - rs2_h1_val == 1024<br> - rs2_h0_val == -17<br> - rs1_h3_val == 16<br> - rs1_h2_val == -2<br> - rs1_h0_val == 8192<br>                                                                                                                                                                                                                                                                                                                            |[0x800005ec]:SMUL16 a0, fp, t0<br> [0x800005f0]:sd a0, 160(ra)<br>   |
|  12|[0x800032c0]<br>0x0000060008008000|- rs1 : x4<br> - rs2 : x26<br> - rd : x14<br> - rs2_h3_val == -16385<br> - rs2_h0_val == -32768<br> - rs1_h3_val == -65<br> - rs1_h2_val == 4<br> - rs1_h1_val == 256<br> - rs1_h0_val == -4097<br>                                                                                                                                                                                                                                                                                                                                             |[0x80000620]:SMUL16 a4, tp, s10<br> [0x80000624]:sd a4, 176(ra)<br>  |
|  13|[0x800032d0]<br>0x0155AD5600AB0156|- rs1 : x9<br> - rs2 : x25<br> - rd : x8<br> - rs2_h3_val == -8193<br> - rs2_h2_val == -1025<br> - rs2_h1_val == -1025<br> - rs2_h0_val == -513<br> - rs1_h2_val == 0<br> - rs1_h0_val == -21846<br>                                                                                                                                                                                                                                                                                                                                            |[0x80000658]:SMUL16 fp, s1, s9<br> [0x8000065c]:sd fp, 192(ra)<br>   |
|  14|[0x800032e0]<br>0xFE000000FFFFEDF7|- rs1 : x11<br> - rs2 : x27<br> - rd : x2<br> - rs2_h3_val == -4097<br> - rs2_h2_val == -129<br> - rs1_h1_val == 2048<br>                                                                                                                                                                                                                                                                                                                                                                                                                       |[0x80000688]:SMUL16 sp, a1, s11<br> [0x8000068c]:sd sp, 208(ra)<br>  |
|  15|[0x800032f0]<br>0xFFFFFF89FFF00000|- rs1 : x25<br> - rs2 : x4<br> - rd : x30<br> - rs1_h0_val == -32768<br> - rs2_h3_val == -2049<br> - rs2_h2_val == 1024<br> - rs1_h3_val == 8<br> - rs1_h2_val == -32768<br> - rs1_h1_val == -17<br>                                                                                                                                                                                                                                                                                                                                            |[0x800006bc]:SMUL16 t5, s9, tp<br> [0x800006c0]:sd t5, 224(ra)<br>   |
|  16|[0x80003300]<br>0x00000000FFFFC800|- rs1 : x3<br> - rs2 : x21<br> - rs2_h3_val == -513<br> - rs2_h2_val == -5<br> - rs2_h1_val == -17<br> - rs2_h0_val == 2048<br> - rs1_h3_val == -17<br> - rs1_h1_val == 0<br>                                                                                                                                                                                                                                                                                                                                                                   |[0x800006f4]:SMUL16 t3, gp, s5<br> [0x800006f8]:sd t3, 240(ra)<br>   |
|  17|[0x80003310]<br>0xFFFFFFE5FFFFDFF8|- rs1 : x23<br> - rs2 : x30<br> - rs2_h3_val == -257<br> - rs2_h2_val == 2<br> - rs2_h0_val == 8<br> - rs1_h3_val == -1<br> - rs1_h2_val == -65<br> - rs1_h0_val == -1025<br>                                                                                                                                                                                                                                                                                                                                                                   |[0x8000072c]:SMUL16 t3, s7, t5<br> [0x80000730]:sd t3, 0(a0)<br>     |
|  18|[0x80003320]<br>0xFFFEC005FFFFBFF0|- rs1 : x1<br> - rs2 : x19<br> - rs2_h3_val == -129<br> - rs2_h1_val == -5<br> - rs2_h0_val == 16<br> - rs1_h3_val == -9<br> - rs1_h2_val == 64<br>                                                                                                                                                                                                                                                                                                                                                                                             |[0x8000075c]:SMUL16 a4, ra, s3<br> [0x80000760]:sd a4, 16(a0)<br>    |
|  19|[0x80003330]<br>0x00000E07FFDFF800|- rs1 : x5<br> - rs2 : x31<br> - rs2_h3_val == -65<br> - rs2_h0_val == -1025<br> - rs1_h3_val == 2048<br> - rs1_h0_val == 2048<br>                                                                                                                                                                                                                                                                                                                                                                                                              |[0x8000078c]:SMUL16 a6, t0, t6<br> [0x80000790]:sd a6, 32(a0)<br>    |
|  20|[0x80003340]<br>0x0000000000000000|- rs1 : x0<br> - rs2 : x9<br> - rs2_h3_val == -33<br> - rs2_h2_val == -3<br> - rs2_h1_val == 32<br> - rs2_h0_val == 1<br> - rs1_h3_val == 0<br> - rs1_h0_val == 0<br>                                                                                                                                                                                                                                                                                                                                                                           |[0x800007c4]:SMUL16 a7, zero, s1<br> [0x800007c8]:sd a7, 48(a0)<br>  |
|  21|[0x80003350]<br>0xFFFCFFFA00000038|- rs1 : x14<br> - rs2 : x6<br> - rs2_h3_val == -17<br> - rs1_h3_val == -21846<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                               |[0x800007fc]:SMUL16 fp, a4, t1<br> [0x80000800]:sd fp, 64(a0)<br>    |
|  22|[0x80003360]<br>0x00400000FFFFFD00|- rs1 : x2<br> - rs2 : x3<br> - rs2_h3_val == -9<br> - rs2_h1_val == 256<br> - rs2_h0_val == 128<br> - rs1_h1_val == 16384<br>                                                                                                                                                                                                                                                                                                                                                                                                                  |[0x80000834]:SMUL16 s1, sp, gp<br> [0x80000838]:sd s1, 80(a0)<br>    |
|  23|[0x80003370]<br>0xFFFFFF3D0000000A|- rs1 : x22<br> - rs2 : x7<br> - rs2_h3_val == -5<br> - rs2_h2_val == -9<br> - rs2_h1_val == -65<br> - rs1_h3_val == -129<br> - rs1_h2_val == 2<br> - rs1_h0_val == -1<br>                                                                                                                                                                                                                                                                                                                                                                      |[0x80000864]:SMUL16 t4, s6, t2<br> [0x80000868]:sd t4, 96(a0)<br>    |
|  24|[0x80003380]<br>0xFFFFFCFAF8000000|- rs1 : x18<br> - rs2 : x14<br> - rs2_h3_val == -3<br> - rs1_h3_val == 128<br> - rs1_h1_val == -129<br>                                                                                                                                                                                                                                                                                                                                                                                                                                         |[0x80000890]:SMUL16 tp, s2, a4<br> [0x80000894]:sd tp, 112(a0)<br>   |
|  25|[0x80003390]<br>0x0008060100002400|- rs1 : x17<br> - rs2 : x1<br> - rs2_h3_val == -2<br> - rs2_h2_val == -32768<br> - rs1_h1_val == -1025<br>                                                                                                                                                                                                                                                                                                                                                                                                                                      |[0x800008c8]:SMUL16 a2, a7, ra<br> [0x800008cc]:sd a2, 128(a0)<br>   |
|  26|[0x800033a0]<br>0x004080000000002D|- rs1 : x7<br> - rs2 : x8<br> - rs2_h3_val == -32768<br> - rs2_h1_val == -129<br> - rs1_h2_val == -4097<br>                                                                                                                                                                                                                                                                                                                                                                                                                                     |[0x800008f8]:SMUL16 t3, t2, fp<br> [0x800008fc]:sd t3, 144(a0)<br>   |
|  27|[0x800033b0]<br>0x0000000000000000|- rs1 : x15<br> - rs2 : x0<br> - rs2_h3_val == 0<br> - rs2_h2_val == 0<br> - rs2_h1_val == 0<br> - rs2_h0_val == 0<br> - rs1_h1_val == 21845<br> - rs1_h0_val == 512<br>                                                                                                                                                                                                                                                                                                                                                                        |[0x80000934]:SMUL16 gp, a5, zero<br> [0x80000938]:sd gp, 160(a0)<br> |
|  28|[0x800033c0]<br>0xFFFFD00000015558|- rs1 : x19<br> - rs2 : x16<br> - rs2_h3_val == 2048<br> - rs1_h2_val == 512<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                |[0x8000096c]:SMUL16 s7, s3, a6<br> [0x80000970]:sd s7, 176(a0)<br>   |
|  29|[0x800033d0]<br>0xFFFFB7F7E0008000|- rs1 : x6<br> - rs2 : x11<br> - rs2_h3_val == 1024<br> - rs2_h2_val == 256<br> - rs1_h1_val == -2049<br>                                                                                                                                                                                                                                                                                                                                                                                                                                       |[0x800009a0]:SMUL16 a5, t1, a1<br> [0x800009a4]:sd a5, 192(a0)<br>   |
|  30|[0x800033e0]<br>0xFFFE0004FFFFFFD0|- rs1 : x29<br> - rs2 : x12<br> - rs2_h3_val == 512<br> - rs1_h2_val == -9<br> - rs1_h0_val == 8<br>                                                                                                                                                                                                                                                                                                                                                                                                                                            |[0x800009d0]:SMUL16 t1, t4, a2<br> [0x800009d4]:sd t1, 208(a0)<br>   |
|  31|[0x800033f0]<br>0xFFFDF000FFFEF800|- rs1 : x12<br> - rs2 : x22<br> - rs2_h3_val == 256<br> - rs1_h1_val == 4096<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                |[0x80000a08]:SMUL16 t3, a2, s6<br> [0x80000a0c]:sd t3, 224(a0)<br>   |
|  32|[0x80003400]<br>0xFBFF880100002004|- rs1 : x27<br> - rs2 : x17<br> - rs2_h3_val == 128<br> - rs2_h0_val == -2049<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                               |[0x80000a38]:SMUL16 t2, s11, a7<br> [0x80000a3c]:sd t2, 240(a0)<br>  |
|  33|[0x80003410]<br>0x01008000FFFDFFC0|- rs2_h3_val == 64<br> - rs1_h1_val == -513<br> - rs1_h0_val == 64<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x80000a70]:SMUL16 t6, t5, t4<br> [0x80000a74]:sd t6, 256(a0)<br>   |
|  34|[0x80003420]<br>0x0000045100008000|- rs2_h3_val == 32<br> - rs2_h2_val == 16384<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |[0x80000aa4]:SMUL16 t6, t5, t4<br> [0x80000aa8]:sd t6, 272(a0)<br>   |
|  35|[0x80003430]<br>0x000001290000A000|- rs2_h3_val == 16<br> - rs2_h2_val == 16<br> - rs1_h2_val == 16384<br> - rs1_h1_val == -33<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                 |[0x80000ad8]:SMUL16 t6, t5, t4<br> [0x80000adc]:sd t6, 288(a0)<br>   |
|  36|[0x80003440]<br>0x000009090001C007|- rs2_h3_val == 8<br> - rs2_h2_val == -257<br> - rs2_h1_val == -257<br> - rs1_h2_val == -3<br> - rs1_h0_val == -16385<br>                                                                                                                                                                                                                                                                                                                                                                                                                       |[0x80000b08]:SMUL16 t6, t5, t4<br> [0x80000b0c]:sd t6, 304(a0)<br>   |
|  37|[0x80003450]<br>0xFFFFFFAF0000E000|- rs2_h3_val == 4<br> - rs2_h2_val == 128<br> - rs1_h3_val == 1<br> - rs1_h2_val == -2049<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                   |[0x80000b38]:SMUL16 t6, t5, t4<br> [0x80000b3c]:sd t6, 320(a0)<br>   |
|  38|[0x80003460]<br>0x00000014FFFFF000|- rs1_h2_val == 4096<br> - rs1_h1_val == -5<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |[0x80000b70]:SMUL16 t6, t5, t4<br> [0x80000b74]:sd t6, 336(a0)<br>   |
|  39|[0x80003470]<br>0x0000001EFF7FC000|- rs2_h2_val == 4096<br> - rs1_h1_val == -3<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |[0x80000ba4]:SMUL16 t6, t5, t4<br> [0x80000ba8]:sd t6, 352(a0)<br>   |
|  40|[0x80003480]<br>0xFFFFFFF800004000|- rs2_h1_val == 4<br> - rs1_h1_val == -2<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |[0x80000bdc]:SMUL16 t6, t5, t4<br> [0x80000be0]:sd t6, 368(a0)<br>   |
|  41|[0x80003490]<br>0xFBFFE000FFEFC041|- rs2_h1_val == -8193<br> - rs1_h1_val == 8192<br> - rs1_h0_val == -65<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |[0x80000c14]:SMUL16 t6, t5, t4<br> [0x80000c18]:sd t6, 384(a0)<br>   |
|  42|[0x800034a0]<br>0xFFFFEC0000000401|- rs2_h2_val == 32767<br> - rs1_h3_val == -257<br> - rs1_h1_val == 1024<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |[0x80000c4c]:SMUL16 t6, t5, t4<br> [0x80000c50]:sd t6, 400(a0)<br>   |
|  43|[0x800034b0]<br>0xFFFFFB8001004401|- rs1_h2_val == 32<br> - rs1_h1_val == 128<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |[0x80000c84]:SMUL16 t6, t5, t4<br> [0x80000c88]:sd t6, 416(a0)<br>   |
|  44|[0x800034c0]<br>0xFFFFBFE0FFFFC000|- rs1_h2_val == 21845<br> - rs1_h1_val == 32<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |[0x80000cb8]:SMUL16 t6, t5, t4<br> [0x80000cbc]:sd t6, 432(a0)<br>   |
|  45|[0x800034d0]<br>0xFFFFBFF8FFFFF7F0|- rs2_h2_val == -2049<br> - rs2_h1_val == -2049<br> - rs1_h1_val == 8<br> - rs1_h0_val == -129<br>                                                                                                                                                                                                                                                                                                                                                                                                                                              |[0x80000cf0]:SMUL16 t6, t5, t4<br> [0x80000cf4]:sd t6, 448(a0)<br>   |
|  46|[0x800034e0]<br>0xFFFFFFBCFFFFFA00|- rs1_h1_val == 4<br> - rs1_h0_val == 256<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |[0x80000d28]:SMUL16 t6, t5, t4<br> [0x80000d2c]:sd t6, 464(a0)<br>   |
|  47|[0x800034f0]<br>0xFFFFF7FE0001BFF9|- rs1_h1_val == 2<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |[0x80000d5c]:SMUL16 t6, t5, t4<br> [0x80000d60]:sd t6, 480(a0)<br>   |
|  48|[0x80003500]<br>0x00005555FFFB000A|- rs2_h1_val == 21845<br> - rs1_h3_val == 256<br> - rs1_h1_val == 1<br> - rs1_h0_val == 32767<br>                                                                                                                                                                                                                                                                                                                                                                                                                                               |[0x80000d90]:SMUL16 t6, t5, t4<br> [0x80000d94]:sd t6, 496(a0)<br>   |
|  49|[0x80003510]<br>0x0000800000000064|- rs1_h1_val == -1<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x80000dc0]:SMUL16 t6, t5, t4<br> [0x80000dc4]:sd t6, 512(a0)<br>   |
|  50|[0x80003520]<br>0x0002FFFA00000000|- rs1_h3_val == 8192<br> - rs1_h0_val == 21845<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |[0x80000df4]:SMUL16 t6, t5, t4<br> [0x80000df8]:sd t6, 528(a0)<br>   |
|  51|[0x80003530]<br>0x00000C00FFFF1FF9|- rs1_h0_val == -8193<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |[0x80000e2c]:SMUL16 t6, t5, t4<br> [0x80000e30]:sd t6, 544(a0)<br>   |
|  52|[0x80003540]<br>0xFFFFC000FFBFE000|- rs2_h1_val == 16384<br> - rs1_h0_val == -513<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |[0x80000e5c]:SMUL16 t6, t5, t4<br> [0x80000e60]:sd t6, 560(a0)<br>   |
|  53|[0x80003550]<br>0x0000008000000A0A|- rs2_h1_val == 16<br> - rs1_h3_val == 32767<br> - rs1_h0_val == -257<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |[0x80000e94]:SMUL16 t6, t5, t4<br> [0x80000e98]:sd t6, 576(a0)<br>   |
|  54|[0x80003560]<br>0xFFFFFFFA000B0016|- rs2_h0_val == -21846<br> - rs1_h2_val == -1025<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |[0x80000ec4]:SMUL16 t6, t5, t4<br> [0x80000ec8]:sd t6, 592(a0)<br>   |
|  55|[0x80003570]<br>0xFFFFFFE200000088|- rs2_h2_val == 512<br> - rs1_h0_val == -17<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |[0x80000ef8]:SMUL16 t6, t5, t4<br> [0x80000efc]:sd t6, 608(a0)<br>   |
|  56|[0x80003580]<br>0xFFFFFFF400400000|- rs1_h0_val == 4096<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |[0x80000f2c]:SMUL16 t6, t5, t4<br> [0x80000f30]:sd t6, 624(a0)<br>   |
|  57|[0x80003590]<br>0x0000180000800000|- rs1_h0_val == 1024<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |[0x80000f60]:SMUL16 t6, t5, t4<br> [0x80000f64]:sd t6, 640(a0)<br>   |
|  58|[0x800035a0]<br>0xFFFFFF00003FFF80|- rs2_h1_val == -2<br> - rs2_h0_val == 32767<br> - rs1_h3_val == 1024<br> - rs1_h0_val == 128<br>                                                                                                                                                                                                                                                                                                                                                                                                                                               |[0x80000f98]:SMUL16 t6, t5, t4<br> [0x80000f9c]:sd t6, 656(a0)<br>   |
|  59|[0x800035b0]<br>0xFFEFF000FFFFFF80|- rs2_h1_val == 4096<br> - rs1_h3_val == -2<br> - rs1_h0_val == 32<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x80000fd0]:SMUL16 t6, t5, t4<br> [0x80000fd4]:sd t6, 672(a0)<br>   |
|  60|[0x800035c0]<br>0xFFFFFF3DFFFFFFA0|- rs1_h3_val == -1025<br> - rs1_h0_val == 16<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |[0x80001008]:SMUL16 t6, t5, t4<br> [0x8000100c]:sd t6, 688(a0)<br>   |
|  61|[0x800035d0]<br>0x0020000000001000|- rs1_h0_val == 4<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |[0x80001030]:SMUL16 t6, t5, t4<br> [0x80001034]:sd t6, 704(a0)<br>   |
|  62|[0x800035e0]<br>0x00017FFDFFFFFFF0|- rs1_h3_val == 512<br> - rs1_h0_val == 2<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |[0x80001060]:SMUL16 t6, t5, t4<br> [0x80001064]:sd t6, 720(a0)<br>   |
|  63|[0x800035f0]<br>0xFFFFFEF000000000|- rs1_h2_val == -8193<br> - rs1_h1_val == 16<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |[0x80001090]:SMUL16 t6, t5, t4<br> [0x80001094]:sd t6, 736(a0)<br>   |
|  64|[0x80003600]<br>0x00802401FFFFFFE5|- rs2_h3_val == 2<br> - rs1_h3_val == -2049<br> - rs1_h2_val == 8192<br> - rs1_h1_val == -8193<br>                                                                                                                                                                                                                                                                                                                                                                                                                                              |[0x800010c0]:SMUL16 t6, t5, t4<br> [0x800010c4]:sd t6, 752(a0)<br>   |
|  65|[0x80003610]<br>0xFFFFFDFEFFFFBF00|- rs2_h1_val == 2<br> - rs2_h0_val == -65<br> - rs1_h3_val == 16384<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |[0x800010f8]:SMUL16 t6, t5, t4<br> [0x800010fc]:sd t6, 768(a0)<br>   |
|  66|[0x80003620]<br>0x0000020000000800|- rs2_h1_val == 1<br> - rs2_h0_val == 256<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |[0x80001128]:SMUL16 t6, t5, t4<br> [0x8000112c]:sd t6, 784(a0)<br>   |
|  67|[0x80003630]<br>0x00000000FFFFFFD3|- rs1_h2_val == -33<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |[0x80001154]:SMUL16 t6, t5, t4<br> [0x80001158]:sd t6, 800(a0)<br>   |
|  68|[0x80003640]<br>0xFFFE5557FFFF5556|- rs2_h0_val == 21845<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |[0x8000118c]:SMUL16 t6, t5, t4<br> [0x80001190]:sd t6, 816(a0)<br>   |
|  69|[0x80003650]<br>0xFFF7FE00FFFDBFF7|- rs2_h0_val == -16385<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |[0x800011c4]:SMUL16 t6, t5, t4<br> [0x800011c8]:sd t6, 832(a0)<br>   |
|  70|[0x80003660]<br>0x0000000200401401|- rs2_h2_val == 4<br> - rs2_h0_val == -4097<br> - rs1_h2_val == -16385<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |[0x800011f0]:SMUL16 t6, t5, t4<br> [0x800011f4]:sd t6, 848(a0)<br>   |
|  71|[0x80003670]<br>0xFFF55540FFFEFF00|- rs2_h0_val == -257<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |[0x80001228]:SMUL16 t6, t5, t4<br> [0x8000122c]:sd t6, 864(a0)<br>   |
|  72|[0x80003680]<br>0x0155AD56FFD5002B|- rs2_h2_val == -33<br> - rs2_h0_val == -129<br> - rs1_h3_val == 4096<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |[0x80001260]:SMUL16 t6, t5, t4<br> [0x80001264]:sd t6, 880(a0)<br>   |
|  73|[0x80003690]<br>0xFFFFF7F8FFFFFFAF|- rs2_h1_val == 8<br> - rs2_h0_val == -9<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |[0x80001298]:SMUL16 t6, t5, t4<br> [0x8000129c]:sd t6, 896(a0)<br>   |
|  74|[0x800036a0]<br>0x00007FFE0000000F|- rs2_h0_val == -5<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x800012c8]:SMUL16 t6, t5, t4<br> [0x800012cc]:sd t6, 912(a0)<br>   |
|  75|[0x800036b0]<br>0xFFFFFFF6FFFFE000|- rs2_h0_val == -2<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x800012f4]:SMUL16 t6, t5, t4<br> [0x800012f8]:sd t6, 928(a0)<br>   |
|  76|[0x800036c0]<br>0xFFFFFFBFFF7FC000|- rs2_h2_val == -65<br> - rs2_h0_val == 16384<br> - rs1_h2_val == 1<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |[0x80001328]:SMUL16 t6, t5, t4<br> [0x8000132c]:sd t6, 944(a0)<br>   |
|  77|[0x800036d0]<br>0xFFFFFC00FF555400|- rs2_h0_val == 512<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |[0x80001358]:SMUL16 t6, t5, t4<br> [0x8000135c]:sd t6, 960(a0)<br>   |
|  78|[0x800036e0]<br>0xFFFC800000000080|- rs2_h0_val == 64<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x80001388]:SMUL16 t6, t5, t4<br> [0x8000138c]:sd t6, 976(a0)<br>   |
|  79|[0x800036f0]<br>0x00200C01FFFFFEFC|- rs2_h2_val == -8193<br> - rs2_h0_val == 4<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |[0x800013c0]:SMUL16 t6, t5, t4<br> [0x800013c4]:sd t6, 992(a0)<br>   |
|  80|[0x80003700]<br>0xFFFFFFF6FFFFFFF6|- rs2_h0_val == 2<br> - rs1_h2_val == -21846<br> - rs1_h0_val == -5<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |[0x800013f8]:SMUL16 t6, t5, t4<br> [0x800013fc]:sd t6, 1008(a0)<br>  |
|  81|[0x80003710]<br>0xFFBF8081FFFFEBFB|- rs2_h3_val == 1<br> - rs2_h2_val == 21845<br> - rs1_h3_val == 64<br> - rs1_h2_val == 2048<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                 |[0x80001430]:SMUL16 t6, t5, t4<br> [0x80001434]:sd t6, 1024(a0)<br>  |
|  82|[0x80003720]<br>0xFFFFFE0004004000|- rs2_h1_val == 512<br> - rs1_h3_val == 4<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |[0x8000146c]:SMUL16 t6, t5, t4<br> [0x80001470]:sd t6, 1040(a0)<br>  |
|  83|[0x80003730]<br>0x0000FFFE00001111|- rs1_h3_val == 2<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |[0x8000149c]:SMUL16 t6, t5, t4<br> [0x800014a0]:sd t6, 1056(a0)<br>  |
|  84|[0x80003740]<br>0x0001FFFE00030006|- rs2_h2_val == -2<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x800014d8]:SMUL16 t6, t5, t4<br> [0x800014dc]:sd t6, 1072(a0)<br>  |
|  85|[0x80003750]<br>0x0100400002000000|- rs2_h2_val == 8192<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |[0x80001508]:SMUL16 t6, t5, t4<br> [0x8000150c]:sd t6, 1088(a0)<br>  |
|  86|[0x80003760]<br>0x1554EAABFFEAAA80|- rs2_h2_val == 2048<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |[0x80001540]:SMUL16 t6, t5, t4<br> [0x80001544]:sd t6, 1104(a0)<br>  |
|  87|[0x80003780]<br>0xFFFFFFC1FFFFCFFA|- rs1_h2_val == -257<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |[0x800015ac]:SMUL16 t6, t5, t4<br> [0x800015b0]:sd t6, 1136(a0)<br>  |
|  88|[0x800037a0]<br>0x00404101FF7FC000|- rs2_h1_val == -16385<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |[0x80001610]:SMUL16 t6, t5, t4<br> [0x80001614]:sd t6, 1168(a0)<br>  |
|  89|[0x800037b0]<br>0x010020010000C003|- rs2_h1_val == -4097<br> - rs1_h1_val == -4097<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |[0x80001640]:SMUL16 t6, t5, t4<br> [0x80001644]:sd t6, 1184(a0)<br>  |
|  90|[0x800037c0]<br>0xFFFFFFD000000000|- rs1_h2_val == 256<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |[0x80001674]:SMUL16 t6, t5, t4<br> [0x80001678]:sd t6, 1200(a0)<br>  |
|  91|[0x800037d0]<br>0xFFFEC00500000008|- rs2_h0_val == -1<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x800016a4]:SMUL16 t6, t5, t4<br> [0x800016a8]:sd t6, 1216(a0)<br>  |
|  92|[0x800037e0]<br>0xDFFFC001FFFFFF40|- rs1_h1_val == -16385<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |[0x800016d4]:SMUL16 t6, t5, t4<br> [0x800016d8]:sd t6, 1232(a0)<br>  |
|  93|[0x800037f0]<br>0xFFFFFFF8FFFFFFE4|- rs2_h3_val == 16384<br> - rs1_h3_val == -4097<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |[0x80001704]:SMUL16 t6, t5, t4<br> [0x80001708]:sd t6, 1248(a0)<br>  |
|  94|[0x80003800]<br>0x00000021FFFDFC00|- rs2_h3_val == -1<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x80001734]:SMUL16 t6, t5, t4<br> [0x80001738]:sd t6, 1264(a0)<br>  |
|  95|[0x80003810]<br>0x00001081FF7F8101|- rs1_h3_val == -513<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |[0x8000176c]:SMUL16 t6, t5, t4<br> [0x80001770]:sd t6, 1280(a0)<br>  |
|  96|[0x80003820]<br>0x0000300300000808|- rs2_h1_val == -3<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x8000179c]:SMUL16 t6, t5, t4<br> [0x800017a0]:sd t6, 1296(a0)<br>  |
|  97|[0x80003830]<br>0xFFFFFF9DE0004000|- rs1_h3_val == -33<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |[0x800017d0]:SMUL16 t6, t5, t4<br> [0x800017d4]:sd t6, 1312(a0)<br>  |
|  98|[0x80003840]<br>0xFF7FFC0000047FF7|- rs1_h3_val == -5<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x80001800]:SMUL16 t6, t5, t4<br> [0x80001804]:sd t6, 1328(a0)<br>  |
|  99|[0x80003850]<br>0xFFFFFB80FFFFE7FA|- rs2_h1_val == 128<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |[0x80001838]:SMUL16 t6, t5, t4<br> [0x8000183c]:sd t6, 1344(a0)<br>  |
| 100|[0x80003860]<br>0xFFFFFBC000000006|- rs2_h1_val == 64<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x80001870]:SMUL16 t6, t5, t4<br> [0x80001874]:sd t6, 1360(a0)<br>  |
| 101|[0x80003870]<br>0xFFFEC00000000000|- rs2_h1_val == 8192<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |[0x8000189c]:SMUL16 t6, t5, t4<br> [0x800018a0]:sd t6, 1376(a0)<br>  |
| 102|[0x80003880]<br>0xFFFFFDE000007FFF|- rs1_h2_val == 16<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |[0x800018d4]:SMUL16 t6, t5, t4<br> [0x800018d8]:sd t6, 1392(a0)<br>  |
| 103|[0x80003890]<br>0x01555400FFBFFE00|- rs2_h0_val == -8193<br>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |[0x80001910]:SMUL16 t6, t5, t4<br> [0x80001914]:sd t6, 1408(a0)<br>  |
