Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date              : Mon Dec 29 12:55:49 2025
| Host              : Rickarya running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bitserial_nn_timing_summary_routed.rpt -pb bitserial_nn_timing_summary_routed.pb -rpx bitserial_nn_timing_summary_routed.rpx -warn_on_violation
| Design            : bitserial_nn
| Device            : xcau7p-fcva289
| Speed File        : -1LV  PRODUCTION 1.04 04-20-2024
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal  4           
XDCH-2   Warning   Same min and max delay values on IO port    97          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.987        0.000                      0                29923        0.002        0.000                      0                29923        4.422        0.000                       0                  9836  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.987        0.000                      0                29923        0.002        0.000                      0                29923        4.422        0.000                       0                  9836  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 u_mac_engine/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axis_tready
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 3.058ns (60.906%)  route 1.963ns (39.094%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.210ns (routing 0.731ns, distribution 1.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.210     3.456    u_mac_engine/clk_IBUF_BUFG
    SLICE_X20Y98         FDRE                                         r  u_mac_engine/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y98         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.135     3.591 f  u_mac_engine/busy_reg/Q
                         net (fo=25, routed)          0.196     3.787    u_mac_engine/busy_OBUF
    SLICE_X20Y98         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.108     3.895 r  u_mac_engine/s_axis_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.767     5.662    s_axis_tready_OBUF
    B5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.815     8.477 r  s_axis_tready_OBUF_inst/O
                         net (fo=0)                   0.000     8.477    s_axis_tready
    B5                                                                r  s_axis_tready (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 u_relu_activation/out_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tlast
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 3.157ns (64.279%)  route 1.755ns (35.721%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.731ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.279     3.525    u_relu_activation/CLK
    SLICE_X20Y131        FDRE                                         r  u_relu_activation/out_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.135     3.660 r  u_relu_activation/out_valid_reg_reg/Q
                         net (fo=7, routed)           0.677     4.337    u_relu_activation/m_axis_tvalid_OBUF
    SLICE_X22Y171        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.214     4.551 r  u_relu_activation/m_axis_tlast_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.078     5.629    m_axis_tlast_OBUF
    A5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.808     8.437 r  m_axis_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     8.437    m_axis_tlast
    A5                                                                r  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 u_relu_activation/out_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tvalid
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 2.958ns (65.641%)  route 1.549ns (34.359%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.731ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.279     3.525    u_relu_activation/CLK
    SLICE_X20Y131        FDRE                                         r  u_relu_activation/out_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.135     3.660 r  u_relu_activation/out_valid_reg_reg/Q
                         net (fo=7, routed)           1.549     5.209    m_axis_tvalid_OBUF
    C6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.823     8.032 r  m_axis_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     8.032    m_axis_tvalid
    C6                                                                r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 u_mac_engine/busy_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            busy
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 2.952ns (69.153%)  route 1.317ns (30.847%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.731ns, distribution 1.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.253     3.499    u_mac_engine/clk_IBUF_BUFG
    SLICE_X22Y158        FDRE                                         r  u_mac_engine/busy_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.134     3.633 r  u_mac_engine/busy_reg_lopt_replica/Q
                         net (fo=1, routed)           1.317     4.950    lopt
    B6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.818     7.768 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000     7.768    busy
    B6                                                                r  busy (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 s_axis_tdata[3]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_input_buffer/inbuf_reg[183][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.349ns  (logic 0.985ns (9.519%)  route 9.364ns (90.481%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.006ns (routing 0.666ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    J3                                                0.000     0.500 r  s_axis_tdata[3] (IN)
                         net (fo=0)                   0.000     0.500    s_axis_tdata_IBUF[3]_inst/I
    J3                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.985     1.485 r  s_axis_tdata_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.485    s_axis_tdata_IBUF[3]_inst/OUT
    J3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.485 r  s_axis_tdata_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=256, routed)         9.364    10.849    u_input_buffer/inbuf_reg[255][15]_0[3]
    SLICE_X15Y34         FDRE                                         r  u_input_buffer/inbuf_reg[183][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L1                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.461    10.461 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.461    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.461 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.158    10.619    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.040    10.659 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.006    12.665    u_input_buffer/clk_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  u_input_buffer/inbuf_reg[183][3]/C
                         clock pessimism              0.000    12.665    
                         clock uncertainty           -0.035    12.629    
    SLICE_X15Y34         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.042    12.671    u_input_buffer/inbuf_reg[183][3]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 s_axis_tdata[3]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_input_buffer/inbuf_reg[189][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.326ns  (logic 0.985ns (9.540%)  route 9.341ns (90.460%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.009ns (routing 0.666ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    J3                                                0.000     0.500 r  s_axis_tdata[3] (IN)
                         net (fo=0)                   0.000     0.500    s_axis_tdata_IBUF[3]_inst/I
    J3                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.985     1.485 r  s_axis_tdata_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.485    s_axis_tdata_IBUF[3]_inst/OUT
    J3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.485 r  s_axis_tdata_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=256, routed)         9.341    10.826    u_input_buffer/inbuf_reg[255][15]_0[3]
    SLICE_X17Y34         FDRE                                         r  u_input_buffer/inbuf_reg[189][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L1                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.461    10.461 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.461    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.461 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.158    10.619    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.040    10.659 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.009    12.668    u_input_buffer/clk_IBUF_BUFG
    SLICE_X17Y34         FDRE                                         r  u_input_buffer/inbuf_reg[189][3]/C
                         clock pessimism              0.000    12.668    
                         clock uncertainty           -0.035    12.632    
    SLICE_X17Y34         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.044    12.676    u_input_buffer/inbuf_reg[189][3]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 u_mac_engine/a_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/hidden_accum_reg[76][35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 2.290ns (28.738%)  route 5.679ns (71.262%))
  Logic Levels:           12  (CARRY8=5 LUT2=1 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 0.731ns, distribution 1.538ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.666ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.269     3.515    u_mac_engine/clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  u_mac_engine/a_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.134     3.649 r  u_mac_engine/a_val_reg[3]/Q
                         net (fo=5, routed)           1.342     4.991    u_mac_engine/a_val_reg_n_0_[3]
    SLICE_X11Y55         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.231     5.222 r  u_mac_engine/partial[1][23]_i_33/O
                         net (fo=1, routed)           0.620     5.842    u_mac_engine/partial[1][23]_i_33_n_0
    SLICE_X12Y54         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.058     5.900 r  u_mac_engine/partial[1][23]_i_26/O
                         net (fo=3, routed)           0.146     6.046    u_mac_engine/partial[1][23]_i_26_n_0
    SLICE_X12Y55         LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.271     6.317 r  u_mac_engine/partial[1][7]_i_12/O
                         net (fo=6, routed)           0.286     6.602    u_mac_engine/partial[1][7]_i_12_n_0
    SLICE_X13Y57         LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.167     6.769 r  u_mac_engine/partial[1][15]_i_12/O
                         net (fo=4, routed)           0.505     7.274    u_mac_engine/partial[1][15]_i_12_n_0
    SLICE_X13Y61         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.171     7.445 r  u_mac_engine/partial[0][15]_i_4/O
                         net (fo=1, routed)           0.021     7.466    u_mac_engine/partial[0][15]_i_4_n_0
    SLICE_X13Y61         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.222     7.688 r  u_mac_engine/partial_reg[0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.032     7.720    u_mac_engine/partial_reg[0][15]_i_2_n_0
    SLICE_X13Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.068     7.788 r  u_mac_engine/partial_reg[0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.032     7.820    u_mac_engine/partial_reg[0][23]_i_2_n_0
    SLICE_X13Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.199     8.019 r  u_mac_engine/partial_reg[0][31]_i_2/O[5]
                         net (fo=2, routed)           0.227     8.247    u_mac_engine/partial_reg[0][31]_i_2_n_10
    SLICE_X12Y63         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.251     8.498 r  u_mac_engine/hidden_accum[1][31]_i_14/O
                         net (fo=1, routed)           0.016     8.514    u_mac_engine/hidden_accum[1][31]_i_14_n_0
    SLICE_X12Y63         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.284     8.798 r  u_mac_engine/hidden_accum_reg[1][31]_i_2/CO[7]
                         net (fo=1, routed)           0.032     8.830    u_mac_engine/hidden_accum_reg[1][31]_i_2_n_0
    SLICE_X12Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.141     8.971 r  u_mac_engine/hidden_accum_reg[1][39]_i_4/O[3]
                         net (fo=97, routed)          0.908     9.878    u_mac_engine/hidden_accum_reg[1][39]_i_4_n_12
    SLICE_X11Y74         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.093     9.971 r  u_mac_engine/hidden_accum[0][35]_i_1/O
                         net (fo=32, routed)          1.512    11.483    u_mac_engine/hidden_accum[0][35]_i_1_n_0
    SLICE_X16Y79         FDRE                                         r  u_mac_engine/hidden_accum_reg[76][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L1                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.461    10.461 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.461    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.461 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.158    10.619    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.040    10.659 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.018    12.677    u_mac_engine/clk_IBUF_BUFG
    SLICE_X16Y79         FDRE                                         r  u_mac_engine/hidden_accum_reg[76][35]/C
                         clock pessimism              0.656    13.333    
                         clock uncertainty           -0.035    13.298    
    SLICE_X16Y79         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.043    13.341    u_mac_engine/hidden_accum_reg[76][35]
  -------------------------------------------------------------------
                         required time                         13.341    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 s_axis_tdata[3]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_input_buffer/inbuf_reg[186][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.266ns  (logic 0.985ns (9.596%)  route 9.280ns (90.404%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.001ns (routing 0.666ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    J3                                                0.000     0.500 r  s_axis_tdata[3] (IN)
                         net (fo=0)                   0.000     0.500    s_axis_tdata_IBUF[3]_inst/I
    J3                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.985     1.485 r  s_axis_tdata_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.485    s_axis_tdata_IBUF[3]_inst/OUT
    J3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.485 r  s_axis_tdata_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=256, routed)         9.280    10.766    u_input_buffer/inbuf_reg[255][15]_0[3]
    SLICE_X16Y34         FDRE                                         r  u_input_buffer/inbuf_reg[186][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L1                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.461    10.461 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.461    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.461 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.158    10.619    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.040    10.659 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.001    12.660    u_input_buffer/clk_IBUF_BUFG
    SLICE_X16Y34         FDRE                                         r  u_input_buffer/inbuf_reg[186][3]/C
                         clock pessimism              0.000    12.660    
                         clock uncertainty           -0.035    12.624    
    SLICE_X16Y34         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.042    12.666    u_input_buffer/inbuf_reg[186][3]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 s_axis_tdata[3]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_input_buffer/inbuf_reg[180][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.267ns  (logic 0.985ns (9.595%)  route 9.282ns (90.405%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.001ns (routing 0.666ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    J3                                                0.000     0.500 r  s_axis_tdata[3] (IN)
                         net (fo=0)                   0.000     0.500    s_axis_tdata_IBUF[3]_inst/I
    J3                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.985     1.485 r  s_axis_tdata_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.485    s_axis_tdata_IBUF[3]_inst/OUT
    J3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.485 r  s_axis_tdata_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=256, routed)         9.282    10.767    u_input_buffer/inbuf_reg[255][15]_0[3]
    SLICE_X15Y34         FDRE                                         r  u_input_buffer/inbuf_reg[180][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L1                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.461    10.461 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.461    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.461 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.158    10.619    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.040    10.659 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.001    12.660    u_input_buffer/clk_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  u_input_buffer/inbuf_reg[180][3]/C
                         clock pessimism              0.000    12.660    
                         clock uncertainty           -0.035    12.624    
    SLICE_X15Y34         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.044    12.668    u_input_buffer/inbuf_reg[180][3]
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wmem_hidden/mem_reg_bram_2/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.847ns  (logic 1.073ns (10.896%)  route 8.774ns (89.104%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 12.769 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.110ns (routing 0.666ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G2                                                0.000     0.500 f  rst_n (IN)
                         net (fo=0)                   0.000     0.500    rst_n_IBUF_inst/I
    G2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.979     1.479 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.479    rst_n_IBUF_inst/OUT
    G2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.479 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9808, routed)        6.214     7.693    u_mac_engine/rst_n_IBUF
    SLICE_X10Y101        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     7.787 r  u_mac_engine/mem_reg_bram_2_i_3/O
                         net (fo=1, routed)           2.559    10.347    u_wmem_hidden/mem_reg_bram_2_1
    RAMB36_X0Y19         RAMB36E2                                     r  u_wmem_hidden/mem_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L1                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.461    10.461 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.461    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.461 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.158    10.619    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.040    10.659 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.110    12.769    u_wmem_hidden/CLK
    RAMB36_X0Y19         RAMB36E2                                     r  u_wmem_hidden/mem_reg_bram_2/CLKBWRCLK
                         clock pessimism              0.000    12.769    
                         clock uncertainty           -0.035    12.733    
    RAMB36_X0Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.475    12.258    u_wmem_hidden/mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  1.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/hidden_accum_reg[12][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.456ns (15.020%)  route 2.578ns (84.980%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.308ns (routing 0.731ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G2                                                0.000     0.500 f  rst_n (IN)
                         net (fo=0)                   0.000     0.500    rst_n_IBUF_inst/I
    G2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.456     0.956 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.956    rst_n_IBUF_inst/OUT
    G2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.956 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9808, routed)        2.578     3.534    u_mac_engine/rst_n_IBUF
    SLICE_X13Y94         FDRE                                         r  u_mac_engine/hidden_accum_reg[12][2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.308     3.554    u_mac_engine/clk_IBUF_BUFG
    SLICE_X13Y94         FDRE                                         r  u_mac_engine/hidden_accum_reg[12][2]/C
                         clock pessimism              0.000     3.554    
    SLICE_X13Y94         FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.022     3.532    u_mac_engine/hidden_accum_reg[12][2]
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/hidden_accum_reg[8][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.456ns (15.020%)  route 2.578ns (84.980%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.308ns (routing 0.731ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G2                                                0.000     0.500 f  rst_n (IN)
                         net (fo=0)                   0.000     0.500    rst_n_IBUF_inst/I
    G2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.456     0.956 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.956    rst_n_IBUF_inst/OUT
    G2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.956 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9808, routed)        2.578     3.534    u_mac_engine/rst_n_IBUF
    SLICE_X13Y94         FDRE                                         r  u_mac_engine/hidden_accum_reg[8][2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.308     3.554    u_mac_engine/clk_IBUF_BUFG
    SLICE_X13Y94         FDRE                                         r  u_mac_engine/hidden_accum_reg[8][2]/C
                         clock pessimism              0.000     3.554    
    SLICE_X13Y94         FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.022     3.532    u_mac_engine/hidden_accum_reg[8][2]
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/hidden_accum_reg[98][36]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.456ns (14.778%)  route 2.628ns (85.222%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.342ns (routing 0.731ns, distribution 1.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G2                                                0.000     0.500 f  rst_n (IN)
                         net (fo=0)                   0.000     0.500    rst_n_IBUF_inst/I
    G2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.456     0.956 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.956    rst_n_IBUF_inst/OUT
    G2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.956 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9808, routed)        2.628     3.584    u_mac_engine/rst_n_IBUF
    SLICE_X14Y75         FDRE                                         r  u_mac_engine/hidden_accum_reg[98][36]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.342     3.588    u_mac_engine/clk_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  u_mac_engine/hidden_accum_reg[98][36]/C
                         clock pessimism              0.000     3.588    
    SLICE_X14Y75         FDRE (Hold_HFF_SLICEL_C_R)
                                                     -0.022     3.566    u_mac_engine/hidden_accum_reg[98][36]
  -------------------------------------------------------------------
                         required time                         -3.566    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/hidden_accum_reg[97][32]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.456ns (14.817%)  route 2.620ns (85.183%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.333ns (routing 0.731ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G2                                                0.000     0.500 f  rst_n (IN)
                         net (fo=0)                   0.000     0.500    rst_n_IBUF_inst/I
    G2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.456     0.956 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.956    rst_n_IBUF_inst/OUT
    G2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.956 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9808, routed)        2.620     3.576    u_mac_engine/rst_n_IBUF
    SLICE_X14Y83         FDRE                                         r  u_mac_engine/hidden_accum_reg[97][32]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.333     3.579    u_mac_engine/clk_IBUF_BUFG
    SLICE_X14Y83         FDRE                                         r  u_mac_engine/hidden_accum_reg[97][32]/C
                         clock pessimism              0.000     3.579    
    SLICE_X14Y83         FDRE (Hold_HFF_SLICEL_C_R)
                                                     -0.022     3.557    u_mac_engine/hidden_accum_reg[97][32]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/hidden_accum_reg[97][33]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.456ns (14.817%)  route 2.620ns (85.183%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.333ns (routing 0.731ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G2                                                0.000     0.500 f  rst_n (IN)
                         net (fo=0)                   0.000     0.500    rst_n_IBUF_inst/I
    G2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.456     0.956 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.956    rst_n_IBUF_inst/OUT
    G2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.956 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9808, routed)        2.620     3.576    u_mac_engine/rst_n_IBUF
    SLICE_X14Y83         FDRE                                         r  u_mac_engine/hidden_accum_reg[97][33]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.333     3.579    u_mac_engine/clk_IBUF_BUFG
    SLICE_X14Y83         FDRE                                         r  u_mac_engine/hidden_accum_reg[97][33]/C
                         clock pessimism              0.000     3.579    
    SLICE_X14Y83         FDRE (Hold_GFF_SLICEL_C_R)
                                                     -0.022     3.557    u_mac_engine/hidden_accum_reg[97][33]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/hidden_accum_reg[98][33]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.456ns (14.817%)  route 2.620ns (85.183%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.333ns (routing 0.731ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G2                                                0.000     0.500 f  rst_n (IN)
                         net (fo=0)                   0.000     0.500    rst_n_IBUF_inst/I
    G2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.456     0.956 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.956    rst_n_IBUF_inst/OUT
    G2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.956 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9808, routed)        2.620     3.576    u_mac_engine/rst_n_IBUF
    SLICE_X14Y83         FDRE                                         r  u_mac_engine/hidden_accum_reg[98][33]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.333     3.579    u_mac_engine/clk_IBUF_BUFG
    SLICE_X14Y83         FDRE                                         r  u_mac_engine/hidden_accum_reg[98][33]/C
                         clock pessimism              0.000     3.579    
    SLICE_X14Y83         FDRE (Hold_FFF_SLICEL_C_R)
                                                     -0.022     3.557    u_mac_engine/hidden_accum_reg[98][33]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/hidden_accum_reg[99][34]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.456ns (14.817%)  route 2.620ns (85.183%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.333ns (routing 0.731ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G2                                                0.000     0.500 f  rst_n (IN)
                         net (fo=0)                   0.000     0.500    rst_n_IBUF_inst/I
    G2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.456     0.956 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.956    rst_n_IBUF_inst/OUT
    G2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.956 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9808, routed)        2.620     3.576    u_mac_engine/rst_n_IBUF
    SLICE_X14Y83         FDRE                                         r  u_mac_engine/hidden_accum_reg[99][34]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.333     3.579    u_mac_engine/clk_IBUF_BUFG
    SLICE_X14Y83         FDRE                                         r  u_mac_engine/hidden_accum_reg[99][34]/C
                         clock pessimism              0.000     3.579    
    SLICE_X14Y83         FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.022     3.557    u_mac_engine/hidden_accum_reg[99][34]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/mem_read_pending_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.456ns (14.692%)  route 2.646ns (85.308%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.356ns (routing 0.731ns, distribution 1.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G2                                                0.000     0.500 f  rst_n (IN)
                         net (fo=0)                   0.000     0.500    rst_n_IBUF_inst/I
    G2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.456     0.956 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.956    rst_n_IBUF_inst/OUT
    G2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.956 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9808, routed)        2.646     3.602    u_mac_engine/rst_n_IBUF
    SLICE_X13Y69         FDRE                                         r  u_mac_engine/mem_read_pending_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.356     3.602    u_mac_engine/clk_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  u_mac_engine/mem_read_pending_reg/C
                         clock pessimism              0.000     3.602    
    SLICE_X13Y69         FDRE (Hold_CFF_SLICEM_C_R)
                                                     -0.022     3.580    u_mac_engine/mem_read_pending_reg
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/partial_reg[0][37]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.456ns (14.688%)  route 2.647ns (85.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.357ns (routing 0.731ns, distribution 1.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G2                                                0.000     0.500 f  rst_n (IN)
                         net (fo=0)                   0.000     0.500    rst_n_IBUF_inst/I
    G2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.456     0.956 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.956    rst_n_IBUF_inst/OUT
    G2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.956 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9808, routed)        2.647     3.603    u_mac_engine/rst_n_IBUF
    SLICE_X13Y66         FDRE                                         r  u_mac_engine/partial_reg[0][37]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.357     3.603    u_mac_engine/clk_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  u_mac_engine/partial_reg[0][37]/C
                         clock pessimism              0.000     3.603    
    SLICE_X13Y66         FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.022     3.581    u_mac_engine/partial_reg[0][37]
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mac_engine/partial_reg[0][39]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.456ns (14.688%)  route 2.647ns (85.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.357ns (routing 0.731ns, distribution 1.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G2                                                0.000     0.500 f  rst_n (IN)
                         net (fo=0)                   0.000     0.500    rst_n_IBUF_inst/I
    G2                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.456     0.956 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.956    rst_n_IBUF_inst/OUT
    G2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.956 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9808, routed)        2.647     3.603    u_mac_engine/rst_n_IBUF
    SLICE_X13Y66         FDRE                                         r  u_mac_engine/partial_reg[0][39]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L1                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.984     0.984 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.984    clk_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.984 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.215     1.199    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=9835, routed)        2.357     3.603    u_mac_engine/clk_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  u_mac_engine/partial_reg[0][39]/C
                         clock pessimism              0.000     3.603    
    SLICE_X13Y66         FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.022     3.581    u_mac_engine/partial_reg[0][39]
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827      RAMB36_X0Y17  u_wmem_hidden/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827      RAMB36_X0Y18  u_wmem_hidden/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827      RAMB36_X1Y20  u_wmem_hidden/mem_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827      RAMB36_X1Y21  u_wmem_hidden/mem_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827      RAMB36_X2Y21  u_wmem_hidden/mem_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827      RAMB36_X2Y22  u_wmem_hidden/mem_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827      RAMB36_X1Y22  u_wmem_hidden/mem_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827      RAMB36_X0Y19  u_wmem_hidden/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827      RAMB36_X0Y20  u_wmem_hidden/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827      RAMB36_X0Y21  u_wmem_hidden/mem_reg_bram_4/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y17  u_wmem_hidden/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y17  u_wmem_hidden/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y17  u_wmem_hidden/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y17  u_wmem_hidden/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y18  u_wmem_hidden/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y18  u_wmem_hidden/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y18  u_wmem_hidden/mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y18  u_wmem_hidden/mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422      RAMB36_X1Y20  u_wmem_hidden/mem_reg_bram_10/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422      RAMB36_X1Y20  u_wmem_hidden/mem_reg_bram_10/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y17  u_wmem_hidden/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y17  u_wmem_hidden/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y17  u_wmem_hidden/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y17  u_wmem_hidden/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y18  u_wmem_hidden/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y18  u_wmem_hidden/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y18  u_wmem_hidden/mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422      RAMB36_X0Y18  u_wmem_hidden/mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422      RAMB36_X1Y20  u_wmem_hidden/mem_reg_bram_10/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422      RAMB36_X1Y20  u_wmem_hidden/mem_reg_bram_10/CLKARDCLK



