
---------- Begin Simulation Statistics ----------
final_tick                                30893152500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   6218                       # Simulator instruction rate (inst/s)
host_mem_usage                                7563756                       # Number of bytes of host memory used
host_op_rate                                     6329                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9937.35                       # Real time elapsed on the host
host_tick_rate                                 361220                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    61792810                       # Number of instructions simulated
sim_ops                                      62893456                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003590                       # Number of seconds simulated
sim_ticks                                  3589572500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.633806                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  584971                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               587121                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1633                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            588602                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                578                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             713                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              135                       # Number of indirect misses.
system.cpu.branchPred.lookups                  593728                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1047                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          349                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2069095                       # Number of instructions committed
system.cpu.committedOps                       2087864                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.775762                       # CPI: cycles per instruction
system.cpu.discardedOps                          5570                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             758747                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            481431                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           261133                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1114881                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.360261                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                          5743316                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1335105     63.95%     63.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                    247      0.01%     63.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                 481129     23.04%     87.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite                271383     13.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2087864                       # Class of committed instruction
system.cpu.tickCycles                         4628435                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        248457                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99600                       # Transaction distribution
system.membus.trans_dist::ReadResp              99925                       # Transaction distribution
system.membus.trans_dist::WriteReq              27112                       # Transaction distribution
system.membus.trans_dist::WriteResp             27112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          253                       # Transaction distribution
system.membus.trans_dist::WriteClean               84                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq                38                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             86                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           239                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           29                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 502323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         5504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         5504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        38528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        47392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7982752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            374917                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000027                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005164                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  374907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              374917                       # Request fanout histogram
system.membus.reqLayer6.occupancy           571614625                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5729250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              173203                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1069875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4643920                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          576080015                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             431500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    292117237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    146058618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    438175855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    146058618                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    292117237                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    438175855                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    438175855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    438175855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    876351710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       264408                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       264408                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       368640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       430080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       155648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       188416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       754096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5898240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6881280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2490368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3014656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11999072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1153490125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1002589614                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    602328000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       153600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        61440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148823                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148823    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148823                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    266571750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      8716288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10813440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4849664                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2179072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2244608                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1228800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       151552                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1380352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2428224531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    292117237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    146058618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    146058618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3012459005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1369299548                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1351042220                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2720341768                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3797524078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1643159457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    146058618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    146058618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5732800772                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4390912                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2424832                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2490368                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1097728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1128448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       606208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        77824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       684032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    273859910                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1223240929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1497100839                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    675521110                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    693778437                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1369299548                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    273859910                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1898762039                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    693778437                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2866400386                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         5504                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         6208                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         5504                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         5504                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst           86                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           11                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total           97                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1533330                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       196124                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1729454                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1533330                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1533330                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1533330                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       196124                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1729454                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3866624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6373952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        21568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1594432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        60416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          337                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1077182311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    547719819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    146058618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4724797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1775685545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6008515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    292117237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    146058618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            444184370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6008515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1369299548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    547719819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    292117237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4724797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2219869915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     76673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     30694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000438645000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          289                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          289                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182863                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26052                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99594                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24913                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99594                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24913                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1567                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3200654105                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  497200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5810954105                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32186.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.95                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58436.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        30                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92713                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23095                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24913                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     60                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.902581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   842.140344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.158287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          218      2.55%      2.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          301      3.52%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          153      1.79%      7.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          103      1.20%      9.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          156      1.82%     10.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          130      1.52%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           96      1.12%     13.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          165      1.93%     15.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7239     84.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8561                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     344.114187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1144.857671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           259     89.62%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.69%     90.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      1.04%     91.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      2.77%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.35%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.35%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      1.04%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      1.73%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.35%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.04%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.35%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           289                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      86.231834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.722349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    181.355156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            194     67.13%     67.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      6.23%     73.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      9.34%     82.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           17      5.88%     88.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      1.38%     89.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.38%     91.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.35%     91.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.38%     93.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.04%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.38%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      1.04%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.35%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            9      3.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           289                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6364160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1594944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6374016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1594432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1772.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       444.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1775.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    444.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3589661250                       # Total gap between requests
system.mem_ctrls.avgGap                      28831.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3858496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1964416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        23232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1074917974.215592622757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 547256254.052536964417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 146058618.400937736034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4724796.615752990358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6472079.892522020265                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 291796307.220428049564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 146058618.400937736034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        60416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          337                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3519418290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1798100535                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    480691450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12743830                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24411091425                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  32112764455                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  25269187625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58253.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58531.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58678.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47909.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  72436473.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1960007.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   3084617.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1731300500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    194218500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1665249500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     30893152500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1423107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1423107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1423107                       # number of overall hits
system.cpu.icache.overall_hits::total         1423107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           86                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             86                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           86                       # number of overall misses
system.cpu.icache.overall_misses::total            86                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3736250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3736250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3736250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3736250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1423193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1423193                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1423193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1423193                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43444.767442                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43444.767442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43444.767442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43444.767442                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           86                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           86                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3600125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3600125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3600125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3600125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41861.918605                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41861.918605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41861.918605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41861.918605                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1423107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1423107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           86                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            86                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3736250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3736250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1423193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1423193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43444.767442                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43444.767442                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           86                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3600125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3600125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41861.918605                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41861.918605                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           222.864797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              147254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 6                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24542.333333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   222.864797                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.435283                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.435283                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2846472                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2846472                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       502510                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           502510                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       502510                       # number of overall hits
system.cpu.dcache.overall_hits::total          502510                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            301                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          301                       # number of overall misses
system.cpu.dcache.overall_misses::total           301                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23963250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23963250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23963250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23963250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       502811                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       502811                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       502811                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       502811                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000599                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000599                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000599                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000599                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79612.126246                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79612.126246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79612.126246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79612.126246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          253                       # number of writebacks
system.cpu.dcache.writebacks::total               253                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2808                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2808                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     21875500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21875500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     21875500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21875500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5895250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5895250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000551                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000551                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000551                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78972.924188                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78972.924188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78972.924188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78972.924188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2099.448006                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2099.448006                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    276                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       481682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          481682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20930625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20930625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       481941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       481941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80813.223938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80813.223938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19136875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19136875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5895250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5895250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80070.606695                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80070.606695                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21673.713235                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21673.713235                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        20828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          20828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3032625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3032625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        20870                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        20870                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72205.357143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72205.357143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2536                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2536                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2738625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2738625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001821                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001821                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72069.078947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72069.078947                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1274937625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1274937625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10289.721276                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10289.721276                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        52407                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        52407                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        71497                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        71497                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1283924125                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1283924125                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17957.734241                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17957.734241                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.156319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5456                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               360                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.155556                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.156319                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          377                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3002752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3002752                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30893152500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               273391799375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  15874                       # Simulator instruction rate (inst/s)
host_mem_usage                                7564084                       # Number of bytes of host memory used
host_op_rate                                    17266                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10547.99                       # Real time elapsed on the host
host_tick_rate                               23330340                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   167438868                       # Number of instructions simulated
sim_ops                                     182120846                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.246088                       # Number of seconds simulated
sim_ticks                                246088219375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.594537                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                11146063                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             11782988                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             100767                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            498719                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          13986942                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             115243                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          115719                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              476                       # Number of indirect misses.
system.cpu.branchPred.lookups                21317053                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2997069                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          385                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   107715153                       # Number of instructions committed
system.cpu.committedOps                     121315254                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.655392                       # CPI: cycles per instruction
system.cpu.discardedOps                        841945                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           72518247                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12562959                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6040559                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       251809896                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.273568                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                        393741151                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                89219983     73.54%     73.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                 563447      0.46%     74.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               17347808     14.30%     88.31% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14184015     11.69%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                121315254                       # Class of committed instruction
system.cpu.tickCycles                       141931255                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests        39578                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       414009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1076014                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99600                       # Transaction distribution
system.membus.trans_dist::ReadResp             513820                       # Transaction distribution
system.membus.trans_dist::WriteReq             671600                       # Transaction distribution
system.membus.trans_dist::WriteResp            671600                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          492                       # Transaction distribution
system.membus.trans_dist::WriteClean               84                       # Transaction distribution
system.membus.trans_dist::CleanEvict           413414                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                60                       # Transaction distribution
system.membus.trans_dist::ReadExResp               60                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         412897                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1323                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port      1238401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1238401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave      1288976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       251814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1546550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3032759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port     26425408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     26425408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       121920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2711488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37066752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1433338                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.027626                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.163898                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1393741     97.24%     97.24% # Request fanout histogram
system.membus.snoop_fanout::1                   39597      2.76%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1433338                       # Request fanout histogram
system.membus.reqLayer6.occupancy           575589500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5729250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1750280750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1228871858                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1069875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          655461545                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy          576080015                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2094154250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.9                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      4260976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma      2130488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total      6391464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2      2130488                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma      4260976                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total      6391464                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2      6391464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma      6391464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total     12782928                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       264408                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       264408                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       368640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       430080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       155648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       188416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       754096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5898240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6881280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2490368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3014656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11999072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1153490125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              0.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1002589614                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    602328000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       153600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        61440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148823                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148823    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148823                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    266571750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      8716288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10813440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4849664                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2179072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2244608                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1228800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       151552                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1380352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     35419363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma      4260976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma      2130488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma      2130488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total     43941315                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     19973325                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     19707014                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total     39680339                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0     55392688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma     23967990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma      2130488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma      2130488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total     83621654                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4390912                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2424832                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2490368                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1097728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1128448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       606208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        77824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       684032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma      3994665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     17842837                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total     21837502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1      9853507                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma     10119818                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total     19973325                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma      3994665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1     27696344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma     10119818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total     41810827                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     26425408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     26428864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     26425408                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     26425408                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       412897                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           54                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       412951                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    107381849                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        14044                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      107395893                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    107381849                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    107381849                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    107381849                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        14044                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     107395893                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3866624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          85056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6442048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1609728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        60416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              100657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25152                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     15712349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma      7989330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma      2130488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            345632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26177799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         149800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma      4260976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma      2130488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6541264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         149800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     19973325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma      7989330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma      4260976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           345632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32719063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     76673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     30694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.064599840500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          302                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          302                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247693                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26273                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      100657                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25152                       # Number of write requests accepted
system.mem_ctrls.readBursts                    100657                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1577                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3224527855                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  502510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5862705355                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32084.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58334.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        30                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92737                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23231                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                100657                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25152                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     60                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    829.597360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   627.460441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.494863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1293     13.34%     13.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          336      3.47%     16.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          169      1.74%     18.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          109      1.12%     19.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          159      1.64%     21.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          130      1.34%     22.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           96      0.99%     23.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          165      1.70%     25.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7239     74.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9696                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     331.026490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1121.568325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           272     90.07%     90.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.66%     90.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      0.99%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      2.65%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.33%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.33%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      0.99%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      1.66%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.33%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.99%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.33%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.66%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           302                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      83.294702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.161981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    177.937134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            207     68.54%     68.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      5.96%     74.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      8.94%     83.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           17      5.63%     89.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      1.32%     90.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.32%     91.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.33%     92.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.32%     93.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.99%     94.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.32%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.99%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.33%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            9      2.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           302                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6432128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1609920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6442048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1609728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        26.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  246088231875                       # Total gap between requests
system.mem_ctrls.avgGap                    1956046.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3858496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1964416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        84928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37056                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1048576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 15679320.244583731517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 7982568.222847501747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 2130488.006827612408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 345112.009895049036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 150580.145990379358                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 4260976.013655224815                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 2130488.006827612408                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        60416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3519418290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1798100535                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    480691450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     64495080                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2580222805425                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  80529035955                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  25269187625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58253.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58531.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58678.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48529.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4479553481.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4915102.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   3084617.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 229139038000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13312320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3638057375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq              644488                       # Transaction distribution
system.iobus.trans_dist::WriteResp             644488                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio      1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.occupancy                     2116057250                       # Network occupancy (ticks)
system.iobus.utilization                          0.9                       # Network utilization (%)
system.iobus.reqLayer1.occupancy           1471569250                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.6                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           644488000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    273391799375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     39438841                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39438841                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39438841                       # number of overall hits
system.cpu.icache.overall_hits::total        39438841                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       412897                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         412897                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       412897                       # number of overall misses
system.cpu.icache.overall_misses::total        412897                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17958512500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17958512500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17958512500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17958512500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39851738                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39851738                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39851738                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39851738                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010361                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010361                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010361                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010361                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43493.928268                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43493.928268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43493.928268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43493.928268                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst       412897                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       412897                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       412897                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       412897                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17323587500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17323587500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17323587500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17323587500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010361                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010361                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010361                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010361                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41956.196097                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41956.196097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41956.196097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41956.196097                       # average overall mshr miss latency
system.cpu.icache.replacements                 412607                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     39438841                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39438841                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       412897                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        412897                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17958512500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17958512500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39851738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39851738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43493.928268                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43493.928268                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       412897                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       412897                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17323587500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17323587500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41956.196097                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41956.196097                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.964662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            49850982                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            413041                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            120.692575                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.964662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.831962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.831962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          80116373                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         80116373                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     29280952                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29280952                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     29280952                       # number of overall hits
system.cpu.dcache.overall_hits::total        29280952                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1431                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1431                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1431                       # number of overall misses
system.cpu.dcache.overall_misses::total          1431                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    114942125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    114942125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    114942125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    114942125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     29282383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29282383                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     29282383                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29282383                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000049                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80322.938505                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80322.938505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80322.938505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80322.938505                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          492                       # number of writebacks
system.cpu.dcache.writebacks::total               492                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           47                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1384                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1384                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       647296                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       647296                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    109891500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    109891500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    109891500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    109891500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5895250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5895250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79401.372832                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79401.372832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79401.372832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79401.372832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data     9.107503                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total     9.107503                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16137446                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16137446                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    109157875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    109157875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16138793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16138793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81037.769117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81037.769117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1323                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1323                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    105662125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    105662125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5895250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5895250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79865.551776                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79865.551776                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21673.713235                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21673.713235                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13143506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13143506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           84                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5784250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5784250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13143590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13143590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68860.119048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68860.119048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data       647024                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total       647024                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4229375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4229375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69334.016393                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69334.016393                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1274937625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1274937625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10289.721276                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10289.721276                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        52407                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        52407                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        71497                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        71497                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1283924125                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1283924125                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17957.734241                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17957.734241                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.972407                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29288086                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1895                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          15455.454354                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.972407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992134                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992134                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         118122147                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        118122147                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 273391799375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
