# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Part7_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/leesam/Desktop/Part7 {C:/Users/leesam/Desktop/Part7/Part7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:28 on May 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leesam/Desktop/Part7" C:/Users/leesam/Desktop/Part7/Part7.v 
# -- Compiling module Part7
# 
# Top level modules:
# 	Part7
# End time: 17:43:29 on May 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/leesam/Desktop/Part7 {C:/Users/leesam/Desktop/Part7/Part7TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:29 on May 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leesam/Desktop/Part7" C:/Users/leesam/Desktop/Part7/Part7TB.v 
# -- Compiling module Part7TB
# 
# Top level modules:
# 	Part7TB
# End time: 17:43:29 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Part7TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Part7TB 
# Start time: 17:43:29 on May 10,2018
# Loading work.Part7TB
# Loading work.Part7
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/leesam/Desktop/Part7/Part7TB.v(22)
#    Time: 2160 ns  Iteration: 0  Instance: /Part7TB
# Break in Module Part7TB at C:/Users/leesam/Desktop/Part7/Part7TB.v line 22
# End time: 17:55:18 on May 10,2018, Elapsed time: 0:11:49
# Errors: 0, Warnings: 0
