\doxysection{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank3___type_def}\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}


Flexible Static Memory Controller Bank3.  




{\ttfamily \#include $<$stm32f10x.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\label{struct_f_s_m_c___bank3___type_def_a1f772e1028641cab7b923bf02115b919}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries P\+C\+R3}
\item 
\mbox{\label{struct_f_s_m_c___bank3___type_def_ab89f16f64018a1f1e55d36f92b84be94}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries S\+R3}
\item 
\mbox{\label{struct_f_s_m_c___bank3___type_def_a756258d9266b1eee3455bc850107beb6}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries P\+M\+E\+M3}
\item 
\mbox{\label{struct_f_s_m_c___bank3___type_def_a0cbf1b4647f98914238202828de47416}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries P\+A\+T\+T3}
\item 
\mbox{\label{struct_f_s_m_c___bank3___type_def_a2e9cac528ee7bfce11b0b9a36db3b954}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\mbox{\label{struct_f_s_m_c___bank3___type_def_a6935beb5bbc2de668024c1989eecd46c}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries E\+C\+C\+R3}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank3. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Src/\+B\+S\+P/\+M\+C\+U/\+S\+T\+M32\+F1xx/\+C\+M\+S\+I\+S/\+Device/\+Include/\textbf{ stm32f10x.\+h}\end{DoxyCompactItemize}
