Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/PC_circuit_PC_circuit_sch_tb_isim_beh.exe -prj C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/PC_circuit_PC_circuit_sch_tb_beh.prj work.PC_circuit_PC_circuit_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/full_adder.v" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/multiplexer_2_to_1.v" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/adder_16_bit.v" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/two_comple_adder_16bit.v" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/sign_extend_8_16.v" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/multiplexer_2_to_1_16_bit.v" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/PC_circuit.v" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/tb_PC_circuit.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/PC_circuit.v" Line 46: Port Cout is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/two_comple_adder_16bit.v" Line 30: Port Cout_1 is not connected to this instance
Completed static elaboration
Compiling module multiplexer_2_to_1
Compiling module multiplexer_2_to_1_16_bit
Compiling module full_adder
Compiling module adder_16_bit
Compiling module two_comple_adder_16bit
Compiling module sign_extend_8_16
Compiling module PC_circuit
Compiling module PC_circuit_PC_circuit_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/PC_circuit_PC_circuit_sch_tb_isim_beh.exe
Fuse Memory Usage: 28528 KB
Fuse CPU Usage: 374 ms
