# Fully-Connected-Neural-Network
RTL design of a Fully Connected Neural Network (FCNN) in Verilog, modeled and simulated in Vivado. The project demonstrates neuron-level computation using fixed-point arithmetic, and layer-wise data propagation for hardware-oriented neural network inference.
