

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'
================================================================
* Date:           Tue Sep  5 09:34:01 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.940 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      772|      772|  7.720 us|  7.720 us|  772|  772|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mh_merge_i_m_l_j_m  |      770|      770|         4|          1|          1|   768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_m = alloca i32 1"   --->   Operation 7 'alloca' 'j_m' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_m = alloca i32 1"   --->   Operation 8 'alloca' 'i_m' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten50 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_62_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp_62"   --->   Operation 10 'read' 'tmp_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten50"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_m"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j_m"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc123"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten50_load = load i10 %indvar_flatten50" [bert_layer.cpp:161]   --->   Operation 15 'load' 'indvar_flatten50_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.77ns)   --->   "%icmp_ln161 = icmp_eq  i10 %indvar_flatten50_load, i10 768" [bert_layer.cpp:161]   --->   Operation 16 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln161_1 = add i10 %indvar_flatten50_load, i10 1" [bert_layer.cpp:161]   --->   Operation 17 'add' 'add_ln161_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %for.inc126, void %for.inc129.exitStub" [bert_layer.cpp:161]   --->   Operation 18 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_m_load = load i7 %j_m" [bert_layer.cpp:162]   --->   Operation 19 'load' 'j_m_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_m_load = load i4 %i_m" [bert_layer.cpp:161]   --->   Operation 20 'load' 'i_m_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln161 = add i4 %i_m_load, i4 1" [bert_layer.cpp:161]   --->   Operation 21 'add' 'add_ln161' <Predicate = (!icmp_ln161)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.48ns)   --->   "%icmp_ln162 = icmp_eq  i7 %j_m_load, i7 64" [bert_layer.cpp:162]   --->   Operation 22 'icmp' 'icmp_ln162' <Predicate = (!icmp_ln161)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.99ns)   --->   "%select_ln161 = select i1 %icmp_ln162, i7 0, i7 %j_m_load" [bert_layer.cpp:161]   --->   Operation 23 'select' 'select_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln161_1 = select i1 %icmp_ln162, i4 %add_ln161, i4 %i_m_load" [bert_layer.cpp:161]   --->   Operation 24 'select' 'select_ln161_1' <Predicate = (!icmp_ln161)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i4 %select_ln161_1" [bert_layer.cpp:161]   --->   Operation 25 'trunc' 'trunc_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast18_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln161_1, i32 2, i32 3" [bert_layer.cpp:161]   --->   Operation 26 'partselect' 'p_cast18_mid2_v' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.95ns)   --->   "%switch_ln165 = switch i4 %select_ln161_1, void %arrayidx1222.0.0.024.case.11, i4 0, void %arrayidx1222.0.0.024.case.0, i4 1, void %arrayidx1222.0.0.024.case.1, i4 2, void %arrayidx1222.0.0.024.case.2, i4 3, void %arrayidx1222.0.0.024.case.3, i4 4, void %arrayidx1222.0.0.024.case.4, i4 5, void %arrayidx1222.0.0.024.case.5, i4 6, void %arrayidx1222.0.0.024.case.6, i4 7, void %arrayidx1222.0.0.024.case.7, i4 8, void %arrayidx1222.0.0.024.case.8, i4 9, void %arrayidx1222.0.0.024.case.9, i4 10, void %arrayidx1222.0.0.024.case.10" [bert_layer.cpp:165]   --->   Operation 27 'switch' 'switch_ln165' <Predicate = (!icmp_ln161)> <Delay = 0.95>
ST_1 : Operation 28 [1/1] (1.87ns)   --->   "%add_ln162 = add i7 %select_ln161, i7 1" [bert_layer.cpp:162]   --->   Operation 28 'add' 'add_ln162' <Predicate = (!icmp_ln161)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln162 = store i10 %add_ln161_1, i10 %indvar_flatten50" [bert_layer.cpp:162]   --->   Operation 29 'store' 'store_ln162' <Predicate = (!icmp_ln161)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln162 = store i4 %select_ln161_1, i4 %i_m" [bert_layer.cpp:162]   --->   Operation 30 'store' 'store_ln162' <Predicate = (!icmp_ln161)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln162 = store i7 %add_ln162, i7 %j_m" [bert_layer.cpp:162]   --->   Operation 31 'store' 'store_ln162' <Predicate = (!icmp_ln161)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln162 = br void %for.inc123" [bert_layer.cpp:162]   --->   Operation 32 'br' 'br_ln162' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %p_cast18_mid2_v, i6 0" [bert_layer.cpp:164]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i7 %select_ln161" [bert_layer.cpp:164]   --->   Operation 34 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.91ns)   --->   "%add_ln164 = add i8 %tmp_s, i8 %zext_ln164" [bert_layer.cpp:164]   --->   Operation 35 'add' 'add_ln164' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i8 %add_ln164" [bert_layer.cpp:164]   --->   Operation 36 'zext' 'zext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v102_V_addr = getelementptr i24 %v102_V, i64 0, i64 %zext_ln164_1" [bert_layer.cpp:164]   --->   Operation 37 'getelementptr' 'v102_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%v102_V_1_addr = getelementptr i24 %v102_V_1, i64 0, i64 %zext_ln164_1" [bert_layer.cpp:164]   --->   Operation 38 'getelementptr' 'v102_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%v102_V_2_addr = getelementptr i24 %v102_V_2, i64 0, i64 %zext_ln164_1" [bert_layer.cpp:164]   --->   Operation 39 'getelementptr' 'v102_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%v102_V_3_addr = getelementptr i24 %v102_V_3, i64 0, i64 %zext_ln164_1" [bert_layer.cpp:164]   --->   Operation 40 'getelementptr' 'v102_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%v102_V_load = load i8 %v102_V_addr" [bert_layer.cpp:165]   --->   Operation 41 'load' 'v102_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%v102_V_1_load = load i8 %v102_V_1_addr" [bert_layer.cpp:165]   --->   Operation 42 'load' 'v102_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%v102_V_2_load = load i8 %v102_V_2_addr" [bert_layer.cpp:165]   --->   Operation 43 'load' 'v102_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%v102_V_3_load = load i8 %v102_V_3_addr" [bert_layer.cpp:165]   --->   Operation 44 'load' 'v102_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%v102_V_load = load i8 %v102_V_addr" [bert_layer.cpp:165]   --->   Operation 45 'load' 'v102_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%v102_V_1_load = load i8 %v102_V_1_addr" [bert_layer.cpp:165]   --->   Operation 46 'load' 'v102_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%v102_V_2_load = load i8 %v102_V_2_addr" [bert_layer.cpp:165]   --->   Operation 47 'load' 'v102_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%v102_V_3_load = load i8 %v102_V_3_addr" [bert_layer.cpp:165]   --->   Operation 48 'load' 'v102_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_3 : Operation 49 [1/1] (1.82ns)   --->   "%tmp_5 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %v102_V_load, i24 %v102_V_1_load, i24 %v102_V_2_load, i24 %v102_V_3_load, i2 %trunc_ln161" [bert_layer.cpp:165]   --->   Operation 49 'mux' 'tmp_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_mh_merge_i_m_l_j_m_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i7 %select_ln161" [bert_layer.cpp:162]   --->   Operation 52 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39" [bert_layer.cpp:163]   --->   Operation 53 'specpipeline' 'specpipeline_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [bert_layer.cpp:162]   --->   Operation 54 'specloopname' 'specloopname_ln162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln165 = add i10 %tmp_62_read, i10 %zext_ln162" [bert_layer.cpp:165]   --->   Operation 55 'add' 'add_ln165' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i10 %add_ln165" [bert_layer.cpp:165]   --->   Operation 56 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%v90_0_addr = getelementptr i24 %v90_0, i64 0, i64 %zext_ln165" [bert_layer.cpp:165]   --->   Operation 57 'getelementptr' 'v90_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%v90_1_addr = getelementptr i24 %v90_1, i64 0, i64 %zext_ln165" [bert_layer.cpp:165]   --->   Operation 58 'getelementptr' 'v90_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%v90_2_addr = getelementptr i24 %v90_2, i64 0, i64 %zext_ln165" [bert_layer.cpp:165]   --->   Operation 59 'getelementptr' 'v90_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%v90_3_addr = getelementptr i24 %v90_3, i64 0, i64 %zext_ln165" [bert_layer.cpp:165]   --->   Operation 60 'getelementptr' 'v90_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%v90_4_addr = getelementptr i24 %v90_4, i64 0, i64 %zext_ln165" [bert_layer.cpp:165]   --->   Operation 61 'getelementptr' 'v90_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%v90_5_addr = getelementptr i24 %v90_5, i64 0, i64 %zext_ln165" [bert_layer.cpp:165]   --->   Operation 62 'getelementptr' 'v90_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%v90_6_addr = getelementptr i24 %v90_6, i64 0, i64 %zext_ln165" [bert_layer.cpp:165]   --->   Operation 63 'getelementptr' 'v90_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%v90_7_addr = getelementptr i24 %v90_7, i64 0, i64 %zext_ln165" [bert_layer.cpp:165]   --->   Operation 64 'getelementptr' 'v90_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%v90_8_addr = getelementptr i24 %v90_8, i64 0, i64 %zext_ln165" [bert_layer.cpp:165]   --->   Operation 65 'getelementptr' 'v90_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%v90_9_addr = getelementptr i24 %v90_9, i64 0, i64 %zext_ln165" [bert_layer.cpp:165]   --->   Operation 66 'getelementptr' 'v90_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%v90_10_addr = getelementptr i24 %v90_10, i64 0, i64 %zext_ln165" [bert_layer.cpp:165]   --->   Operation 67 'getelementptr' 'v90_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%v90_11_addr = getelementptr i24 %v90_11, i64 0, i64 %zext_ln165" [bert_layer.cpp:165]   --->   Operation 68 'getelementptr' 'v90_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln165 = store i24 %tmp_5, i10 %v90_10_addr" [bert_layer.cpp:165]   --->   Operation 69 'store' 'store_ln165' <Predicate = (select_ln161_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1222.0.0.024.exit" [bert_layer.cpp:165]   --->   Operation 70 'br' 'br_ln165' <Predicate = (select_ln161_1 == 10)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln165 = store i24 %tmp_5, i10 %v90_9_addr" [bert_layer.cpp:165]   --->   Operation 71 'store' 'store_ln165' <Predicate = (select_ln161_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1222.0.0.024.exit" [bert_layer.cpp:165]   --->   Operation 72 'br' 'br_ln165' <Predicate = (select_ln161_1 == 9)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln165 = store i24 %tmp_5, i10 %v90_8_addr" [bert_layer.cpp:165]   --->   Operation 73 'store' 'store_ln165' <Predicate = (select_ln161_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1222.0.0.024.exit" [bert_layer.cpp:165]   --->   Operation 74 'br' 'br_ln165' <Predicate = (select_ln161_1 == 8)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln165 = store i24 %tmp_5, i10 %v90_7_addr" [bert_layer.cpp:165]   --->   Operation 75 'store' 'store_ln165' <Predicate = (select_ln161_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1222.0.0.024.exit" [bert_layer.cpp:165]   --->   Operation 76 'br' 'br_ln165' <Predicate = (select_ln161_1 == 7)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln165 = store i24 %tmp_5, i10 %v90_6_addr" [bert_layer.cpp:165]   --->   Operation 77 'store' 'store_ln165' <Predicate = (select_ln161_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1222.0.0.024.exit" [bert_layer.cpp:165]   --->   Operation 78 'br' 'br_ln165' <Predicate = (select_ln161_1 == 6)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln165 = store i24 %tmp_5, i10 %v90_5_addr" [bert_layer.cpp:165]   --->   Operation 79 'store' 'store_ln165' <Predicate = (select_ln161_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1222.0.0.024.exit" [bert_layer.cpp:165]   --->   Operation 80 'br' 'br_ln165' <Predicate = (select_ln161_1 == 5)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln165 = store i24 %tmp_5, i10 %v90_4_addr" [bert_layer.cpp:165]   --->   Operation 81 'store' 'store_ln165' <Predicate = (select_ln161_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1222.0.0.024.exit" [bert_layer.cpp:165]   --->   Operation 82 'br' 'br_ln165' <Predicate = (select_ln161_1 == 4)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln165 = store i24 %tmp_5, i10 %v90_3_addr" [bert_layer.cpp:165]   --->   Operation 83 'store' 'store_ln165' <Predicate = (select_ln161_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1222.0.0.024.exit" [bert_layer.cpp:165]   --->   Operation 84 'br' 'br_ln165' <Predicate = (select_ln161_1 == 3)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.25ns)   --->   "%store_ln165 = store i24 %tmp_5, i10 %v90_2_addr" [bert_layer.cpp:165]   --->   Operation 85 'store' 'store_ln165' <Predicate = (select_ln161_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1222.0.0.024.exit" [bert_layer.cpp:165]   --->   Operation 86 'br' 'br_ln165' <Predicate = (select_ln161_1 == 2)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln165 = store i24 %tmp_5, i10 %v90_1_addr" [bert_layer.cpp:165]   --->   Operation 87 'store' 'store_ln165' <Predicate = (select_ln161_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1222.0.0.024.exit" [bert_layer.cpp:165]   --->   Operation 88 'br' 'br_ln165' <Predicate = (select_ln161_1 == 1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln165 = store i24 %tmp_5, i10 %v90_0_addr" [bert_layer.cpp:165]   --->   Operation 89 'store' 'store_ln165' <Predicate = (select_ln161_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1222.0.0.024.exit" [bert_layer.cpp:165]   --->   Operation 90 'br' 'br_ln165' <Predicate = (select_ln161_1 == 0)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln165 = store i24 %tmp_5, i10 %v90_11_addr" [bert_layer.cpp:165]   --->   Operation 91 'store' 'store_ln165' <Predicate = (select_ln161_1 == 15) | (select_ln161_1 == 14) | (select_ln161_1 == 13) | (select_ln161_1 == 12) | (select_ln161_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1222.0.0.024.exit" [bert_layer.cpp:165]   --->   Operation 92 'br' 'br_ln165' <Predicate = (select_ln161_1 == 15) | (select_ln161_1 == 14) | (select_ln161_1 == 13) | (select_ln161_1 == 12) | (select_ln161_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.94ns
The critical path consists of the following:
	'alloca' operation ('j_m') [18]  (0 ns)
	'load' operation ('j_m_load', bert_layer.cpp:162) on local variable 'j_m' [32]  (0 ns)
	'icmp' operation ('icmp_ln162', bert_layer.cpp:162) [37]  (1.49 ns)
	'select' operation ('select_ln161', bert_layer.cpp:161) [38]  (0.993 ns)
	'add' operation ('add_ln162', bert_layer.cpp:162) [110]  (1.87 ns)
	'store' operation ('store_ln162', bert_layer.cpp:162) of variable 'add_ln162', bert_layer.cpp:162 on local variable 'j_m' [113]  (1.59 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln164', bert_layer.cpp:164) [44]  (1.92 ns)
	'getelementptr' operation ('v102_V_addr', bert_layer.cpp:164) [46]  (0 ns)
	'load' operation ('v102_V_load', bert_layer.cpp:165) on array 'v102_V' [53]  (3.25 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'load' operation ('v102_V_load', bert_layer.cpp:165) on array 'v102_V' [53]  (3.25 ns)
	'mux' operation ('tmp_5', bert_layer.cpp:165) [57]  (1.83 ns)

 <State 4>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln165', bert_layer.cpp:165) [58]  (1.73 ns)
	'getelementptr' operation ('v90_8_addr', bert_layer.cpp:165) [68]  (0 ns)
	'store' operation ('store_ln165', bert_layer.cpp:165) of variable 'tmp_5', bert_layer.cpp:165 on array 'v90_8' [80]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
