# compile verilog/system verilog design source files
sv xil_defaultlib  \
"C:/Users/riosi/Desktop/Lab07_BCD/Lab07_BCD.srcs/sources_1/new/add3.sv" \
"C:/Users/riosi/Desktop/Lab07_BCD/Lab07_BCD.srcs/sources_1/new/add3_4.sv" \
"C:/Users/riosi/Desktop/Lab07_BCD/Lab07_BCD.srcs/sim_1/new/add3_4_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
