
multi_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008d8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a60  08000a68  00010a68  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000a60  08000a60  00010a60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000a64  08000a64  00010a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010a68  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00010a68  2**0
                  CONTENTS
  7 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000001c  2000001c  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00010a68  2**0
                  CONTENTS, READONLY
 10 .debug_info   00002c3f  00000000  00000000  00010a98  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000bac  00000000  00000000  000136d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000003e8  00000000  00000000  00014288  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000360  00000000  00000000  00014670  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000017c2  00000000  00000000  000149d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001794  00000000  00000000  00016192  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00017926  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000ed8  00000000  00000000  000179a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0001887c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000a48 	.word	0x08000a48

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000a48 	.word	0x08000a48

080001c8 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80001d0:	4a06      	ldr	r2, [pc, #24]	; (80001ec <NVIC_PriorityGroupConfig+0x24>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001dc:	60d3      	str	r3, [r2, #12]
}
 80001de:	bf00      	nop
 80001e0:	370c      	adds	r7, #12
 80001e2:	46bd      	mov	sp, r7
 80001e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e8:	4770      	bx	lr
 80001ea:	bf00      	nop
 80001ec:	e000ed00 	.word	0xe000ed00

080001f0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001f0:	b480      	push	{r7}
 80001f2:	b085      	sub	sp, #20
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001f8:	2300      	movs	r3, #0
 80001fa:	73fb      	strb	r3, [r7, #15]
 80001fc:	2300      	movs	r3, #0
 80001fe:	73bb      	strb	r3, [r7, #14]
 8000200:	230f      	movs	r3, #15
 8000202:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	78db      	ldrb	r3, [r3, #3]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d039      	beq.n	8000280 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800020c:	4b27      	ldr	r3, [pc, #156]	; (80002ac <NVIC_Init+0xbc>)
 800020e:	68db      	ldr	r3, [r3, #12]
 8000210:	43db      	mvns	r3, r3
 8000212:	0a1b      	lsrs	r3, r3, #8
 8000214:	b2db      	uxtb	r3, r3
 8000216:	f003 0307 	and.w	r3, r3, #7
 800021a:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 800021c:	7bfb      	ldrb	r3, [r7, #15]
 800021e:	f1c3 0304 	rsb	r3, r3, #4
 8000222:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000224:	7b7a      	ldrb	r2, [r7, #13]
 8000226:	7bfb      	ldrb	r3, [r7, #15]
 8000228:	fa42 f303 	asr.w	r3, r2, r3
 800022c:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	785b      	ldrb	r3, [r3, #1]
 8000232:	461a      	mov	r2, r3
 8000234:	7bbb      	ldrb	r3, [r7, #14]
 8000236:	fa02 f303 	lsl.w	r3, r2, r3
 800023a:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	789a      	ldrb	r2, [r3, #2]
 8000240:	7b7b      	ldrb	r3, [r7, #13]
 8000242:	4013      	ands	r3, r2
 8000244:	b2da      	uxtb	r2, r3
 8000246:	7bfb      	ldrb	r3, [r7, #15]
 8000248:	4313      	orrs	r3, r2
 800024a:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 800024c:	7bfb      	ldrb	r3, [r7, #15]
 800024e:	011b      	lsls	r3, r3, #4
 8000250:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000252:	4a17      	ldr	r2, [pc, #92]	; (80002b0 <NVIC_Init+0xc0>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	781b      	ldrb	r3, [r3, #0]
 8000258:	4413      	add	r3, r2
 800025a:	7bfa      	ldrb	r2, [r7, #15]
 800025c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000260:	4a13      	ldr	r2, [pc, #76]	; (80002b0 <NVIC_Init+0xc0>)
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	095b      	lsrs	r3, r3, #5
 8000268:	b2db      	uxtb	r3, r3
 800026a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	f003 031f 	and.w	r3, r3, #31
 8000274:	2101      	movs	r1, #1
 8000276:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800027a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800027e:	e00f      	b.n	80002a0 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000280:	490b      	ldr	r1, [pc, #44]	; (80002b0 <NVIC_Init+0xc0>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	781b      	ldrb	r3, [r3, #0]
 8000286:	095b      	lsrs	r3, r3, #5
 8000288:	b2db      	uxtb	r3, r3
 800028a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	f003 031f 	and.w	r3, r3, #31
 8000294:	2201      	movs	r2, #1
 8000296:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000298:	f100 0320 	add.w	r3, r0, #32
 800029c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002a0:	bf00      	nop
 80002a2:	3714      	adds	r7, #20
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr
 80002ac:	e000ed00 	.word	0xe000ed00
 80002b0:	e000e100 	.word	0xe000e100

080002b4 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b085      	sub	sp, #20
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80002bc:	2300      	movs	r3, #0
 80002be:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80002c0:	4b34      	ldr	r3, [pc, #208]	; (8000394 <EXTI_Init+0xe0>)
 80002c2:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	799b      	ldrb	r3, [r3, #6]
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d04f      	beq.n	800036c <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80002cc:	4931      	ldr	r1, [pc, #196]	; (8000394 <EXTI_Init+0xe0>)
 80002ce:	4b31      	ldr	r3, [pc, #196]	; (8000394 <EXTI_Init+0xe0>)
 80002d0:	681a      	ldr	r2, [r3, #0]
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	43db      	mvns	r3, r3
 80002d8:	4013      	ands	r3, r2
 80002da:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80002dc:	492d      	ldr	r1, [pc, #180]	; (8000394 <EXTI_Init+0xe0>)
 80002de:	4b2d      	ldr	r3, [pc, #180]	; (8000394 <EXTI_Init+0xe0>)
 80002e0:	685a      	ldr	r2, [r3, #4]
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	43db      	mvns	r3, r3
 80002e8:	4013      	ands	r3, r2
 80002ea:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	791b      	ldrb	r3, [r3, #4]
 80002f0:	461a      	mov	r2, r3
 80002f2:	68fb      	ldr	r3, [r7, #12]
 80002f4:	4413      	add	r3, r2
 80002f6:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	68fa      	ldr	r2, [r7, #12]
 80002fc:	6811      	ldr	r1, [r2, #0]
 80002fe:	687a      	ldr	r2, [r7, #4]
 8000300:	6812      	ldr	r2, [r2, #0]
 8000302:	430a      	orrs	r2, r1
 8000304:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000306:	4923      	ldr	r1, [pc, #140]	; (8000394 <EXTI_Init+0xe0>)
 8000308:	4b22      	ldr	r3, [pc, #136]	; (8000394 <EXTI_Init+0xe0>)
 800030a:	689a      	ldr	r2, [r3, #8]
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	43db      	mvns	r3, r3
 8000312:	4013      	ands	r3, r2
 8000314:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000316:	491f      	ldr	r1, [pc, #124]	; (8000394 <EXTI_Init+0xe0>)
 8000318:	4b1e      	ldr	r3, [pc, #120]	; (8000394 <EXTI_Init+0xe0>)
 800031a:	68da      	ldr	r2, [r3, #12]
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	43db      	mvns	r3, r3
 8000322:	4013      	ands	r3, r2
 8000324:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	795b      	ldrb	r3, [r3, #5]
 800032a:	2b10      	cmp	r3, #16
 800032c:	d10e      	bne.n	800034c <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800032e:	4919      	ldr	r1, [pc, #100]	; (8000394 <EXTI_Init+0xe0>)
 8000330:	4b18      	ldr	r3, [pc, #96]	; (8000394 <EXTI_Init+0xe0>)
 8000332:	689a      	ldr	r2, [r3, #8]
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	4313      	orrs	r3, r2
 800033a:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800033c:	4915      	ldr	r1, [pc, #84]	; (8000394 <EXTI_Init+0xe0>)
 800033e:	4b15      	ldr	r3, [pc, #84]	; (8000394 <EXTI_Init+0xe0>)
 8000340:	68da      	ldr	r2, [r3, #12]
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	4313      	orrs	r3, r2
 8000348:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800034a:	e01d      	b.n	8000388 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 800034c:	4b11      	ldr	r3, [pc, #68]	; (8000394 <EXTI_Init+0xe0>)
 800034e:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	795b      	ldrb	r3, [r3, #5]
 8000354:	461a      	mov	r2, r3
 8000356:	68fb      	ldr	r3, [r7, #12]
 8000358:	4413      	add	r3, r2
 800035a:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	68fa      	ldr	r2, [r7, #12]
 8000360:	6811      	ldr	r1, [r2, #0]
 8000362:	687a      	ldr	r2, [r7, #4]
 8000364:	6812      	ldr	r2, [r2, #0]
 8000366:	430a      	orrs	r2, r1
 8000368:	601a      	str	r2, [r3, #0]
}
 800036a:	e00d      	b.n	8000388 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	791b      	ldrb	r3, [r3, #4]
 8000370:	461a      	mov	r2, r3
 8000372:	68fb      	ldr	r3, [r7, #12]
 8000374:	4413      	add	r3, r2
 8000376:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000378:	68fb      	ldr	r3, [r7, #12]
 800037a:	68fa      	ldr	r2, [r7, #12]
 800037c:	6811      	ldr	r1, [r2, #0]
 800037e:	687a      	ldr	r2, [r7, #4]
 8000380:	6812      	ldr	r2, [r2, #0]
 8000382:	43d2      	mvns	r2, r2
 8000384:	400a      	ands	r2, r1
 8000386:	601a      	str	r2, [r3, #0]
}
 8000388:	bf00      	nop
 800038a:	3714      	adds	r7, #20
 800038c:	46bd      	mov	sp, r7
 800038e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000392:	4770      	bx	lr
 8000394:	40013c00 	.word	0x40013c00

08000398 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80003a0:	2300      	movs	r3, #0
 80003a2:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 80003a4:	2300      	movs	r3, #0
 80003a6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80003a8:	4b0c      	ldr	r3, [pc, #48]	; (80003dc <EXTI_GetITStatus+0x44>)
 80003aa:	681a      	ldr	r2, [r3, #0]
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	4013      	ands	r3, r2
 80003b0:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80003b2:	4b0a      	ldr	r3, [pc, #40]	; (80003dc <EXTI_GetITStatus+0x44>)
 80003b4:	695a      	ldr	r2, [r3, #20]
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	4013      	ands	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d005      	beq.n	80003ca <EXTI_GetITStatus+0x32>
 80003be:	68bb      	ldr	r3, [r7, #8]
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d002      	beq.n	80003ca <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 80003c4:	2301      	movs	r3, #1
 80003c6:	73fb      	strb	r3, [r7, #15]
 80003c8:	e001      	b.n	80003ce <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 80003ca:	2300      	movs	r3, #0
 80003cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80003ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80003d0:	4618      	mov	r0, r3
 80003d2:	3714      	adds	r7, #20
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr
 80003dc:	40013c00 	.word	0x40013c00

080003e0 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b083      	sub	sp, #12
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80003e8:	4a04      	ldr	r2, [pc, #16]	; (80003fc <EXTI_ClearITPendingBit+0x1c>)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	6153      	str	r3, [r2, #20]
}
 80003ee:	bf00      	nop
 80003f0:	370c      	adds	r7, #12
 80003f2:	46bd      	mov	sp, r7
 80003f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	40013c00 	.word	0x40013c00

08000400 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000400:	b480      	push	{r7}
 8000402:	b087      	sub	sp, #28
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
 8000408:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800040a:	2300      	movs	r3, #0
 800040c:	617b      	str	r3, [r7, #20]
 800040e:	2300      	movs	r3, #0
 8000410:	613b      	str	r3, [r7, #16]
 8000412:	2300      	movs	r3, #0
 8000414:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000416:	2300      	movs	r3, #0
 8000418:	617b      	str	r3, [r7, #20]
 800041a:	e076      	b.n	800050a <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800041c:	2201      	movs	r2, #1
 800041e:	697b      	ldr	r3, [r7, #20]
 8000420:	fa02 f303 	lsl.w	r3, r2, r3
 8000424:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	681a      	ldr	r2, [r3, #0]
 800042a:	693b      	ldr	r3, [r7, #16]
 800042c:	4013      	ands	r3, r2
 800042e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000430:	68fa      	ldr	r2, [r7, #12]
 8000432:	693b      	ldr	r3, [r7, #16]
 8000434:	429a      	cmp	r2, r3
 8000436:	d165      	bne.n	8000504 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681a      	ldr	r2, [r3, #0]
 800043c:	697b      	ldr	r3, [r7, #20]
 800043e:	005b      	lsls	r3, r3, #1
 8000440:	2103      	movs	r1, #3
 8000442:	fa01 f303 	lsl.w	r3, r1, r3
 8000446:	43db      	mvns	r3, r3
 8000448:	401a      	ands	r2, r3
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	681a      	ldr	r2, [r3, #0]
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	791b      	ldrb	r3, [r3, #4]
 8000456:	4619      	mov	r1, r3
 8000458:	697b      	ldr	r3, [r7, #20]
 800045a:	005b      	lsls	r3, r3, #1
 800045c:	fa01 f303 	lsl.w	r3, r1, r3
 8000460:	431a      	orrs	r2, r3
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	791b      	ldrb	r3, [r3, #4]
 800046a:	2b01      	cmp	r3, #1
 800046c:	d003      	beq.n	8000476 <GPIO_Init+0x76>
 800046e:	683b      	ldr	r3, [r7, #0]
 8000470:	791b      	ldrb	r3, [r3, #4]
 8000472:	2b02      	cmp	r3, #2
 8000474:	d12e      	bne.n	80004d4 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	689a      	ldr	r2, [r3, #8]
 800047a:	697b      	ldr	r3, [r7, #20]
 800047c:	005b      	lsls	r3, r3, #1
 800047e:	2103      	movs	r1, #3
 8000480:	fa01 f303 	lsl.w	r3, r1, r3
 8000484:	43db      	mvns	r3, r3
 8000486:	401a      	ands	r2, r3
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	689a      	ldr	r2, [r3, #8]
 8000490:	683b      	ldr	r3, [r7, #0]
 8000492:	795b      	ldrb	r3, [r3, #5]
 8000494:	4619      	mov	r1, r3
 8000496:	697b      	ldr	r3, [r7, #20]
 8000498:	005b      	lsls	r3, r3, #1
 800049a:	fa01 f303 	lsl.w	r3, r1, r3
 800049e:	431a      	orrs	r2, r3
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	685a      	ldr	r2, [r3, #4]
 80004a8:	697b      	ldr	r3, [r7, #20]
 80004aa:	b29b      	uxth	r3, r3
 80004ac:	4619      	mov	r1, r3
 80004ae:	2301      	movs	r3, #1
 80004b0:	408b      	lsls	r3, r1
 80004b2:	43db      	mvns	r3, r3
 80004b4:	401a      	ands	r2, r3
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	685b      	ldr	r3, [r3, #4]
 80004be:	683a      	ldr	r2, [r7, #0]
 80004c0:	7992      	ldrb	r2, [r2, #6]
 80004c2:	4611      	mov	r1, r2
 80004c4:	697a      	ldr	r2, [r7, #20]
 80004c6:	b292      	uxth	r2, r2
 80004c8:	fa01 f202 	lsl.w	r2, r1, r2
 80004cc:	b292      	uxth	r2, r2
 80004ce:	431a      	orrs	r2, r3
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	68da      	ldr	r2, [r3, #12]
 80004d8:	697b      	ldr	r3, [r7, #20]
 80004da:	b29b      	uxth	r3, r3
 80004dc:	005b      	lsls	r3, r3, #1
 80004de:	2103      	movs	r1, #3
 80004e0:	fa01 f303 	lsl.w	r3, r1, r3
 80004e4:	43db      	mvns	r3, r3
 80004e6:	401a      	ands	r2, r3
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	68da      	ldr	r2, [r3, #12]
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	79db      	ldrb	r3, [r3, #7]
 80004f4:	4619      	mov	r1, r3
 80004f6:	697b      	ldr	r3, [r7, #20]
 80004f8:	005b      	lsls	r3, r3, #1
 80004fa:	fa01 f303 	lsl.w	r3, r1, r3
 80004fe:	431a      	orrs	r2, r3
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	3301      	adds	r3, #1
 8000508:	617b      	str	r3, [r7, #20]
 800050a:	697b      	ldr	r3, [r7, #20]
 800050c:	2b0f      	cmp	r3, #15
 800050e:	d985      	bls.n	800041c <GPIO_Init+0x1c>
    }
  }
}
 8000510:	bf00      	nop
 8000512:	371c      	adds	r7, #28
 8000514:	46bd      	mov	sp, r7
 8000516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051a:	4770      	bx	lr

0800051c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800051c:	b480      	push	{r7}
 800051e:	b083      	sub	sp, #12
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
 8000524:	460b      	mov	r3, r1
 8000526:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	887a      	ldrh	r2, [r7, #2]
 800052c:	831a      	strh	r2, [r3, #24]
}
 800052e:	bf00      	nop
 8000530:	370c      	adds	r7, #12
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr

0800053a <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800053a:	b480      	push	{r7}
 800053c:	b083      	sub	sp, #12
 800053e:	af00      	add	r7, sp, #0
 8000540:	6078      	str	r0, [r7, #4]
 8000542:	460b      	mov	r3, r1
 8000544:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	887a      	ldrh	r2, [r7, #2]
 800054a:	835a      	strh	r2, [r3, #26]
}
 800054c:	bf00      	nop
 800054e:	370c      	adds	r7, #12
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr

08000558 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
 8000560:	460b      	mov	r3, r1
 8000562:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000564:	78fb      	ldrb	r3, [r7, #3]
 8000566:	2b00      	cmp	r3, #0
 8000568:	d006      	beq.n	8000578 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800056a:	490a      	ldr	r1, [pc, #40]	; (8000594 <RCC_AHB1PeriphClockCmd+0x3c>)
 800056c:	4b09      	ldr	r3, [pc, #36]	; (8000594 <RCC_AHB1PeriphClockCmd+0x3c>)
 800056e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	4313      	orrs	r3, r2
 8000574:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000576:	e006      	b.n	8000586 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000578:	4906      	ldr	r1, [pc, #24]	; (8000594 <RCC_AHB1PeriphClockCmd+0x3c>)
 800057a:	4b06      	ldr	r3, [pc, #24]	; (8000594 <RCC_AHB1PeriphClockCmd+0x3c>)
 800057c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	43db      	mvns	r3, r3
 8000582:	4013      	ands	r3, r2
 8000584:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	40023800 	.word	0x40023800

08000598 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	460b      	mov	r3, r1
 80005a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80005a4:	78fb      	ldrb	r3, [r7, #3]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d006      	beq.n	80005b8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80005aa:	490a      	ldr	r1, [pc, #40]	; (80005d4 <RCC_APB2PeriphClockCmd+0x3c>)
 80005ac:	4b09      	ldr	r3, [pc, #36]	; (80005d4 <RCC_APB2PeriphClockCmd+0x3c>)
 80005ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	4313      	orrs	r3, r2
 80005b4:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80005b6:	e006      	b.n	80005c6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80005b8:	4906      	ldr	r1, [pc, #24]	; (80005d4 <RCC_APB2PeriphClockCmd+0x3c>)
 80005ba:	4b06      	ldr	r3, [pc, #24]	; (80005d4 <RCC_APB2PeriphClockCmd+0x3c>)
 80005bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	43db      	mvns	r3, r3
 80005c2:	4013      	ands	r3, r2
 80005c4:	644b      	str	r3, [r1, #68]	; 0x44
}
 80005c6:	bf00      	nop
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	40023800 	.word	0x40023800

080005d8 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80005d8:	b490      	push	{r4, r7}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	4603      	mov	r3, r0
 80005e0:	460a      	mov	r2, r1
 80005e2:	71fb      	strb	r3, [r7, #7]
 80005e4:	4613      	mov	r3, r2
 80005e6:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 80005e8:	2300      	movs	r3, #0
 80005ea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80005ec:	79bb      	ldrb	r3, [r7, #6]
 80005ee:	f003 0303 	and.w	r3, r3, #3
 80005f2:	009b      	lsls	r3, r3, #2
 80005f4:	220f      	movs	r2, #15
 80005f6:	fa02 f303 	lsl.w	r3, r2, r3
 80005fa:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80005fc:	4916      	ldr	r1, [pc, #88]	; (8000658 <SYSCFG_EXTILineConfig+0x80>)
 80005fe:	79bb      	ldrb	r3, [r7, #6]
 8000600:	089b      	lsrs	r3, r3, #2
 8000602:	b2db      	uxtb	r3, r3
 8000604:	4618      	mov	r0, r3
 8000606:	4a14      	ldr	r2, [pc, #80]	; (8000658 <SYSCFG_EXTILineConfig+0x80>)
 8000608:	79bb      	ldrb	r3, [r7, #6]
 800060a:	089b      	lsrs	r3, r3, #2
 800060c:	b2db      	uxtb	r3, r3
 800060e:	3302      	adds	r3, #2
 8000610:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	43db      	mvns	r3, r3
 8000618:	401a      	ands	r2, r3
 800061a:	1c83      	adds	r3, r0, #2
 800061c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8000620:	480d      	ldr	r0, [pc, #52]	; (8000658 <SYSCFG_EXTILineConfig+0x80>)
 8000622:	79bb      	ldrb	r3, [r7, #6]
 8000624:	089b      	lsrs	r3, r3, #2
 8000626:	b2db      	uxtb	r3, r3
 8000628:	461c      	mov	r4, r3
 800062a:	4a0b      	ldr	r2, [pc, #44]	; (8000658 <SYSCFG_EXTILineConfig+0x80>)
 800062c:	79bb      	ldrb	r3, [r7, #6]
 800062e:	089b      	lsrs	r3, r3, #2
 8000630:	b2db      	uxtb	r3, r3
 8000632:	3302      	adds	r3, #2
 8000634:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000638:	79f9      	ldrb	r1, [r7, #7]
 800063a:	79bb      	ldrb	r3, [r7, #6]
 800063c:	f003 0303 	and.w	r3, r3, #3
 8000640:	009b      	lsls	r3, r3, #2
 8000642:	fa01 f303 	lsl.w	r3, r1, r3
 8000646:	431a      	orrs	r2, r3
 8000648:	1ca3      	adds	r3, r4, #2
 800064a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800064e:	bf00      	nop
 8000650:	3710      	adds	r7, #16
 8000652:	46bd      	mov	sp, r7
 8000654:	bc90      	pop	{r4, r7}
 8000656:	4770      	bx	lr
 8000658:	40013800 	.word	0x40013800

0800065c <gpioConfig>:
#include "stm32f4xx.h"
#include"stm32f4xx_exti.h"

void gpioConfig(){
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef	GPIOInitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);
 8000662:	2101      	movs	r1, #1
 8000664:	2002      	movs	r0, #2
 8000666:	f7ff ff77 	bl	8000558 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC,ENABLE);
 800066a:	2101      	movs	r1, #1
 800066c:	2004      	movs	r0, #4
 800066e:	f7ff ff73 	bl	8000558 <RCC_AHB1PeriphClockCmd>
	// led config
	GPIOInitStructure.GPIO_Mode=GPIO_Mode_OUT;
 8000672:	2301      	movs	r3, #1
 8000674:	713b      	strb	r3, [r7, #4]
	GPIOInitStructure.GPIO_OType=GPIO_OType_PP;
 8000676:	2300      	movs	r3, #0
 8000678:	71bb      	strb	r3, [r7, #6]
	GPIOInitStructure.GPIO_Pin=GPIO_Pin_0 | GPIO_Pin_1 |GPIO_Pin_2;
 800067a:	2307      	movs	r3, #7
 800067c:	603b      	str	r3, [r7, #0]
	GPIOInitStructure.GPIO_PuPd=GPIO_PuPd_NOPULL;
 800067e:	2300      	movs	r3, #0
 8000680:	71fb      	strb	r3, [r7, #7]
	GPIOInitStructure.GPIO_Speed=GPIO_Speed_50MHz;
 8000682:	2302      	movs	r3, #2
 8000684:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOB,&GPIOInitStructure);
 8000686:	463b      	mov	r3, r7
 8000688:	4619      	mov	r1, r3
 800068a:	480a      	ldr	r0, [pc, #40]	; (80006b4 <gpioConfig+0x58>)
 800068c:	f7ff feb8 	bl	8000400 <GPIO_Init>
	// button config
	GPIOInitStructure.GPIO_Mode=GPIO_Mode_IN;
 8000690:	2300      	movs	r3, #0
 8000692:	713b      	strb	r3, [r7, #4]
	GPIOInitStructure.GPIO_OType=GPIO_OType_PP;
 8000694:	2300      	movs	r3, #0
 8000696:	71bb      	strb	r3, [r7, #6]
	GPIOInitStructure.GPIO_Pin=GPIO_Pin_2 | GPIO_Pin_6;
 8000698:	2344      	movs	r3, #68	; 0x44
 800069a:	603b      	str	r3, [r7, #0]
	GPIOInitStructure.GPIO_PuPd=GPIO_PuPd_DOWN;
 800069c:	2302      	movs	r3, #2
 800069e:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOC,&GPIOInitStructure);
 80006a0:	463b      	mov	r3, r7
 80006a2:	4619      	mov	r1, r3
 80006a4:	4804      	ldr	r0, [pc, #16]	; (80006b8 <gpioConfig+0x5c>)
 80006a6:	f7ff feab 	bl	8000400 <GPIO_Init>

}
 80006aa:	bf00      	nop
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40020400 	.word	0x40020400
 80006b8:	40020800 	.word	0x40020800

080006bc <extiConfig>:

void extiConfig(){
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0
	EXTI_InitTypeDef	EXTIInitStructure;
	NVIC_InitTypeDef	NVICInitStructure;
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 80006c2:	2101      	movs	r1, #1
 80006c4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80006c8:	f7ff ff66 	bl	8000598 <RCC_APB2PeriphClockCmd>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOC,EXTI_PinSource2);
 80006cc:	2102      	movs	r1, #2
 80006ce:	2002      	movs	r0, #2
 80006d0:	f7ff ff82 	bl	80005d8 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOC,EXTI_PinSource6);
 80006d4:	2106      	movs	r1, #6
 80006d6:	2002      	movs	r0, #2
 80006d8:	f7ff ff7e 	bl	80005d8 <SYSCFG_EXTILineConfig>

	//exti config
	EXTIInitStructure.EXTI_Line=EXTI_Line2 | EXTI_Line6;
 80006dc:	2344      	movs	r3, #68	; 0x44
 80006de:	60bb      	str	r3, [r7, #8]
	EXTIInitStructure.EXTI_LineCmd=ENABLE;
 80006e0:	2301      	movs	r3, #1
 80006e2:	73bb      	strb	r3, [r7, #14]
	EXTIInitStructure.EXTI_Mode=EXTI_Mode_Interrupt;
 80006e4:	2300      	movs	r3, #0
 80006e6:	733b      	strb	r3, [r7, #12]
	EXTIInitStructure.EXTI_Trigger=EXTI_Trigger_Rising;
 80006e8:	2308      	movs	r3, #8
 80006ea:	737b      	strb	r3, [r7, #13]
	EXTI_Init(&EXTIInitStructure);
 80006ec:	f107 0308 	add.w	r3, r7, #8
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff fddf 	bl	80002b4 <EXTI_Init>

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1); //grup seçtik öncelik için
 80006f6:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 80006fa:	f7ff fd65 	bl	80001c8 <NVIC_PriorityGroupConfig>
	// nvic ilk öncelikli buton config
	NVICInitStructure.NVIC_IRQChannel=EXTI2_IRQn;
 80006fe:	2308      	movs	r3, #8
 8000700:	713b      	strb	r3, [r7, #4]
	NVICInitStructure.NVIC_IRQChannelCmd=ENABLE;
 8000702:	2301      	movs	r3, #1
 8000704:	71fb      	strb	r3, [r7, #7]
	NVICInitStructure.NVIC_IRQChannelPreemptionPriority=0;
 8000706:	2300      	movs	r3, #0
 8000708:	717b      	strb	r3, [r7, #5]
	NVICInitStructure.NVIC_IRQChannelSubPriority=0;
 800070a:	2300      	movs	r3, #0
 800070c:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVICInitStructure);
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff fd6d 	bl	80001f0 <NVIC_Init>
	// ikinci öncelikle buton confiig
	NVICInitStructure.NVIC_IRQChannel=EXTI9_5_IRQn;
 8000716:	2317      	movs	r3, #23
 8000718:	713b      	strb	r3, [r7, #4]
	NVICInitStructure.NVIC_IRQChannelCmd=ENABLE;
 800071a:	2301      	movs	r3, #1
 800071c:	71fb      	strb	r3, [r7, #7]
	NVICInitStructure.NVIC_IRQChannelPreemptionPriority=1;
 800071e:	2301      	movs	r3, #1
 8000720:	717b      	strb	r3, [r7, #5]
	NVICInitStructure.NVIC_IRQChannelSubPriority=0;
 8000722:	2300      	movs	r3, #0
 8000724:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVICInitStructure);
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	4618      	mov	r0, r3
 800072a:	f7ff fd61 	bl	80001f0 <NVIC_Init>
}
 800072e:	bf00      	nop
 8000730:	3710      	adds	r7, #16
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}

08000736 <delay>:

void delay(uint32_t time){
 8000736:	b480      	push	{r7}
 8000738:	b083      	sub	sp, #12
 800073a:	af00      	add	r7, sp, #0
 800073c:	6078      	str	r0, [r7, #4]
	while(time--);
 800073e:	bf00      	nop
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	1e5a      	subs	r2, r3, #1
 8000744:	607a      	str	r2, [r7, #4]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d1fa      	bne.n	8000740 <delay+0xa>
}
 800074a:	bf00      	nop
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr
	...

08000758 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(){
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0

	if(EXTI_GetITStatus(EXTI_Line2)!=RESET){
 800075c:	2004      	movs	r0, #4
 800075e:	f7ff fe1b 	bl	8000398 <EXTI_GetITStatus>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d006      	beq.n	8000776 <EXTI2_IRQHandler+0x1e>
		GPIO_SetBits(GPIOB,GPIO_Pin_0 | GPIO_Pin_1 |GPIO_Pin_2);
 8000768:	2107      	movs	r1, #7
 800076a:	4805      	ldr	r0, [pc, #20]	; (8000780 <EXTI2_IRQHandler+0x28>)
 800076c:	f7ff fed6 	bl	800051c <GPIO_SetBits>
		delay(36000000);
 8000770:	4804      	ldr	r0, [pc, #16]	; (8000784 <EXTI2_IRQHandler+0x2c>)
 8000772:	f7ff ffe0 	bl	8000736 <delay>


	}
	EXTI_ClearITPendingBit(EXTI_Line2);
 8000776:	2004      	movs	r0, #4
 8000778:	f7ff fe32 	bl	80003e0 <EXTI_ClearITPendingBit>
}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40020400 	.word	0x40020400
 8000784:	02255100 	.word	0x02255100

08000788 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(){
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
	if(EXTI_GetITStatus(EXTI_Line6)!=RESET){
 800078c:	2040      	movs	r0, #64	; 0x40
 800078e:	f7ff fe03 	bl	8000398 <EXTI_GetITStatus>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d006      	beq.n	80007a6 <EXTI9_5_IRQHandler+0x1e>
		GPIO_ResetBits(GPIOB,GPIO_Pin_0 | GPIO_Pin_1 |GPIO_Pin_2);
 8000798:	2107      	movs	r1, #7
 800079a:	4805      	ldr	r0, [pc, #20]	; (80007b0 <EXTI9_5_IRQHandler+0x28>)
 800079c:	f7ff fecd 	bl	800053a <GPIO_ResetBits>
		delay(36000000);
 80007a0:	4804      	ldr	r0, [pc, #16]	; (80007b4 <EXTI9_5_IRQHandler+0x2c>)
 80007a2:	f7ff ffc8 	bl	8000736 <delay>


	}
	EXTI_ClearITPendingBit(EXTI_Line6);
 80007a6:	2040      	movs	r0, #64	; 0x40
 80007a8:	f7ff fe1a 	bl	80003e0 <EXTI_ClearITPendingBit>
}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	40020400 	.word	0x40020400
 80007b4:	02255100 	.word	0x02255100

080007b8 <main>:

int main(void){
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
	gpioConfig();
 80007bc:	f7ff ff4e 	bl	800065c <gpioConfig>
	extiConfig();
 80007c0:	f7ff ff7c 	bl	80006bc <extiConfig>

  while (1){
	  GPIO_SetBits(GPIOB,GPIO_Pin_0 | GPIO_Pin_1 |GPIO_Pin_2);
 80007c4:	2107      	movs	r1, #7
 80007c6:	4807      	ldr	r0, [pc, #28]	; (80007e4 <main+0x2c>)
 80007c8:	f7ff fea8 	bl	800051c <GPIO_SetBits>
	  delay(3600000);
 80007cc:	4806      	ldr	r0, [pc, #24]	; (80007e8 <main+0x30>)
 80007ce:	f7ff ffb2 	bl	8000736 <delay>
	  GPIO_ResetBits(GPIOB,GPIO_Pin_0 | GPIO_Pin_1 |GPIO_Pin_2);
 80007d2:	2107      	movs	r1, #7
 80007d4:	4803      	ldr	r0, [pc, #12]	; (80007e4 <main+0x2c>)
 80007d6:	f7ff feb0 	bl	800053a <GPIO_ResetBits>
	  delay(3600000);
 80007da:	4803      	ldr	r0, [pc, #12]	; (80007e8 <main+0x30>)
 80007dc:	f7ff ffab 	bl	8000736 <delay>
	  GPIO_SetBits(GPIOB,GPIO_Pin_0 | GPIO_Pin_1 |GPIO_Pin_2);
 80007e0:	e7f0      	b.n	80007c4 <main+0xc>
 80007e2:	bf00      	nop
 80007e4:	40020400 	.word	0x40020400
 80007e8:	0036ee80 	.word	0x0036ee80

080007ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000824 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80007f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80007f2:	e003      	b.n	80007fc <LoopCopyDataInit>

080007f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80007f4:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80007f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80007f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80007fa:	3104      	adds	r1, #4

080007fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80007fc:	480b      	ldr	r0, [pc, #44]	; (800082c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80007fe:	4b0c      	ldr	r3, [pc, #48]	; (8000830 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000800:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000802:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000804:	d3f6      	bcc.n	80007f4 <CopyDataInit>
  ldr  r2, =_sbss
 8000806:	4a0b      	ldr	r2, [pc, #44]	; (8000834 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000808:	e002      	b.n	8000810 <LoopFillZerobss>

0800080a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800080a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800080c:	f842 3b04 	str.w	r3, [r2], #4

08000810 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000810:	4b09      	ldr	r3, [pc, #36]	; (8000838 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000812:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000814:	d3f9      	bcc.n	800080a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000816:	f000 f841 	bl	800089c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800081a:	f000 f8f1 	bl	8000a00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800081e:	f7ff ffcb 	bl	80007b8 <main>
  bx  lr    
 8000822:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000824:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000828:	08000a68 	.word	0x08000a68
  ldr  r0, =_sdata
 800082c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000830:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000834:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8000838:	2000001c 	.word	0x2000001c

0800083c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800083c:	e7fe      	b.n	800083c <ADC_IRQHandler>

0800083e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800083e:	b480      	push	{r7}
 8000840:	af00      	add	r7, sp, #0
}
 8000842:	bf00      	nop
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr

0800084c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000850:	e7fe      	b.n	8000850 <HardFault_Handler+0x4>

08000852 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000856:	e7fe      	b.n	8000856 <MemManage_Handler+0x4>

08000858 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800085c:	e7fe      	b.n	800085c <BusFault_Handler+0x4>

0800085e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800085e:	b480      	push	{r7}
 8000860:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000862:	e7fe      	b.n	8000862 <UsageFault_Handler+0x4>

08000864 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
}
 8000868:	bf00      	nop
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr

08000872 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000872:	b480      	push	{r7}
 8000874:	af00      	add	r7, sp, #0
}
 8000876:	bf00      	nop
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr

08000880 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
}
 8000884:	bf00      	nop
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr

0800088e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800088e:	b480      	push	{r7}
 8000890:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000892:	bf00      	nop
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr

0800089c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008a0:	4a16      	ldr	r2, [pc, #88]	; (80008fc <SystemInit+0x60>)
 80008a2:	4b16      	ldr	r3, [pc, #88]	; (80008fc <SystemInit+0x60>)
 80008a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80008a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80008ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80008b0:	4a13      	ldr	r2, [pc, #76]	; (8000900 <SystemInit+0x64>)
 80008b2:	4b13      	ldr	r3, [pc, #76]	; (8000900 <SystemInit+0x64>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	f043 0301 	orr.w	r3, r3, #1
 80008ba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80008bc:	4b10      	ldr	r3, [pc, #64]	; (8000900 <SystemInit+0x64>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80008c2:	4a0f      	ldr	r2, [pc, #60]	; (8000900 <SystemInit+0x64>)
 80008c4:	4b0e      	ldr	r3, [pc, #56]	; (8000900 <SystemInit+0x64>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80008cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008d0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80008d2:	4b0b      	ldr	r3, [pc, #44]	; (8000900 <SystemInit+0x64>)
 80008d4:	4a0b      	ldr	r2, [pc, #44]	; (8000904 <SystemInit+0x68>)
 80008d6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80008d8:	4a09      	ldr	r2, [pc, #36]	; (8000900 <SystemInit+0x64>)
 80008da:	4b09      	ldr	r3, [pc, #36]	; (8000900 <SystemInit+0x64>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008e2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80008e4:	4b06      	ldr	r3, [pc, #24]	; (8000900 <SystemInit+0x64>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80008ea:	f000 f80d 	bl	8000908 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80008ee:	4b03      	ldr	r3, [pc, #12]	; (80008fc <SystemInit+0x60>)
 80008f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80008f4:	609a      	str	r2, [r3, #8]
#endif
}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	e000ed00 	.word	0xe000ed00
 8000900:	40023800 	.word	0x40023800
 8000904:	24003010 	.word	0x24003010

08000908 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800090e:	2300      	movs	r3, #0
 8000910:	607b      	str	r3, [r7, #4]
 8000912:	2300      	movs	r3, #0
 8000914:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000916:	4a36      	ldr	r2, [pc, #216]	; (80009f0 <SetSysClock+0xe8>)
 8000918:	4b35      	ldr	r3, [pc, #212]	; (80009f0 <SetSysClock+0xe8>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000920:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000922:	4b33      	ldr	r3, [pc, #204]	; (80009f0 <SetSysClock+0xe8>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800092a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	3301      	adds	r3, #1
 8000930:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d103      	bne.n	8000940 <SetSysClock+0x38>
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800093e:	d1f0      	bne.n	8000922 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000940:	4b2b      	ldr	r3, [pc, #172]	; (80009f0 <SetSysClock+0xe8>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000948:	2b00      	cmp	r3, #0
 800094a:	d002      	beq.n	8000952 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800094c:	2301      	movs	r3, #1
 800094e:	603b      	str	r3, [r7, #0]
 8000950:	e001      	b.n	8000956 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000952:	2300      	movs	r3, #0
 8000954:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	2b01      	cmp	r3, #1
 800095a:	d142      	bne.n	80009e2 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800095c:	4a24      	ldr	r2, [pc, #144]	; (80009f0 <SetSysClock+0xe8>)
 800095e:	4b24      	ldr	r3, [pc, #144]	; (80009f0 <SetSysClock+0xe8>)
 8000960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000962:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000966:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000968:	4a22      	ldr	r2, [pc, #136]	; (80009f4 <SetSysClock+0xec>)
 800096a:	4b22      	ldr	r3, [pc, #136]	; (80009f4 <SetSysClock+0xec>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000972:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000974:	4a1e      	ldr	r2, [pc, #120]	; (80009f0 <SetSysClock+0xe8>)
 8000976:	4b1e      	ldr	r3, [pc, #120]	; (80009f0 <SetSysClock+0xe8>)
 8000978:	689b      	ldr	r3, [r3, #8]
 800097a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800097c:	4a1c      	ldr	r2, [pc, #112]	; (80009f0 <SetSysClock+0xe8>)
 800097e:	4b1c      	ldr	r3, [pc, #112]	; (80009f0 <SetSysClock+0xe8>)
 8000980:	689b      	ldr	r3, [r3, #8]
 8000982:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000986:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000988:	4a19      	ldr	r2, [pc, #100]	; (80009f0 <SetSysClock+0xe8>)
 800098a:	4b19      	ldr	r3, [pc, #100]	; (80009f0 <SetSysClock+0xe8>)
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000992:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000994:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <SetSysClock+0xe8>)
 8000996:	4a18      	ldr	r2, [pc, #96]	; (80009f8 <SetSysClock+0xf0>)
 8000998:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800099a:	4a15      	ldr	r2, [pc, #84]	; (80009f0 <SetSysClock+0xe8>)
 800099c:	4b14      	ldr	r3, [pc, #80]	; (80009f0 <SetSysClock+0xe8>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80009a4:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80009a6:	bf00      	nop
 80009a8:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <SetSysClock+0xe8>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d0f9      	beq.n	80009a8 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80009b4:	4b11      	ldr	r3, [pc, #68]	; (80009fc <SetSysClock+0xf4>)
 80009b6:	f240 7205 	movw	r2, #1797	; 0x705
 80009ba:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80009bc:	4a0c      	ldr	r2, [pc, #48]	; (80009f0 <SetSysClock+0xe8>)
 80009be:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <SetSysClock+0xe8>)
 80009c0:	689b      	ldr	r3, [r3, #8]
 80009c2:	f023 0303 	bic.w	r3, r3, #3
 80009c6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80009c8:	4a09      	ldr	r2, [pc, #36]	; (80009f0 <SetSysClock+0xe8>)
 80009ca:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <SetSysClock+0xe8>)
 80009cc:	689b      	ldr	r3, [r3, #8]
 80009ce:	f043 0302 	orr.w	r3, r3, #2
 80009d2:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80009d4:	bf00      	nop
 80009d6:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <SetSysClock+0xe8>)
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	f003 030c 	and.w	r3, r3, #12
 80009de:	2b08      	cmp	r3, #8
 80009e0:	d1f9      	bne.n	80009d6 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80009e2:	bf00      	nop
 80009e4:	370c      	adds	r7, #12
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	40023800 	.word	0x40023800
 80009f4:	40007000 	.word	0x40007000
 80009f8:	07405419 	.word	0x07405419
 80009fc:	40023c00 	.word	0x40023c00

08000a00 <__libc_init_array>:
 8000a00:	b570      	push	{r4, r5, r6, lr}
 8000a02:	4e0d      	ldr	r6, [pc, #52]	; (8000a38 <__libc_init_array+0x38>)
 8000a04:	4c0d      	ldr	r4, [pc, #52]	; (8000a3c <__libc_init_array+0x3c>)
 8000a06:	1ba4      	subs	r4, r4, r6
 8000a08:	10a4      	asrs	r4, r4, #2
 8000a0a:	2500      	movs	r5, #0
 8000a0c:	42a5      	cmp	r5, r4
 8000a0e:	d109      	bne.n	8000a24 <__libc_init_array+0x24>
 8000a10:	4e0b      	ldr	r6, [pc, #44]	; (8000a40 <__libc_init_array+0x40>)
 8000a12:	4c0c      	ldr	r4, [pc, #48]	; (8000a44 <__libc_init_array+0x44>)
 8000a14:	f000 f818 	bl	8000a48 <_init>
 8000a18:	1ba4      	subs	r4, r4, r6
 8000a1a:	10a4      	asrs	r4, r4, #2
 8000a1c:	2500      	movs	r5, #0
 8000a1e:	42a5      	cmp	r5, r4
 8000a20:	d105      	bne.n	8000a2e <__libc_init_array+0x2e>
 8000a22:	bd70      	pop	{r4, r5, r6, pc}
 8000a24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a28:	4798      	blx	r3
 8000a2a:	3501      	adds	r5, #1
 8000a2c:	e7ee      	b.n	8000a0c <__libc_init_array+0xc>
 8000a2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a32:	4798      	blx	r3
 8000a34:	3501      	adds	r5, #1
 8000a36:	e7f2      	b.n	8000a1e <__libc_init_array+0x1e>
 8000a38:	08000a60 	.word	0x08000a60
 8000a3c:	08000a60 	.word	0x08000a60
 8000a40:	08000a60 	.word	0x08000a60
 8000a44:	08000a64 	.word	0x08000a64

08000a48 <_init>:
 8000a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a4a:	bf00      	nop
 8000a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a4e:	bc08      	pop	{r3}
 8000a50:	469e      	mov	lr, r3
 8000a52:	4770      	bx	lr

08000a54 <_fini>:
 8000a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a56:	bf00      	nop
 8000a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a5a:	bc08      	pop	{r3}
 8000a5c:	469e      	mov	lr, r3
 8000a5e:	4770      	bx	lr
