

================================================================
== Vivado HLS Report for 'yuv_scale'
================================================================
* Date:           Sun Aug  2 12:56:53 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        yuv_filter.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.424 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40007|  2457607| 0.400 ms | 24.576 ms |  40007|  2457607|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |    40005|  2457605|         7|          1|          1| 40000 ~ 2457600 |    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%V_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %V_scale)" [yuv_filter.c:111]   --->   Operation 10 'read' 'V_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%U_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %U_scale)" [yuv_filter.c:111]   --->   Operation 11 'read' 'U_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Y_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Y_scale)" [yuv_filter.c:111]   --->   Operation 12 'read' 'Y_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_height_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)" [yuv_filter.c:111]   --->   Operation 13 'read' 'in_height_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_width_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)" [yuv_filter.c:111]   --->   Operation 14 'read' 'in_width_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %Y_scale_read to i15" [yuv_filter.c:138]   --->   Operation 15 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %U_scale_read to i15" [yuv_filter.c:139]   --->   Operation 16 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i8 %V_scale_read to i15" [yuv_filter.c:129]   --->   Operation 17 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i16 %in_width_read_1 to i32" [yuv_filter.c:111]   --->   Operation 18 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i16 %in_height_read_1 to i32" [yuv_filter.c:111]   --->   Operation 19 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln111 = mul i32 %zext_ln111_1, %zext_ln111" [yuv_filter.c:111]   --->   Operation 20 'mul' 'mul_ln111' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [yuv_filter.c:129]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.34>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32 [ 0, %0 ], [ %add_ln129, %YUV_SCALE_LOOP_Y ]" [yuv_filter.c:129]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%x_0 = phi i16 [ 0, %0 ], [ %select_ln134_1, %YUV_SCALE_LOOP_Y ]" [yuv_filter.c:134]   --->   Operation 23 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%y_0 = phi i16 [ 0, %0 ], [ %y, %YUV_SCALE_LOOP_Y ]"   --->   Operation 24 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln129 = icmp eq i32 %indvar_flatten, %mul_ln111" [yuv_filter.c:129]   --->   Operation 25 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln129 = add i32 %indvar_flatten, 1" [yuv_filter.c:129]   --->   Operation 26 'add' 'add_ln129' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %2, label %YUV_SCALE_LOOP_Y" [yuv_filter.c:129]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.07ns)   --->   "%x = add i16 1, %x_0" [yuv_filter.c:129]   --->   Operation 28 'add' 'x' <Predicate = (!icmp_ln129)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.42ns)   --->   "%icmp_ln132 = icmp eq i16 %y_0, %in_height_read_1" [yuv_filter.c:132]   --->   Operation 29 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln129)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.80ns)   --->   "%select_ln134 = select i1 %icmp_ln132, i16 0, i16 %y_0" [yuv_filter.c:134]   --->   Operation 30 'select' 'select_ln134' <Predicate = (!icmp_ln129)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.80ns)   --->   "%select_ln134_1 = select i1 %icmp_ln132, i16 %x, i16 %x_0" [yuv_filter.c:134]   --->   Operation 31 'select' 'select_ln134_1' <Predicate = (!icmp_ln129)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i16 %select_ln134_1 to i13" [yuv_filter.c:134]   --->   Operation 32 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln134_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %trunc_ln134, i10 0)" [yuv_filter.c:134]   --->   Operation 33 'bitconcatenate' 'zext_ln134_cast' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i16 %select_ln134_1 to i15" [yuv_filter.c:134]   --->   Operation 34 'trunc' 'trunc_ln134_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln134_2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %trunc_ln134_1, i8 0)" [yuv_filter.c:134]   --->   Operation 35 'bitconcatenate' 'zext_ln134_2_cast' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln134 = add i23 %zext_ln134_cast, %zext_ln134_2_cast" [yuv_filter.c:134]   --->   Operation 36 'add' 'add_ln134' <Predicate = (!icmp_ln129)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i16 %select_ln134 to i23" [yuv_filter.c:134]   --->   Operation 37 'zext' 'zext_ln134' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln134_1 = add i23 %zext_ln134, %add_ln134" [yuv_filter.c:134]   --->   Operation 38 'add' 'add_ln134_1' <Predicate = (!icmp_ln129)> <Delay = 4.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (2.07ns)   --->   "%y = add i16 1, %select_ln134" [yuv_filter.c:132]   --->   Operation 39 'add' 'y' <Predicate = (!icmp_ln129)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i23 %add_ln134_1 to i64" [yuv_filter.c:134]   --->   Operation 40 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %zext_ln134_1" [yuv_filter.c:134]   --->   Operation 41 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %zext_ln134_1" [yuv_filter.c:135]   --->   Operation 42 'getelementptr' 'in_channels_ch2_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %zext_ln134_1" [yuv_filter.c:136]   --->   Operation 43 'getelementptr' 'in_channels_ch3_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 44 [4/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:134]   --->   Operation 44 'load' 'Y' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 45 [4/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:135]   --->   Operation 45 'load' 'U' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 46 [4/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:136]   --->   Operation 46 'load' 'V' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 47 [3/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:134]   --->   Operation 47 'load' 'Y' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 48 [3/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:135]   --->   Operation 48 'load' 'U' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 49 [3/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:136]   --->   Operation 49 'load' 'V' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 50 [2/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:134]   --->   Operation 50 'load' 'Y' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 51 [2/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:135]   --->   Operation 51 'load' 'U' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 52 [2/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:136]   --->   Operation 52 'load' 'V' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 6 <SV = 5> <Delay = 7.42>
ST_6 : Operation 53 [1/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:134]   --->   Operation 53 'load' 'Y' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 54 [1/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:135]   --->   Operation 54 'load' 'U' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 55 [1/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:136]   --->   Operation 55 'load' 'V' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i8 %Y to i15" [yuv_filter.c:137]   --->   Operation 56 'zext' 'zext_ln137' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (4.17ns)   --->   "%mul_ln137 = mul i15 %zext_ln137, %zext_ln138" [yuv_filter.c:137]   --->   Operation 57 'mul' 'mul_ln137' <Predicate = (!icmp_ln129)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i8 %U to i15" [yuv_filter.c:138]   --->   Operation 58 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (4.17ns)   --->   "%mul_ln138 = mul i15 %zext_ln138_1, %zext_ln139" [yuv_filter.c:138]   --->   Operation 59 'mul' 'mul_ln138' <Predicate = (!icmp_ln129)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i8 %V to i15" [yuv_filter.c:139]   --->   Operation 60 'zext' 'zext_ln139_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (4.17ns)   --->   "%mul_ln139 = mul i15 %zext_ln139_1, %zext_ln129" [yuv_filter.c:139]   --->   Operation 61 'mul' 'mul_ln139' <Predicate = (!icmp_ln129)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %mul_ln137, i32 7, i32 14)" [yuv_filter.c:140]   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %mul_ln138, i32 7, i32 14)" [yuv_filter.c:141]   --->   Operation 63 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %mul_ln139, i32 7, i32 14)" [yuv_filter.c:142]   --->   Operation 64 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %zext_ln134_1" [yuv_filter.c:140]   --->   Operation 65 'getelementptr' 'out_channels_ch1_add' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %zext_ln134_1" [yuv_filter.c:141]   --->   Operation 66 'getelementptr' 'out_channels_ch2_add' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %zext_ln134_1" [yuv_filter.c:142]   --->   Operation 67 'getelementptr' 'out_channels_ch3_add' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (3.25ns)   --->   "store i8 %trunc_ln, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:140]   --->   Operation 68 'store' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 69 [2/2] (3.25ns)   --->   "store i8 %trunc_ln1, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:141]   --->   Operation 69 'store' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 70 [2/2] (3.25ns)   --->   "store i8 %trunc_ln2, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:142]   --->   Operation 70 'store' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @YUV_SCALE_LOOP_X_YUV)"   --->   Operation 71 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)"   --->   Operation 72 'speclooptripcount' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind" [yuv_filter.c:132]   --->   Operation 73 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)" [yuv_filter.c:132]   --->   Operation 74 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [yuv_filter.c:133]   --->   Operation 75 'specpipeline' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_8 : Operation 76 [1/2] (3.25ns)   --->   "store i8 %trunc_ln, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:140]   --->   Operation 76 'store' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 77 [1/2] (3.25ns)   --->   "store i8 %trunc_ln1, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:141]   --->   Operation 77 'store' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 78 [1/2] (3.25ns)   --->   "store i8 %trunc_ln2, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:142]   --->   Operation 78 'store' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_1)" [yuv_filter.c:143]   --->   Operation 79 'specregionend' 'empty' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "br label %1" [yuv_filter.c:132]   --->   Operation 80 'br' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_1, 0" [yuv_filter.c:145]   --->   Operation 81 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_1, 1" [yuv_filter.c:145]   --->   Operation 82 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [yuv_filter.c:145]   --->   Operation 83 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.38ns
The critical path consists of the following:
	wire read on port 'in_height_read' (yuv_filter.c:111) [15]  (0 ns)
	'mul' operation of DSP[22] ('mul_ln111', yuv_filter.c:111) [22]  (6.38 ns)

 <State 2>: 7.34ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', yuv_filter.c:132) [27]  (0 ns)
	'icmp' operation ('icmp_ln132', yuv_filter.c:132) [35]  (2.43 ns)
	'select' operation ('select_ln134_1', yuv_filter.c:134) [37]  (0.805 ns)
	'add' operation ('add_ln134', yuv_filter.c:134) [42]  (0 ns)
	'add' operation ('add_ln134_1', yuv_filter.c:134) [47]  (4.11 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('in_channels_ch1_addr', yuv_filter.c:134) [49]  (0 ns)
	'load' operation ('Y', yuv_filter.c:134) on array 'in_channels_ch1' [55]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('Y', yuv_filter.c:134) on array 'in_channels_ch1' [55]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('Y', yuv_filter.c:134) on array 'in_channels_ch1' [55]  (3.25 ns)

 <State 6>: 7.42ns
The critical path consists of the following:
	'load' operation ('Y', yuv_filter.c:134) on array 'in_channels_ch1' [55]  (3.25 ns)
	'mul' operation ('mul_ln137', yuv_filter.c:137) [59]  (4.17 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_channels_ch1_add', yuv_filter.c:140) [52]  (0 ns)
	'store' operation ('store_ln140', yuv_filter.c:140) of variable 'trunc_ln', yuv_filter.c:140 on array 'out_channels_ch1' [65]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln140', yuv_filter.c:140) of variable 'trunc_ln', yuv_filter.c:140 on array 'out_channels_ch1' [65]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
