// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "08/10/2024 18:54:09"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module todo_junto_UART (
	Clk_camara,
	Clk_50,
	Start,
	Reset,
	Sda,
	Sca,
	Reset_camara,
	SRAM_CE,
	Trigger,
	Line_valid,
	Frame_valid,
	Pix_clk,
	Pix_data,
	SRAM_DQ,
	SRAM_OE,
	SRAM_WE,
	SRAM_UB,
	SRAM_LB,
	led_errase,
	led_lectura,
	trigger_camara,
	Led_SDA,
	UART_TX,
	data,
	Data_sram,
	led_estado,
	SRAM_add);
output 	Clk_camara;
input 	Clk_50;
input 	Start;
input 	Reset;
inout 	Sda;
output 	Sca;
output 	Reset_camara;
output 	SRAM_CE;
input 	Trigger;
input 	Line_valid;
input 	Frame_valid;
input 	Pix_clk;
input 	[7:0] Pix_data;
inout 	[15:0] SRAM_DQ;
output 	SRAM_OE;
output 	SRAM_WE;
output 	SRAM_UB;
output 	SRAM_LB;
output 	led_errase;
output 	led_lectura;
output 	trigger_camara;
output 	Led_SDA;
output 	UART_TX;
output 	[7:0] data;
output 	[15:0] Data_sram;
output 	[3:0] led_estado;
output 	[19:0] SRAM_add;

// Design Ports Information
// Clk_camara	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sca	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset_camara	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_errase	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_lectura	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// trigger_camara	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Led_SDA	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_TX	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_estado[3]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_estado[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_estado[1]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_estado[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sda	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[7]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_clk	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Line_valid	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Frame_valid	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[6]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[5]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[4]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[3]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[2]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[1]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Trigger	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Start	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Sca~output_o ;
wire \Sda~output_o ;
wire \SRAM_DQ[15]~output_o ;
wire \SRAM_DQ[14]~output_o ;
wire \SRAM_DQ[13]~output_o ;
wire \SRAM_DQ[12]~output_o ;
wire \SRAM_DQ[11]~output_o ;
wire \SRAM_DQ[10]~output_o ;
wire \SRAM_DQ[9]~output_o ;
wire \SRAM_DQ[8]~output_o ;
wire \SRAM_DQ[7]~output_o ;
wire \SRAM_DQ[6]~output_o ;
wire \SRAM_DQ[5]~output_o ;
wire \SRAM_DQ[4]~output_o ;
wire \SRAM_DQ[3]~output_o ;
wire \SRAM_DQ[2]~output_o ;
wire \SRAM_DQ[1]~output_o ;
wire \SRAM_DQ[0]~output_o ;
wire \Clk_camara~output_o ;
wire \Reset_camara~output_o ;
wire \SRAM_CE~output_o ;
wire \SRAM_OE~output_o ;
wire \SRAM_WE~output_o ;
wire \SRAM_UB~output_o ;
wire \SRAM_LB~output_o ;
wire \led_errase~output_o ;
wire \led_lectura~output_o ;
wire \trigger_camara~output_o ;
wire \Led_SDA~output_o ;
wire \UART_TX~output_o ;
wire \data[7]~output_o ;
wire \data[6]~output_o ;
wire \data[5]~output_o ;
wire \data[4]~output_o ;
wire \data[3]~output_o ;
wire \data[2]~output_o ;
wire \data[1]~output_o ;
wire \data[0]~output_o ;
wire \Data_sram[15]~output_o ;
wire \Data_sram[14]~output_o ;
wire \Data_sram[13]~output_o ;
wire \Data_sram[12]~output_o ;
wire \Data_sram[11]~output_o ;
wire \Data_sram[10]~output_o ;
wire \Data_sram[9]~output_o ;
wire \Data_sram[8]~output_o ;
wire \Data_sram[7]~output_o ;
wire \Data_sram[6]~output_o ;
wire \Data_sram[5]~output_o ;
wire \Data_sram[4]~output_o ;
wire \Data_sram[3]~output_o ;
wire \Data_sram[2]~output_o ;
wire \Data_sram[1]~output_o ;
wire \Data_sram[0]~output_o ;
wire \led_estado[3]~output_o ;
wire \led_estado[2]~output_o ;
wire \led_estado[1]~output_o ;
wire \led_estado[0]~output_o ;
wire \SRAM_add[19]~output_o ;
wire \SRAM_add[18]~output_o ;
wire \SRAM_add[17]~output_o ;
wire \SRAM_add[16]~output_o ;
wire \SRAM_add[15]~output_o ;
wire \SRAM_add[14]~output_o ;
wire \SRAM_add[13]~output_o ;
wire \SRAM_add[12]~output_o ;
wire \SRAM_add[11]~output_o ;
wire \SRAM_add[10]~output_o ;
wire \SRAM_add[9]~output_o ;
wire \SRAM_add[8]~output_o ;
wire \SRAM_add[7]~output_o ;
wire \SRAM_add[6]~output_o ;
wire \SRAM_add[5]~output_o ;
wire \SRAM_add[4]~output_o ;
wire \SRAM_add[3]~output_o ;
wire \SRAM_add[2]~output_o ;
wire \SRAM_add[1]~output_o ;
wire \SRAM_add[0]~output_o ;
wire \Clk_50~input_o ;
wire \Clk_50~inputclkctrl_outclk ;
wire \inst2|cuenta[0]~2_combout ;
wire \inst2|cuenta~0_combout ;
wire \inst2|cuenta~1_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst2|enable~q ;
wire \inst2|clk_int~0_combout ;
wire \inst2|clk_int~feeder_combout ;
wire \inst2|clk_int~q ;
wire \inst2|clk_int~clkctrl_outclk ;
wire \inst5|inst|cuenta_int_2[0]~2_combout ;
wire \inst5|inst|Add0~1 ;
wire \inst5|inst|Add0~2_combout ;
wire \inst5|inst|Add0~0_combout ;
wire \inst5|inst|Equal0~0_combout ;
wire \inst5|inst|cuenta_int~3_combout ;
wire \inst5|inst|Add0~3 ;
wire \inst5|inst|Add0~4_combout ;
wire \inst5|inst|cuenta_int~1_combout ;
wire \inst5|inst|cuenta_int~2_combout ;
wire \inst5|inst|Add0~5 ;
wire \inst5|inst|Add0~6_combout ;
wire \inst5|inst|cuenta_int~0_combout ;
wire \inst5|inst|Add0~7 ;
wire \inst5|inst|Add0~8_combout ;
wire \inst5|inst|clk_int~0_combout ;
wire \inst5|inst|clk_int~feeder_combout ;
wire \inst5|inst|clk_int~q ;
wire \inst5|inst|clk_int~clkctrl_outclk ;
wire \inst5|inst|Add1~3_combout ;
wire \inst5|inst|Add1~2_combout ;
wire \inst5|inst|Add1~1_combout ;
wire \inst5|inst|Add1~0_combout ;
wire \inst5|inst|cuenta_int_2~1_combout ;
wire \inst5|inst|Equal1~0_combout ;
wire \inst5|inst|cuenta_int_2~0_combout ;
wire \inst5|inst|clk_int_2~0_combout ;
wire \inst5|inst|clk_int_2~feeder_combout ;
wire \inst5|inst|clk_int_2~q ;
wire \inst5|inst|clk_int_2~clkctrl_outclk ;
wire \Start~input_o ;
wire \inst5|inst|state.idle~0_combout ;
wire \Reset~input_o ;
wire \Sda~input_o ;
wire \inst5|inst1|Selector14~0_combout ;
wire \inst5|inst|Selector0~0_combout ;
wire \inst5|inst|state.dp_BA~q ;
wire \inst5|inst|Selector9~0_combout ;
wire \inst5|inst|state.dp_1E~q ;
wire \inst5|inst|Selector10~0_combout ;
wire \inst5|inst|state.dw_1E~q ;
wire \inst5|inst|Selector11~0_combout ;
wire \inst5|inst|state.dp_81~q ;
wire \inst5|inst|Selector12~0_combout ;
wire \inst5|inst|state.dw_81~q ;
wire \inst5|inst|Selector13~0_combout ;
wire \inst5|inst|state.dp_00_2~q ;
wire \inst5|inst|Selector2~0_combout ;
wire \inst5|inst|state.dw_07~q ;
wire \inst5|inst|Selector3~0_combout ;
wire \inst5|inst|state.dp_00~q ;
wire \inst5|inst|WideOr18~0_combout ;
wire \inst5|inst|WideOr18~1_combout ;
wire \inst5|inst|Selector18~2_combout ;
wire \inst5|inst|s_t~0_combout ;
wire \inst5|inst|count[1]~1_combout ;
wire \inst5|inst|Selector17~0_combout ;
wire \inst5|inst|Selector1~0_combout ;
wire \inst5|inst|Selector1~1_combout ;
wire \inst5|inst|state.dp_07~q ;
wire \inst5|inst1|Selector3~0_combout ;
wire \inst5|inst1|Selector3~1_combout ;
wire \inst5|inst|Selector14~0_combout ;
wire \inst5|inst|state.dw_00_2~q ;
wire \inst5|inst|state.stop_2~q ;
wire \inst5|inst1|Selector3~2_combout ;
wire \inst5|inst1|Selector3~3_combout ;
wire \inst5|inst1|state.idle_2~q ;
wire \inst5|inst1|buisy~0_combout ;
wire \inst5|inst|Selector4~0_combout ;
wire \inst5|inst|state.dw_00~q ;
wire \inst5|inst|Selector5~0_combout ;
wire \inst5|inst|state.dp_02~q ;
wire \inst5|inst|Selector6~0_combout ;
wire \inst5|inst|state.dw_02~q ;
wire \inst5|inst|state.stop_1~q ;
wire \inst5|inst|state.dp_BA_2~feeder_combout ;
wire \inst5|inst|state.dp_BA_2~q ;
wire \inst5|inst1|state~23_combout ;
wire \inst5|inst1|state.stop_1~q ;
wire \inst5|inst1|state.stop_2~q ;
wire \inst5|inst1|Selector0~0_combout ;
wire \inst5|inst1|state.idle~q ;
wire \inst5|inst1|state~22_combout ;
wire \inst5|inst1|state.start~feeder_combout ;
wire \inst5|inst1|state.start~q ;
wire \inst5|inst1|state.start_2~q ;
wire \inst5|inst1|count[2]~0_combout ;
wire \inst5|inst1|Selector12~0_combout ;
wire \inst5|inst1|state~21_combout ;
wire \inst5|inst1|state.ack_1~q ;
wire \inst5|inst1|state.ack_2~q ;
wire \inst5|inst1|state.ack_3~q ;
wire \inst5|inst1|state.ack_fin~feeder_combout ;
wire \inst5|inst1|state.ack_fin~q ;
wire \inst5|inst1|state.error~0_combout ;
wire \inst5|inst1|state.error~q ;
wire \inst5|inst|count[1]~0_combout ;
wire \inst5|inst|state.idle~q ;
wire \inst5|inst1|state.b_write_1~q ;
wire \inst5|inst1|state.b_write_2~feeder_combout ;
wire \inst5|inst1|state.b_write_2~q ;
wire \inst5|inst1|state.b_write_3~feeder_combout ;
wire \inst5|inst1|state.b_write_3~q ;
wire \inst5|inst1|Selector13~0_combout ;
wire \inst5|inst1|Selector1~0_combout ;
wire \inst5|inst1|Selector1~1_combout ;
wire \inst5|inst1|Selector1~2_combout ;
wire \inst5|inst1|state.b_trans~q ;
wire \inst5|inst1|WideOr6~0_combout ;
wire \inst5|inst1|WideOr6~combout ;
wire \inst5|inst1|Selector15~1_combout ;
wire \inst5|inst1|Selector15~0_combout ;
wire \inst5|inst1|Selector15~2_combout ;
wire \inst5|inst|WideOr21~combout ;
wire \inst5|inst1|data[7]~0_combout ;
wire \inst5|inst1|data[7]~1_combout ;
wire \inst5|inst1|data[5]~2_combout ;
wire \inst5|inst1|data[5]~3_combout ;
wire \inst5|inst1|Mux0~2_combout ;
wire \inst5|inst|WideOr19~combout ;
wire \inst5|inst1|Mux0~3_combout ;
wire \inst5|inst|WideOr24~combout ;
wire \inst5|inst|WideOr22~0_combout ;
wire \inst5|inst|WideOr23~combout ;
wire \inst5|inst1|Mux0~0_combout ;
wire \inst5|inst1|Mux0~1_combout ;
wire \inst5|inst1|Mux0~4_combout ;
wire \inst5|inst1|Selector15~3_combout ;
wire \inst|clk_25~0_combout ;
wire \inst|clk_25~feeder_combout ;
wire \inst|clk_25~q ;
wire \inst|clk_25~clkctrl_outclk ;
wire \inst|count_mem[0]~20_combout ;
wire \inst|cuenta_trigger_camara~2_combout ;
wire \Trigger~input_o ;
wire \inst|count_mem[5]~31 ;
wire \inst|count_mem[6]~32_combout ;
wire \inst6|r_Clk_Count[0]~7_combout ;
wire \inst6|Selector14~1_combout ;
wire \inst6|r_SM_Main.s_TX_Start_Bit~q ;
wire \inst6|LessThan1~0_combout ;
wire \inst6|Selector12~0_combout ;
wire \inst6|Selector12~1_combout ;
wire \inst6|Selector11~0_combout ;
wire \inst6|Selector11~1_combout ;
wire \inst6|Selector10~0_combout ;
wire \inst6|Selector10~1_combout ;
wire \inst6|r_SM_Main.s_TX_Stop_Bit~0_combout ;
wire \inst6|Selector15~0_combout ;
wire \inst6|r_SM_Main.s_TX_Data_Bits~q ;
wire \inst6|r_SM_Main.s_TX_Stop_Bit~1_combout ;
wire \inst6|r_SM_Main.s_TX_Stop_Bit~q ;
wire \inst6|r_SM_Main~7_combout ;
wire \inst6|r_SM_Main.s_Cleanup~q ;
wire \inst6|Selector13~0_combout ;
wire \inst6|r_SM_Main.s_Idle~q ;
wire \inst6|r_Clk_Count[6]~11_combout ;
wire \inst6|r_Clk_Count[0]~8 ;
wire \inst6|r_Clk_Count[1]~9_combout ;
wire \inst6|r_Clk_Count[1]~10 ;
wire \inst6|r_Clk_Count[2]~12_combout ;
wire \inst6|r_Clk_Count[2]~13 ;
wire \inst6|r_Clk_Count[3]~14_combout ;
wire \inst6|r_Clk_Count[3]~15 ;
wire \inst6|r_Clk_Count[4]~16_combout ;
wire \inst6|r_Clk_Count[4]~17 ;
wire \inst6|r_Clk_Count[5]~18_combout ;
wire \inst6|r_Clk_Count[5]~19 ;
wire \inst6|r_Clk_Count[6]~20_combout ;
wire \inst6|LessThan1~1_combout ;
wire \inst6|Selector2~0_combout ;
wire \inst6|Selector2~1_combout ;
wire \inst6|r_TX_Done~q ;
wire \inst|Selector11~0_combout ;
wire \inst|state.reset_state~q ;
wire \inst|Selector12~0_combout ;
wire \inst|state.errase~q ;
wire \inst|count_mem[0]~55_combout ;
wire \inst|count_mem[0]~56_combout ;
wire \inst|count_mem[6]~33 ;
wire \inst|count_mem[7]~34_combout ;
wire \inst|count_mem[7]~35 ;
wire \inst|count_mem[8]~36_combout ;
wire \inst|count_mem[8]~37 ;
wire \inst|count_mem[9]~38_combout ;
wire \inst|count_mem[9]~39 ;
wire \inst|count_mem[10]~40_combout ;
wire \inst|count_mem[10]~41 ;
wire \inst|count_mem[11]~42_combout ;
wire \inst|count_mem[11]~43 ;
wire \inst|count_mem[12]~44_combout ;
wire \inst|count_mem[12]~45 ;
wire \inst|count_mem[13]~46_combout ;
wire \inst|count_mem[13]~47 ;
wire \inst|count_mem[14]~48_combout ;
wire \inst|count_mem[14]~49 ;
wire \inst|count_mem[15]~50_combout ;
wire \inst|count_mem[15]~51 ;
wire \inst|count_mem[16]~52_combout ;
wire \inst|count_mem[16]~53 ;
wire \inst|count_mem[17]~57_combout ;
wire \inst|count_mem[17]~58 ;
wire \inst|count_mem[18]~59_combout ;
wire \inst|count_mem[18]~60 ;
wire \inst|count_mem[19]~61_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|Selector13~0_combout ;
wire \inst5|inst|state.done~0_combout ;
wire \inst5|inst|state.done~q ;
wire \inst|Selector13~1_combout ;
wire \inst|state.wait_done~q ;
wire \inst1|clk_int~0_combout ;
wire \inst1|clk_int~feeder_combout ;
wire \inst1|clk_int~q ;
wire \inst1|clk_int~clkctrl_outclk ;
wire \Pix_clk~input_o ;
wire \Frame_valid~input_o ;
wire \Line_valid~input_o ;
wire \inst4|pix_count_int[16]~20_combout ;
wire \inst4|pix_count_int[0]~63_combout ;
wire \inst4|pix_count_int[0]~feeder_combout ;
wire \inst1|process_1~0_combout ;
wire \inst4|pix_count_int[1]~21_combout ;
wire \inst4|pix_count_int[16]~57_combout ;
wire \inst4|pix_count_int[16]~58_combout ;
wire \inst4|pix_count_int[1]~22 ;
wire \inst4|pix_count_int[2]~23_combout ;
wire \inst4|pix_count_int[2]~24 ;
wire \inst4|pix_count_int[3]~25_combout ;
wire \inst4|pix_count_int[3]~26 ;
wire \inst4|pix_count_int[4]~27_combout ;
wire \inst4|pix_count_int[4]~28 ;
wire \inst4|pix_count_int[5]~29_combout ;
wire \inst4|pix_count_int[5]~30 ;
wire \inst4|pix_count_int[6]~31_combout ;
wire \inst4|pix_count_int[6]~32 ;
wire \inst4|pix_count_int[7]~33_combout ;
wire \inst4|pix_count_int[7]~34 ;
wire \inst4|pix_count_int[8]~35_combout ;
wire \inst4|pix_count_int[8]~36 ;
wire \inst4|pix_count_int[9]~37_combout ;
wire \inst4|pix_count_int[9]~38 ;
wire \inst4|pix_count_int[10]~39_combout ;
wire \inst4|pix_count_int[10]~40 ;
wire \inst4|pix_count_int[11]~41_combout ;
wire \inst4|pix_count_int[11]~42 ;
wire \inst4|pix_count_int[12]~43_combout ;
wire \inst4|pix_count_int[12]~44 ;
wire \inst4|pix_count_int[13]~45_combout ;
wire \inst4|pix_count_int[13]~46 ;
wire \inst4|pix_count_int[14]~47_combout ;
wire \inst4|pix_count_int[14]~48 ;
wire \inst4|pix_count_int[15]~49_combout ;
wire \inst4|pix_count_int[15]~50 ;
wire \inst4|pix_count_int[16]~51_combout ;
wire \inst4|pix_count_int[16]~52 ;
wire \inst4|pix_count_int[17]~53_combout ;
wire \inst4|pix_count_int[17]~54 ;
wire \inst4|pix_count_int[18]~55_combout ;
wire \inst4|pix_count_int[18]~56 ;
wire \inst4|pix_count_int[19]~59_combout ;
wire \inst4|pix_count_int[19]~60 ;
wire \inst4|pix_count_int[20]~61_combout ;
wire \inst1|LessThan0~2_combout ;
wire \inst1|LessThan0~0_combout ;
wire \inst1|LessThan0~1_combout ;
wire \inst1|LessThan0~3_combout ;
wire \inst1|LessThan0~4_combout ;
wire \inst1|LessThan0~5_combout ;
wire \inst1|LessThan0~6_combout ;
wire \inst1|state.fin~0_combout ;
wire \inst1|state.fin~q ;
wire \inst|Selector17~0_combout ;
wire \inst|Selector17~1_combout ;
wire \inst|state.escritura~q ;
wire \inst|Selector14~0_combout ;
wire \inst|Selector14~1_combout ;
wire \inst|state.trigger_wait~q ;
wire \inst|Selector15~0_combout ;
wire \inst|state.trigger_interno~feeder_combout ;
wire \inst|state.trigger_interno~q ;
wire \inst|Selector16~0_combout ;
wire \inst|state.trigger_camara~q ;
wire \inst|cuenta_trigger_camara~1_combout ;
wire \inst|cuenta_trigger_camara~0_combout ;
wire \inst|LessThan1~0_combout ;
wire \inst|Selector19~0_combout ;
wire \inst|Selector19~1_combout ;
wire \inst|state.UART_send_start~q ;
wire \inst|count_mem[0]~54_combout ;
wire \inst|count_mem[0]~21 ;
wire \inst|count_mem[1]~22_combout ;
wire \inst|count_mem[1]~23 ;
wire \inst|count_mem[2]~24_combout ;
wire \inst|count_mem[2]~25 ;
wire \inst|count_mem[3]~26_combout ;
wire \inst|count_mem[3]~27 ;
wire \inst|count_mem[4]~28_combout ;
wire \inst|count_mem[4]~29 ;
wire \inst|count_mem[5]~30_combout ;
wire \inst|Equal0~2_combout ;
wire \inst|Equal0~1_combout ;
wire \inst|Equal0~3_combout ;
wire \inst|Equal0~4_combout ;
wire \inst|Equal0~5_combout ;
wire \inst|Equal0~6_combout ;
wire \inst6|Selector0~0_combout ;
wire \inst6|o_TX_Active~q ;
wire \inst|Selector20~0_combout ;
wire \inst|Selector20~1_combout ;
wire \inst|state.UART_mandando~q ;
wire \inst|Selector18~0_combout ;
wire \inst|state.UART_terminado~q ;
wire \inst|WideOr14~combout ;
wire \inst3|SRAM_DQ[15]~16_combout ;
wire \inst3|SRAM_DQ[15]~en_q ;
wire \inst3|SRAM_DQ[14]~17_combout ;
wire \inst3|SRAM_DQ[14]~en_q ;
wire \inst3|SRAM_DQ[13]~18_combout ;
wire \inst3|SRAM_DQ[13]~en_q ;
wire \inst3|SRAM_DQ[12]~19_combout ;
wire \inst3|SRAM_DQ[12]~en_q ;
wire \inst3|SRAM_DQ[11]~20_combout ;
wire \inst3|SRAM_DQ[11]~en_q ;
wire \inst3|SRAM_DQ[10]~21_combout ;
wire \inst3|SRAM_DQ[10]~en_q ;
wire \inst3|SRAM_DQ[9]~22_combout ;
wire \inst3|SRAM_DQ[9]~en_q ;
wire \inst3|SRAM_DQ[8]~23_combout ;
wire \inst3|SRAM_DQ[8]~en_q ;
wire \inst1|pix_previo[16]~feeder_combout ;
wire \inst1|Equal0~10_combout ;
wire \inst1|pix_previo[18]~feeder_combout ;
wire \inst1|Equal0~11_combout ;
wire \inst1|Equal0~12_combout ;
wire \inst1|pix_previo[10]~feeder_combout ;
wire \inst1|Equal0~6_combout ;
wire \inst1|pix_previo[8]~feeder_combout ;
wire \inst1|Equal0~5_combout ;
wire \inst1|pix_previo[12]~feeder_combout ;
wire \inst1|Equal0~7_combout ;
wire \inst1|pix_previo[14]~feeder_combout ;
wire \inst1|Equal0~8_combout ;
wire \inst1|Equal0~9_combout ;
wire \inst1|Equal0~13_combout ;
wire \inst1|pix_previo[20]~1_combout ;
wire \inst1|pix_previo[6]~feeder_combout ;
wire \inst1|Equal0~3_combout ;
wire \inst1|pix_previo[0]~feeder_combout ;
wire \inst1|Equal0~0_combout ;
wire \inst1|pix_previo[2]~feeder_combout ;
wire \inst1|Equal0~1_combout ;
wire \inst1|pix_previo[4]~feeder_combout ;
wire \inst1|Equal0~2_combout ;
wire \inst1|Equal0~4_combout ;
wire \inst1|Selector1~1_combout ;
wire \inst1|Selector1~2_combout ;
wire \inst1|state.idle~0_combout ;
wire \inst1|state.idle~q ;
wire \inst1|Selector1~0_combout ;
wire \inst1|Selector1~3_combout ;
wire \inst1|state.espero_proximo~q ;
wire \inst1|pix_previo[20]~0_combout ;
wire \inst1|state.escritura~q ;
wire \Pix_data[7]~input_o ;
wire \inst4|d_buff[7]~0_combout ;
wire \inst1|data_reg[7]~feeder_combout ;
wire \inst|Selector9~0_combout ;
wire \inst3|SRAM_DQ[7]~reg0feeder_combout ;
wire \inst3|SRAM_DQ[7]~reg0_q ;
wire \inst3|SRAM_DQ[7]~24_combout ;
wire \inst3|SRAM_DQ[7]~en_q ;
wire \Pix_data[6]~input_o ;
wire \inst4|d_buff[6]~feeder_combout ;
wire \inst1|data_reg[6]~feeder_combout ;
wire \inst|Selector10~0_combout ;
wire \inst3|SRAM_DQ[6]~reg0_q ;
wire \inst3|SRAM_DQ[6]~25_combout ;
wire \inst3|SRAM_DQ[6]~en_q ;
wire \Pix_data[5]~input_o ;
wire \inst1|data_reg[5]~feeder_combout ;
wire \inst|Selector41~0_combout ;
wire \inst3|SRAM_DQ[5]~reg0feeder_combout ;
wire \inst3|SRAM_DQ[5]~reg0_q ;
wire \inst3|SRAM_DQ[5]~26_combout ;
wire \inst3|SRAM_DQ[5]~en_q ;
wire \Pix_data[4]~input_o ;
wire \inst1|data_reg[4]~feeder_combout ;
wire \inst|Selector42~0_combout ;
wire \inst3|SRAM_DQ[4]~reg0feeder_combout ;
wire \inst3|SRAM_DQ[4]~reg0_q ;
wire \inst3|SRAM_DQ[4]~27_combout ;
wire \inst3|SRAM_DQ[4]~en_q ;
wire \Pix_data[3]~input_o ;
wire \inst4|d_buff[3]~feeder_combout ;
wire \inst1|data_reg[3]~feeder_combout ;
wire \inst|Selector43~0_combout ;
wire \inst3|SRAM_DQ[3]~reg0feeder_combout ;
wire \inst3|SRAM_DQ[3]~reg0_q ;
wire \inst3|SRAM_DQ[3]~28_combout ;
wire \inst3|SRAM_DQ[3]~en_q ;
wire \Pix_data[2]~input_o ;
wire \inst4|d_buff[2]~feeder_combout ;
wire \inst1|data_reg[2]~feeder_combout ;
wire \inst|Selector44~0_combout ;
wire \inst3|SRAM_DQ[2]~reg0feeder_combout ;
wire \inst3|SRAM_DQ[2]~reg0_q ;
wire \inst3|SRAM_DQ[2]~29_combout ;
wire \inst3|SRAM_DQ[2]~en_q ;
wire \Pix_data[1]~input_o ;
wire \inst4|d_buff[1]~feeder_combout ;
wire \inst1|data_reg[1]~feeder_combout ;
wire \inst|Selector67~0_combout ;
wire \inst3|SRAM_DQ[1]~reg0feeder_combout ;
wire \inst3|SRAM_DQ[1]~reg0_q ;
wire \inst3|SRAM_DQ[1]~30_combout ;
wire \inst3|SRAM_DQ[1]~en_q ;
wire \Pix_data[0]~input_o ;
wire \inst4|d_buff[0]~feeder_combout ;
wire \inst1|data_reg[0]~feeder_combout ;
wire \inst|Selector68~0_combout ;
wire \inst3|SRAM_DQ[0]~reg0feeder_combout ;
wire \inst3|SRAM_DQ[0]~reg0_q ;
wire \inst3|SRAM_DQ[0]~31_combout ;
wire \inst3|SRAM_DQ[0]~en_q ;
wire \inst3|S_ACTION~0_combout ;
wire \inst3|S_ACTION~q ;
wire \inst3|SRAM_UB_N~feeder_combout ;
wire \inst3|SRAM_UB_N~q ;
wire \inst3|SRAM_LB_N~feeder_combout ;
wire \inst3|SRAM_LB_N~q ;
wire \inst|led_errase~0_combout ;
wire \SRAM_DQ[7]~input_o ;
wire \inst3|DATA_OUT[7]~feeder_combout ;
wire \inst3|DATA_OUT[0]~0_combout ;
wire \inst6|Selector14~0_combout ;
wire \SRAM_DQ[6]~input_o ;
wire \inst3|DATA_OUT[6]~feeder_combout ;
wire \SRAM_DQ[5]~input_o ;
wire \inst6|r_TX_Data[5]~feeder_combout ;
wire \SRAM_DQ[4]~input_o ;
wire \inst3|DATA_OUT[4]~feeder_combout ;
wire \inst6|Mux0~0_combout ;
wire \inst6|Mux0~1_combout ;
wire \inst6|Selector1~0_combout ;
wire \SRAM_DQ[2]~input_o ;
wire \inst3|DATA_OUT[2]~feeder_combout ;
wire \inst6|r_TX_Data[2]~feeder_combout ;
wire \SRAM_DQ[3]~input_o ;
wire \inst3|DATA_OUT[3]~feeder_combout ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[0]~input_o ;
wire \inst3|DATA_OUT[0]~feeder_combout ;
wire \inst6|Mux0~2_combout ;
wire \inst6|Mux0~3_combout ;
wire \inst6|Selector1~1_combout ;
wire \inst6|Selector1~2_combout ;
wire \inst6|o_TX_Serial~q ;
wire \SRAM_DQ[15]~input_o ;
wire \inst3|DATA_OUT[15]~feeder_combout ;
wire \SRAM_DQ[14]~input_o ;
wire \inst3|DATA_OUT[14]~feeder_combout ;
wire \SRAM_DQ[13]~input_o ;
wire \inst3|DATA_OUT[13]~feeder_combout ;
wire \SRAM_DQ[12]~input_o ;
wire \inst3|DATA_OUT[12]~feeder_combout ;
wire \SRAM_DQ[11]~input_o ;
wire \inst3|DATA_OUT[11]~feeder_combout ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[8]~input_o ;
wire \inst3|DATA_OUT[8]~feeder_combout ;
wire \inst|WideOr17~0_combout ;
wire \inst|WideOr18~0_combout ;
wire \inst|WideOr19~0_combout ;
wire \inst|WideOr19~combout ;
wire \inst1|add_count[0]~58_combout ;
wire \inst1|add_count[1]~19_combout ;
wire \inst1|add_count[19]~57_combout ;
wire \inst1|add_count[1]~20 ;
wire \inst1|add_count[2]~21_combout ;
wire \inst1|add_count[2]~22 ;
wire \inst1|add_count[3]~23_combout ;
wire \inst1|add_count[3]~24 ;
wire \inst1|add_count[4]~25_combout ;
wire \inst1|add_count[4]~26 ;
wire \inst1|add_count[5]~27_combout ;
wire \inst1|add_count[5]~28 ;
wire \inst1|add_count[6]~29_combout ;
wire \inst1|add_count[6]~30 ;
wire \inst1|add_count[7]~31_combout ;
wire \inst1|add_count[7]~32 ;
wire \inst1|add_count[8]~33_combout ;
wire \inst1|add_count[8]~34 ;
wire \inst1|add_count[9]~35_combout ;
wire \inst1|add_count[9]~36 ;
wire \inst1|add_count[10]~37_combout ;
wire \inst1|add_count[10]~38 ;
wire \inst1|add_count[11]~39_combout ;
wire \inst1|add_count[11]~40 ;
wire \inst1|add_count[12]~41_combout ;
wire \inst1|add_count[12]~42 ;
wire \inst1|add_count[13]~43_combout ;
wire \inst1|add_count[13]~44 ;
wire \inst1|add_count[14]~45_combout ;
wire \inst1|add_count[14]~46 ;
wire \inst1|add_count[15]~47_combout ;
wire \inst1|add_count[15]~48 ;
wire \inst1|add_count[16]~49_combout ;
wire \inst1|add_count[16]~50 ;
wire \inst1|add_count[17]~51_combout ;
wire \inst1|add_count[17]~52 ;
wire \inst1|add_count[18]~53_combout ;
wire \inst1|add_count[18]~54 ;
wire \inst1|add_count[19]~55_combout ;
wire \inst|reset_n~0_combout ;
wire \inst|WideOr16~combout ;
wire \inst|Selector46~0_combout ;
wire \inst|Selector47~0_combout ;
wire \inst|Selector48~0_combout ;
wire \inst|Selector49~0_combout ;
wire \inst|Selector50~0_combout ;
wire \inst|Selector51~0_combout ;
wire \inst|Selector52~0_combout ;
wire \inst|Selector53~0_combout ;
wire \inst|Selector54~0_combout ;
wire \inst|Selector55~0_combout ;
wire \inst|Selector56~0_combout ;
wire \inst|Selector57~0_combout ;
wire \inst|Selector58~0_combout ;
wire \inst|Selector59~0_combout ;
wire \inst|Selector60~0_combout ;
wire \inst|Selector61~0_combout ;
wire \inst|Selector62~0_combout ;
wire \inst|Selector63~0_combout ;
wire \inst|Selector64~0_combout ;
wire \inst|Selector65~0_combout ;
wire [6:0] \inst6|r_Clk_Count ;
wire [19:0] \inst|count_mem ;
wire [7:0] \inst6|r_TX_Data ;
wire [19:0] \inst1|add_count ;
wire [20:0] \inst4|pix_count_int ;
wire [3:0] \inst|estado ;
wire [7:0] \inst4|d_buff ;
wire [4:0] \inst5|inst|cuenta_int_2 ;
wire [15:0] \inst3|DATA_OUT ;
wire [2:0] \inst6|r_Bit_Index ;
wire [19:0] \inst3|SRAM_ADDR ;
wire [3:0] \inst|cuenta_trigger_camara ;
wire [2:0] \inst2|cuenta ;
wire [2:0] \inst5|inst1|count ;
wire [7:0] \inst5|inst1|data ;
wire [1:0] \inst5|inst|count ;
wire [4:0] \inst5|inst|cuenta_int ;
wire [20:0] \inst1|pix_previo ;
wire [7:0] \inst1|data_reg ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \Sca~output (
	.i(\inst5|inst1|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sca~output_o ),
	.obar());
// synopsys translate_off
defparam \Sca~output .bus_hold = "false";
defparam \Sca~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \Sda~output (
	.i(\inst5|inst1|Selector15~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sda~output_o ),
	.obar());
// synopsys translate_off
defparam \Sda~output .bus_hold = "false";
defparam \Sda~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(!\inst3|SRAM_DQ[15]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(!\inst3|SRAM_DQ[14]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(!\inst3|SRAM_DQ[13]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(!\inst3|SRAM_DQ[12]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(!\inst3|SRAM_DQ[11]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(!\inst3|SRAM_DQ[10]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(!\inst3|SRAM_DQ[9]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(!\inst3|SRAM_DQ[8]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(\inst3|SRAM_DQ[7]~reg0_q ),
	.oe(\inst3|SRAM_DQ[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(\inst3|SRAM_DQ[6]~reg0_q ),
	.oe(\inst3|SRAM_DQ[6]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(\inst3|SRAM_DQ[5]~reg0_q ),
	.oe(\inst3|SRAM_DQ[5]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(\inst3|SRAM_DQ[4]~reg0_q ),
	.oe(\inst3|SRAM_DQ[4]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(\inst3|SRAM_DQ[3]~reg0_q ),
	.oe(\inst3|SRAM_DQ[3]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(\inst3|SRAM_DQ[2]~reg0_q ),
	.oe(\inst3|SRAM_DQ[2]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(\inst3|SRAM_DQ[1]~reg0_q ),
	.oe(\inst3|SRAM_DQ[1]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(\inst3|SRAM_DQ[0]~reg0_q ),
	.oe(\inst3|SRAM_DQ[0]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \Clk_camara~output (
	.i(\inst2|clk_int~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Clk_camara~output_o ),
	.obar());
// synopsys translate_off
defparam \Clk_camara~output .bus_hold = "false";
defparam \Clk_camara~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \Reset_camara~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reset_camara~output_o ),
	.obar());
// synopsys translate_off
defparam \Reset_camara~output .bus_hold = "false";
defparam \Reset_camara~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_CE~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_CE~output .bus_hold = "false";
defparam \SRAM_CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE~output (
	.i(\inst3|S_ACTION~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_OE~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_OE~output .bus_hold = "false";
defparam \SRAM_OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE~output (
	.i(!\inst3|S_ACTION~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_WE~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_WE~output .bus_hold = "false";
defparam \SRAM_WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB~output (
	.i(!\inst3|SRAM_UB_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_UB~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_UB~output .bus_hold = "false";
defparam \SRAM_UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB~output (
	.i(!\inst3|SRAM_LB_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_LB~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_LB~output .bus_hold = "false";
defparam \SRAM_LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \led_errase~output (
	.i(\inst|led_errase~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_errase~output_o ),
	.obar());
// synopsys translate_off
defparam \led_errase~output .bus_hold = "false";
defparam \led_errase~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \led_lectura~output (
	.i(\inst|WideOr14~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_lectura~output_o ),
	.obar());
// synopsys translate_off
defparam \led_lectura~output .bus_hold = "false";
defparam \led_lectura~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \trigger_camara~output (
	.i(\inst|state.trigger_camara~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\trigger_camara~output_o ),
	.obar());
// synopsys translate_off
defparam \trigger_camara~output .bus_hold = "false";
defparam \trigger_camara~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \Led_SDA~output (
	.i(\inst5|inst|state.done~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Led_SDA~output_o ),
	.obar());
// synopsys translate_off
defparam \Led_SDA~output .bus_hold = "false";
defparam \Led_SDA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \UART_TX~output (
	.i(\inst6|o_TX_Serial~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_TX~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_TX~output .bus_hold = "false";
defparam \UART_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \data[7]~output (
	.i(\inst4|d_buff [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \data[6]~output (
	.i(\inst4|d_buff [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \data[5]~output (
	.i(\inst4|d_buff [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \data[4]~output (
	.i(\inst4|d_buff [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \data[3]~output (
	.i(\inst4|d_buff [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \data[2]~output (
	.i(\inst4|d_buff [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \data[1]~output (
	.i(\inst4|d_buff [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \data[0]~output (
	.i(\inst4|d_buff [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \Data_sram[15]~output (
	.i(\inst3|DATA_OUT [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[15]~output .bus_hold = "false";
defparam \Data_sram[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \Data_sram[14]~output (
	.i(\inst3|DATA_OUT [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[14]~output .bus_hold = "false";
defparam \Data_sram[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \Data_sram[13]~output (
	.i(\inst3|DATA_OUT [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[13]~output .bus_hold = "false";
defparam \Data_sram[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \Data_sram[12]~output (
	.i(\inst3|DATA_OUT [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[12]~output .bus_hold = "false";
defparam \Data_sram[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \Data_sram[11]~output (
	.i(\inst3|DATA_OUT [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[11]~output .bus_hold = "false";
defparam \Data_sram[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Data_sram[10]~output (
	.i(\inst3|DATA_OUT [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[10]~output .bus_hold = "false";
defparam \Data_sram[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \Data_sram[9]~output (
	.i(\inst3|DATA_OUT [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[9]~output .bus_hold = "false";
defparam \Data_sram[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \Data_sram[8]~output (
	.i(\inst3|DATA_OUT [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[8]~output .bus_hold = "false";
defparam \Data_sram[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \Data_sram[7]~output (
	.i(\inst3|DATA_OUT [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[7]~output .bus_hold = "false";
defparam \Data_sram[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Data_sram[6]~output (
	.i(\inst3|DATA_OUT [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[6]~output .bus_hold = "false";
defparam \Data_sram[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \Data_sram[5]~output (
	.i(\inst3|DATA_OUT [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[5]~output .bus_hold = "false";
defparam \Data_sram[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \Data_sram[4]~output (
	.i(\inst3|DATA_OUT [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[4]~output .bus_hold = "false";
defparam \Data_sram[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \Data_sram[3]~output (
	.i(\inst3|DATA_OUT [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[3]~output .bus_hold = "false";
defparam \Data_sram[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \Data_sram[2]~output (
	.i(\inst3|DATA_OUT [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[2]~output .bus_hold = "false";
defparam \Data_sram[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \Data_sram[1]~output (
	.i(\inst3|DATA_OUT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[1]~output .bus_hold = "false";
defparam \Data_sram[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Data_sram[0]~output (
	.i(\inst3|DATA_OUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[0]~output .bus_hold = "false";
defparam \Data_sram[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \led_estado[3]~output (
	.i(\inst|estado [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_estado[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_estado[3]~output .bus_hold = "false";
defparam \led_estado[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \led_estado[2]~output (
	.i(\inst|WideOr17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_estado[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_estado[2]~output .bus_hold = "false";
defparam \led_estado[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \led_estado[1]~output (
	.i(\inst|WideOr18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_estado[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_estado[1]~output .bus_hold = "false";
defparam \led_estado[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \led_estado[0]~output (
	.i(!\inst|WideOr19~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_estado[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_estado[0]~output .bus_hold = "false";
defparam \led_estado[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_add[19]~output (
	.i(\inst3|SRAM_ADDR [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[19]~output .bus_hold = "false";
defparam \SRAM_add[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_add[18]~output (
	.i(\inst3|SRAM_ADDR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[18]~output .bus_hold = "false";
defparam \SRAM_add[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_add[17]~output (
	.i(\inst3|SRAM_ADDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[17]~output .bus_hold = "false";
defparam \SRAM_add[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_add[16]~output (
	.i(\inst3|SRAM_ADDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[16]~output .bus_hold = "false";
defparam \SRAM_add[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_add[15]~output (
	.i(\inst3|SRAM_ADDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[15]~output .bus_hold = "false";
defparam \SRAM_add[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_add[14]~output (
	.i(\inst3|SRAM_ADDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[14]~output .bus_hold = "false";
defparam \SRAM_add[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_add[13]~output (
	.i(\inst3|SRAM_ADDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[13]~output .bus_hold = "false";
defparam \SRAM_add[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_add[12]~output (
	.i(\inst3|SRAM_ADDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[12]~output .bus_hold = "false";
defparam \SRAM_add[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_add[11]~output (
	.i(\inst3|SRAM_ADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[11]~output .bus_hold = "false";
defparam \SRAM_add[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_add[10]~output (
	.i(\inst3|SRAM_ADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[10]~output .bus_hold = "false";
defparam \SRAM_add[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_add[9]~output (
	.i(\inst3|SRAM_ADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[9]~output .bus_hold = "false";
defparam \SRAM_add[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_add[8]~output (
	.i(\inst3|SRAM_ADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[8]~output .bus_hold = "false";
defparam \SRAM_add[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_add[7]~output (
	.i(\inst3|SRAM_ADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[7]~output .bus_hold = "false";
defparam \SRAM_add[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_add[6]~output (
	.i(\inst3|SRAM_ADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[6]~output .bus_hold = "false";
defparam \SRAM_add[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_add[5]~output (
	.i(\inst3|SRAM_ADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[5]~output .bus_hold = "false";
defparam \SRAM_add[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_add[4]~output (
	.i(\inst3|SRAM_ADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[4]~output .bus_hold = "false";
defparam \SRAM_add[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_add[3]~output (
	.i(\inst3|SRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[3]~output .bus_hold = "false";
defparam \SRAM_add[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_add[2]~output (
	.i(\inst3|SRAM_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[2]~output .bus_hold = "false";
defparam \SRAM_add[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_add[1]~output (
	.i(\inst3|SRAM_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[1]~output .bus_hold = "false";
defparam \SRAM_add[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_add[0]~output (
	.i(\inst3|SRAM_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[0]~output .bus_hold = "false";
defparam \SRAM_add[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk_50~input (
	.i(Clk_50),
	.ibar(gnd),
	.o(\Clk_50~input_o ));
// synopsys translate_off
defparam \Clk_50~input .bus_hold = "false";
defparam \Clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk_50~inputclkctrl .clock_type = "global clock";
defparam \Clk_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N18
cycloneive_lcell_comb \inst2|cuenta[0]~2 (
// Equation(s):
// \inst2|cuenta[0]~2_combout  = !\inst2|cuenta [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|cuenta [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|cuenta[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|cuenta[0]~2 .lut_mask = 16'h0F0F;
defparam \inst2|cuenta[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N19
dffeas \inst2|cuenta[0] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst2|cuenta[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|cuenta [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|cuenta[0] .is_wysiwyg = "true";
defparam \inst2|cuenta[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N8
cycloneive_lcell_comb \inst2|cuenta~0 (
// Equation(s):
// \inst2|cuenta~0_combout  = (\inst2|cuenta [2] & ((!\inst2|cuenta [0]))) # (!\inst2|cuenta [2] & (\inst2|cuenta [1] & \inst2|cuenta [0]))

	.dataa(gnd),
	.datab(\inst2|cuenta [1]),
	.datac(\inst2|cuenta [2]),
	.datad(\inst2|cuenta [0]),
	.cin(gnd),
	.combout(\inst2|cuenta~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|cuenta~0 .lut_mask = 16'h0CF0;
defparam \inst2|cuenta~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N9
dffeas \inst2|cuenta[2] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst2|cuenta~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|cuenta [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|cuenta[2] .is_wysiwyg = "true";
defparam \inst2|cuenta[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N2
cycloneive_lcell_comb \inst2|cuenta~1 (
// Equation(s):
// \inst2|cuenta~1_combout  = (\inst2|cuenta [1] & ((!\inst2|cuenta [0]))) # (!\inst2|cuenta [1] & (!\inst2|cuenta [2] & \inst2|cuenta [0]))

	.dataa(gnd),
	.datab(\inst2|cuenta [2]),
	.datac(\inst2|cuenta [1]),
	.datad(\inst2|cuenta [0]),
	.cin(gnd),
	.combout(\inst2|cuenta~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|cuenta~1 .lut_mask = 16'h03F0;
defparam \inst2|cuenta~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N3
dffeas \inst2|cuenta[1] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst2|cuenta~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|cuenta [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|cuenta[1] .is_wysiwyg = "true";
defparam \inst2|cuenta[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N20
cycloneive_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (!\inst2|cuenta [1] & (\inst2|cuenta [2] & \inst2|cuenta [0]))

	.dataa(gnd),
	.datab(\inst2|cuenta [1]),
	.datac(\inst2|cuenta [2]),
	.datad(\inst2|cuenta [0]),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'h3000;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N21
dffeas \inst2|enable (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst2|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|enable .is_wysiwyg = "true";
defparam \inst2|enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N0
cycloneive_lcell_comb \inst2|clk_int~0 (
// Equation(s):
// \inst2|clk_int~0_combout  = \inst2|clk_int~q  $ (\inst2|enable~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|clk_int~q ),
	.datad(\inst2|enable~q ),
	.cin(gnd),
	.combout(\inst2|clk_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|clk_int~0 .lut_mask = 16'h0FF0;
defparam \inst2|clk_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N12
cycloneive_lcell_comb \inst2|clk_int~feeder (
// Equation(s):
// \inst2|clk_int~feeder_combout  = \inst2|clk_int~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|clk_int~0_combout ),
	.cin(gnd),
	.combout(\inst2|clk_int~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|clk_int~feeder .lut_mask = 16'hFF00;
defparam \inst2|clk_int~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N13
dffeas \inst2|clk_int (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst2|clk_int~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_int .is_wysiwyg = "true";
defparam \inst2|clk_int .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \inst2|clk_int~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|clk_int~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|clk_int~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|clk_int~clkctrl .clock_type = "global clock";
defparam \inst2|clk_int~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X55_Y72_N9
dffeas \inst5|inst|cuenta_int[4] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int[4] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N30
cycloneive_lcell_comb \inst5|inst|cuenta_int_2[0]~2 (
// Equation(s):
// \inst5|inst|cuenta_int_2[0]~2_combout  = !\inst5|inst|cuenta_int_2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|inst|cuenta_int_2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int_2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2[0]~2 .lut_mask = 16'h0F0F;
defparam \inst5|inst|cuenta_int_2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N31
dffeas \inst5|inst|cuenta_int_2[0] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|cuenta_int_2[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2[0] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N0
cycloneive_lcell_comb \inst5|inst|Add0~0 (
// Equation(s):
// \inst5|inst|Add0~0_combout  = \inst5|inst|cuenta_int_2 [0] $ (VCC)
// \inst5|inst|Add0~1  = CARRY(\inst5|inst|cuenta_int_2 [0])

	.dataa(\inst5|inst|cuenta_int_2 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|inst|Add0~0_combout ),
	.cout(\inst5|inst|Add0~1 ));
// synopsys translate_off
defparam \inst5|inst|Add0~0 .lut_mask = 16'h55AA;
defparam \inst5|inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N2
cycloneive_lcell_comb \inst5|inst|Add0~2 (
// Equation(s):
// \inst5|inst|Add0~2_combout  = (\inst5|inst|cuenta_int [1] & (!\inst5|inst|Add0~1 )) # (!\inst5|inst|cuenta_int [1] & ((\inst5|inst|Add0~1 ) # (GND)))
// \inst5|inst|Add0~3  = CARRY((!\inst5|inst|Add0~1 ) # (!\inst5|inst|cuenta_int [1]))

	.dataa(\inst5|inst|cuenta_int [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|inst|Add0~1 ),
	.combout(\inst5|inst|Add0~2_combout ),
	.cout(\inst5|inst|Add0~3 ));
// synopsys translate_off
defparam \inst5|inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst5|inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N10
cycloneive_lcell_comb \inst5|inst|Equal0~0 (
// Equation(s):
// \inst5|inst|Equal0~0_combout  = (!\inst5|inst|Add0~0_combout  & (\inst5|inst|Add0~2_combout  & (\inst5|inst|Add0~4_combout  & \inst5|inst|Add0~6_combout )))

	.dataa(\inst5|inst|Add0~0_combout ),
	.datab(\inst5|inst|Add0~2_combout ),
	.datac(\inst5|inst|Add0~4_combout ),
	.datad(\inst5|inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Equal0~0 .lut_mask = 16'h4000;
defparam \inst5|inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N12
cycloneive_lcell_comb \inst5|inst|cuenta_int~3 (
// Equation(s):
// \inst5|inst|cuenta_int~3_combout  = (\inst5|inst|Add0~2_combout  & ((\inst5|inst|Add0~8_combout ) # (!\inst5|inst|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\inst5|inst|Add0~2_combout ),
	.datac(\inst5|inst|Add0~8_combout ),
	.datad(\inst5|inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int~3 .lut_mask = 16'hC0CC;
defparam \inst5|inst|cuenta_int~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N13
dffeas \inst5|inst|cuenta_int[1] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|cuenta_int~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int[1] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N4
cycloneive_lcell_comb \inst5|inst|Add0~4 (
// Equation(s):
// \inst5|inst|Add0~4_combout  = (\inst5|inst|cuenta_int [2] & (\inst5|inst|Add0~3  $ (GND))) # (!\inst5|inst|cuenta_int [2] & (!\inst5|inst|Add0~3  & VCC))
// \inst5|inst|Add0~5  = CARRY((\inst5|inst|cuenta_int [2] & !\inst5|inst|Add0~3 ))

	.dataa(\inst5|inst|cuenta_int [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|inst|Add0~3 ),
	.combout(\inst5|inst|Add0~4_combout ),
	.cout(\inst5|inst|Add0~5 ));
// synopsys translate_off
defparam \inst5|inst|Add0~4 .lut_mask = 16'hA50A;
defparam \inst5|inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N28
cycloneive_lcell_comb \inst5|inst|cuenta_int~1 (
// Equation(s):
// \inst5|inst|cuenta_int~1_combout  = (\inst5|inst|Add0~0_combout ) # (!\inst5|inst|Add0~2_combout )

	.dataa(gnd),
	.datab(\inst5|inst|Add0~0_combout ),
	.datac(gnd),
	.datad(\inst5|inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int~1 .lut_mask = 16'hCCFF;
defparam \inst5|inst|cuenta_int~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N26
cycloneive_lcell_comb \inst5|inst|cuenta_int~2 (
// Equation(s):
// \inst5|inst|cuenta_int~2_combout  = (\inst5|inst|Add0~4_combout  & (((\inst5|inst|Add0~8_combout ) # (\inst5|inst|cuenta_int~1_combout )) # (!\inst5|inst|Add0~6_combout )))

	.dataa(\inst5|inst|Add0~6_combout ),
	.datab(\inst5|inst|Add0~4_combout ),
	.datac(\inst5|inst|Add0~8_combout ),
	.datad(\inst5|inst|cuenta_int~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int~2 .lut_mask = 16'hCCC4;
defparam \inst5|inst|cuenta_int~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N27
dffeas \inst5|inst|cuenta_int[2] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|cuenta_int~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int[2] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N6
cycloneive_lcell_comb \inst5|inst|Add0~6 (
// Equation(s):
// \inst5|inst|Add0~6_combout  = (\inst5|inst|cuenta_int [3] & (!\inst5|inst|Add0~5 )) # (!\inst5|inst|cuenta_int [3] & ((\inst5|inst|Add0~5 ) # (GND)))
// \inst5|inst|Add0~7  = CARRY((!\inst5|inst|Add0~5 ) # (!\inst5|inst|cuenta_int [3]))

	.dataa(gnd),
	.datab(\inst5|inst|cuenta_int [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|inst|Add0~5 ),
	.combout(\inst5|inst|Add0~6_combout ),
	.cout(\inst5|inst|Add0~7 ));
// synopsys translate_off
defparam \inst5|inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst5|inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N14
cycloneive_lcell_comb \inst5|inst|cuenta_int~0 (
// Equation(s):
// \inst5|inst|cuenta_int~0_combout  = (\inst5|inst|Add0~6_combout  & ((\inst5|inst|Add0~8_combout ) # (!\inst5|inst|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\inst5|inst|Add0~6_combout ),
	.datac(\inst5|inst|Add0~8_combout ),
	.datad(\inst5|inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int~0 .lut_mask = 16'hC0CC;
defparam \inst5|inst|cuenta_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N15
dffeas \inst5|inst|cuenta_int[3] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|cuenta_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int[3] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N8
cycloneive_lcell_comb \inst5|inst|Add0~8 (
// Equation(s):
// \inst5|inst|Add0~8_combout  = \inst5|inst|Add0~7  $ (!\inst5|inst|cuenta_int [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst|cuenta_int [4]),
	.cin(\inst5|inst|Add0~7 ),
	.combout(\inst5|inst|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Add0~8 .lut_mask = 16'hF00F;
defparam \inst5|inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N24
cycloneive_lcell_comb \inst5|inst|clk_int~0 (
// Equation(s):
// \inst5|inst|clk_int~0_combout  = \inst5|inst|clk_int~q  $ (((!\inst5|inst|Add0~8_combout  & \inst5|inst|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\inst5|inst|Add0~8_combout ),
	.datac(\inst5|inst|clk_int~q ),
	.datad(\inst5|inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|clk_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|clk_int~0 .lut_mask = 16'hC3F0;
defparam \inst5|inst|clk_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N22
cycloneive_lcell_comb \inst5|inst|clk_int~feeder (
// Equation(s):
// \inst5|inst|clk_int~feeder_combout  = \inst5|inst|clk_int~0_combout 

	.dataa(\inst5|inst|clk_int~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst|clk_int~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|clk_int~feeder .lut_mask = 16'hAAAA;
defparam \inst5|inst|clk_int~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N23
dffeas \inst5|inst|clk_int (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|clk_int~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|clk_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|clk_int .is_wysiwyg = "true";
defparam \inst5|inst|clk_int .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \inst5|inst|clk_int~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst5|inst|clk_int~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|inst|clk_int~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|inst|clk_int~clkctrl .clock_type = "global clock";
defparam \inst5|inst|clk_int~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N20
cycloneive_lcell_comb \inst5|inst|Add1~3 (
// Equation(s):
// \inst5|inst|Add1~3_combout  = \inst5|inst|cuenta_int_2 [1] $ (\inst5|inst|cuenta_int_2 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|inst|cuenta_int_2 [1]),
	.datad(\inst5|inst|cuenta_int_2 [0]),
	.cin(gnd),
	.combout(\inst5|inst|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Add1~3 .lut_mask = 16'h0FF0;
defparam \inst5|inst|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N21
dffeas \inst5|inst|cuenta_int_2[1] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|Add1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2[1] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N2
cycloneive_lcell_comb \inst5|inst|Add1~2 (
// Equation(s):
// \inst5|inst|Add1~2_combout  = \inst5|inst|cuenta_int_2 [2] $ (((\inst5|inst|cuenta_int_2 [1] & \inst5|inst|cuenta_int_2 [0])))

	.dataa(\inst5|inst|cuenta_int_2 [2]),
	.datab(\inst5|inst|cuenta_int_2 [1]),
	.datac(gnd),
	.datad(\inst5|inst|cuenta_int_2 [0]),
	.cin(gnd),
	.combout(\inst5|inst|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Add1~2 .lut_mask = 16'h66AA;
defparam \inst5|inst|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N4
cycloneive_lcell_comb \inst5|inst|Add1~1 (
// Equation(s):
// \inst5|inst|Add1~1_combout  = \inst5|inst|cuenta_int_2 [3] $ (((\inst5|inst|cuenta_int_2 [2] & (\inst5|inst|cuenta_int_2 [1] & \inst5|inst|cuenta_int_2 [0]))))

	.dataa(\inst5|inst|cuenta_int_2 [2]),
	.datab(\inst5|inst|cuenta_int_2 [1]),
	.datac(\inst5|inst|cuenta_int_2 [3]),
	.datad(\inst5|inst|cuenta_int_2 [0]),
	.cin(gnd),
	.combout(\inst5|inst|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Add1~1 .lut_mask = 16'h78F0;
defparam \inst5|inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N5
dffeas \inst5|inst|cuenta_int_2[3] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2[3] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N18
cycloneive_lcell_comb \inst5|inst|Add1~0 (
// Equation(s):
// \inst5|inst|Add1~0_combout  = (\inst5|inst|cuenta_int_2 [2] & (\inst5|inst|cuenta_int_2 [1] & (\inst5|inst|cuenta_int_2 [3] & \inst5|inst|cuenta_int_2 [0])))

	.dataa(\inst5|inst|cuenta_int_2 [2]),
	.datab(\inst5|inst|cuenta_int_2 [1]),
	.datac(\inst5|inst|cuenta_int_2 [3]),
	.datad(\inst5|inst|cuenta_int_2 [0]),
	.cin(gnd),
	.combout(\inst5|inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Add1~0 .lut_mask = 16'h8000;
defparam \inst5|inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N12
cycloneive_lcell_comb \inst5|inst|cuenta_int_2~1 (
// Equation(s):
// \inst5|inst|cuenta_int_2~1_combout  = (\inst5|inst|Add1~2_combout  & ((\inst5|inst|cuenta_int_2 [4] $ (!\inst5|inst|Add1~0_combout )) # (!\inst5|inst|Equal1~0_combout )))

	.dataa(\inst5|inst|cuenta_int_2 [4]),
	.datab(\inst5|inst|Add1~2_combout ),
	.datac(\inst5|inst|Equal1~0_combout ),
	.datad(\inst5|inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2~1 .lut_mask = 16'h8C4C;
defparam \inst5|inst|cuenta_int_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N13
dffeas \inst5|inst|cuenta_int_2[2] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|cuenta_int_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2[2] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N8
cycloneive_lcell_comb \inst5|inst|Equal1~0 (
// Equation(s):
// \inst5|inst|Equal1~0_combout  = (!\inst5|inst|cuenta_int_2 [2] & (\inst5|inst|cuenta_int_2 [1] & (!\inst5|inst|cuenta_int_2 [3] & \inst5|inst|cuenta_int_2 [0])))

	.dataa(\inst5|inst|cuenta_int_2 [2]),
	.datab(\inst5|inst|cuenta_int_2 [1]),
	.datac(\inst5|inst|cuenta_int_2 [3]),
	.datad(\inst5|inst|cuenta_int_2 [0]),
	.cin(gnd),
	.combout(\inst5|inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Equal1~0 .lut_mask = 16'h0400;
defparam \inst5|inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N10
cycloneive_lcell_comb \inst5|inst|cuenta_int_2~0 (
// Equation(s):
// \inst5|inst|cuenta_int_2~0_combout  = (!\inst5|inst|Equal1~0_combout  & (\inst5|inst|cuenta_int_2 [4] $ (\inst5|inst|Add1~0_combout )))

	.dataa(gnd),
	.datab(\inst5|inst|Equal1~0_combout ),
	.datac(\inst5|inst|cuenta_int_2 [4]),
	.datad(\inst5|inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2~0 .lut_mask = 16'h0330;
defparam \inst5|inst|cuenta_int_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N11
dffeas \inst5|inst|cuenta_int_2[4] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|cuenta_int_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2[4] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N24
cycloneive_lcell_comb \inst5|inst|clk_int_2~0 (
// Equation(s):
// \inst5|inst|clk_int_2~0_combout  = \inst5|inst|clk_int_2~q  $ (((\inst5|inst|Equal1~0_combout  & (\inst5|inst|cuenta_int_2 [4] $ (\inst5|inst|Add1~0_combout )))))

	.dataa(\inst5|inst|cuenta_int_2 [4]),
	.datab(\inst5|inst|Equal1~0_combout ),
	.datac(\inst5|inst|clk_int_2~q ),
	.datad(\inst5|inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|clk_int_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|clk_int_2~0 .lut_mask = 16'hB478;
defparam \inst5|inst|clk_int_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N22
cycloneive_lcell_comb \inst5|inst|clk_int_2~feeder (
// Equation(s):
// \inst5|inst|clk_int_2~feeder_combout  = \inst5|inst|clk_int_2~0_combout 

	.dataa(\inst5|inst|clk_int_2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst|clk_int_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|clk_int_2~feeder .lut_mask = 16'hAAAA;
defparam \inst5|inst|clk_int_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N23
dffeas \inst5|inst|clk_int_2 (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|clk_int_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|clk_int_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|clk_int_2 .is_wysiwyg = "true";
defparam \inst5|inst|clk_int_2 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \inst5|inst|clk_int_2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst5|inst|clk_int_2~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|inst|clk_int_2~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|inst|clk_int_2~clkctrl .clock_type = "global clock";
defparam \inst5|inst|clk_int_2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \Start~input (
	.i(Start),
	.ibar(gnd),
	.o(\Start~input_o ));
// synopsys translate_off
defparam \Start~input .bus_hold = "false";
defparam \Start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N22
cycloneive_lcell_comb \inst5|inst|state.idle~0 (
// Equation(s):
// \inst5|inst|state.idle~0_combout  = (\inst5|inst|state.idle~q ) # (!\Start~input_o )

	.dataa(gnd),
	.datab(\Start~input_o ),
	.datac(\inst5|inst|state.idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst|state.idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|state.idle~0 .lut_mask = 16'hF3F3;
defparam \inst5|inst|state.idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \Sda~input (
	.i(Sda),
	.ibar(gnd),
	.o(\Sda~input_o ));
// synopsys translate_off
defparam \Sda~input .bus_hold = "false";
defparam \Sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N4
cycloneive_lcell_comb \inst5|inst1|Selector14~0 (
// Equation(s):
// \inst5|inst1|Selector14~0_combout  = (!\inst5|inst1|count [0]) # (!\inst5|inst1|state.b_write_3~q )

	.dataa(\inst5|inst1|state.b_write_3~q ),
	.datab(gnd),
	.datac(\inst5|inst1|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector14~0 .lut_mask = 16'h5F5F;
defparam \inst5|inst1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N4
cycloneive_lcell_comb \inst5|inst|Selector0~0 (
// Equation(s):
// \inst5|inst|Selector0~0_combout  = (\inst5|inst|state.idle~q  & (((\inst5|inst|state.dp_BA~q  & !\inst5|inst1|buisy~0_combout )))) # (!\inst5|inst|state.idle~q  & (((\inst5|inst|state.dp_BA~q  & !\inst5|inst1|buisy~0_combout )) # (!\Start~input_o )))

	.dataa(\inst5|inst|state.idle~q ),
	.datab(\Start~input_o ),
	.datac(\inst5|inst|state.dp_BA~q ),
	.datad(\inst5|inst1|buisy~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector0~0 .lut_mask = 16'h11F1;
defparam \inst5|inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y3_N5
dffeas \inst5|inst|state.dp_BA (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_BA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_BA .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_BA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N20
cycloneive_lcell_comb \inst5|inst|Selector9~0 (
// Equation(s):
// \inst5|inst|Selector9~0_combout  = (\inst5|inst1|buisy~0_combout  & ((\inst5|inst|state.dp_BA_2~q ) # ((\inst5|inst|Selector1~0_combout  & \inst5|inst|state.dp_1E~q )))) # (!\inst5|inst1|buisy~0_combout  & (\inst5|inst|Selector1~0_combout  & 
// (\inst5|inst|state.dp_1E~q )))

	.dataa(\inst5|inst1|buisy~0_combout ),
	.datab(\inst5|inst|Selector1~0_combout ),
	.datac(\inst5|inst|state.dp_1E~q ),
	.datad(\inst5|inst|state.dp_BA_2~q ),
	.cin(gnd),
	.combout(\inst5|inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector9~0 .lut_mask = 16'hEAC0;
defparam \inst5|inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N21
dffeas \inst5|inst|state.dp_1E (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_1E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_1E .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_1E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N6
cycloneive_lcell_comb \inst5|inst|Selector10~0 (
// Equation(s):
// \inst5|inst|Selector10~0_combout  = (\inst5|inst1|buisy~0_combout  & (\inst5|inst|state.dp_1E~q  & ((!\inst5|inst|Selector1~0_combout )))) # (!\inst5|inst1|buisy~0_combout  & ((\inst5|inst|state.dw_1E~q ) # ((\inst5|inst|state.dp_1E~q  & 
// !\inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst1|buisy~0_combout ),
	.datab(\inst5|inst|state.dp_1E~q ),
	.datac(\inst5|inst|state.dw_1E~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector10~0 .lut_mask = 16'h50DC;
defparam \inst5|inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N7
dffeas \inst5|inst|state.dw_1E (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dw_1E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dw_1E .is_wysiwyg = "true";
defparam \inst5|inst|state.dw_1E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N30
cycloneive_lcell_comb \inst5|inst|Selector11~0 (
// Equation(s):
// \inst5|inst|Selector11~0_combout  = (\inst5|inst1|buisy~0_combout  & ((\inst5|inst|state.dw_1E~q ) # ((\inst5|inst|Selector1~0_combout  & \inst5|inst|state.dp_81~q )))) # (!\inst5|inst1|buisy~0_combout  & (\inst5|inst|Selector1~0_combout  & 
// (\inst5|inst|state.dp_81~q )))

	.dataa(\inst5|inst1|buisy~0_combout ),
	.datab(\inst5|inst|Selector1~0_combout ),
	.datac(\inst5|inst|state.dp_81~q ),
	.datad(\inst5|inst|state.dw_1E~q ),
	.cin(gnd),
	.combout(\inst5|inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector11~0 .lut_mask = 16'hEAC0;
defparam \inst5|inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N31
dffeas \inst5|inst|state.dp_81 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_81~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_81 .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N16
cycloneive_lcell_comb \inst5|inst|Selector12~0 (
// Equation(s):
// \inst5|inst|Selector12~0_combout  = (\inst5|inst1|buisy~0_combout  & (\inst5|inst|state.dp_81~q  & ((!\inst5|inst|Selector1~0_combout )))) # (!\inst5|inst1|buisy~0_combout  & ((\inst5|inst|state.dw_81~q ) # ((\inst5|inst|state.dp_81~q  & 
// !\inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst1|buisy~0_combout ),
	.datab(\inst5|inst|state.dp_81~q ),
	.datac(\inst5|inst|state.dw_81~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector12~0 .lut_mask = 16'h50DC;
defparam \inst5|inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N17
dffeas \inst5|inst|state.dw_81 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dw_81~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dw_81 .is_wysiwyg = "true";
defparam \inst5|inst|state.dw_81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N24
cycloneive_lcell_comb \inst5|inst|Selector13~0 (
// Equation(s):
// \inst5|inst|Selector13~0_combout  = (\inst5|inst1|buisy~0_combout  & ((\inst5|inst|state.dw_81~q ) # ((\inst5|inst|state.dp_00_2~q  & \inst5|inst|Selector1~0_combout )))) # (!\inst5|inst1|buisy~0_combout  & (((\inst5|inst|state.dp_00_2~q  & 
// \inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst1|buisy~0_combout ),
	.datab(\inst5|inst|state.dw_81~q ),
	.datac(\inst5|inst|state.dp_00_2~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector13~0 .lut_mask = 16'hF888;
defparam \inst5|inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N25
dffeas \inst5|inst|state.dp_00_2 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_00_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_00_2 .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_00_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N20
cycloneive_lcell_comb \inst5|inst|Selector2~0 (
// Equation(s):
// \inst5|inst|Selector2~0_combout  = (\inst5|inst|Selector1~0_combout  & (!\inst5|inst1|buisy~0_combout  & (\inst5|inst|state.dw_07~q ))) # (!\inst5|inst|Selector1~0_combout  & ((\inst5|inst|state.dp_07~q ) # ((!\inst5|inst1|buisy~0_combout  & 
// \inst5|inst|state.dw_07~q ))))

	.dataa(\inst5|inst|Selector1~0_combout ),
	.datab(\inst5|inst1|buisy~0_combout ),
	.datac(\inst5|inst|state.dw_07~q ),
	.datad(\inst5|inst|state.dp_07~q ),
	.cin(gnd),
	.combout(\inst5|inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector2~0 .lut_mask = 16'h7530;
defparam \inst5|inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y3_N21
dffeas \inst5|inst|state.dw_07 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dw_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dw_07 .is_wysiwyg = "true";
defparam \inst5|inst|state.dw_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N0
cycloneive_lcell_comb \inst5|inst|Selector3~0 (
// Equation(s):
// \inst5|inst|Selector3~0_combout  = (\inst5|inst|state.dw_07~q  & ((\inst5|inst1|buisy~0_combout ) # ((\inst5|inst|Selector1~0_combout  & \inst5|inst|state.dp_00~q )))) # (!\inst5|inst|state.dw_07~q  & (\inst5|inst|Selector1~0_combout  & 
// (\inst5|inst|state.dp_00~q )))

	.dataa(\inst5|inst|state.dw_07~q ),
	.datab(\inst5|inst|Selector1~0_combout ),
	.datac(\inst5|inst|state.dp_00~q ),
	.datad(\inst5|inst1|buisy~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector3~0 .lut_mask = 16'hEAC0;
defparam \inst5|inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N1
dffeas \inst5|inst|state.dp_00 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_00 .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N20
cycloneive_lcell_comb \inst5|inst|WideOr18~0 (
// Equation(s):
// \inst5|inst|WideOr18~0_combout  = (!\inst5|inst|state.dp_1E~q  & (!\inst5|inst|state.dp_07~q  & (!\inst5|inst|state.dp_00~q  & !\inst5|inst|state.dp_02~q )))

	.dataa(\inst5|inst|state.dp_1E~q ),
	.datab(\inst5|inst|state.dp_07~q ),
	.datac(\inst5|inst|state.dp_00~q ),
	.datad(\inst5|inst|state.dp_02~q ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr18~0 .lut_mask = 16'h0001;
defparam \inst5|inst|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N8
cycloneive_lcell_comb \inst5|inst|WideOr18~1 (
// Equation(s):
// \inst5|inst|WideOr18~1_combout  = (!\inst5|inst|state.dp_81~q  & (!\inst5|inst|state.dp_00_2~q  & \inst5|inst|WideOr18~0_combout ))

	.dataa(\inst5|inst|state.dp_81~q ),
	.datab(\inst5|inst|state.dp_00_2~q ),
	.datac(gnd),
	.datad(\inst5|inst|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr18~1 .lut_mask = 16'h1100;
defparam \inst5|inst|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N18
cycloneive_lcell_comb \inst5|inst|Selector18~2 (
// Equation(s):
// \inst5|inst|Selector18~2_combout  = (\inst5|inst|state.dp_BA_2~q ) # ((\inst5|inst|state.dp_BA~q ) # ((\inst5|inst|WideOr18~1_combout ) # (!\inst5|inst|count [0])))

	.dataa(\inst5|inst|state.dp_BA_2~q ),
	.datab(\inst5|inst|state.dp_BA~q ),
	.datac(\inst5|inst|count [0]),
	.datad(\inst5|inst|WideOr18~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector18~2 .lut_mask = 16'hFFEF;
defparam \inst5|inst|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N0
cycloneive_lcell_comb \inst5|inst|s_t~0 (
// Equation(s):
// \inst5|inst|s_t~0_combout  = (!\inst5|inst|state.dp_BA_2~q  & !\inst5|inst|state.dp_BA~q )

	.dataa(gnd),
	.datab(\inst5|inst|state.dp_BA_2~q ),
	.datac(\inst5|inst|state.dp_BA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst|s_t~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|s_t~0 .lut_mask = 16'h0303;
defparam \inst5|inst|s_t~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N24
cycloneive_lcell_comb \inst5|inst|count[1]~1 (
// Equation(s):
// \inst5|inst|count[1]~1_combout  = (!\inst5|inst|count[1]~0_combout  & ((\inst5|inst|s_t~0_combout  & (!\inst5|inst|WideOr18~1_combout )) # (!\inst5|inst|s_t~0_combout  & ((\inst5|inst1|buisy~0_combout )))))

	.dataa(\inst5|inst|s_t~0_combout ),
	.datab(\inst5|inst|count[1]~0_combout ),
	.datac(\inst5|inst|WideOr18~1_combout ),
	.datad(\inst5|inst1|buisy~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|count[1]~1 .lut_mask = 16'h1302;
defparam \inst5|inst|count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y3_N19
dffeas \inst5|inst|count[0] (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|count[0] .is_wysiwyg = "true";
defparam \inst5|inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N4
cycloneive_lcell_comb \inst5|inst|Selector17~0 (
// Equation(s):
// \inst5|inst|Selector17~0_combout  = ((\inst5|inst|WideOr18~1_combout ) # (\inst5|inst|count [0] $ (!\inst5|inst|count [1]))) # (!\inst5|inst|s_t~0_combout )

	.dataa(\inst5|inst|s_t~0_combout ),
	.datab(\inst5|inst|count [0]),
	.datac(\inst5|inst|count [1]),
	.datad(\inst5|inst|WideOr18~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector17~0 .lut_mask = 16'hFFD7;
defparam \inst5|inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y3_N5
dffeas \inst5|inst|count[1] (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|count[1] .is_wysiwyg = "true";
defparam \inst5|inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N26
cycloneive_lcell_comb \inst5|inst|Selector1~0 (
// Equation(s):
// \inst5|inst|Selector1~0_combout  = (\inst5|inst|count [0]) # (\inst5|inst|count [1])

	.dataa(\inst5|inst|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst|count [1]),
	.cin(gnd),
	.combout(\inst5|inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector1~0 .lut_mask = 16'hFFAA;
defparam \inst5|inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N6
cycloneive_lcell_comb \inst5|inst|Selector1~1 (
// Equation(s):
// \inst5|inst|Selector1~1_combout  = (\inst5|inst|Selector1~0_combout  & ((\inst5|inst|state.dp_07~q ) # ((\inst5|inst|state.dp_BA~q  & \inst5|inst1|buisy~0_combout )))) # (!\inst5|inst|Selector1~0_combout  & (\inst5|inst|state.dp_BA~q  & 
// ((\inst5|inst1|buisy~0_combout ))))

	.dataa(\inst5|inst|Selector1~0_combout ),
	.datab(\inst5|inst|state.dp_BA~q ),
	.datac(\inst5|inst|state.dp_07~q ),
	.datad(\inst5|inst1|buisy~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector1~1 .lut_mask = 16'hECA0;
defparam \inst5|inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y3_N7
dffeas \inst5|inst|state.dp_07 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_07 .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N18
cycloneive_lcell_comb \inst5|inst1|Selector3~0 (
// Equation(s):
// \inst5|inst1|Selector3~0_combout  = (!\inst5|inst|state.dp_81~q  & (!\inst5|inst|state.dp_00_2~q  & (!\inst5|inst|state.dp_02~q  & !\inst5|inst|state.dp_1E~q )))

	.dataa(\inst5|inst|state.dp_81~q ),
	.datab(\inst5|inst|state.dp_00_2~q ),
	.datac(\inst5|inst|state.dp_02~q ),
	.datad(\inst5|inst|state.dp_1E~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector3~0 .lut_mask = 16'h0001;
defparam \inst5|inst1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N22
cycloneive_lcell_comb \inst5|inst1|Selector3~1 (
// Equation(s):
// \inst5|inst1|Selector3~1_combout  = (!\inst5|inst|state.dp_07~q  & (!\inst5|inst|state.dp_00~q  & (\inst5|inst1|state.idle_2~q  & \inst5|inst1|Selector3~0_combout )))

	.dataa(\inst5|inst|state.dp_07~q ),
	.datab(\inst5|inst|state.dp_00~q ),
	.datac(\inst5|inst1|state.idle_2~q ),
	.datad(\inst5|inst1|Selector3~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector3~1 .lut_mask = 16'h1000;
defparam \inst5|inst1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N30
cycloneive_lcell_comb \inst5|inst|Selector14~0 (
// Equation(s):
// \inst5|inst|Selector14~0_combout  = (\inst5|inst|Selector1~0_combout  & (!\inst5|inst1|buisy~0_combout  & (\inst5|inst|state.dw_00_2~q ))) # (!\inst5|inst|Selector1~0_combout  & ((\inst5|inst|state.dp_00_2~q ) # ((!\inst5|inst1|buisy~0_combout  & 
// \inst5|inst|state.dw_00_2~q ))))

	.dataa(\inst5|inst|Selector1~0_combout ),
	.datab(\inst5|inst1|buisy~0_combout ),
	.datac(\inst5|inst|state.dw_00_2~q ),
	.datad(\inst5|inst|state.dp_00_2~q ),
	.cin(gnd),
	.combout(\inst5|inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector14~0 .lut_mask = 16'h7530;
defparam \inst5|inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y3_N31
dffeas \inst5|inst|state.dw_00_2 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dw_00_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dw_00_2 .is_wysiwyg = "true";
defparam \inst5|inst|state.dw_00_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y3_N9
dffeas \inst5|inst|state.stop_2 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst|state.dw_00_2~q ),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst1|buisy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.stop_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.stop_2 .is_wysiwyg = "true";
defparam \inst5|inst|state.stop_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N24
cycloneive_lcell_comb \inst5|inst1|Selector3~2 (
// Equation(s):
// \inst5|inst1|Selector3~2_combout  = (!\inst5|inst|state.stop_1~q  & !\inst5|inst|state.stop_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|inst|state.stop_1~q ),
	.datad(\inst5|inst|state.stop_2~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector3~2 .lut_mask = 16'h000F;
defparam \inst5|inst1|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N26
cycloneive_lcell_comb \inst5|inst1|Selector3~3 (
// Equation(s):
// \inst5|inst1|Selector3~3_combout  = (\inst5|inst1|state.ack_fin~q  & (((\inst5|inst1|Selector3~1_combout  & \inst5|inst1|Selector3~2_combout )) # (!\Sda~input_o ))) # (!\inst5|inst1|state.ack_fin~q  & (((\inst5|inst1|Selector3~1_combout  & 
// \inst5|inst1|Selector3~2_combout ))))

	.dataa(\inst5|inst1|state.ack_fin~q ),
	.datab(\Sda~input_o ),
	.datac(\inst5|inst1|Selector3~1_combout ),
	.datad(\inst5|inst1|Selector3~2_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector3~3 .lut_mask = 16'hF222;
defparam \inst5|inst1|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y3_N27
dffeas \inst5|inst1|state.idle_2 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.idle_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.idle_2 .is_wysiwyg = "true";
defparam \inst5|inst1|state.idle_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N0
cycloneive_lcell_comb \inst5|inst1|buisy~0 (
// Equation(s):
// \inst5|inst1|buisy~0_combout  = (\inst5|inst1|state.idle_2~q ) # (!\inst5|inst1|state.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|inst1|state.idle_2~q ),
	.datad(\inst5|inst1|state.idle~q ),
	.cin(gnd),
	.combout(\inst5|inst1|buisy~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|buisy~0 .lut_mask = 16'hF0FF;
defparam \inst5|inst1|buisy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N2
cycloneive_lcell_comb \inst5|inst|Selector4~0 (
// Equation(s):
// \inst5|inst|Selector4~0_combout  = (\inst5|inst1|buisy~0_combout  & (\inst5|inst|state.dp_00~q  & ((!\inst5|inst|Selector1~0_combout )))) # (!\inst5|inst1|buisy~0_combout  & ((\inst5|inst|state.dw_00~q ) # ((\inst5|inst|state.dp_00~q  & 
// !\inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst1|buisy~0_combout ),
	.datab(\inst5|inst|state.dp_00~q ),
	.datac(\inst5|inst|state.dw_00~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector4~0 .lut_mask = 16'h50DC;
defparam \inst5|inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N3
dffeas \inst5|inst|state.dw_00 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dw_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dw_00 .is_wysiwyg = "true";
defparam \inst5|inst|state.dw_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N22
cycloneive_lcell_comb \inst5|inst|Selector5~0 (
// Equation(s):
// \inst5|inst|Selector5~0_combout  = (\inst5|inst1|buisy~0_combout  & ((\inst5|inst|state.dw_00~q ) # ((\inst5|inst|state.dp_02~q  & \inst5|inst|Selector1~0_combout )))) # (!\inst5|inst1|buisy~0_combout  & (((\inst5|inst|state.dp_02~q  & 
// \inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst1|buisy~0_combout ),
	.datab(\inst5|inst|state.dw_00~q ),
	.datac(\inst5|inst|state.dp_02~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector5~0 .lut_mask = 16'hF888;
defparam \inst5|inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N23
dffeas \inst5|inst|state.dp_02 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_02~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_02 .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_02 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N12
cycloneive_lcell_comb \inst5|inst|Selector6~0 (
// Equation(s):
// \inst5|inst|Selector6~0_combout  = (\inst5|inst|state.dp_02~q  & (((\inst5|inst|state.dw_02~q  & !\inst5|inst1|buisy~0_combout )) # (!\inst5|inst|Selector1~0_combout ))) # (!\inst5|inst|state.dp_02~q  & (((\inst5|inst|state.dw_02~q  & 
// !\inst5|inst1|buisy~0_combout ))))

	.dataa(\inst5|inst|state.dp_02~q ),
	.datab(\inst5|inst|Selector1~0_combout ),
	.datac(\inst5|inst|state.dw_02~q ),
	.datad(\inst5|inst1|buisy~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector6~0 .lut_mask = 16'h22F2;
defparam \inst5|inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N13
dffeas \inst5|inst|state.dw_02 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dw_02~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dw_02 .is_wysiwyg = "true";
defparam \inst5|inst|state.dw_02 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y3_N27
dffeas \inst5|inst|state.stop_1 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst|state.dw_02~q ),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst1|buisy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.stop_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.stop_1 .is_wysiwyg = "true";
defparam \inst5|inst|state.stop_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N14
cycloneive_lcell_comb \inst5|inst|state.dp_BA_2~feeder (
// Equation(s):
// \inst5|inst|state.dp_BA_2~feeder_combout  = \inst5|inst|state.stop_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|inst|state.stop_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst|state.dp_BA_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|state.dp_BA_2~feeder .lut_mask = 16'hF0F0;
defparam \inst5|inst|state.dp_BA_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y3_N15
dffeas \inst5|inst|state.dp_BA_2 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|state.dp_BA_2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|buisy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_BA_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_BA_2 .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_BA_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N30
cycloneive_lcell_comb \inst5|inst1|state~23 (
// Equation(s):
// \inst5|inst1|state~23_combout  = (\inst5|inst1|Selector3~1_combout  & ((\inst5|inst|state.stop_2~q ) # (\inst5|inst|state.stop_1~q )))

	.dataa(\inst5|inst1|Selector3~1_combout ),
	.datab(\inst5|inst|state.stop_2~q ),
	.datac(\inst5|inst|state.stop_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst1|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state~23 .lut_mask = 16'hA8A8;
defparam \inst5|inst1|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y3_N31
dffeas \inst5|inst1|state.stop_1 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|state~23_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.stop_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.stop_1 .is_wysiwyg = "true";
defparam \inst5|inst1|state.stop_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y3_N9
dffeas \inst5|inst1|state.stop_2 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|state.stop_1~q ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.stop_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.stop_2 .is_wysiwyg = "true";
defparam \inst5|inst1|state.stop_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N16
cycloneive_lcell_comb \inst5|inst1|Selector0~0 (
// Equation(s):
// \inst5|inst1|Selector0~0_combout  = (!\inst5|inst1|state.stop_2~q  & ((\inst5|inst1|state.idle~q ) # ((\inst5|inst|state.dp_BA_2~q ) # (\inst5|inst|state.dp_BA~q ))))

	.dataa(\inst5|inst1|state.idle~q ),
	.datab(\inst5|inst|state.dp_BA_2~q ),
	.datac(\inst5|inst1|state.stop_2~q ),
	.datad(\inst5|inst|state.dp_BA~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector0~0 .lut_mask = 16'h0F0E;
defparam \inst5|inst1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y3_N3
dffeas \inst5|inst1|state.idle (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|Selector0~0_combout ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.idle .is_wysiwyg = "true";
defparam \inst5|inst1|state.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N8
cycloneive_lcell_comb \inst5|inst1|state~22 (
// Equation(s):
// \inst5|inst1|state~22_combout  = (!\inst5|inst1|state.idle~q  & ((\inst5|inst|state.dp_BA_2~q ) # (\inst5|inst|state.dp_BA~q )))

	.dataa(\inst5|inst1|state.idle~q ),
	.datab(\inst5|inst|state.dp_BA_2~q ),
	.datac(gnd),
	.datad(\inst5|inst|state.dp_BA~q ),
	.cin(gnd),
	.combout(\inst5|inst1|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state~22 .lut_mask = 16'h5544;
defparam \inst5|inst1|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N28
cycloneive_lcell_comb \inst5|inst1|state.start~feeder (
// Equation(s):
// \inst5|inst1|state.start~feeder_combout  = \inst5|inst1|state~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|inst1|state~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst1|state.start~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state.start~feeder .lut_mask = 16'hF0F0;
defparam \inst5|inst1|state.start~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y3_N29
dffeas \inst5|inst1|state.start (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|state.start~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.start .is_wysiwyg = "true";
defparam \inst5|inst1|state.start .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y3_N11
dffeas \inst5|inst1|state.start_2 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|state.start~q ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.start_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.start_2 .is_wysiwyg = "true";
defparam \inst5|inst1|state.start_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N12
cycloneive_lcell_comb \inst5|inst1|count[2]~0 (
// Equation(s):
// \inst5|inst1|count[2]~0_combout  = (\inst5|inst|state.idle~q  & ((\inst5|inst1|state.b_write_3~q ) # (\inst5|inst1|state.start_2~q )))

	.dataa(\inst5|inst|state.idle~q ),
	.datab(gnd),
	.datac(\inst5|inst1|state.b_write_3~q ),
	.datad(\inst5|inst1|state.start_2~q ),
	.cin(gnd),
	.combout(\inst5|inst1|count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|count[2]~0 .lut_mask = 16'hAAA0;
defparam \inst5|inst1|count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y3_N5
dffeas \inst5|inst1|count[0] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|count[0] .is_wysiwyg = "true";
defparam \inst5|inst1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N8
cycloneive_lcell_comb \inst5|inst1|Selector12~0 (
// Equation(s):
// \inst5|inst1|Selector12~0_combout  = (\inst5|inst1|count [2] $ (((!\inst5|inst1|count [1] & !\inst5|inst1|count [0])))) # (!\inst5|inst1|state.b_write_3~q )

	.dataa(\inst5|inst1|count [1]),
	.datab(\inst5|inst1|count [0]),
	.datac(\inst5|inst1|count [2]),
	.datad(\inst5|inst1|state.b_write_3~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector12~0 .lut_mask = 16'hE1FF;
defparam \inst5|inst1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y3_N9
dffeas \inst5|inst1|count[2] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|count[2] .is_wysiwyg = "true";
defparam \inst5|inst1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N14
cycloneive_lcell_comb \inst5|inst1|state~21 (
// Equation(s):
// \inst5|inst1|state~21_combout  = (\inst5|inst1|state.b_write_3~q  & (!\inst5|inst1|count [0] & (!\inst5|inst1|count [1] & !\inst5|inst1|count [2])))

	.dataa(\inst5|inst1|state.b_write_3~q ),
	.datab(\inst5|inst1|count [0]),
	.datac(\inst5|inst1|count [1]),
	.datad(\inst5|inst1|count [2]),
	.cin(gnd),
	.combout(\inst5|inst1|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state~21 .lut_mask = 16'h0002;
defparam \inst5|inst1|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y3_N15
dffeas \inst5|inst1|state.ack_1 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|state~21_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.ack_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.ack_1 .is_wysiwyg = "true";
defparam \inst5|inst1|state.ack_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y3_N3
dffeas \inst5|inst1|state.ack_2 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|state.ack_1~q ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.ack_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.ack_2 .is_wysiwyg = "true";
defparam \inst5|inst1|state.ack_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y3_N1
dffeas \inst5|inst1|state.ack_3 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|state.ack_2~q ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.ack_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.ack_3 .is_wysiwyg = "true";
defparam \inst5|inst1|state.ack_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N6
cycloneive_lcell_comb \inst5|inst1|state.ack_fin~feeder (
// Equation(s):
// \inst5|inst1|state.ack_fin~feeder_combout  = \inst5|inst1|state.ack_3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst1|state.ack_3~q ),
	.cin(gnd),
	.combout(\inst5|inst1|state.ack_fin~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state.ack_fin~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|state.ack_fin~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y3_N7
dffeas \inst5|inst1|state.ack_fin (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|state.ack_fin~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.ack_fin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.ack_fin .is_wysiwyg = "true";
defparam \inst5|inst1|state.ack_fin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N10
cycloneive_lcell_comb \inst5|inst1|state.error~0 (
// Equation(s):
// \inst5|inst1|state.error~0_combout  = (\inst5|inst1|state.error~q ) # ((\Sda~input_o  & \inst5|inst1|state.ack_fin~q ))

	.dataa(gnd),
	.datab(\Sda~input_o ),
	.datac(\inst5|inst1|state.error~q ),
	.datad(\inst5|inst1|state.ack_fin~q ),
	.cin(gnd),
	.combout(\inst5|inst1|state.error~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state.error~0 .lut_mask = 16'hFCF0;
defparam \inst5|inst1|state.error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y3_N11
dffeas \inst5|inst1|state.error (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|state.error~0_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.error .is_wysiwyg = "true";
defparam \inst5|inst1|state.error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N14
cycloneive_lcell_comb \inst5|inst|count[1]~0 (
// Equation(s):
// \inst5|inst|count[1]~0_combout  = (\inst5|inst1|state.error~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\inst5|inst1|state.error~q ),
	.cin(gnd),
	.combout(\inst5|inst|count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|count[1]~0 .lut_mask = 16'hFF0F;
defparam \inst5|inst|count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y3_N3
dffeas \inst5|inst|state.idle (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst|state.idle~0_combout ),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.idle .is_wysiwyg = "true";
defparam \inst5|inst|state.idle .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y3_N19
dffeas \inst5|inst1|state.b_write_1 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|state.b_trans~q ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.b_write_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.b_write_1 .is_wysiwyg = "true";
defparam \inst5|inst1|state.b_write_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N24
cycloneive_lcell_comb \inst5|inst1|state.b_write_2~feeder (
// Equation(s):
// \inst5|inst1|state.b_write_2~feeder_combout  = \inst5|inst1|state.b_write_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst1|state.b_write_1~q ),
	.cin(gnd),
	.combout(\inst5|inst1|state.b_write_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state.b_write_2~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|state.b_write_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y3_N25
dffeas \inst5|inst1|state.b_write_2 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|state.b_write_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.b_write_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.b_write_2 .is_wysiwyg = "true";
defparam \inst5|inst1|state.b_write_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N30
cycloneive_lcell_comb \inst5|inst1|state.b_write_3~feeder (
// Equation(s):
// \inst5|inst1|state.b_write_3~feeder_combout  = \inst5|inst1|state.b_write_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst1|state.b_write_2~q ),
	.cin(gnd),
	.combout(\inst5|inst1|state.b_write_3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state.b_write_3~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|state.b_write_3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y3_N31
dffeas \inst5|inst1|state.b_write_3 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|state.b_write_3~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.b_write_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.b_write_3 .is_wysiwyg = "true";
defparam \inst5|inst1|state.b_write_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N22
cycloneive_lcell_comb \inst5|inst1|Selector13~0 (
// Equation(s):
// \inst5|inst1|Selector13~0_combout  = (\inst5|inst1|count [0] $ (!\inst5|inst1|count [1])) # (!\inst5|inst1|state.b_write_3~q )

	.dataa(\inst5|inst1|state.b_write_3~q ),
	.datab(\inst5|inst1|count [0]),
	.datac(\inst5|inst1|count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector13~0 .lut_mask = 16'hD7D7;
defparam \inst5|inst1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y3_N23
dffeas \inst5|inst1|count[1] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|count[1] .is_wysiwyg = "true";
defparam \inst5|inst1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N20
cycloneive_lcell_comb \inst5|inst1|Selector1~0 (
// Equation(s):
// \inst5|inst1|Selector1~0_combout  = (\inst5|inst1|state.b_write_3~q  & ((\inst5|inst1|count [1]) # ((\inst5|inst1|count [0]) # (\inst5|inst1|count [2]))))

	.dataa(\inst5|inst1|count [1]),
	.datab(\inst5|inst1|count [0]),
	.datac(\inst5|inst1|count [2]),
	.datad(\inst5|inst1|state.b_write_3~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector1~0 .lut_mask = 16'hFE00;
defparam \inst5|inst1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N12
cycloneive_lcell_comb \inst5|inst1|Selector1~1 (
// Equation(s):
// \inst5|inst1|Selector1~1_combout  = (\inst5|inst1|state.idle_2~q  & ((\inst5|inst|state.dp_81~q ) # ((\inst5|inst|state.dp_00_2~q ) # (!\inst5|inst|WideOr18~0_combout ))))

	.dataa(\inst5|inst|state.dp_81~q ),
	.datab(\inst5|inst|state.dp_00_2~q ),
	.datac(\inst5|inst1|state.idle_2~q ),
	.datad(\inst5|inst|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector1~1 .lut_mask = 16'hE0F0;
defparam \inst5|inst1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N26
cycloneive_lcell_comb \inst5|inst1|Selector1~2 (
// Equation(s):
// \inst5|inst1|Selector1~2_combout  = (\inst5|inst1|Selector1~0_combout ) # ((\inst5|inst1|Selector1~1_combout ) # (\inst5|inst1|state.start_2~q ))

	.dataa(gnd),
	.datab(\inst5|inst1|Selector1~0_combout ),
	.datac(\inst5|inst1|Selector1~1_combout ),
	.datad(\inst5|inst1|state.start_2~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector1~2 .lut_mask = 16'hFFFC;
defparam \inst5|inst1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y3_N27
dffeas \inst5|inst1|state.b_trans (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.b_trans~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.b_trans .is_wysiwyg = "true";
defparam \inst5|inst1|state.b_trans .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N10
cycloneive_lcell_comb \inst5|inst1|WideOr6~0 (
// Equation(s):
// \inst5|inst1|WideOr6~0_combout  = (\inst5|inst1|state.b_trans~q ) # ((\inst5|inst1|state.ack_1~q ) # ((\inst5|inst1|state.start_2~q ) # (\inst5|inst1|state.b_write_3~q )))

	.dataa(\inst5|inst1|state.b_trans~q ),
	.datab(\inst5|inst1|state.ack_1~q ),
	.datac(\inst5|inst1|state.start_2~q ),
	.datad(\inst5|inst1|state.b_write_3~q ),
	.cin(gnd),
	.combout(\inst5|inst1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|WideOr6~0 .lut_mask = 16'hFFFE;
defparam \inst5|inst1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N12
cycloneive_lcell_comb \inst5|inst1|WideOr6 (
// Equation(s):
// \inst5|inst1|WideOr6~combout  = (!\inst5|inst1|WideOr6~0_combout  & !\inst5|inst1|state.stop_1~q )

	.dataa(\inst5|inst1|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\inst5|inst1|state.stop_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst1|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|WideOr6 .lut_mask = 16'h0505;
defparam \inst5|inst1|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N0
cycloneive_lcell_comb \inst5|inst1|Selector15~1 (
// Equation(s):
// \inst5|inst1|Selector15~1_combout  = (\inst5|inst1|state.error~q ) # ((\inst5|inst1|state.ack_3~q ) # (\inst5|inst1|state.ack_fin~q ))

	.dataa(\inst5|inst1|state.error~q ),
	.datab(gnd),
	.datac(\inst5|inst1|state.ack_3~q ),
	.datad(\inst5|inst1|state.ack_fin~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector15~1 .lut_mask = 16'hFFFA;
defparam \inst5|inst1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N2
cycloneive_lcell_comb \inst5|inst1|Selector15~0 (
// Equation(s):
// \inst5|inst1|Selector15~0_combout  = (\inst5|inst1|state.idle_2~q ) # ((\inst5|inst1|state.ack_1~q ) # ((\inst5|inst1|state.ack_2~q ) # (!\inst5|inst1|state.idle~q )))

	.dataa(\inst5|inst1|state.idle_2~q ),
	.datab(\inst5|inst1|state.ack_1~q ),
	.datac(\inst5|inst1|state.ack_2~q ),
	.datad(\inst5|inst1|state.idle~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector15~0 .lut_mask = 16'hFEFF;
defparam \inst5|inst1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N18
cycloneive_lcell_comb \inst5|inst1|Selector15~2 (
// Equation(s):
// \inst5|inst1|Selector15~2_combout  = (\inst5|inst1|state.b_trans~q ) # ((\inst5|inst1|state.b_write_2~q ) # ((\inst5|inst1|state.b_write_1~q ) # (\inst5|inst1|state.b_write_3~q )))

	.dataa(\inst5|inst1|state.b_trans~q ),
	.datab(\inst5|inst1|state.b_write_2~q ),
	.datac(\inst5|inst1|state.b_write_1~q ),
	.datad(\inst5|inst1|state.b_write_3~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector15~2 .lut_mask = 16'hFFFE;
defparam \inst5|inst1|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N10
cycloneive_lcell_comb \inst5|inst|WideOr21 (
// Equation(s):
// \inst5|inst|WideOr21~combout  = (\inst5|inst|state.dw_1E~q ) # ((\inst5|inst|state.dp_BA_2~q ) # ((\inst5|inst|state.dp_1E~q ) # (\inst5|inst|state.dp_BA~q )))

	.dataa(\inst5|inst|state.dw_1E~q ),
	.datab(\inst5|inst|state.dp_BA_2~q ),
	.datac(\inst5|inst|state.dp_1E~q ),
	.datad(\inst5|inst|state.dp_BA~q ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr21~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr21 .lut_mask = 16'hFFFE;
defparam \inst5|inst|WideOr21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N28
cycloneive_lcell_comb \inst5|inst1|data[7]~0 (
// Equation(s):
// \inst5|inst1|data[7]~0_combout  = (!\inst5|inst1|state.idle_2~q  & ((\inst5|inst1|state.idle~q ) # ((!\inst5|inst|state.dp_BA_2~q  & !\inst5|inst|state.dp_BA~q ))))

	.dataa(\inst5|inst|state.dp_BA_2~q ),
	.datab(\inst5|inst1|state.idle~q ),
	.datac(\inst5|inst|state.dp_BA~q ),
	.datad(\inst5|inst1|state.idle_2~q ),
	.cin(gnd),
	.combout(\inst5|inst1|data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|data[7]~0 .lut_mask = 16'h00CD;
defparam \inst5|inst1|data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N6
cycloneive_lcell_comb \inst5|inst1|data[7]~1 (
// Equation(s):
// \inst5|inst1|data[7]~1_combout  = (\inst5|inst|state.idle~q  & (!\inst5|inst1|Selector3~1_combout  & !\inst5|inst1|data[7]~0_combout ))

	.dataa(\inst5|inst|state.idle~q ),
	.datab(gnd),
	.datac(\inst5|inst1|Selector3~1_combout ),
	.datad(\inst5|inst1|data[7]~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|data[7]~1 .lut_mask = 16'h000A;
defparam \inst5|inst1|data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N11
dffeas \inst5|inst1|data[3] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|WideOr21~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|data[3] .is_wysiwyg = "true";
defparam \inst5|inst1|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N2
cycloneive_lcell_comb \inst5|inst1|data[5]~2 (
// Equation(s):
// \inst5|inst1|data[5]~2_combout  = (\inst5|inst|state.idle~q  & ((\inst5|inst1|state.idle~q  & ((\inst5|inst1|Selector1~1_combout ))) # (!\inst5|inst1|state.idle~q  & (!\inst5|inst|s_t~0_combout ))))

	.dataa(\inst5|inst|s_t~0_combout ),
	.datab(\inst5|inst|state.idle~q ),
	.datac(\inst5|inst1|state.idle~q ),
	.datad(\inst5|inst1|Selector1~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|data[5]~2 .lut_mask = 16'hC404;
defparam \inst5|inst1|data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y3_N16
cycloneive_lcell_comb \inst5|inst1|data[5]~3 (
// Equation(s):
// \inst5|inst1|data[5]~3_combout  = (\inst5|inst1|data[5]~2_combout  & (((!\inst5|inst1|state.idle~q )) # (!\inst5|inst|s_t~0_combout ))) # (!\inst5|inst1|data[5]~2_combout  & (((\inst5|inst1|data [5]))))

	.dataa(\inst5|inst1|data[5]~2_combout ),
	.datab(\inst5|inst|s_t~0_combout ),
	.datac(\inst5|inst1|data [5]),
	.datad(\inst5|inst1|state.idle~q ),
	.cin(gnd),
	.combout(\inst5|inst1|data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|data[5]~3 .lut_mask = 16'h72FA;
defparam \inst5|inst1|data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y3_N17
dffeas \inst5|inst1|data[5] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|data[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|data[5] .is_wysiwyg = "true";
defparam \inst5|inst1|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N10
cycloneive_lcell_comb \inst5|inst1|Mux0~2 (
// Equation(s):
// \inst5|inst1|Mux0~2_combout  = (!\inst5|inst1|count [1] & ((\inst5|inst1|count [0] & ((\inst5|inst1|data [5]))) # (!\inst5|inst1|count [0] & (\inst5|inst1|data [3]))))

	.dataa(\inst5|inst1|data [3]),
	.datab(\inst5|inst1|data [5]),
	.datac(\inst5|inst1|count [0]),
	.datad(\inst5|inst1|count [1]),
	.cin(gnd),
	.combout(\inst5|inst1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Mux0~2 .lut_mask = 16'h00CA;
defparam \inst5|inst1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N28
cycloneive_lcell_comb \inst5|inst|WideOr19 (
// Equation(s):
// \inst5|inst|WideOr19~combout  = (\inst5|inst|state.dp_BA~q ) # ((\inst5|inst|state.dp_BA_2~q ) # ((\inst5|inst|state.dp_81~q ) # (\inst5|inst|state.dw_81~q )))

	.dataa(\inst5|inst|state.dp_BA~q ),
	.datab(\inst5|inst|state.dp_BA_2~q ),
	.datac(\inst5|inst|state.dp_81~q ),
	.datad(\inst5|inst|state.dw_81~q ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr19~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr19 .lut_mask = 16'hFFFE;
defparam \inst5|inst|WideOr19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N29
dffeas \inst5|inst1|data[7] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|WideOr19~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|data[7] .is_wysiwyg = "true";
defparam \inst5|inst1|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N2
cycloneive_lcell_comb \inst5|inst1|Mux0~3 (
// Equation(s):
// \inst5|inst1|Mux0~3_combout  = (\inst5|inst1|data [7] & (\inst5|inst1|count [0] & \inst5|inst1|count [1]))

	.dataa(\inst5|inst1|data [7]),
	.datab(\inst5|inst1|count [0]),
	.datac(gnd),
	.datad(\inst5|inst1|count [1]),
	.cin(gnd),
	.combout(\inst5|inst1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Mux0~3 .lut_mask = 16'h8800;
defparam \inst5|inst1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N4
cycloneive_lcell_comb \inst5|inst|WideOr24 (
// Equation(s):
// \inst5|inst|WideOr24~combout  = (\inst5|inst|state.dw_07~q ) # ((\inst5|inst|state.dp_07~q ) # ((\inst5|inst|state.dp_81~q ) # (\inst5|inst|state.dw_81~q )))

	.dataa(\inst5|inst|state.dw_07~q ),
	.datab(\inst5|inst|state.dp_07~q ),
	.datac(\inst5|inst|state.dp_81~q ),
	.datad(\inst5|inst|state.dw_81~q ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr24 .lut_mask = 16'hFFFE;
defparam \inst5|inst|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N5
dffeas \inst5|inst1|data[0] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|WideOr24~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|data[0] .is_wysiwyg = "true";
defparam \inst5|inst1|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N26
cycloneive_lcell_comb \inst5|inst|WideOr22~0 (
// Equation(s):
// \inst5|inst|WideOr22~0_combout  = (\inst5|inst|state.dw_1E~q ) # ((\inst5|inst|state.dp_1E~q ) # ((\inst5|inst|state.dw_07~q ) # (\inst5|inst|state.dp_07~q )))

	.dataa(\inst5|inst|state.dw_1E~q ),
	.datab(\inst5|inst|state.dp_1E~q ),
	.datac(\inst5|inst|state.dw_07~q ),
	.datad(\inst5|inst|state.dp_07~q ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr22~0 .lut_mask = 16'hFFFE;
defparam \inst5|inst|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N14
cycloneive_lcell_comb \inst5|inst|WideOr23 (
// Equation(s):
// \inst5|inst|WideOr23~combout  = (\inst5|inst|state.dw_02~q ) # (((\inst5|inst|state.dp_02~q ) # (\inst5|inst|WideOr22~0_combout )) # (!\inst5|inst|s_t~0_combout ))

	.dataa(\inst5|inst|state.dw_02~q ),
	.datab(\inst5|inst|s_t~0_combout ),
	.datac(\inst5|inst|state.dp_02~q ),
	.datad(\inst5|inst|WideOr22~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr23 .lut_mask = 16'hFFFB;
defparam \inst5|inst|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N15
dffeas \inst5|inst1|data[1] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|WideOr23~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|data[1] .is_wysiwyg = "true";
defparam \inst5|inst1|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y3_N28
cycloneive_lcell_comb \inst5|inst1|Mux0~0 (
// Equation(s):
// \inst5|inst1|Mux0~0_combout  = (\inst5|inst1|count [1] & (((\inst5|inst1|count [0])))) # (!\inst5|inst1|count [1] & ((\inst5|inst1|count [0] & ((\inst5|inst1|data [1]))) # (!\inst5|inst1|count [0] & (\inst5|inst1|data [0]))))

	.dataa(\inst5|inst1|count [1]),
	.datab(\inst5|inst1|data [0]),
	.datac(\inst5|inst1|count [0]),
	.datad(\inst5|inst1|data [1]),
	.cin(gnd),
	.combout(\inst5|inst1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Mux0~0 .lut_mask = 16'hF4A4;
defparam \inst5|inst1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y3_N9
dffeas \inst5|inst1|data[2] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst|WideOr22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst1|data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|data[2] .is_wysiwyg = "true";
defparam \inst5|inst1|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y3_N8
cycloneive_lcell_comb \inst5|inst1|Mux0~1 (
// Equation(s):
// \inst5|inst1|Mux0~1_combout  = (\inst5|inst1|Mux0~0_combout  & ((\inst5|inst1|data [3]) # ((!\inst5|inst1|count [1])))) # (!\inst5|inst1|Mux0~0_combout  & (((\inst5|inst1|data [2] & \inst5|inst1|count [1]))))

	.dataa(\inst5|inst1|Mux0~0_combout ),
	.datab(\inst5|inst1|data [3]),
	.datac(\inst5|inst1|data [2]),
	.datad(\inst5|inst1|count [1]),
	.cin(gnd),
	.combout(\inst5|inst1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Mux0~1 .lut_mask = 16'hD8AA;
defparam \inst5|inst1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N18
cycloneive_lcell_comb \inst5|inst1|Mux0~4 (
// Equation(s):
// \inst5|inst1|Mux0~4_combout  = (\inst5|inst1|count [2] & ((\inst5|inst1|Mux0~2_combout ) # ((\inst5|inst1|Mux0~3_combout )))) # (!\inst5|inst1|count [2] & (((\inst5|inst1|Mux0~1_combout ))))

	.dataa(\inst5|inst1|Mux0~2_combout ),
	.datab(\inst5|inst1|Mux0~3_combout ),
	.datac(\inst5|inst1|count [2]),
	.datad(\inst5|inst1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Mux0~4 .lut_mask = 16'hEFE0;
defparam \inst5|inst1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y3_N16
cycloneive_lcell_comb \inst5|inst1|Selector15~3 (
// Equation(s):
// \inst5|inst1|Selector15~3_combout  = (\inst5|inst1|Selector15~1_combout ) # ((\inst5|inst1|Selector15~0_combout ) # ((\inst5|inst1|Selector15~2_combout  & \inst5|inst1|Mux0~4_combout )))

	.dataa(\inst5|inst1|Selector15~1_combout ),
	.datab(\inst5|inst1|Selector15~0_combout ),
	.datac(\inst5|inst1|Selector15~2_combout ),
	.datad(\inst5|inst1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector15~3 .lut_mask = 16'hFEEE;
defparam \inst5|inst1|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N26
cycloneive_lcell_comb \inst|clk_25~0 (
// Equation(s):
// \inst|clk_25~0_combout  = !\inst|clk_25~q 

	.dataa(gnd),
	.datab(\inst|clk_25~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|clk_25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clk_25~0 .lut_mask = 16'h3333;
defparam \inst|clk_25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N30
cycloneive_lcell_comb \inst|clk_25~feeder (
// Equation(s):
// \inst|clk_25~feeder_combout  = \inst|clk_25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|clk_25~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|clk_25~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clk_25~feeder .lut_mask = 16'hF0F0;
defparam \inst|clk_25~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N31
dffeas \inst|clk_25 (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|clk_25~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clk_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clk_25 .is_wysiwyg = "true";
defparam \inst|clk_25 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \inst|clk_25~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|clk_25~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|clk_25~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|clk_25~clkctrl .clock_type = "global clock";
defparam \inst|clk_25~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N12
cycloneive_lcell_comb \inst|count_mem[0]~20 (
// Equation(s):
// \inst|count_mem[0]~20_combout  = \inst|count_mem [0] $ (VCC)
// \inst|count_mem[0]~21  = CARRY(\inst|count_mem [0])

	.dataa(\inst|count_mem [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|count_mem[0]~20_combout ),
	.cout(\inst|count_mem[0]~21 ));
// synopsys translate_off
defparam \inst|count_mem[0]~20 .lut_mask = 16'h55AA;
defparam \inst|count_mem[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N26
cycloneive_lcell_comb \inst|cuenta_trigger_camara~2 (
// Equation(s):
// \inst|cuenta_trigger_camara~2_combout  = (!\inst|cuenta_trigger_camara [2] & !\inst|cuenta_trigger_camara [0])

	.dataa(\inst|cuenta_trigger_camara [2]),
	.datab(gnd),
	.datac(\inst|cuenta_trigger_camara [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cuenta_trigger_camara~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cuenta_trigger_camara~2 .lut_mask = 16'h0505;
defparam \inst|cuenta_trigger_camara~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Trigger~input (
	.i(Trigger),
	.ibar(gnd),
	.o(\Trigger~input_o ));
// synopsys translate_off
defparam \Trigger~input .bus_hold = "false";
defparam \Trigger~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N22
cycloneive_lcell_comb \inst|count_mem[5]~30 (
// Equation(s):
// \inst|count_mem[5]~30_combout  = (\inst|count_mem [5] & (!\inst|count_mem[4]~29 )) # (!\inst|count_mem [5] & ((\inst|count_mem[4]~29 ) # (GND)))
// \inst|count_mem[5]~31  = CARRY((!\inst|count_mem[4]~29 ) # (!\inst|count_mem [5]))

	.dataa(\inst|count_mem [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[4]~29 ),
	.combout(\inst|count_mem[5]~30_combout ),
	.cout(\inst|count_mem[5]~31 ));
// synopsys translate_off
defparam \inst|count_mem[5]~30 .lut_mask = 16'h5A5F;
defparam \inst|count_mem[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N24
cycloneive_lcell_comb \inst|count_mem[6]~32 (
// Equation(s):
// \inst|count_mem[6]~32_combout  = (\inst|count_mem [6] & (\inst|count_mem[5]~31  $ (GND))) # (!\inst|count_mem [6] & (!\inst|count_mem[5]~31  & VCC))
// \inst|count_mem[6]~33  = CARRY((\inst|count_mem [6] & !\inst|count_mem[5]~31 ))

	.dataa(gnd),
	.datab(\inst|count_mem [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[5]~31 ),
	.combout(\inst|count_mem[6]~32_combout ),
	.cout(\inst|count_mem[6]~33 ));
// synopsys translate_off
defparam \inst|count_mem[6]~32 .lut_mask = 16'hC30C;
defparam \inst|count_mem[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N8
cycloneive_lcell_comb \inst6|r_Clk_Count[0]~7 (
// Equation(s):
// \inst6|r_Clk_Count[0]~7_combout  = \inst6|r_Clk_Count [0] $ (VCC)
// \inst6|r_Clk_Count[0]~8  = CARRY(\inst6|r_Clk_Count [0])

	.dataa(gnd),
	.datab(\inst6|r_Clk_Count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|r_Clk_Count[0]~7_combout ),
	.cout(\inst6|r_Clk_Count[0]~8 ));
// synopsys translate_off
defparam \inst6|r_Clk_Count[0]~7 .lut_mask = 16'h33CC;
defparam \inst6|r_Clk_Count[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N28
cycloneive_lcell_comb \inst6|Selector14~1 (
// Equation(s):
// \inst6|Selector14~1_combout  = (\inst|state.UART_send_start~q  & (((\inst6|r_SM_Main.s_TX_Start_Bit~q  & \inst6|LessThan1~1_combout )) # (!\inst6|r_SM_Main.s_Idle~q ))) # (!\inst|state.UART_send_start~q  & (((\inst6|r_SM_Main.s_TX_Start_Bit~q  & 
// \inst6|LessThan1~1_combout ))))

	.dataa(\inst|state.UART_send_start~q ),
	.datab(\inst6|r_SM_Main.s_Idle~q ),
	.datac(\inst6|r_SM_Main.s_TX_Start_Bit~q ),
	.datad(\inst6|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\inst6|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector14~1 .lut_mask = 16'hF222;
defparam \inst6|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N29
dffeas \inst6|r_SM_Main.s_TX_Start_Bit (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_SM_Main.s_TX_Start_Bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_SM_Main.s_TX_Start_Bit .is_wysiwyg = "true";
defparam \inst6|r_SM_Main.s_TX_Start_Bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N6
cycloneive_lcell_comb \inst6|LessThan1~0 (
// Equation(s):
// \inst6|LessThan1~0_combout  = (!\inst6|r_Clk_Count [5] & (!\inst6|r_Clk_Count [3] & ((!\inst6|r_Clk_Count [2]) # (!\inst6|r_Clk_Count [1]))))

	.dataa(\inst6|r_Clk_Count [1]),
	.datab(\inst6|r_Clk_Count [5]),
	.datac(\inst6|r_Clk_Count [3]),
	.datad(\inst6|r_Clk_Count [2]),
	.cin(gnd),
	.combout(\inst6|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan1~0 .lut_mask = 16'h0103;
defparam \inst6|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N22
cycloneive_lcell_comb \inst6|Selector12~0 (
// Equation(s):
// \inst6|Selector12~0_combout  = (\inst6|r_Clk_Count [6] & (!\inst6|LessThan1~0_combout  & ((\inst6|r_Clk_Count [4]) # (\inst6|r_Clk_Count [5]))))

	.dataa(\inst6|r_Clk_Count [6]),
	.datab(\inst6|r_Clk_Count [4]),
	.datac(\inst6|r_Clk_Count [5]),
	.datad(\inst6|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst6|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector12~0 .lut_mask = 16'h00A8;
defparam \inst6|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N14
cycloneive_lcell_comb \inst6|Selector12~1 (
// Equation(s):
// \inst6|Selector12~1_combout  = (\inst6|r_SM_Main.s_TX_Data_Bits~q  & ((\inst6|r_Bit_Index [0] $ (\inst6|Selector12~0_combout )))) # (!\inst6|r_SM_Main.s_TX_Data_Bits~q  & (\inst6|r_SM_Main.s_Idle~q  & (\inst6|r_Bit_Index [0])))

	.dataa(\inst6|r_SM_Main.s_TX_Data_Bits~q ),
	.datab(\inst6|r_SM_Main.s_Idle~q ),
	.datac(\inst6|r_Bit_Index [0]),
	.datad(\inst6|Selector12~0_combout ),
	.cin(gnd),
	.combout(\inst6|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector12~1 .lut_mask = 16'h4AE0;
defparam \inst6|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y5_N15
dffeas \inst6|r_Bit_Index[0] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \inst6|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N6
cycloneive_lcell_comb \inst6|Selector11~0 (
// Equation(s):
// \inst6|Selector11~0_combout  = (\inst6|r_SM_Main.s_TX_Data_Bits~q  & ((\inst6|r_Bit_Index [0]))) # (!\inst6|r_SM_Main.s_TX_Data_Bits~q  & (\inst6|r_SM_Main.s_Idle~q ))

	.dataa(\inst6|r_SM_Main.s_Idle~q ),
	.datab(\inst6|r_SM_Main.s_TX_Data_Bits~q ),
	.datac(gnd),
	.datad(\inst6|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\inst6|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector11~0 .lut_mask = 16'hEE22;
defparam \inst6|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N0
cycloneive_lcell_comb \inst6|Selector11~1 (
// Equation(s):
// \inst6|Selector11~1_combout  = (\inst6|Selector11~0_combout  & (\inst6|r_Bit_Index [1] $ (((\inst6|r_SM_Main.s_TX_Data_Bits~q  & !\inst6|LessThan1~1_combout ))))) # (!\inst6|Selector11~0_combout  & (\inst6|r_SM_Main.s_TX_Data_Bits~q  & (\inst6|r_Bit_Index 
// [1])))

	.dataa(\inst6|Selector11~0_combout ),
	.datab(\inst6|r_SM_Main.s_TX_Data_Bits~q ),
	.datac(\inst6|r_Bit_Index [1]),
	.datad(\inst6|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\inst6|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector11~1 .lut_mask = 16'hE068;
defparam \inst6|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y5_N1
dffeas \inst6|r_Bit_Index[1] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \inst6|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N24
cycloneive_lcell_comb \inst6|Selector10~0 (
// Equation(s):
// \inst6|Selector10~0_combout  = (\inst6|r_Bit_Index [0] & (!\inst6|LessThan1~1_combout  & \inst6|r_Bit_Index [1]))

	.dataa(\inst6|r_Bit_Index [0]),
	.datab(\inst6|LessThan1~1_combout ),
	.datac(gnd),
	.datad(\inst6|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\inst6|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector10~0 .lut_mask = 16'h2200;
defparam \inst6|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N4
cycloneive_lcell_comb \inst6|Selector10~1 (
// Equation(s):
// \inst6|Selector10~1_combout  = (\inst6|r_SM_Main.s_TX_Data_Bits~q  & ((\inst6|r_Bit_Index [2] $ (\inst6|Selector10~0_combout )))) # (!\inst6|r_SM_Main.s_TX_Data_Bits~q  & (\inst6|r_SM_Main.s_Idle~q  & (\inst6|r_Bit_Index [2])))

	.dataa(\inst6|r_SM_Main.s_TX_Data_Bits~q ),
	.datab(\inst6|r_SM_Main.s_Idle~q ),
	.datac(\inst6|r_Bit_Index [2]),
	.datad(\inst6|Selector10~0_combout ),
	.cin(gnd),
	.combout(\inst6|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector10~1 .lut_mask = 16'h4AE0;
defparam \inst6|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N5
dffeas \inst6|r_Bit_Index[2] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \inst6|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N18
cycloneive_lcell_comb \inst6|r_SM_Main.s_TX_Stop_Bit~0 (
// Equation(s):
// \inst6|r_SM_Main.s_TX_Stop_Bit~0_combout  = (\inst6|r_Bit_Index [0] & (\inst6|r_Bit_Index [2] & (\inst6|r_Bit_Index [1] & !\inst6|LessThan1~1_combout )))

	.dataa(\inst6|r_Bit_Index [0]),
	.datab(\inst6|r_Bit_Index [2]),
	.datac(\inst6|r_Bit_Index [1]),
	.datad(\inst6|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\inst6|r_SM_Main.s_TX_Stop_Bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|r_SM_Main.s_TX_Stop_Bit~0 .lut_mask = 16'h0080;
defparam \inst6|r_SM_Main.s_TX_Stop_Bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N20
cycloneive_lcell_comb \inst6|Selector15~0 (
// Equation(s):
// \inst6|Selector15~0_combout  = (\inst6|r_SM_Main.s_TX_Start_Bit~q  & (((\inst6|r_SM_Main.s_TX_Data_Bits~q  & !\inst6|r_SM_Main.s_TX_Stop_Bit~0_combout )) # (!\inst6|LessThan1~1_combout ))) # (!\inst6|r_SM_Main.s_TX_Start_Bit~q  & 
// (((\inst6|r_SM_Main.s_TX_Data_Bits~q  & !\inst6|r_SM_Main.s_TX_Stop_Bit~0_combout ))))

	.dataa(\inst6|r_SM_Main.s_TX_Start_Bit~q ),
	.datab(\inst6|LessThan1~1_combout ),
	.datac(\inst6|r_SM_Main.s_TX_Data_Bits~q ),
	.datad(\inst6|r_SM_Main.s_TX_Stop_Bit~0_combout ),
	.cin(gnd),
	.combout(\inst6|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector15~0 .lut_mask = 16'h22F2;
defparam \inst6|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y5_N21
dffeas \inst6|r_SM_Main.s_TX_Data_Bits (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_SM_Main.s_TX_Data_Bits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_SM_Main.s_TX_Data_Bits .is_wysiwyg = "true";
defparam \inst6|r_SM_Main.s_TX_Data_Bits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N26
cycloneive_lcell_comb \inst6|r_SM_Main.s_TX_Stop_Bit~1 (
// Equation(s):
// \inst6|r_SM_Main.s_TX_Stop_Bit~1_combout  = (\inst6|r_SM_Main.s_TX_Data_Bits~q  & ((\inst6|r_SM_Main.s_TX_Stop_Bit~0_combout ) # ((\inst6|LessThan1~1_combout  & \inst6|r_SM_Main.s_TX_Stop_Bit~q )))) # (!\inst6|r_SM_Main.s_TX_Data_Bits~q  & 
// (\inst6|LessThan1~1_combout  & (\inst6|r_SM_Main.s_TX_Stop_Bit~q )))

	.dataa(\inst6|r_SM_Main.s_TX_Data_Bits~q ),
	.datab(\inst6|LessThan1~1_combout ),
	.datac(\inst6|r_SM_Main.s_TX_Stop_Bit~q ),
	.datad(\inst6|r_SM_Main.s_TX_Stop_Bit~0_combout ),
	.cin(gnd),
	.combout(\inst6|r_SM_Main.s_TX_Stop_Bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|r_SM_Main.s_TX_Stop_Bit~1 .lut_mask = 16'hEAC0;
defparam \inst6|r_SM_Main.s_TX_Stop_Bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y5_N27
dffeas \inst6|r_SM_Main.s_TX_Stop_Bit (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|r_SM_Main.s_TX_Stop_Bit~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_SM_Main.s_TX_Stop_Bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_SM_Main.s_TX_Stop_Bit .is_wysiwyg = "true";
defparam \inst6|r_SM_Main.s_TX_Stop_Bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N30
cycloneive_lcell_comb \inst6|r_SM_Main~7 (
// Equation(s):
// \inst6|r_SM_Main~7_combout  = (\inst6|r_SM_Main.s_TX_Stop_Bit~q  & !\inst6|LessThan1~1_combout )

	.dataa(\inst6|r_SM_Main.s_TX_Stop_Bit~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\inst6|r_SM_Main~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|r_SM_Main~7 .lut_mask = 16'h00AA;
defparam \inst6|r_SM_Main~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N31
dffeas \inst6|r_SM_Main.s_Cleanup (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|r_SM_Main~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_SM_Main.s_Cleanup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_SM_Main.s_Cleanup .is_wysiwyg = "true";
defparam \inst6|r_SM_Main.s_Cleanup .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N30
cycloneive_lcell_comb \inst6|Selector13~0 (
// Equation(s):
// \inst6|Selector13~0_combout  = (!\inst6|r_SM_Main.s_Cleanup~q  & ((\inst|state.UART_send_start~q ) # (\inst6|r_SM_Main.s_Idle~q )))

	.dataa(gnd),
	.datab(\inst|state.UART_send_start~q ),
	.datac(\inst6|r_SM_Main.s_Idle~q ),
	.datad(\inst6|r_SM_Main.s_Cleanup~q ),
	.cin(gnd),
	.combout(\inst6|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector13~0 .lut_mask = 16'h00FC;
defparam \inst6|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y5_N31
dffeas \inst6|r_SM_Main.s_Idle (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_SM_Main.s_Idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_SM_Main.s_Idle .is_wysiwyg = "true";
defparam \inst6|r_SM_Main.s_Idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N26
cycloneive_lcell_comb \inst6|r_Clk_Count[6]~11 (
// Equation(s):
// \inst6|r_Clk_Count[6]~11_combout  = (!\inst6|LessThan1~1_combout ) # (!\inst6|r_SM_Main.s_Idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|r_SM_Main.s_Idle~q ),
	.datad(\inst6|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\inst6|r_Clk_Count[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|r_Clk_Count[6]~11 .lut_mask = 16'h0FFF;
defparam \inst6|r_Clk_Count[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N9
dffeas \inst6|r_Clk_Count[0] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|r_Clk_Count[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst6|r_Clk_Count[6]~11_combout ),
	.sload(gnd),
	.ena(!\inst6|r_SM_Main.s_Cleanup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_Clk_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_Clk_Count[0] .is_wysiwyg = "true";
defparam \inst6|r_Clk_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N10
cycloneive_lcell_comb \inst6|r_Clk_Count[1]~9 (
// Equation(s):
// \inst6|r_Clk_Count[1]~9_combout  = (\inst6|r_Clk_Count [1] & (!\inst6|r_Clk_Count[0]~8 )) # (!\inst6|r_Clk_Count [1] & ((\inst6|r_Clk_Count[0]~8 ) # (GND)))
// \inst6|r_Clk_Count[1]~10  = CARRY((!\inst6|r_Clk_Count[0]~8 ) # (!\inst6|r_Clk_Count [1]))

	.dataa(\inst6|r_Clk_Count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|r_Clk_Count[0]~8 ),
	.combout(\inst6|r_Clk_Count[1]~9_combout ),
	.cout(\inst6|r_Clk_Count[1]~10 ));
// synopsys translate_off
defparam \inst6|r_Clk_Count[1]~9 .lut_mask = 16'h5A5F;
defparam \inst6|r_Clk_Count[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y6_N11
dffeas \inst6|r_Clk_Count[1] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|r_Clk_Count[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst6|r_Clk_Count[6]~11_combout ),
	.sload(gnd),
	.ena(!\inst6|r_SM_Main.s_Cleanup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_Clk_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_Clk_Count[1] .is_wysiwyg = "true";
defparam \inst6|r_Clk_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N12
cycloneive_lcell_comb \inst6|r_Clk_Count[2]~12 (
// Equation(s):
// \inst6|r_Clk_Count[2]~12_combout  = (\inst6|r_Clk_Count [2] & (\inst6|r_Clk_Count[1]~10  $ (GND))) # (!\inst6|r_Clk_Count [2] & (!\inst6|r_Clk_Count[1]~10  & VCC))
// \inst6|r_Clk_Count[2]~13  = CARRY((\inst6|r_Clk_Count [2] & !\inst6|r_Clk_Count[1]~10 ))

	.dataa(\inst6|r_Clk_Count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|r_Clk_Count[1]~10 ),
	.combout(\inst6|r_Clk_Count[2]~12_combout ),
	.cout(\inst6|r_Clk_Count[2]~13 ));
// synopsys translate_off
defparam \inst6|r_Clk_Count[2]~12 .lut_mask = 16'hA50A;
defparam \inst6|r_Clk_Count[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y6_N13
dffeas \inst6|r_Clk_Count[2] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|r_Clk_Count[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst6|r_Clk_Count[6]~11_combout ),
	.sload(gnd),
	.ena(!\inst6|r_SM_Main.s_Cleanup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_Clk_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_Clk_Count[2] .is_wysiwyg = "true";
defparam \inst6|r_Clk_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N14
cycloneive_lcell_comb \inst6|r_Clk_Count[3]~14 (
// Equation(s):
// \inst6|r_Clk_Count[3]~14_combout  = (\inst6|r_Clk_Count [3] & (!\inst6|r_Clk_Count[2]~13 )) # (!\inst6|r_Clk_Count [3] & ((\inst6|r_Clk_Count[2]~13 ) # (GND)))
// \inst6|r_Clk_Count[3]~15  = CARRY((!\inst6|r_Clk_Count[2]~13 ) # (!\inst6|r_Clk_Count [3]))

	.dataa(gnd),
	.datab(\inst6|r_Clk_Count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|r_Clk_Count[2]~13 ),
	.combout(\inst6|r_Clk_Count[3]~14_combout ),
	.cout(\inst6|r_Clk_Count[3]~15 ));
// synopsys translate_off
defparam \inst6|r_Clk_Count[3]~14 .lut_mask = 16'h3C3F;
defparam \inst6|r_Clk_Count[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y6_N15
dffeas \inst6|r_Clk_Count[3] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|r_Clk_Count[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst6|r_Clk_Count[6]~11_combout ),
	.sload(gnd),
	.ena(!\inst6|r_SM_Main.s_Cleanup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_Clk_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_Clk_Count[3] .is_wysiwyg = "true";
defparam \inst6|r_Clk_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N16
cycloneive_lcell_comb \inst6|r_Clk_Count[4]~16 (
// Equation(s):
// \inst6|r_Clk_Count[4]~16_combout  = (\inst6|r_Clk_Count [4] & (\inst6|r_Clk_Count[3]~15  $ (GND))) # (!\inst6|r_Clk_Count [4] & (!\inst6|r_Clk_Count[3]~15  & VCC))
// \inst6|r_Clk_Count[4]~17  = CARRY((\inst6|r_Clk_Count [4] & !\inst6|r_Clk_Count[3]~15 ))

	.dataa(gnd),
	.datab(\inst6|r_Clk_Count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|r_Clk_Count[3]~15 ),
	.combout(\inst6|r_Clk_Count[4]~16_combout ),
	.cout(\inst6|r_Clk_Count[4]~17 ));
// synopsys translate_off
defparam \inst6|r_Clk_Count[4]~16 .lut_mask = 16'hC30C;
defparam \inst6|r_Clk_Count[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y6_N17
dffeas \inst6|r_Clk_Count[4] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|r_Clk_Count[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst6|r_Clk_Count[6]~11_combout ),
	.sload(gnd),
	.ena(!\inst6|r_SM_Main.s_Cleanup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_Clk_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_Clk_Count[4] .is_wysiwyg = "true";
defparam \inst6|r_Clk_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N18
cycloneive_lcell_comb \inst6|r_Clk_Count[5]~18 (
// Equation(s):
// \inst6|r_Clk_Count[5]~18_combout  = (\inst6|r_Clk_Count [5] & (!\inst6|r_Clk_Count[4]~17 )) # (!\inst6|r_Clk_Count [5] & ((\inst6|r_Clk_Count[4]~17 ) # (GND)))
// \inst6|r_Clk_Count[5]~19  = CARRY((!\inst6|r_Clk_Count[4]~17 ) # (!\inst6|r_Clk_Count [5]))

	.dataa(\inst6|r_Clk_Count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|r_Clk_Count[4]~17 ),
	.combout(\inst6|r_Clk_Count[5]~18_combout ),
	.cout(\inst6|r_Clk_Count[5]~19 ));
// synopsys translate_off
defparam \inst6|r_Clk_Count[5]~18 .lut_mask = 16'h5A5F;
defparam \inst6|r_Clk_Count[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y6_N19
dffeas \inst6|r_Clk_Count[5] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|r_Clk_Count[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst6|r_Clk_Count[6]~11_combout ),
	.sload(gnd),
	.ena(!\inst6|r_SM_Main.s_Cleanup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_Clk_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_Clk_Count[5] .is_wysiwyg = "true";
defparam \inst6|r_Clk_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N20
cycloneive_lcell_comb \inst6|r_Clk_Count[6]~20 (
// Equation(s):
// \inst6|r_Clk_Count[6]~20_combout  = \inst6|r_Clk_Count [6] $ (!\inst6|r_Clk_Count[5]~19 )

	.dataa(\inst6|r_Clk_Count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst6|r_Clk_Count[5]~19 ),
	.combout(\inst6|r_Clk_Count[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|r_Clk_Count[6]~20 .lut_mask = 16'hA5A5;
defparam \inst6|r_Clk_Count[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y6_N21
dffeas \inst6|r_Clk_Count[6] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|r_Clk_Count[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst6|r_Clk_Count[6]~11_combout ),
	.sload(gnd),
	.ena(!\inst6|r_SM_Main.s_Cleanup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_Clk_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_Clk_Count[6] .is_wysiwyg = "true";
defparam \inst6|r_Clk_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N0
cycloneive_lcell_comb \inst6|LessThan1~1 (
// Equation(s):
// \inst6|LessThan1~1_combout  = ((\inst6|LessThan1~0_combout ) # ((!\inst6|r_Clk_Count [4] & !\inst6|r_Clk_Count [5]))) # (!\inst6|r_Clk_Count [6])

	.dataa(\inst6|r_Clk_Count [6]),
	.datab(\inst6|r_Clk_Count [4]),
	.datac(\inst6|r_Clk_Count [5]),
	.datad(\inst6|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst6|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan1~1 .lut_mask = 16'hFF57;
defparam \inst6|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N2
cycloneive_lcell_comb \inst6|Selector2~0 (
// Equation(s):
// \inst6|Selector2~0_combout  = (\inst6|r_TX_Done~q  & ((\inst6|r_SM_Main.s_TX_Start_Bit~q ) # ((\inst6|r_SM_Main.s_TX_Data_Bits~q ) # (\inst6|r_SM_Main.s_TX_Stop_Bit~q ))))

	.dataa(\inst6|r_SM_Main.s_TX_Start_Bit~q ),
	.datab(\inst6|r_TX_Done~q ),
	.datac(\inst6|r_SM_Main.s_TX_Data_Bits~q ),
	.datad(\inst6|r_SM_Main.s_TX_Stop_Bit~q ),
	.cin(gnd),
	.combout(\inst6|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector2~0 .lut_mask = 16'hCCC8;
defparam \inst6|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N16
cycloneive_lcell_comb \inst6|Selector2~1 (
// Equation(s):
// \inst6|Selector2~1_combout  = (\inst6|r_SM_Main.s_Cleanup~q ) # ((\inst6|Selector2~0_combout ) # ((!\inst6|LessThan1~1_combout  & \inst6|r_SM_Main.s_TX_Stop_Bit~q )))

	.dataa(\inst6|LessThan1~1_combout ),
	.datab(\inst6|r_SM_Main.s_Cleanup~q ),
	.datac(\inst6|r_SM_Main.s_TX_Stop_Bit~q ),
	.datad(\inst6|Selector2~0_combout ),
	.cin(gnd),
	.combout(\inst6|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector2~1 .lut_mask = 16'hFFDC;
defparam \inst6|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N17
dffeas \inst6|r_TX_Done (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_TX_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_TX_Done .is_wysiwyg = "true";
defparam \inst6|r_TX_Done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N0
cycloneive_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = ((!\inst|Equal0~5_combout ) # (!\inst|Equal0~0_combout )) # (!\inst|state.UART_send_start~q )

	.dataa(gnd),
	.datab(\inst|state.UART_send_start~q ),
	.datac(\inst|Equal0~0_combout ),
	.datad(\inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~0 .lut_mask = 16'h3FFF;
defparam \inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N1
dffeas \inst|state.reset_state (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.reset_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.reset_state .is_wysiwyg = "true";
defparam \inst|state.reset_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N4
cycloneive_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = ((\inst|state.errase~q  & ((!\inst|Equal0~0_combout ) # (!\inst|Equal0~5_combout )))) # (!\inst|state.reset_state~q )

	.dataa(\inst|state.reset_state~q ),
	.datab(\inst|Equal0~5_combout ),
	.datac(\inst|state.errase~q ),
	.datad(\inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~0 .lut_mask = 16'h75F5;
defparam \inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y7_N5
dffeas \inst|state.errase (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.errase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.errase .is_wysiwyg = "true";
defparam \inst|state.errase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N10
cycloneive_lcell_comb \inst|count_mem[0]~55 (
// Equation(s):
// \inst|count_mem[0]~55_combout  = (\inst|state.UART_send_start~q  & (((!\inst|Equal0~5_combout ) # (!\inst|Equal0~0_combout )))) # (!\inst|state.UART_send_start~q  & (!\inst|state.errase~q ))

	.dataa(\inst|state.UART_send_start~q ),
	.datab(\inst|state.errase~q ),
	.datac(\inst|Equal0~0_combout ),
	.datad(\inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|count_mem[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_mem[0]~55 .lut_mask = 16'h1BBB;
defparam \inst|count_mem[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N22
cycloneive_lcell_comb \inst|count_mem[0]~56 (
// Equation(s):
// \inst|count_mem[0]~56_combout  = (\inst|state.UART_terminado~q  & (\inst6|r_TX_Done~q  & ((!\inst|count_mem[0]~55_combout ) # (!\inst|state.UART_send_start~q )))) # (!\inst|state.UART_terminado~q  & (((!\inst|count_mem[0]~55_combout ))))

	.dataa(\inst|state.UART_send_start~q ),
	.datab(\inst|state.UART_terminado~q ),
	.datac(\inst6|r_TX_Done~q ),
	.datad(\inst|count_mem[0]~55_combout ),
	.cin(gnd),
	.combout(\inst|count_mem[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_mem[0]~56 .lut_mask = 16'h40F3;
defparam \inst|count_mem[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y7_N25
dffeas \inst|count_mem[6] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[6]~32_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[6] .is_wysiwyg = "true";
defparam \inst|count_mem[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N26
cycloneive_lcell_comb \inst|count_mem[7]~34 (
// Equation(s):
// \inst|count_mem[7]~34_combout  = (\inst|count_mem [7] & (!\inst|count_mem[6]~33 )) # (!\inst|count_mem [7] & ((\inst|count_mem[6]~33 ) # (GND)))
// \inst|count_mem[7]~35  = CARRY((!\inst|count_mem[6]~33 ) # (!\inst|count_mem [7]))

	.dataa(\inst|count_mem [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[6]~33 ),
	.combout(\inst|count_mem[7]~34_combout ),
	.cout(\inst|count_mem[7]~35 ));
// synopsys translate_off
defparam \inst|count_mem[7]~34 .lut_mask = 16'h5A5F;
defparam \inst|count_mem[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N27
dffeas \inst|count_mem[7] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[7]~34_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[7] .is_wysiwyg = "true";
defparam \inst|count_mem[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N28
cycloneive_lcell_comb \inst|count_mem[8]~36 (
// Equation(s):
// \inst|count_mem[8]~36_combout  = (\inst|count_mem [8] & (\inst|count_mem[7]~35  $ (GND))) # (!\inst|count_mem [8] & (!\inst|count_mem[7]~35  & VCC))
// \inst|count_mem[8]~37  = CARRY((\inst|count_mem [8] & !\inst|count_mem[7]~35 ))

	.dataa(gnd),
	.datab(\inst|count_mem [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[7]~35 ),
	.combout(\inst|count_mem[8]~36_combout ),
	.cout(\inst|count_mem[8]~37 ));
// synopsys translate_off
defparam \inst|count_mem[8]~36 .lut_mask = 16'hC30C;
defparam \inst|count_mem[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N29
dffeas \inst|count_mem[8] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[8]~36_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[8] .is_wysiwyg = "true";
defparam \inst|count_mem[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N30
cycloneive_lcell_comb \inst|count_mem[9]~38 (
// Equation(s):
// \inst|count_mem[9]~38_combout  = (\inst|count_mem [9] & (!\inst|count_mem[8]~37 )) # (!\inst|count_mem [9] & ((\inst|count_mem[8]~37 ) # (GND)))
// \inst|count_mem[9]~39  = CARRY((!\inst|count_mem[8]~37 ) # (!\inst|count_mem [9]))

	.dataa(\inst|count_mem [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[8]~37 ),
	.combout(\inst|count_mem[9]~38_combout ),
	.cout(\inst|count_mem[9]~39 ));
// synopsys translate_off
defparam \inst|count_mem[9]~38 .lut_mask = 16'h5A5F;
defparam \inst|count_mem[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N31
dffeas \inst|count_mem[9] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[9]~38_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[9] .is_wysiwyg = "true";
defparam \inst|count_mem[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N0
cycloneive_lcell_comb \inst|count_mem[10]~40 (
// Equation(s):
// \inst|count_mem[10]~40_combout  = (\inst|count_mem [10] & (\inst|count_mem[9]~39  $ (GND))) # (!\inst|count_mem [10] & (!\inst|count_mem[9]~39  & VCC))
// \inst|count_mem[10]~41  = CARRY((\inst|count_mem [10] & !\inst|count_mem[9]~39 ))

	.dataa(gnd),
	.datab(\inst|count_mem [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[9]~39 ),
	.combout(\inst|count_mem[10]~40_combout ),
	.cout(\inst|count_mem[10]~41 ));
// synopsys translate_off
defparam \inst|count_mem[10]~40 .lut_mask = 16'hC30C;
defparam \inst|count_mem[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N1
dffeas \inst|count_mem[10] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[10]~40_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[10] .is_wysiwyg = "true";
defparam \inst|count_mem[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N2
cycloneive_lcell_comb \inst|count_mem[11]~42 (
// Equation(s):
// \inst|count_mem[11]~42_combout  = (\inst|count_mem [11] & (!\inst|count_mem[10]~41 )) # (!\inst|count_mem [11] & ((\inst|count_mem[10]~41 ) # (GND)))
// \inst|count_mem[11]~43  = CARRY((!\inst|count_mem[10]~41 ) # (!\inst|count_mem [11]))

	.dataa(gnd),
	.datab(\inst|count_mem [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[10]~41 ),
	.combout(\inst|count_mem[11]~42_combout ),
	.cout(\inst|count_mem[11]~43 ));
// synopsys translate_off
defparam \inst|count_mem[11]~42 .lut_mask = 16'h3C3F;
defparam \inst|count_mem[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N3
dffeas \inst|count_mem[11] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[11]~42_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[11] .is_wysiwyg = "true";
defparam \inst|count_mem[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N4
cycloneive_lcell_comb \inst|count_mem[12]~44 (
// Equation(s):
// \inst|count_mem[12]~44_combout  = (\inst|count_mem [12] & (\inst|count_mem[11]~43  $ (GND))) # (!\inst|count_mem [12] & (!\inst|count_mem[11]~43  & VCC))
// \inst|count_mem[12]~45  = CARRY((\inst|count_mem [12] & !\inst|count_mem[11]~43 ))

	.dataa(\inst|count_mem [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[11]~43 ),
	.combout(\inst|count_mem[12]~44_combout ),
	.cout(\inst|count_mem[12]~45 ));
// synopsys translate_off
defparam \inst|count_mem[12]~44 .lut_mask = 16'hA50A;
defparam \inst|count_mem[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N5
dffeas \inst|count_mem[12] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[12]~44_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[12] .is_wysiwyg = "true";
defparam \inst|count_mem[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N6
cycloneive_lcell_comb \inst|count_mem[13]~46 (
// Equation(s):
// \inst|count_mem[13]~46_combout  = (\inst|count_mem [13] & (!\inst|count_mem[12]~45 )) # (!\inst|count_mem [13] & ((\inst|count_mem[12]~45 ) # (GND)))
// \inst|count_mem[13]~47  = CARRY((!\inst|count_mem[12]~45 ) # (!\inst|count_mem [13]))

	.dataa(\inst|count_mem [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[12]~45 ),
	.combout(\inst|count_mem[13]~46_combout ),
	.cout(\inst|count_mem[13]~47 ));
// synopsys translate_off
defparam \inst|count_mem[13]~46 .lut_mask = 16'h5A5F;
defparam \inst|count_mem[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N7
dffeas \inst|count_mem[13] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[13]~46_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[13] .is_wysiwyg = "true";
defparam \inst|count_mem[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N8
cycloneive_lcell_comb \inst|count_mem[14]~48 (
// Equation(s):
// \inst|count_mem[14]~48_combout  = (\inst|count_mem [14] & (\inst|count_mem[13]~47  $ (GND))) # (!\inst|count_mem [14] & (!\inst|count_mem[13]~47  & VCC))
// \inst|count_mem[14]~49  = CARRY((\inst|count_mem [14] & !\inst|count_mem[13]~47 ))

	.dataa(\inst|count_mem [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[13]~47 ),
	.combout(\inst|count_mem[14]~48_combout ),
	.cout(\inst|count_mem[14]~49 ));
// synopsys translate_off
defparam \inst|count_mem[14]~48 .lut_mask = 16'hA50A;
defparam \inst|count_mem[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N9
dffeas \inst|count_mem[14] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[14]~48_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[14] .is_wysiwyg = "true";
defparam \inst|count_mem[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N10
cycloneive_lcell_comb \inst|count_mem[15]~50 (
// Equation(s):
// \inst|count_mem[15]~50_combout  = (\inst|count_mem [15] & (!\inst|count_mem[14]~49 )) # (!\inst|count_mem [15] & ((\inst|count_mem[14]~49 ) # (GND)))
// \inst|count_mem[15]~51  = CARRY((!\inst|count_mem[14]~49 ) # (!\inst|count_mem [15]))

	.dataa(\inst|count_mem [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[14]~49 ),
	.combout(\inst|count_mem[15]~50_combout ),
	.cout(\inst|count_mem[15]~51 ));
// synopsys translate_off
defparam \inst|count_mem[15]~50 .lut_mask = 16'h5A5F;
defparam \inst|count_mem[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N11
dffeas \inst|count_mem[15] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[15]~50_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[15] .is_wysiwyg = "true";
defparam \inst|count_mem[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N12
cycloneive_lcell_comb \inst|count_mem[16]~52 (
// Equation(s):
// \inst|count_mem[16]~52_combout  = (\inst|count_mem [16] & (\inst|count_mem[15]~51  $ (GND))) # (!\inst|count_mem [16] & (!\inst|count_mem[15]~51  & VCC))
// \inst|count_mem[16]~53  = CARRY((\inst|count_mem [16] & !\inst|count_mem[15]~51 ))

	.dataa(\inst|count_mem [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[15]~51 ),
	.combout(\inst|count_mem[16]~52_combout ),
	.cout(\inst|count_mem[16]~53 ));
// synopsys translate_off
defparam \inst|count_mem[16]~52 .lut_mask = 16'hA50A;
defparam \inst|count_mem[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N13
dffeas \inst|count_mem[16] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[16]~52_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[16] .is_wysiwyg = "true";
defparam \inst|count_mem[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N14
cycloneive_lcell_comb \inst|count_mem[17]~57 (
// Equation(s):
// \inst|count_mem[17]~57_combout  = (\inst|count_mem [17] & (!\inst|count_mem[16]~53 )) # (!\inst|count_mem [17] & ((\inst|count_mem[16]~53 ) # (GND)))
// \inst|count_mem[17]~58  = CARRY((!\inst|count_mem[16]~53 ) # (!\inst|count_mem [17]))

	.dataa(gnd),
	.datab(\inst|count_mem [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[16]~53 ),
	.combout(\inst|count_mem[17]~57_combout ),
	.cout(\inst|count_mem[17]~58 ));
// synopsys translate_off
defparam \inst|count_mem[17]~57 .lut_mask = 16'h3C3F;
defparam \inst|count_mem[17]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N15
dffeas \inst|count_mem[17] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[17]~57_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[17] .is_wysiwyg = "true";
defparam \inst|count_mem[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N16
cycloneive_lcell_comb \inst|count_mem[18]~59 (
// Equation(s):
// \inst|count_mem[18]~59_combout  = (\inst|count_mem [18] & (\inst|count_mem[17]~58  $ (GND))) # (!\inst|count_mem [18] & (!\inst|count_mem[17]~58  & VCC))
// \inst|count_mem[18]~60  = CARRY((\inst|count_mem [18] & !\inst|count_mem[17]~58 ))

	.dataa(gnd),
	.datab(\inst|count_mem [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[17]~58 ),
	.combout(\inst|count_mem[18]~59_combout ),
	.cout(\inst|count_mem[18]~60 ));
// synopsys translate_off
defparam \inst|count_mem[18]~59 .lut_mask = 16'hC30C;
defparam \inst|count_mem[18]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N17
dffeas \inst|count_mem[18] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[18]~59_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[18] .is_wysiwyg = "true";
defparam \inst|count_mem[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N18
cycloneive_lcell_comb \inst|count_mem[19]~61 (
// Equation(s):
// \inst|count_mem[19]~61_combout  = \inst|count_mem[18]~60  $ (\inst|count_mem [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|count_mem [19]),
	.cin(\inst|count_mem[18]~60 ),
	.combout(\inst|count_mem[19]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_mem[19]~61 .lut_mask = 16'h0FF0;
defparam \inst|count_mem[19]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N19
dffeas \inst|count_mem[19] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[19]~61_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[19] .is_wysiwyg = "true";
defparam \inst|count_mem[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N26
cycloneive_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (\inst|count_mem [16] & (\inst|count_mem [19] & (\inst|count_mem [17] & \inst|count_mem [18])))

	.dataa(\inst|count_mem [16]),
	.datab(\inst|count_mem [19]),
	.datac(\inst|count_mem [17]),
	.datad(\inst|count_mem [18]),
	.cin(gnd),
	.combout(\inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = 16'h8000;
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N22
cycloneive_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = (\inst|Equal0~0_combout  & \inst|state.errase~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Equal0~0_combout ),
	.datad(\inst|state.errase~q ),
	.cin(gnd),
	.combout(\inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~0 .lut_mask = 16'hF000;
defparam \inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y3_N28
cycloneive_lcell_comb \inst5|inst|state.done~0 (
// Equation(s):
// \inst5|inst|state.done~0_combout  = (\inst5|inst|state.done~q ) # ((\inst5|inst|state.stop_2~q  & ((\inst5|inst1|state.idle_2~q ) # (!\inst5|inst1|state.idle~q ))))

	.dataa(\inst5|inst1|state.idle~q ),
	.datab(\inst5|inst1|state.idle_2~q ),
	.datac(\inst5|inst|state.done~q ),
	.datad(\inst5|inst|state.stop_2~q ),
	.cin(gnd),
	.combout(\inst5|inst|state.done~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|state.done~0 .lut_mask = 16'hFDF0;
defparam \inst5|inst|state.done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y3_N29
dffeas \inst5|inst|state.done (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|state.done~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.done .is_wysiwyg = "true";
defparam \inst5|inst|state.done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N30
cycloneive_lcell_comb \inst|Selector13~1 (
// Equation(s):
// \inst|Selector13~1_combout  = (\inst|Equal0~5_combout  & ((\inst|Selector13~0_combout ) # ((\inst|state.wait_done~q  & !\inst5|inst|state.done~q )))) # (!\inst|Equal0~5_combout  & (((\inst|state.wait_done~q  & !\inst5|inst|state.done~q ))))

	.dataa(\inst|Equal0~5_combout ),
	.datab(\inst|Selector13~0_combout ),
	.datac(\inst|state.wait_done~q ),
	.datad(\inst5|inst|state.done~q ),
	.cin(gnd),
	.combout(\inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~1 .lut_mask = 16'h88F8;
defparam \inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N31
dffeas \inst|state.wait_done (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.wait_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.wait_done .is_wysiwyg = "true";
defparam \inst|state.wait_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N10
cycloneive_lcell_comb \inst1|clk_int~0 (
// Equation(s):
// \inst1|clk_int~0_combout  = !\inst1|clk_int~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|clk_int~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|clk_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|clk_int~0 .lut_mask = 16'h0F0F;
defparam \inst1|clk_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N4
cycloneive_lcell_comb \inst1|clk_int~feeder (
// Equation(s):
// \inst1|clk_int~feeder_combout  = \inst1|clk_int~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|clk_int~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|clk_int~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|clk_int~feeder .lut_mask = 16'hF0F0;
defparam \inst1|clk_int~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N5
dffeas \inst1|clk_int (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst1|clk_int~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|clk_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|clk_int .is_wysiwyg = "true";
defparam \inst1|clk_int .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \inst1|clk_int~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|clk_int~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|clk_int~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|clk_int~clkctrl .clock_type = "global clock";
defparam \inst1|clk_int~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneive_io_ibuf \Pix_clk~input (
	.i(Pix_clk),
	.ibar(gnd),
	.o(\Pix_clk~input_o ));
// synopsys translate_off
defparam \Pix_clk~input .bus_hold = "false";
defparam \Pix_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \Frame_valid~input (
	.i(Frame_valid),
	.ibar(gnd),
	.o(\Frame_valid~input_o ));
// synopsys translate_off
defparam \Frame_valid~input .bus_hold = "false";
defparam \Frame_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \Line_valid~input (
	.i(Line_valid),
	.ibar(gnd),
	.o(\Line_valid~input_o ));
// synopsys translate_off
defparam \Line_valid~input .bus_hold = "false";
defparam \Line_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N12
cycloneive_lcell_comb \inst4|pix_count_int[16]~20 (
// Equation(s):
// \inst4|pix_count_int[16]~20_combout  = (!\inst|state.wait_done~q  & (\inst|state.reset_state~q  & (!\inst|state.trigger_wait~q  & !\inst|state.errase~q )))

	.dataa(\inst|state.wait_done~q ),
	.datab(\inst|state.reset_state~q ),
	.datac(\inst|state.trigger_wait~q ),
	.datad(\inst|state.errase~q ),
	.cin(gnd),
	.combout(\inst4|pix_count_int[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|pix_count_int[16]~20 .lut_mask = 16'h0004;
defparam \inst4|pix_count_int[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N26
cycloneive_lcell_comb \inst4|pix_count_int[0]~63 (
// Equation(s):
// \inst4|pix_count_int[0]~63_combout  = \inst4|pix_count_int [0] $ (((\Frame_valid~input_o  & (\Line_valid~input_o  & \inst4|pix_count_int[16]~20_combout ))))

	.dataa(\Frame_valid~input_o ),
	.datab(\Line_valid~input_o ),
	.datac(\inst4|pix_count_int [0]),
	.datad(\inst4|pix_count_int[16]~20_combout ),
	.cin(gnd),
	.combout(\inst4|pix_count_int[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|pix_count_int[0]~63 .lut_mask = 16'h78F0;
defparam \inst4|pix_count_int[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N24
cycloneive_lcell_comb \inst4|pix_count_int[0]~feeder (
// Equation(s):
// \inst4|pix_count_int[0]~feeder_combout  = \inst4|pix_count_int[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|pix_count_int[0]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|pix_count_int[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|pix_count_int[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|pix_count_int[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N14
cycloneive_lcell_comb \inst1|process_1~0 (
// Equation(s):
// \inst1|process_1~0_combout  = (\inst|state.trigger_interno~q ) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.trigger_interno~q ),
	.cin(gnd),
	.combout(\inst1|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|process_1~0 .lut_mask = 16'hFF55;
defparam \inst1|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N25
dffeas \inst4|pix_count_int[0] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[0] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N12
cycloneive_lcell_comb \inst4|pix_count_int[1]~21 (
// Equation(s):
// \inst4|pix_count_int[1]~21_combout  = (\inst4|pix_count_int [0] & (\inst4|pix_count_int [1] $ (VCC))) # (!\inst4|pix_count_int [0] & (\inst4|pix_count_int [1] & VCC))
// \inst4|pix_count_int[1]~22  = CARRY((\inst4|pix_count_int [0] & \inst4|pix_count_int [1]))

	.dataa(\inst4|pix_count_int [0]),
	.datab(\inst4|pix_count_int [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|pix_count_int[1]~21_combout ),
	.cout(\inst4|pix_count_int[1]~22 ));
// synopsys translate_off
defparam \inst4|pix_count_int[1]~21 .lut_mask = 16'h6688;
defparam \inst4|pix_count_int[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N24
cycloneive_lcell_comb \inst4|pix_count_int[16]~57 (
// Equation(s):
// \inst4|pix_count_int[16]~57_combout  = (\Frame_valid~input_o  & (\Line_valid~input_o  & !\inst|state.errase~q ))

	.dataa(\Frame_valid~input_o ),
	.datab(gnd),
	.datac(\Line_valid~input_o ),
	.datad(\inst|state.errase~q ),
	.cin(gnd),
	.combout(\inst4|pix_count_int[16]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|pix_count_int[16]~57 .lut_mask = 16'h00A0;
defparam \inst4|pix_count_int[16]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N26
cycloneive_lcell_comb \inst4|pix_count_int[16]~58 (
// Equation(s):
// \inst4|pix_count_int[16]~58_combout  = (\inst|state.reset_state~q  & (!\inst|state.trigger_wait~q  & (!\inst|state.wait_done~q  & \inst4|pix_count_int[16]~57_combout )))

	.dataa(\inst|state.reset_state~q ),
	.datab(\inst|state.trigger_wait~q ),
	.datac(\inst|state.wait_done~q ),
	.datad(\inst4|pix_count_int[16]~57_combout ),
	.cin(gnd),
	.combout(\inst4|pix_count_int[16]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|pix_count_int[16]~58 .lut_mask = 16'h0200;
defparam \inst4|pix_count_int[16]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y5_N13
dffeas \inst4|pix_count_int[1] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[1]~21_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[1] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N14
cycloneive_lcell_comb \inst4|pix_count_int[2]~23 (
// Equation(s):
// \inst4|pix_count_int[2]~23_combout  = (\inst4|pix_count_int [2] & (!\inst4|pix_count_int[1]~22 )) # (!\inst4|pix_count_int [2] & ((\inst4|pix_count_int[1]~22 ) # (GND)))
// \inst4|pix_count_int[2]~24  = CARRY((!\inst4|pix_count_int[1]~22 ) # (!\inst4|pix_count_int [2]))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[1]~22 ),
	.combout(\inst4|pix_count_int[2]~23_combout ),
	.cout(\inst4|pix_count_int[2]~24 ));
// synopsys translate_off
defparam \inst4|pix_count_int[2]~23 .lut_mask = 16'h3C3F;
defparam \inst4|pix_count_int[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y5_N15
dffeas \inst4|pix_count_int[2] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[2]~23_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[2] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N16
cycloneive_lcell_comb \inst4|pix_count_int[3]~25 (
// Equation(s):
// \inst4|pix_count_int[3]~25_combout  = (\inst4|pix_count_int [3] & (\inst4|pix_count_int[2]~24  $ (GND))) # (!\inst4|pix_count_int [3] & (!\inst4|pix_count_int[2]~24  & VCC))
// \inst4|pix_count_int[3]~26  = CARRY((\inst4|pix_count_int [3] & !\inst4|pix_count_int[2]~24 ))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[2]~24 ),
	.combout(\inst4|pix_count_int[3]~25_combout ),
	.cout(\inst4|pix_count_int[3]~26 ));
// synopsys translate_off
defparam \inst4|pix_count_int[3]~25 .lut_mask = 16'hC30C;
defparam \inst4|pix_count_int[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y5_N17
dffeas \inst4|pix_count_int[3] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[3]~25_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[3] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N18
cycloneive_lcell_comb \inst4|pix_count_int[4]~27 (
// Equation(s):
// \inst4|pix_count_int[4]~27_combout  = (\inst4|pix_count_int [4] & (!\inst4|pix_count_int[3]~26 )) # (!\inst4|pix_count_int [4] & ((\inst4|pix_count_int[3]~26 ) # (GND)))
// \inst4|pix_count_int[4]~28  = CARRY((!\inst4|pix_count_int[3]~26 ) # (!\inst4|pix_count_int [4]))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[3]~26 ),
	.combout(\inst4|pix_count_int[4]~27_combout ),
	.cout(\inst4|pix_count_int[4]~28 ));
// synopsys translate_off
defparam \inst4|pix_count_int[4]~27 .lut_mask = 16'h3C3F;
defparam \inst4|pix_count_int[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y5_N19
dffeas \inst4|pix_count_int[4] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[4]~27_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[4] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N20
cycloneive_lcell_comb \inst4|pix_count_int[5]~29 (
// Equation(s):
// \inst4|pix_count_int[5]~29_combout  = (\inst4|pix_count_int [5] & (\inst4|pix_count_int[4]~28  $ (GND))) # (!\inst4|pix_count_int [5] & (!\inst4|pix_count_int[4]~28  & VCC))
// \inst4|pix_count_int[5]~30  = CARRY((\inst4|pix_count_int [5] & !\inst4|pix_count_int[4]~28 ))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[4]~28 ),
	.combout(\inst4|pix_count_int[5]~29_combout ),
	.cout(\inst4|pix_count_int[5]~30 ));
// synopsys translate_off
defparam \inst4|pix_count_int[5]~29 .lut_mask = 16'hC30C;
defparam \inst4|pix_count_int[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y5_N21
dffeas \inst4|pix_count_int[5] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[5]~29_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[5] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N22
cycloneive_lcell_comb \inst4|pix_count_int[6]~31 (
// Equation(s):
// \inst4|pix_count_int[6]~31_combout  = (\inst4|pix_count_int [6] & (!\inst4|pix_count_int[5]~30 )) # (!\inst4|pix_count_int [6] & ((\inst4|pix_count_int[5]~30 ) # (GND)))
// \inst4|pix_count_int[6]~32  = CARRY((!\inst4|pix_count_int[5]~30 ) # (!\inst4|pix_count_int [6]))

	.dataa(\inst4|pix_count_int [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[5]~30 ),
	.combout(\inst4|pix_count_int[6]~31_combout ),
	.cout(\inst4|pix_count_int[6]~32 ));
// synopsys translate_off
defparam \inst4|pix_count_int[6]~31 .lut_mask = 16'h5A5F;
defparam \inst4|pix_count_int[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y5_N23
dffeas \inst4|pix_count_int[6] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[6]~31_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[6] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N24
cycloneive_lcell_comb \inst4|pix_count_int[7]~33 (
// Equation(s):
// \inst4|pix_count_int[7]~33_combout  = (\inst4|pix_count_int [7] & (\inst4|pix_count_int[6]~32  $ (GND))) # (!\inst4|pix_count_int [7] & (!\inst4|pix_count_int[6]~32  & VCC))
// \inst4|pix_count_int[7]~34  = CARRY((\inst4|pix_count_int [7] & !\inst4|pix_count_int[6]~32 ))

	.dataa(\inst4|pix_count_int [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[6]~32 ),
	.combout(\inst4|pix_count_int[7]~33_combout ),
	.cout(\inst4|pix_count_int[7]~34 ));
// synopsys translate_off
defparam \inst4|pix_count_int[7]~33 .lut_mask = 16'hA50A;
defparam \inst4|pix_count_int[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y5_N25
dffeas \inst4|pix_count_int[7] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[7]~33_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[7] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N26
cycloneive_lcell_comb \inst4|pix_count_int[8]~35 (
// Equation(s):
// \inst4|pix_count_int[8]~35_combout  = (\inst4|pix_count_int [8] & (!\inst4|pix_count_int[7]~34 )) # (!\inst4|pix_count_int [8] & ((\inst4|pix_count_int[7]~34 ) # (GND)))
// \inst4|pix_count_int[8]~36  = CARRY((!\inst4|pix_count_int[7]~34 ) # (!\inst4|pix_count_int [8]))

	.dataa(\inst4|pix_count_int [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[7]~34 ),
	.combout(\inst4|pix_count_int[8]~35_combout ),
	.cout(\inst4|pix_count_int[8]~36 ));
// synopsys translate_off
defparam \inst4|pix_count_int[8]~35 .lut_mask = 16'h5A5F;
defparam \inst4|pix_count_int[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y5_N27
dffeas \inst4|pix_count_int[8] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[8]~35_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[8] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N28
cycloneive_lcell_comb \inst4|pix_count_int[9]~37 (
// Equation(s):
// \inst4|pix_count_int[9]~37_combout  = (\inst4|pix_count_int [9] & (\inst4|pix_count_int[8]~36  $ (GND))) # (!\inst4|pix_count_int [9] & (!\inst4|pix_count_int[8]~36  & VCC))
// \inst4|pix_count_int[9]~38  = CARRY((\inst4|pix_count_int [9] & !\inst4|pix_count_int[8]~36 ))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[8]~36 ),
	.combout(\inst4|pix_count_int[9]~37_combout ),
	.cout(\inst4|pix_count_int[9]~38 ));
// synopsys translate_off
defparam \inst4|pix_count_int[9]~37 .lut_mask = 16'hC30C;
defparam \inst4|pix_count_int[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y5_N29
dffeas \inst4|pix_count_int[9] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[9]~37_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[9] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N30
cycloneive_lcell_comb \inst4|pix_count_int[10]~39 (
// Equation(s):
// \inst4|pix_count_int[10]~39_combout  = (\inst4|pix_count_int [10] & (!\inst4|pix_count_int[9]~38 )) # (!\inst4|pix_count_int [10] & ((\inst4|pix_count_int[9]~38 ) # (GND)))
// \inst4|pix_count_int[10]~40  = CARRY((!\inst4|pix_count_int[9]~38 ) # (!\inst4|pix_count_int [10]))

	.dataa(\inst4|pix_count_int [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[9]~38 ),
	.combout(\inst4|pix_count_int[10]~39_combout ),
	.cout(\inst4|pix_count_int[10]~40 ));
// synopsys translate_off
defparam \inst4|pix_count_int[10]~39 .lut_mask = 16'h5A5F;
defparam \inst4|pix_count_int[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y5_N31
dffeas \inst4|pix_count_int[10] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[10]~39_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[10] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N0
cycloneive_lcell_comb \inst4|pix_count_int[11]~41 (
// Equation(s):
// \inst4|pix_count_int[11]~41_combout  = (\inst4|pix_count_int [11] & (\inst4|pix_count_int[10]~40  $ (GND))) # (!\inst4|pix_count_int [11] & (!\inst4|pix_count_int[10]~40  & VCC))
// \inst4|pix_count_int[11]~42  = CARRY((\inst4|pix_count_int [11] & !\inst4|pix_count_int[10]~40 ))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[10]~40 ),
	.combout(\inst4|pix_count_int[11]~41_combout ),
	.cout(\inst4|pix_count_int[11]~42 ));
// synopsys translate_off
defparam \inst4|pix_count_int[11]~41 .lut_mask = 16'hC30C;
defparam \inst4|pix_count_int[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y4_N1
dffeas \inst4|pix_count_int[11] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[11]~41_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[11] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N2
cycloneive_lcell_comb \inst4|pix_count_int[12]~43 (
// Equation(s):
// \inst4|pix_count_int[12]~43_combout  = (\inst4|pix_count_int [12] & (!\inst4|pix_count_int[11]~42 )) # (!\inst4|pix_count_int [12] & ((\inst4|pix_count_int[11]~42 ) # (GND)))
// \inst4|pix_count_int[12]~44  = CARRY((!\inst4|pix_count_int[11]~42 ) # (!\inst4|pix_count_int [12]))

	.dataa(\inst4|pix_count_int [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[11]~42 ),
	.combout(\inst4|pix_count_int[12]~43_combout ),
	.cout(\inst4|pix_count_int[12]~44 ));
// synopsys translate_off
defparam \inst4|pix_count_int[12]~43 .lut_mask = 16'h5A5F;
defparam \inst4|pix_count_int[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y4_N3
dffeas \inst4|pix_count_int[12] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[12]~43_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[12] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N4
cycloneive_lcell_comb \inst4|pix_count_int[13]~45 (
// Equation(s):
// \inst4|pix_count_int[13]~45_combout  = (\inst4|pix_count_int [13] & (\inst4|pix_count_int[12]~44  $ (GND))) # (!\inst4|pix_count_int [13] & (!\inst4|pix_count_int[12]~44  & VCC))
// \inst4|pix_count_int[13]~46  = CARRY((\inst4|pix_count_int [13] & !\inst4|pix_count_int[12]~44 ))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[12]~44 ),
	.combout(\inst4|pix_count_int[13]~45_combout ),
	.cout(\inst4|pix_count_int[13]~46 ));
// synopsys translate_off
defparam \inst4|pix_count_int[13]~45 .lut_mask = 16'hC30C;
defparam \inst4|pix_count_int[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y4_N5
dffeas \inst4|pix_count_int[13] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[13]~45_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[13] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N6
cycloneive_lcell_comb \inst4|pix_count_int[14]~47 (
// Equation(s):
// \inst4|pix_count_int[14]~47_combout  = (\inst4|pix_count_int [14] & (!\inst4|pix_count_int[13]~46 )) # (!\inst4|pix_count_int [14] & ((\inst4|pix_count_int[13]~46 ) # (GND)))
// \inst4|pix_count_int[14]~48  = CARRY((!\inst4|pix_count_int[13]~46 ) # (!\inst4|pix_count_int [14]))

	.dataa(\inst4|pix_count_int [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[13]~46 ),
	.combout(\inst4|pix_count_int[14]~47_combout ),
	.cout(\inst4|pix_count_int[14]~48 ));
// synopsys translate_off
defparam \inst4|pix_count_int[14]~47 .lut_mask = 16'h5A5F;
defparam \inst4|pix_count_int[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y4_N7
dffeas \inst4|pix_count_int[14] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[14]~47_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[14] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N8
cycloneive_lcell_comb \inst4|pix_count_int[15]~49 (
// Equation(s):
// \inst4|pix_count_int[15]~49_combout  = (\inst4|pix_count_int [15] & (\inst4|pix_count_int[14]~48  $ (GND))) # (!\inst4|pix_count_int [15] & (!\inst4|pix_count_int[14]~48  & VCC))
// \inst4|pix_count_int[15]~50  = CARRY((\inst4|pix_count_int [15] & !\inst4|pix_count_int[14]~48 ))

	.dataa(\inst4|pix_count_int [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[14]~48 ),
	.combout(\inst4|pix_count_int[15]~49_combout ),
	.cout(\inst4|pix_count_int[15]~50 ));
// synopsys translate_off
defparam \inst4|pix_count_int[15]~49 .lut_mask = 16'hA50A;
defparam \inst4|pix_count_int[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y4_N9
dffeas \inst4|pix_count_int[15] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[15]~49_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[15] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N10
cycloneive_lcell_comb \inst4|pix_count_int[16]~51 (
// Equation(s):
// \inst4|pix_count_int[16]~51_combout  = (\inst4|pix_count_int [16] & (!\inst4|pix_count_int[15]~50 )) # (!\inst4|pix_count_int [16] & ((\inst4|pix_count_int[15]~50 ) # (GND)))
// \inst4|pix_count_int[16]~52  = CARRY((!\inst4|pix_count_int[15]~50 ) # (!\inst4|pix_count_int [16]))

	.dataa(\inst4|pix_count_int [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[15]~50 ),
	.combout(\inst4|pix_count_int[16]~51_combout ),
	.cout(\inst4|pix_count_int[16]~52 ));
// synopsys translate_off
defparam \inst4|pix_count_int[16]~51 .lut_mask = 16'h5A5F;
defparam \inst4|pix_count_int[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y4_N11
dffeas \inst4|pix_count_int[16] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[16]~51_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[16] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N12
cycloneive_lcell_comb \inst4|pix_count_int[17]~53 (
// Equation(s):
// \inst4|pix_count_int[17]~53_combout  = (\inst4|pix_count_int [17] & (\inst4|pix_count_int[16]~52  $ (GND))) # (!\inst4|pix_count_int [17] & (!\inst4|pix_count_int[16]~52  & VCC))
// \inst4|pix_count_int[17]~54  = CARRY((\inst4|pix_count_int [17] & !\inst4|pix_count_int[16]~52 ))

	.dataa(\inst4|pix_count_int [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[16]~52 ),
	.combout(\inst4|pix_count_int[17]~53_combout ),
	.cout(\inst4|pix_count_int[17]~54 ));
// synopsys translate_off
defparam \inst4|pix_count_int[17]~53 .lut_mask = 16'hA50A;
defparam \inst4|pix_count_int[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y4_N13
dffeas \inst4|pix_count_int[17] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[17]~53_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[17] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N14
cycloneive_lcell_comb \inst4|pix_count_int[18]~55 (
// Equation(s):
// \inst4|pix_count_int[18]~55_combout  = (\inst4|pix_count_int [18] & (!\inst4|pix_count_int[17]~54 )) # (!\inst4|pix_count_int [18] & ((\inst4|pix_count_int[17]~54 ) # (GND)))
// \inst4|pix_count_int[18]~56  = CARRY((!\inst4|pix_count_int[17]~54 ) # (!\inst4|pix_count_int [18]))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[17]~54 ),
	.combout(\inst4|pix_count_int[18]~55_combout ),
	.cout(\inst4|pix_count_int[18]~56 ));
// synopsys translate_off
defparam \inst4|pix_count_int[18]~55 .lut_mask = 16'h3C3F;
defparam \inst4|pix_count_int[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y4_N15
dffeas \inst4|pix_count_int[18] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[18]~55_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[18] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N16
cycloneive_lcell_comb \inst4|pix_count_int[19]~59 (
// Equation(s):
// \inst4|pix_count_int[19]~59_combout  = (\inst4|pix_count_int [19] & (\inst4|pix_count_int[18]~56  $ (GND))) # (!\inst4|pix_count_int [19] & (!\inst4|pix_count_int[18]~56  & VCC))
// \inst4|pix_count_int[19]~60  = CARRY((\inst4|pix_count_int [19] & !\inst4|pix_count_int[18]~56 ))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[18]~56 ),
	.combout(\inst4|pix_count_int[19]~59_combout ),
	.cout(\inst4|pix_count_int[19]~60 ));
// synopsys translate_off
defparam \inst4|pix_count_int[19]~59 .lut_mask = 16'hC30C;
defparam \inst4|pix_count_int[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y4_N17
dffeas \inst4|pix_count_int[19] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[19]~59_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[19] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N18
cycloneive_lcell_comb \inst4|pix_count_int[20]~61 (
// Equation(s):
// \inst4|pix_count_int[20]~61_combout  = \inst4|pix_count_int[19]~60  $ (\inst4|pix_count_int [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|pix_count_int [20]),
	.cin(\inst4|pix_count_int[19]~60 ),
	.combout(\inst4|pix_count_int[20]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|pix_count_int[20]~61 .lut_mask = 16'h0FF0;
defparam \inst4|pix_count_int[20]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y4_N19
dffeas \inst4|pix_count_int[20] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|pix_count_int[20]~61_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_count_int[16]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[20] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N10
cycloneive_lcell_comb \inst1|LessThan0~2 (
// Equation(s):
// \inst1|LessThan0~2_combout  = (((!\inst4|pix_count_int [11]) # (!\inst4|pix_count_int [8])) # (!\inst4|pix_count_int [9])) # (!\inst4|pix_count_int [10])

	.dataa(\inst4|pix_count_int [10]),
	.datab(\inst4|pix_count_int [9]),
	.datac(\inst4|pix_count_int [8]),
	.datad(\inst4|pix_count_int [11]),
	.cin(gnd),
	.combout(\inst1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \inst1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N8
cycloneive_lcell_comb \inst1|LessThan0~0 (
// Equation(s):
// \inst1|LessThan0~0_combout  = (((!\inst4|pix_count_int [3]) # (!\inst4|pix_count_int [0])) # (!\inst4|pix_count_int [2])) # (!\inst4|pix_count_int [1])

	.dataa(\inst4|pix_count_int [1]),
	.datab(\inst4|pix_count_int [2]),
	.datac(\inst4|pix_count_int [0]),
	.datad(\inst4|pix_count_int [3]),
	.cin(gnd),
	.combout(\inst1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \inst1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N14
cycloneive_lcell_comb \inst1|LessThan0~1 (
// Equation(s):
// \inst1|LessThan0~1_combout  = (((!\inst4|pix_count_int [7]) # (!\inst4|pix_count_int [5])) # (!\inst4|pix_count_int [4])) # (!\inst4|pix_count_int [6])

	.dataa(\inst4|pix_count_int [6]),
	.datab(\inst4|pix_count_int [4]),
	.datac(\inst4|pix_count_int [5]),
	.datad(\inst4|pix_count_int [7]),
	.cin(gnd),
	.combout(\inst1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \inst1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N22
cycloneive_lcell_comb \inst1|LessThan0~3 (
// Equation(s):
// \inst1|LessThan0~3_combout  = (((!\inst4|pix_count_int [12]) # (!\inst4|pix_count_int [15])) # (!\inst4|pix_count_int [13])) # (!\inst4|pix_count_int [14])

	.dataa(\inst4|pix_count_int [14]),
	.datab(\inst4|pix_count_int [13]),
	.datac(\inst4|pix_count_int [15]),
	.datad(\inst4|pix_count_int [12]),
	.cin(gnd),
	.combout(\inst1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \inst1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N0
cycloneive_lcell_comb \inst1|LessThan0~4 (
// Equation(s):
// \inst1|LessThan0~4_combout  = (\inst1|LessThan0~2_combout ) # ((\inst1|LessThan0~0_combout ) # ((\inst1|LessThan0~1_combout ) # (\inst1|LessThan0~3_combout )))

	.dataa(\inst1|LessThan0~2_combout ),
	.datab(\inst1|LessThan0~0_combout ),
	.datac(\inst1|LessThan0~1_combout ),
	.datad(\inst1|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N2
cycloneive_lcell_comb \inst1|LessThan0~5 (
// Equation(s):
// \inst1|LessThan0~5_combout  = (\inst4|pix_count_int [16] & (\inst4|pix_count_int [17] & !\inst1|LessThan0~4_combout ))

	.dataa(\inst4|pix_count_int [16]),
	.datab(gnd),
	.datac(\inst4|pix_count_int [17]),
	.datad(\inst1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~5 .lut_mask = 16'h00A0;
defparam \inst1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N4
cycloneive_lcell_comb \inst1|LessThan0~6 (
// Equation(s):
// \inst1|LessThan0~6_combout  = ((!\inst4|pix_count_int [18] & (!\inst4|pix_count_int [19] & !\inst1|LessThan0~5_combout ))) # (!\inst4|pix_count_int [20])

	.dataa(\inst4|pix_count_int [18]),
	.datab(\inst4|pix_count_int [19]),
	.datac(\inst4|pix_count_int [20]),
	.datad(\inst1|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~6 .lut_mask = 16'h0F1F;
defparam \inst1|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N6
cycloneive_lcell_comb \inst1|state.fin~0 (
// Equation(s):
// \inst1|state.fin~0_combout  = (\inst1|state.fin~q ) # (!\inst1|LessThan0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|state.fin~q ),
	.datad(\inst1|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\inst1|state.fin~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state.fin~0 .lut_mask = 16'hF0FF;
defparam \inst1|state.fin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y6_N7
dffeas \inst1|state.fin (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|state.fin~0_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state.fin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state.fin .is_wysiwyg = "true";
defparam \inst1|state.fin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N24
cycloneive_lcell_comb \inst|Selector17~0 (
// Equation(s):
// \inst|Selector17~0_combout  = (\Trigger~input_o  & (\inst|state.escritura~q  & !\inst1|state.fin~q ))

	.dataa(\Trigger~input_o ),
	.datab(\inst|state.escritura~q ),
	.datac(gnd),
	.datad(\inst1|state.fin~q ),
	.cin(gnd),
	.combout(\inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector17~0 .lut_mask = 16'h0088;
defparam \inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N10
cycloneive_lcell_comb \inst|Selector17~1 (
// Equation(s):
// \inst|Selector17~1_combout  = (\inst|Selector17~0_combout ) # ((\inst|cuenta_trigger_camara [2] & \inst|state.trigger_camara~q ))

	.dataa(\inst|cuenta_trigger_camara [2]),
	.datab(gnd),
	.datac(\inst|state.trigger_camara~q ),
	.datad(\inst|Selector17~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector17~1 .lut_mask = 16'hFFA0;
defparam \inst|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N11
dffeas \inst|state.escritura (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.escritura~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.escritura .is_wysiwyg = "true";
defparam \inst|state.escritura .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N16
cycloneive_lcell_comb \inst|Selector14~0 (
// Equation(s):
// \inst|Selector14~0_combout  = (\Trigger~input_o  & (((\inst|state.trigger_wait~q )))) # (!\Trigger~input_o  & (\inst|state.escritura~q  & ((!\inst1|state.fin~q ))))

	.dataa(\Trigger~input_o ),
	.datab(\inst|state.escritura~q ),
	.datac(\inst|state.trigger_wait~q ),
	.datad(\inst1|state.fin~q ),
	.cin(gnd),
	.combout(\inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~0 .lut_mask = 16'hA0E4;
defparam \inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N12
cycloneive_lcell_comb \inst|Selector14~1 (
// Equation(s):
// \inst|Selector14~1_combout  = (\inst|Selector14~0_combout ) # ((\inst|state.wait_done~q  & \inst5|inst|state.done~q ))

	.dataa(\inst|state.wait_done~q ),
	.datab(gnd),
	.datac(\inst|Selector14~0_combout ),
	.datad(\inst5|inst|state.done~q ),
	.cin(gnd),
	.combout(\inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~1 .lut_mask = 16'hFAF0;
defparam \inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N13
dffeas \inst|state.trigger_wait (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.trigger_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.trigger_wait .is_wysiwyg = "true";
defparam \inst|state.trigger_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N30
cycloneive_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = (!\Trigger~input_o  & \inst|state.trigger_wait~q )

	.dataa(\Trigger~input_o ),
	.datab(gnd),
	.datac(\inst|state.trigger_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~0 .lut_mask = 16'h5050;
defparam \inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N28
cycloneive_lcell_comb \inst|state.trigger_interno~feeder (
// Equation(s):
// \inst|state.trigger_interno~feeder_combout  = \inst|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Selector15~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|state.trigger_interno~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|state.trigger_interno~feeder .lut_mask = 16'hF0F0;
defparam \inst|state.trigger_interno~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y7_N29
dffeas \inst|state.trigger_interno (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|state.trigger_interno~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.trigger_interno~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.trigger_interno .is_wysiwyg = "true";
defparam \inst|state.trigger_interno .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N28
cycloneive_lcell_comb \inst|Selector16~0 (
// Equation(s):
// \inst|Selector16~0_combout  = (\inst|state.trigger_interno~q ) # ((\inst|state.trigger_camara~q  & !\inst|cuenta_trigger_camara [2]))

	.dataa(\inst|state.trigger_interno~q ),
	.datab(gnd),
	.datac(\inst|state.trigger_camara~q ),
	.datad(\inst|cuenta_trigger_camara [2]),
	.cin(gnd),
	.combout(\inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector16~0 .lut_mask = 16'hAAFA;
defparam \inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N29
dffeas \inst|state.trigger_camara (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.trigger_camara~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.trigger_camara .is_wysiwyg = "true";
defparam \inst|state.trigger_camara .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N27
dffeas \inst|cuenta_trigger_camara[0] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|cuenta_trigger_camara~2_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.trigger_camara~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cuenta_trigger_camara [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cuenta_trigger_camara[0] .is_wysiwyg = "true";
defparam \inst|cuenta_trigger_camara[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N20
cycloneive_lcell_comb \inst|cuenta_trigger_camara~1 (
// Equation(s):
// \inst|cuenta_trigger_camara~1_combout  = (!\inst|cuenta_trigger_camara [2] & (\inst|cuenta_trigger_camara [0] $ (\inst|cuenta_trigger_camara [1])))

	.dataa(\inst|cuenta_trigger_camara [0]),
	.datab(gnd),
	.datac(\inst|cuenta_trigger_camara [1]),
	.datad(\inst|cuenta_trigger_camara [2]),
	.cin(gnd),
	.combout(\inst|cuenta_trigger_camara~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cuenta_trigger_camara~1 .lut_mask = 16'h005A;
defparam \inst|cuenta_trigger_camara~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N21
dffeas \inst|cuenta_trigger_camara[1] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|cuenta_trigger_camara~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.trigger_camara~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cuenta_trigger_camara [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cuenta_trigger_camara[1] .is_wysiwyg = "true";
defparam \inst|cuenta_trigger_camara[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N22
cycloneive_lcell_comb \inst|cuenta_trigger_camara~0 (
// Equation(s):
// \inst|cuenta_trigger_camara~0_combout  = (\inst|cuenta_trigger_camara [0] & (!\inst|cuenta_trigger_camara [2] & \inst|cuenta_trigger_camara [1]))

	.dataa(\inst|cuenta_trigger_camara [0]),
	.datab(gnd),
	.datac(\inst|cuenta_trigger_camara [2]),
	.datad(\inst|cuenta_trigger_camara [1]),
	.cin(gnd),
	.combout(\inst|cuenta_trigger_camara~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cuenta_trigger_camara~0 .lut_mask = 16'h0A00;
defparam \inst|cuenta_trigger_camara~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N23
dffeas \inst|cuenta_trigger_camara[2] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|cuenta_trigger_camara~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.trigger_camara~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cuenta_trigger_camara [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cuenta_trigger_camara[2] .is_wysiwyg = "true";
defparam \inst|cuenta_trigger_camara[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N16
cycloneive_lcell_comb \inst|LessThan1~0 (
// Equation(s):
// \inst|LessThan1~0_combout  = (\inst|cuenta_trigger_camara [2]) # ((\inst|cuenta_trigger_camara [0] & \inst|cuenta_trigger_camara [1]))

	.dataa(\inst|cuenta_trigger_camara [2]),
	.datab(gnd),
	.datac(\inst|cuenta_trigger_camara [0]),
	.datad(\inst|cuenta_trigger_camara [1]),
	.cin(gnd),
	.combout(\inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan1~0 .lut_mask = 16'hFAAA;
defparam \inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N20
cycloneive_lcell_comb \inst|Selector19~0 (
// Equation(s):
// \inst|Selector19~0_combout  = (\inst|state.UART_terminado~q  & ((\inst6|r_TX_Done~q ) # ((\inst|state.escritura~q  & \inst1|state.fin~q )))) # (!\inst|state.UART_terminado~q  & (\inst|state.escritura~q  & ((\inst1|state.fin~q ))))

	.dataa(\inst|state.UART_terminado~q ),
	.datab(\inst|state.escritura~q ),
	.datac(\inst6|r_TX_Done~q ),
	.datad(\inst1|state.fin~q ),
	.cin(gnd),
	.combout(\inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~0 .lut_mask = 16'hECA0;
defparam \inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N2
cycloneive_lcell_comb \inst|Selector19~1 (
// Equation(s):
// \inst|Selector19~1_combout  = (\inst|Selector19~0_combout ) # ((!\inst|Equal0~6_combout  & (!\inst|LessThan1~0_combout  & \inst|state.UART_send_start~q )))

	.dataa(\inst|Equal0~6_combout ),
	.datab(\inst|LessThan1~0_combout ),
	.datac(\inst|state.UART_send_start~q ),
	.datad(\inst|Selector19~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~1 .lut_mask = 16'hFF10;
defparam \inst|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N3
dffeas \inst|state.UART_send_start (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.UART_send_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.UART_send_start .is_wysiwyg = "true";
defparam \inst|state.UART_send_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N8
cycloneive_lcell_comb \inst|count_mem[0]~54 (
// Equation(s):
// \inst|count_mem[0]~54_combout  = (\inst|state.UART_send_start~q ) # ((\inst|Equal0~0_combout  & (\inst|state.errase~q  & \inst|Equal0~5_combout )))

	.dataa(\inst|state.UART_send_start~q ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|state.errase~q ),
	.datad(\inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|count_mem[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_mem[0]~54 .lut_mask = 16'hEAAA;
defparam \inst|count_mem[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y7_N13
dffeas \inst|count_mem[0] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[0]~20_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[0] .is_wysiwyg = "true";
defparam \inst|count_mem[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N14
cycloneive_lcell_comb \inst|count_mem[1]~22 (
// Equation(s):
// \inst|count_mem[1]~22_combout  = (\inst|count_mem [1] & (!\inst|count_mem[0]~21 )) # (!\inst|count_mem [1] & ((\inst|count_mem[0]~21 ) # (GND)))
// \inst|count_mem[1]~23  = CARRY((!\inst|count_mem[0]~21 ) # (!\inst|count_mem [1]))

	.dataa(gnd),
	.datab(\inst|count_mem [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[0]~21 ),
	.combout(\inst|count_mem[1]~22_combout ),
	.cout(\inst|count_mem[1]~23 ));
// synopsys translate_off
defparam \inst|count_mem[1]~22 .lut_mask = 16'h3C3F;
defparam \inst|count_mem[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N15
dffeas \inst|count_mem[1] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[1]~22_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[1] .is_wysiwyg = "true";
defparam \inst|count_mem[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N16
cycloneive_lcell_comb \inst|count_mem[2]~24 (
// Equation(s):
// \inst|count_mem[2]~24_combout  = (\inst|count_mem [2] & (\inst|count_mem[1]~23  $ (GND))) # (!\inst|count_mem [2] & (!\inst|count_mem[1]~23  & VCC))
// \inst|count_mem[2]~25  = CARRY((\inst|count_mem [2] & !\inst|count_mem[1]~23 ))

	.dataa(gnd),
	.datab(\inst|count_mem [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[1]~23 ),
	.combout(\inst|count_mem[2]~24_combout ),
	.cout(\inst|count_mem[2]~25 ));
// synopsys translate_off
defparam \inst|count_mem[2]~24 .lut_mask = 16'hC30C;
defparam \inst|count_mem[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N17
dffeas \inst|count_mem[2] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[2]~24_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[2] .is_wysiwyg = "true";
defparam \inst|count_mem[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N18
cycloneive_lcell_comb \inst|count_mem[3]~26 (
// Equation(s):
// \inst|count_mem[3]~26_combout  = (\inst|count_mem [3] & (!\inst|count_mem[2]~25 )) # (!\inst|count_mem [3] & ((\inst|count_mem[2]~25 ) # (GND)))
// \inst|count_mem[3]~27  = CARRY((!\inst|count_mem[2]~25 ) # (!\inst|count_mem [3]))

	.dataa(gnd),
	.datab(\inst|count_mem [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[2]~25 ),
	.combout(\inst|count_mem[3]~26_combout ),
	.cout(\inst|count_mem[3]~27 ));
// synopsys translate_off
defparam \inst|count_mem[3]~26 .lut_mask = 16'h3C3F;
defparam \inst|count_mem[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N19
dffeas \inst|count_mem[3] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[3]~26_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[3] .is_wysiwyg = "true";
defparam \inst|count_mem[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N20
cycloneive_lcell_comb \inst|count_mem[4]~28 (
// Equation(s):
// \inst|count_mem[4]~28_combout  = (\inst|count_mem [4] & (\inst|count_mem[3]~27  $ (GND))) # (!\inst|count_mem [4] & (!\inst|count_mem[3]~27  & VCC))
// \inst|count_mem[4]~29  = CARRY((\inst|count_mem [4] & !\inst|count_mem[3]~27 ))

	.dataa(gnd),
	.datab(\inst|count_mem [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_mem[3]~27 ),
	.combout(\inst|count_mem[4]~28_combout ),
	.cout(\inst|count_mem[4]~29 ));
// synopsys translate_off
defparam \inst|count_mem[4]~28 .lut_mask = 16'hC30C;
defparam \inst|count_mem[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N21
dffeas \inst|count_mem[4] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[4]~28_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[4] .is_wysiwyg = "true";
defparam \inst|count_mem[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y7_N23
dffeas \inst|count_mem[5] (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|count_mem[5]~30_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(\inst|count_mem[0]~54_combout ),
	.sload(gnd),
	.ena(\inst|count_mem[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_mem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_mem[5] .is_wysiwyg = "true";
defparam \inst|count_mem[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N6
cycloneive_lcell_comb \inst|Equal0~2 (
// Equation(s):
// \inst|Equal0~2_combout  = (\inst|count_mem [5] & (\inst|count_mem [4] & (\inst|count_mem [7] & \inst|count_mem [6])))

	.dataa(\inst|count_mem [5]),
	.datab(\inst|count_mem [4]),
	.datac(\inst|count_mem [7]),
	.datad(\inst|count_mem [6]),
	.cin(gnd),
	.combout(\inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~2 .lut_mask = 16'h8000;
defparam \inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N0
cycloneive_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = (\inst|count_mem [0] & (\inst|count_mem [3] & (\inst|count_mem [1] & \inst|count_mem [2])))

	.dataa(\inst|count_mem [0]),
	.datab(\inst|count_mem [3]),
	.datac(\inst|count_mem [1]),
	.datad(\inst|count_mem [2]),
	.cin(gnd),
	.combout(\inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~1 .lut_mask = 16'h8000;
defparam \inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N4
cycloneive_lcell_comb \inst|Equal0~3 (
// Equation(s):
// \inst|Equal0~3_combout  = (\inst|count_mem [9] & (\inst|count_mem [10] & (\inst|count_mem [8] & \inst|count_mem [11])))

	.dataa(\inst|count_mem [9]),
	.datab(\inst|count_mem [10]),
	.datac(\inst|count_mem [8]),
	.datad(\inst|count_mem [11]),
	.cin(gnd),
	.combout(\inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~3 .lut_mask = 16'h8000;
defparam \inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N28
cycloneive_lcell_comb \inst|Equal0~4 (
// Equation(s):
// \inst|Equal0~4_combout  = (\inst|count_mem [15] & (\inst|count_mem [12] & (\inst|count_mem [14] & \inst|count_mem [13])))

	.dataa(\inst|count_mem [15]),
	.datab(\inst|count_mem [12]),
	.datac(\inst|count_mem [14]),
	.datad(\inst|count_mem [13]),
	.cin(gnd),
	.combout(\inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~4 .lut_mask = 16'h8000;
defparam \inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N2
cycloneive_lcell_comb \inst|Equal0~5 (
// Equation(s):
// \inst|Equal0~5_combout  = (\inst|Equal0~2_combout  & (\inst|Equal0~1_combout  & (\inst|Equal0~3_combout  & \inst|Equal0~4_combout )))

	.dataa(\inst|Equal0~2_combout ),
	.datab(\inst|Equal0~1_combout ),
	.datac(\inst|Equal0~3_combout ),
	.datad(\inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~5 .lut_mask = 16'h8000;
defparam \inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N14
cycloneive_lcell_comb \inst|Equal0~6 (
// Equation(s):
// \inst|Equal0~6_combout  = (\inst|Equal0~5_combout  & \inst|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Equal0~5_combout ),
	.datad(\inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~6 .lut_mask = 16'hF000;
defparam \inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N24
cycloneive_lcell_comb \inst6|Selector0~0 (
// Equation(s):
// \inst6|Selector0~0_combout  = (\inst6|r_SM_Main.s_TX_Start_Bit~q ) # ((\inst6|o_TX_Active~q  & ((\inst6|r_SM_Main.s_TX_Data_Bits~q ) # (\inst6|r_SM_Main.s_TX_Stop_Bit~q ))))

	.dataa(\inst6|r_SM_Main.s_TX_Data_Bits~q ),
	.datab(\inst6|r_SM_Main.s_TX_Start_Bit~q ),
	.datac(\inst6|o_TX_Active~q ),
	.datad(\inst6|r_SM_Main.s_TX_Stop_Bit~q ),
	.cin(gnd),
	.combout(\inst6|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector0~0 .lut_mask = 16'hFCEC;
defparam \inst6|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y5_N25
dffeas \inst6|o_TX_Active (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|o_TX_Active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|o_TX_Active .is_wysiwyg = "true";
defparam \inst6|o_TX_Active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N24
cycloneive_lcell_comb \inst|Selector20~0 (
// Equation(s):
// \inst|Selector20~0_combout  = (\inst|state.UART_mandando~q  & \inst6|o_TX_Active~q )

	.dataa(gnd),
	.datab(\inst|state.UART_mandando~q ),
	.datac(gnd),
	.datad(\inst6|o_TX_Active~q ),
	.cin(gnd),
	.combout(\inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~0 .lut_mask = 16'hCC00;
defparam \inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N30
cycloneive_lcell_comb \inst|Selector20~1 (
// Equation(s):
// \inst|Selector20~1_combout  = (\inst|Selector20~0_combout ) # ((!\inst|Equal0~6_combout  & (\inst|LessThan1~0_combout  & \inst|state.UART_send_start~q )))

	.dataa(\inst|Equal0~6_combout ),
	.datab(\inst|LessThan1~0_combout ),
	.datac(\inst|state.UART_send_start~q ),
	.datad(\inst|Selector20~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~1 .lut_mask = 16'hFF40;
defparam \inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N31
dffeas \inst|state.UART_mandando (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(\inst|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.UART_mandando~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.UART_mandando .is_wysiwyg = "true";
defparam \inst|state.UART_mandando .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N16
cycloneive_lcell_comb \inst|Selector18~0 (
// Equation(s):
// \inst|Selector18~0_combout  = (\inst|state.UART_terminado~q  & (((\inst|state.UART_mandando~q  & !\inst6|o_TX_Active~q )) # (!\inst6|r_TX_Done~q ))) # (!\inst|state.UART_terminado~q  & (\inst|state.UART_mandando~q  & ((!\inst6|o_TX_Active~q ))))

	.dataa(\inst|state.UART_terminado~q ),
	.datab(\inst|state.UART_mandando~q ),
	.datac(\inst6|r_TX_Done~q ),
	.datad(\inst6|o_TX_Active~q ),
	.cin(gnd),
	.combout(\inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~0 .lut_mask = 16'h0ACE;
defparam \inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N5
dffeas \inst|state.UART_terminado (
	.clk(\inst|clk_25~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Selector18~0_combout ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.UART_terminado~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.UART_terminado .is_wysiwyg = "true";
defparam \inst|state.UART_terminado .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N28
cycloneive_lcell_comb \inst|WideOr14 (
// Equation(s):
// \inst|WideOr14~combout  = (\inst|state.UART_terminado~q ) # ((\inst|state.UART_send_start~q ) # (\inst|state.UART_mandando~q ))

	.dataa(gnd),
	.datab(\inst|state.UART_terminado~q ),
	.datac(\inst|state.UART_send_start~q ),
	.datad(\inst|state.UART_mandando~q ),
	.cin(gnd),
	.combout(\inst|WideOr14~combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr14 .lut_mask = 16'hFFFC;
defparam \inst|WideOr14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N14
cycloneive_lcell_comb \inst3|SRAM_DQ[15]~16 (
// Equation(s):
// \inst3|SRAM_DQ[15]~16_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WideOr14~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[15]~16 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N15
dffeas \inst3|SRAM_DQ[15]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[15]~16_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[15]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[15]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[15]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N20
cycloneive_lcell_comb \inst3|SRAM_DQ[14]~17 (
// Equation(s):
// \inst3|SRAM_DQ[14]~17_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WideOr14~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[14]~17 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N21
dffeas \inst3|SRAM_DQ[14]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[14]~17_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[14]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[14]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[14]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N22
cycloneive_lcell_comb \inst3|SRAM_DQ[13]~18 (
// Equation(s):
// \inst3|SRAM_DQ[13]~18_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WideOr14~combout ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[13]~18 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y5_N23
dffeas \inst3|SRAM_DQ[13]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[13]~18_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[13]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[13]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[13]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N18
cycloneive_lcell_comb \inst3|SRAM_DQ[12]~19 (
// Equation(s):
// \inst3|SRAM_DQ[12]~19_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WideOr14~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[12]~19 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N19
dffeas \inst3|SRAM_DQ[12]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[12]~19_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[12]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[12]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[12]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N24
cycloneive_lcell_comb \inst3|SRAM_DQ[11]~20 (
// Equation(s):
// \inst3|SRAM_DQ[11]~20_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WideOr14~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[11]~20 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N25
dffeas \inst3|SRAM_DQ[11]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[11]~20_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[11]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[11]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[11]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N22
cycloneive_lcell_comb \inst3|SRAM_DQ[10]~21 (
// Equation(s):
// \inst3|SRAM_DQ[10]~21_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WideOr14~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[10]~21 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N23
dffeas \inst3|SRAM_DQ[10]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[10]~21_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[10]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[10]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[10]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N12
cycloneive_lcell_comb \inst3|SRAM_DQ[9]~22 (
// Equation(s):
// \inst3|SRAM_DQ[9]~22_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WideOr14~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[9]~22 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N13
dffeas \inst3|SRAM_DQ[9]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[9]~22_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[9]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[9]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[9]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N10
cycloneive_lcell_comb \inst3|SRAM_DQ[8]~23 (
// Equation(s):
// \inst3|SRAM_DQ[8]~23_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WideOr14~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[8]~23 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N11
dffeas \inst3|SRAM_DQ[8]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[8]~23_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[8]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[8]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[8]~en .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N27
dffeas \inst1|pix_previo[20] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|pix_count_int [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[20] .is_wysiwyg = "true";
defparam \inst1|pix_previo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N28
cycloneive_lcell_comb \inst1|pix_previo[16]~feeder (
// Equation(s):
// \inst1|pix_previo[16]~feeder_combout  = \inst4|pix_count_int [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|pix_count_int [16]),
	.cin(gnd),
	.combout(\inst1|pix_previo[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pix_previo[16]~feeder .lut_mask = 16'hFF00;
defparam \inst1|pix_previo[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N29
dffeas \inst1|pix_previo[16] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|pix_previo[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[16] .is_wysiwyg = "true";
defparam \inst1|pix_previo[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N23
dffeas \inst1|pix_previo[17] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|pix_count_int [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[17] .is_wysiwyg = "true";
defparam \inst1|pix_previo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N22
cycloneive_lcell_comb \inst1|Equal0~10 (
// Equation(s):
// \inst1|Equal0~10_combout  = (\inst4|pix_count_int [16] & (\inst1|pix_previo [16] & (\inst1|pix_previo [17] $ (!\inst4|pix_count_int [17])))) # (!\inst4|pix_count_int [16] & (!\inst1|pix_previo [16] & (\inst1|pix_previo [17] $ (!\inst4|pix_count_int 
// [17]))))

	.dataa(\inst4|pix_count_int [16]),
	.datab(\inst1|pix_previo [16]),
	.datac(\inst1|pix_previo [17]),
	.datad(\inst4|pix_count_int [17]),
	.cin(gnd),
	.combout(\inst1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~10 .lut_mask = 16'h9009;
defparam \inst1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N3
dffeas \inst1|pix_previo[19] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|pix_count_int [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[19] .is_wysiwyg = "true";
defparam \inst1|pix_previo[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N12
cycloneive_lcell_comb \inst1|pix_previo[18]~feeder (
// Equation(s):
// \inst1|pix_previo[18]~feeder_combout  = \inst4|pix_count_int [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|pix_count_int [18]),
	.cin(gnd),
	.combout(\inst1|pix_previo[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pix_previo[18]~feeder .lut_mask = 16'hFF00;
defparam \inst1|pix_previo[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N13
dffeas \inst1|pix_previo[18] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|pix_previo[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[18] .is_wysiwyg = "true";
defparam \inst1|pix_previo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N2
cycloneive_lcell_comb \inst1|Equal0~11 (
// Equation(s):
// \inst1|Equal0~11_combout  = (\inst4|pix_count_int [19] & (\inst1|pix_previo [19] & (\inst4|pix_count_int [18] $ (!\inst1|pix_previo [18])))) # (!\inst4|pix_count_int [19] & (!\inst1|pix_previo [19] & (\inst4|pix_count_int [18] $ (!\inst1|pix_previo 
// [18]))))

	.dataa(\inst4|pix_count_int [19]),
	.datab(\inst4|pix_count_int [18]),
	.datac(\inst1|pix_previo [19]),
	.datad(\inst1|pix_previo [18]),
	.cin(gnd),
	.combout(\inst1|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~11 .lut_mask = 16'h8421;
defparam \inst1|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N24
cycloneive_lcell_comb \inst1|Equal0~12 (
// Equation(s):
// \inst1|Equal0~12_combout  = (\inst1|Equal0~10_combout  & (\inst1|Equal0~11_combout  & (\inst4|pix_count_int [20] $ (!\inst1|pix_previo [20]))))

	.dataa(\inst4|pix_count_int [20]),
	.datab(\inst1|pix_previo [20]),
	.datac(\inst1|Equal0~10_combout ),
	.datad(\inst1|Equal0~11_combout ),
	.cin(gnd),
	.combout(\inst1|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~12 .lut_mask = 16'h9000;
defparam \inst1|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N9
dffeas \inst1|pix_previo[11] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|pix_count_int [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[11] .is_wysiwyg = "true";
defparam \inst1|pix_previo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N10
cycloneive_lcell_comb \inst1|pix_previo[10]~feeder (
// Equation(s):
// \inst1|pix_previo[10]~feeder_combout  = \inst4|pix_count_int [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|pix_count_int [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|pix_previo[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pix_previo[10]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|pix_previo[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N11
dffeas \inst1|pix_previo[10] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|pix_previo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[10] .is_wysiwyg = "true";
defparam \inst1|pix_previo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N8
cycloneive_lcell_comb \inst1|Equal0~6 (
// Equation(s):
// \inst1|Equal0~6_combout  = (\inst4|pix_count_int [11] & (\inst1|pix_previo [11] & (\inst4|pix_count_int [10] $ (!\inst1|pix_previo [10])))) # (!\inst4|pix_count_int [11] & (!\inst1|pix_previo [11] & (\inst4|pix_count_int [10] $ (!\inst1|pix_previo 
// [10]))))

	.dataa(\inst4|pix_count_int [11]),
	.datab(\inst4|pix_count_int [10]),
	.datac(\inst1|pix_previo [11]),
	.datad(\inst1|pix_previo [10]),
	.cin(gnd),
	.combout(\inst1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~6 .lut_mask = 16'h8421;
defparam \inst1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N14
cycloneive_lcell_comb \inst1|pix_previo[8]~feeder (
// Equation(s):
// \inst1|pix_previo[8]~feeder_combout  = \inst4|pix_count_int [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|pix_count_int [8]),
	.cin(gnd),
	.combout(\inst1|pix_previo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pix_previo[8]~feeder .lut_mask = 16'hFF00;
defparam \inst1|pix_previo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N15
dffeas \inst1|pix_previo[8] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|pix_previo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[8] .is_wysiwyg = "true";
defparam \inst1|pix_previo[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N21
dffeas \inst1|pix_previo[9] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|pix_count_int [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[9] .is_wysiwyg = "true";
defparam \inst1|pix_previo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N20
cycloneive_lcell_comb \inst1|Equal0~5 (
// Equation(s):
// \inst1|Equal0~5_combout  = (\inst4|pix_count_int [9] & (\inst1|pix_previo [9] & (\inst1|pix_previo [8] $ (!\inst4|pix_count_int [8])))) # (!\inst4|pix_count_int [9] & (!\inst1|pix_previo [9] & (\inst1|pix_previo [8] $ (!\inst4|pix_count_int [8]))))

	.dataa(\inst4|pix_count_int [9]),
	.datab(\inst1|pix_previo [8]),
	.datac(\inst1|pix_previo [9]),
	.datad(\inst4|pix_count_int [8]),
	.cin(gnd),
	.combout(\inst1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~5 .lut_mask = 16'h8421;
defparam \inst1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N18
cycloneive_lcell_comb \inst1|pix_previo[12]~feeder (
// Equation(s):
// \inst1|pix_previo[12]~feeder_combout  = \inst4|pix_count_int [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|pix_count_int [12]),
	.cin(gnd),
	.combout(\inst1|pix_previo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pix_previo[12]~feeder .lut_mask = 16'hFF00;
defparam \inst1|pix_previo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N19
dffeas \inst1|pix_previo[12] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|pix_previo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[12] .is_wysiwyg = "true";
defparam \inst1|pix_previo[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N5
dffeas \inst1|pix_previo[13] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|pix_count_int [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[13] .is_wysiwyg = "true";
defparam \inst1|pix_previo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N4
cycloneive_lcell_comb \inst1|Equal0~7 (
// Equation(s):
// \inst1|Equal0~7_combout  = (\inst4|pix_count_int [13] & (\inst1|pix_previo [13] & (\inst1|pix_previo [12] $ (!\inst4|pix_count_int [12])))) # (!\inst4|pix_count_int [13] & (!\inst1|pix_previo [13] & (\inst1|pix_previo [12] $ (!\inst4|pix_count_int 
// [12]))))

	.dataa(\inst4|pix_count_int [13]),
	.datab(\inst1|pix_previo [12]),
	.datac(\inst1|pix_previo [13]),
	.datad(\inst4|pix_count_int [12]),
	.cin(gnd),
	.combout(\inst1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~7 .lut_mask = 16'h8421;
defparam \inst1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N30
cycloneive_lcell_comb \inst1|pix_previo[14]~feeder (
// Equation(s):
// \inst1|pix_previo[14]~feeder_combout  = \inst4|pix_count_int [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|pix_count_int [14]),
	.cin(gnd),
	.combout(\inst1|pix_previo[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pix_previo[14]~feeder .lut_mask = 16'hFF00;
defparam \inst1|pix_previo[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N31
dffeas \inst1|pix_previo[14] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|pix_previo[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[14] .is_wysiwyg = "true";
defparam \inst1|pix_previo[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N17
dffeas \inst1|pix_previo[15] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|pix_count_int [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[15] .is_wysiwyg = "true";
defparam \inst1|pix_previo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N16
cycloneive_lcell_comb \inst1|Equal0~8 (
// Equation(s):
// \inst1|Equal0~8_combout  = (\inst1|pix_previo [14] & (\inst4|pix_count_int [14] & (\inst4|pix_count_int [15] $ (!\inst1|pix_previo [15])))) # (!\inst1|pix_previo [14] & (!\inst4|pix_count_int [14] & (\inst4|pix_count_int [15] $ (!\inst1|pix_previo 
// [15]))))

	.dataa(\inst1|pix_previo [14]),
	.datab(\inst4|pix_count_int [15]),
	.datac(\inst1|pix_previo [15]),
	.datad(\inst4|pix_count_int [14]),
	.cin(gnd),
	.combout(\inst1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~8 .lut_mask = 16'h8241;
defparam \inst1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N0
cycloneive_lcell_comb \inst1|Equal0~9 (
// Equation(s):
// \inst1|Equal0~9_combout  = (\inst1|Equal0~6_combout  & (\inst1|Equal0~5_combout  & (\inst1|Equal0~7_combout  & \inst1|Equal0~8_combout )))

	.dataa(\inst1|Equal0~6_combout ),
	.datab(\inst1|Equal0~5_combout ),
	.datac(\inst1|Equal0~7_combout ),
	.datad(\inst1|Equal0~8_combout ),
	.cin(gnd),
	.combout(\inst1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~9 .lut_mask = 16'h8000;
defparam \inst1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N26
cycloneive_lcell_comb \inst1|Equal0~13 (
// Equation(s):
// \inst1|Equal0~13_combout  = (\inst1|Equal0~4_combout  & (\inst1|Equal0~12_combout  & \inst1|Equal0~9_combout ))

	.dataa(\inst1|Equal0~4_combout ),
	.datab(\inst1|Equal0~12_combout ),
	.datac(gnd),
	.datad(\inst1|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst1|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~13 .lut_mask = 16'h8800;
defparam \inst1|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N6
cycloneive_lcell_comb \inst1|pix_previo[20]~1 (
// Equation(s):
// \inst1|pix_previo[20]~1_combout  = (!\inst1|Equal0~13_combout  & (\inst1|state.espero_proximo~q  & (\inst1|LessThan0~6_combout  & !\inst1|process_1~0_combout )))

	.dataa(\inst1|Equal0~13_combout ),
	.datab(\inst1|state.espero_proximo~q ),
	.datac(\inst1|LessThan0~6_combout ),
	.datad(\inst1|process_1~0_combout ),
	.cin(gnd),
	.combout(\inst1|pix_previo[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pix_previo[20]~1 .lut_mask = 16'h0040;
defparam \inst1|pix_previo[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N13
dffeas \inst1|pix_previo[7] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|pix_count_int [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[7] .is_wysiwyg = "true";
defparam \inst1|pix_previo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N2
cycloneive_lcell_comb \inst1|pix_previo[6]~feeder (
// Equation(s):
// \inst1|pix_previo[6]~feeder_combout  = \inst4|pix_count_int [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|pix_count_int [6]),
	.cin(gnd),
	.combout(\inst1|pix_previo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pix_previo[6]~feeder .lut_mask = 16'hFF00;
defparam \inst1|pix_previo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N3
dffeas \inst1|pix_previo[6] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|pix_previo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[6] .is_wysiwyg = "true";
defparam \inst1|pix_previo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N12
cycloneive_lcell_comb \inst1|Equal0~3 (
// Equation(s):
// \inst1|Equal0~3_combout  = (\inst4|pix_count_int [7] & (\inst1|pix_previo [7] & (\inst4|pix_count_int [6] $ (!\inst1|pix_previo [6])))) # (!\inst4|pix_count_int [7] & (!\inst1|pix_previo [7] & (\inst4|pix_count_int [6] $ (!\inst1|pix_previo [6]))))

	.dataa(\inst4|pix_count_int [7]),
	.datab(\inst4|pix_count_int [6]),
	.datac(\inst1|pix_previo [7]),
	.datad(\inst1|pix_previo [6]),
	.cin(gnd),
	.combout(\inst1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~3 .lut_mask = 16'h8421;
defparam \inst1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N5
dffeas \inst1|pix_previo[1] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|pix_count_int [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[1] .is_wysiwyg = "true";
defparam \inst1|pix_previo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N6
cycloneive_lcell_comb \inst1|pix_previo[0]~feeder (
// Equation(s):
// \inst1|pix_previo[0]~feeder_combout  = \inst4|pix_count_int [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|pix_count_int [0]),
	.cin(gnd),
	.combout(\inst1|pix_previo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pix_previo[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|pix_previo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N7
dffeas \inst1|pix_previo[0] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|pix_previo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[0] .is_wysiwyg = "true";
defparam \inst1|pix_previo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N4
cycloneive_lcell_comb \inst1|Equal0~0 (
// Equation(s):
// \inst1|Equal0~0_combout  = (\inst4|pix_count_int [0] & (\inst1|pix_previo [0] & (\inst4|pix_count_int [1] $ (!\inst1|pix_previo [1])))) # (!\inst4|pix_count_int [0] & (!\inst1|pix_previo [0] & (\inst4|pix_count_int [1] $ (!\inst1|pix_previo [1]))))

	.dataa(\inst4|pix_count_int [0]),
	.datab(\inst4|pix_count_int [1]),
	.datac(\inst1|pix_previo [1]),
	.datad(\inst1|pix_previo [0]),
	.cin(gnd),
	.combout(\inst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~0 .lut_mask = 16'h8241;
defparam \inst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N9
dffeas \inst1|pix_previo[3] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|pix_count_int [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[3] .is_wysiwyg = "true";
defparam \inst1|pix_previo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N10
cycloneive_lcell_comb \inst1|pix_previo[2]~feeder (
// Equation(s):
// \inst1|pix_previo[2]~feeder_combout  = \inst4|pix_count_int [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|pix_count_int [2]),
	.cin(gnd),
	.combout(\inst1|pix_previo[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pix_previo[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|pix_previo[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N11
dffeas \inst1|pix_previo[2] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|pix_previo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[2] .is_wysiwyg = "true";
defparam \inst1|pix_previo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N8
cycloneive_lcell_comb \inst1|Equal0~1 (
// Equation(s):
// \inst1|Equal0~1_combout  = (\inst4|pix_count_int [2] & (\inst1|pix_previo [2] & (\inst4|pix_count_int [3] $ (!\inst1|pix_previo [3])))) # (!\inst4|pix_count_int [2] & (!\inst1|pix_previo [2] & (\inst4|pix_count_int [3] $ (!\inst1|pix_previo [3]))))

	.dataa(\inst4|pix_count_int [2]),
	.datab(\inst4|pix_count_int [3]),
	.datac(\inst1|pix_previo [3]),
	.datad(\inst1|pix_previo [2]),
	.cin(gnd),
	.combout(\inst1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~1 .lut_mask = 16'h8241;
defparam \inst1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N29
dffeas \inst1|pix_previo[5] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|pix_count_int [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[5] .is_wysiwyg = "true";
defparam \inst1|pix_previo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N18
cycloneive_lcell_comb \inst1|pix_previo[4]~feeder (
// Equation(s):
// \inst1|pix_previo[4]~feeder_combout  = \inst4|pix_count_int [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|pix_count_int [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|pix_previo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pix_previo[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|pix_previo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N19
dffeas \inst1|pix_previo[4] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|pix_previo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pix_previo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pix_previo[4] .is_wysiwyg = "true";
defparam \inst1|pix_previo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N28
cycloneive_lcell_comb \inst1|Equal0~2 (
// Equation(s):
// \inst1|Equal0~2_combout  = (\inst4|pix_count_int [4] & (\inst1|pix_previo [4] & (\inst4|pix_count_int [5] $ (!\inst1|pix_previo [5])))) # (!\inst4|pix_count_int [4] & (!\inst1|pix_previo [4] & (\inst4|pix_count_int [5] $ (!\inst1|pix_previo [5]))))

	.dataa(\inst4|pix_count_int [4]),
	.datab(\inst4|pix_count_int [5]),
	.datac(\inst1|pix_previo [5]),
	.datad(\inst1|pix_previo [4]),
	.cin(gnd),
	.combout(\inst1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~2 .lut_mask = 16'h8241;
defparam \inst1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N20
cycloneive_lcell_comb \inst1|Equal0~4 (
// Equation(s):
// \inst1|Equal0~4_combout  = (\inst1|Equal0~3_combout  & (\inst1|Equal0~0_combout  & (\inst1|Equal0~1_combout  & \inst1|Equal0~2_combout )))

	.dataa(\inst1|Equal0~3_combout ),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|Equal0~1_combout ),
	.datad(\inst1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~4 .lut_mask = 16'h8000;
defparam \inst1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N28
cycloneive_lcell_comb \inst1|Selector1~1 (
// Equation(s):
// \inst1|Selector1~1_combout  = (\inst1|state.espero_proximo~q  & (\inst1|Equal0~11_combout  & (\inst1|pix_previo [20] $ (!\inst4|pix_count_int [20]))))

	.dataa(\inst1|pix_previo [20]),
	.datab(\inst1|state.espero_proximo~q ),
	.datac(\inst4|pix_count_int [20]),
	.datad(\inst1|Equal0~11_combout ),
	.cin(gnd),
	.combout(\inst1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector1~1 .lut_mask = 16'h8400;
defparam \inst1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N26
cycloneive_lcell_comb \inst1|Selector1~2 (
// Equation(s):
// \inst1|Selector1~2_combout  = (\inst1|Equal0~4_combout  & (\inst1|Equal0~10_combout  & (\inst1|Equal0~9_combout  & \inst1|Selector1~1_combout )))

	.dataa(\inst1|Equal0~4_combout ),
	.datab(\inst1|Equal0~10_combout ),
	.datac(\inst1|Equal0~9_combout ),
	.datad(\inst1|Selector1~1_combout ),
	.cin(gnd),
	.combout(\inst1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector1~2 .lut_mask = 16'h8000;
defparam \inst1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N8
cycloneive_lcell_comb \inst1|state.idle~0 (
// Equation(s):
// \inst1|state.idle~0_combout  = ((\inst1|state.idle~q ) # (\inst4|pix_count_int[16]~58_combout )) # (!\inst1|LessThan0~6_combout )

	.dataa(\inst1|LessThan0~6_combout ),
	.datab(gnd),
	.datac(\inst1|state.idle~q ),
	.datad(\inst4|pix_count_int[16]~58_combout ),
	.cin(gnd),
	.combout(\inst1|state.idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state.idle~0 .lut_mask = 16'hFFF5;
defparam \inst1|state.idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y7_N9
dffeas \inst1|state.idle (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|state.idle~0_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state.idle .is_wysiwyg = "true";
defparam \inst1|state.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N10
cycloneive_lcell_comb \inst1|Selector1~0 (
// Equation(s):
// \inst1|Selector1~0_combout  = (\Line_valid~input_o  & (\Frame_valid~input_o  & (!\inst1|state.idle~q  & \inst4|pix_count_int[16]~20_combout )))

	.dataa(\Line_valid~input_o ),
	.datab(\Frame_valid~input_o ),
	.datac(\inst1|state.idle~q ),
	.datad(\inst4|pix_count_int[16]~20_combout ),
	.cin(gnd),
	.combout(\inst1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector1~0 .lut_mask = 16'h0800;
defparam \inst1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N14
cycloneive_lcell_comb \inst1|Selector1~3 (
// Equation(s):
// \inst1|Selector1~3_combout  = (\inst1|LessThan0~6_combout  & ((\inst1|state.escritura~q ) # ((\inst1|Selector1~2_combout ) # (\inst1|Selector1~0_combout ))))

	.dataa(\inst1|LessThan0~6_combout ),
	.datab(\inst1|state.escritura~q ),
	.datac(\inst1|Selector1~2_combout ),
	.datad(\inst1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector1~3 .lut_mask = 16'hAAA8;
defparam \inst1|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y6_N15
dffeas \inst1|state.espero_proximo (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state.espero_proximo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state.espero_proximo .is_wysiwyg = "true";
defparam \inst1|state.espero_proximo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N0
cycloneive_lcell_comb \inst1|pix_previo[20]~0 (
// Equation(s):
// \inst1|pix_previo[20]~0_combout  = (\inst1|LessThan0~6_combout  & (\inst1|state.espero_proximo~q  & !\inst1|Equal0~13_combout ))

	.dataa(\inst1|LessThan0~6_combout ),
	.datab(\inst1|state.espero_proximo~q ),
	.datac(gnd),
	.datad(\inst1|Equal0~13_combout ),
	.cin(gnd),
	.combout(\inst1|pix_previo[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pix_previo[20]~0 .lut_mask = 16'h0088;
defparam \inst1|pix_previo[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y5_N7
dffeas \inst1|state.escritura (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|pix_previo[20]~0_combout ),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state.escritura~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state.escritura .is_wysiwyg = "true";
defparam \inst1|state.escritura .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \Pix_data[7]~input (
	.i(Pix_data[7]),
	.ibar(gnd),
	.o(\Pix_data[7]~input_o ));
// synopsys translate_off
defparam \Pix_data[7]~input .bus_hold = "false";
defparam \Pix_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N28
cycloneive_lcell_comb \inst4|d_buff[7]~0 (
// Equation(s):
// \inst4|d_buff[7]~0_combout  = (\Line_valid~input_o  & (\Frame_valid~input_o  & (!\inst1|process_1~0_combout  & \inst4|pix_count_int[16]~20_combout )))

	.dataa(\Line_valid~input_o ),
	.datab(\Frame_valid~input_o ),
	.datac(\inst1|process_1~0_combout ),
	.datad(\inst4|pix_count_int[16]~20_combout ),
	.cin(gnd),
	.combout(\inst4|d_buff[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|d_buff[7]~0 .lut_mask = 16'h0800;
defparam \inst4|d_buff[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y5_N25
dffeas \inst4|d_buff[7] (
	.clk(!\Pix_clk~input_o ),
	.d(gnd),
	.asdata(\Pix_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|d_buff[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|d_buff [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|d_buff[7] .is_wysiwyg = "true";
defparam \inst4|d_buff[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N12
cycloneive_lcell_comb \inst1|data_reg[7]~feeder (
// Equation(s):
// \inst1|data_reg[7]~feeder_combout  = \inst4|d_buff [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|d_buff [7]),
	.cin(gnd),
	.combout(\inst1|data_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|data_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst1|data_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N13
dffeas \inst1|data_reg[7] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|data_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_reg[7] .is_wysiwyg = "true";
defparam \inst1|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N20
cycloneive_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = (\inst1|state.escritura~q  & (\inst1|data_reg [7] & ((\inst|state.trigger_camara~q ) # (\inst|state.escritura~q ))))

	.dataa(\inst|state.trigger_camara~q ),
	.datab(\inst1|state.escritura~q ),
	.datac(\inst1|data_reg [7]),
	.datad(\inst|state.escritura~q ),
	.cin(gnd),
	.combout(\inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~0 .lut_mask = 16'hC080;
defparam \inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N16
cycloneive_lcell_comb \inst3|SRAM_DQ[7]~reg0feeder (
// Equation(s):
// \inst3|SRAM_DQ[7]~reg0feeder_combout  = \inst|Selector9~0_combout 

	.dataa(gnd),
	.datab(\inst|Selector9~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[7]~reg0feeder .lut_mask = 16'hCCCC;
defparam \inst3|SRAM_DQ[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N17
dffeas \inst3|SRAM_DQ[7]~reg0 (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[7]~reg0 .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N16
cycloneive_lcell_comb \inst3|SRAM_DQ[7]~24 (
// Equation(s):
// \inst3|SRAM_DQ[7]~24_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WideOr14~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[7]~24 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N17
dffeas \inst3|SRAM_DQ[7]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[7]~24_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[7]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[7]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[7]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \Pix_data[6]~input (
	.i(Pix_data[6]),
	.ibar(gnd),
	.o(\Pix_data[6]~input_o ));
// synopsys translate_off
defparam \Pix_data[6]~input .bus_hold = "false";
defparam \Pix_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N10
cycloneive_lcell_comb \inst4|d_buff[6]~feeder (
// Equation(s):
// \inst4|d_buff[6]~feeder_combout  = \Pix_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Pix_data[6]~input_o ),
	.cin(gnd),
	.combout(\inst4|d_buff[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|d_buff[6]~feeder .lut_mask = 16'hFF00;
defparam \inst4|d_buff[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y5_N11
dffeas \inst4|d_buff[6] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|d_buff[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|d_buff[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|d_buff [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|d_buff[6] .is_wysiwyg = "true";
defparam \inst4|d_buff[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N18
cycloneive_lcell_comb \inst1|data_reg[6]~feeder (
// Equation(s):
// \inst1|data_reg[6]~feeder_combout  = \inst4|d_buff [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|d_buff [6]),
	.cin(gnd),
	.combout(\inst1|data_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|data_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst1|data_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N19
dffeas \inst1|data_reg[6] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|data_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_reg[6] .is_wysiwyg = "true";
defparam \inst1|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N8
cycloneive_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = (\inst1|data_reg [6] & (\inst1|state.escritura~q  & ((\inst|state.escritura~q ) # (\inst|state.trigger_camara~q ))))

	.dataa(\inst1|data_reg [6]),
	.datab(\inst1|state.escritura~q ),
	.datac(\inst|state.escritura~q ),
	.datad(\inst|state.trigger_camara~q ),
	.cin(gnd),
	.combout(\inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~0 .lut_mask = 16'h8880;
defparam \inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N1
dffeas \inst3|SRAM_DQ[6]~reg0 (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[6]~reg0 .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N20
cycloneive_lcell_comb \inst3|SRAM_DQ[6]~25 (
// Equation(s):
// \inst3|SRAM_DQ[6]~25_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WideOr14~combout ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[6]~25 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y5_N21
dffeas \inst3|SRAM_DQ[6]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[6]~25_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[6]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[6]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[6]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \Pix_data[5]~input (
	.i(Pix_data[5]),
	.ibar(gnd),
	.o(\Pix_data[5]~input_o ));
// synopsys translate_off
defparam \Pix_data[5]~input .bus_hold = "false";
defparam \Pix_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y5_N21
dffeas \inst4|d_buff[5] (
	.clk(!\Pix_clk~input_o ),
	.d(gnd),
	.asdata(\Pix_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|d_buff[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|d_buff [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|d_buff[5] .is_wysiwyg = "true";
defparam \inst4|d_buff[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N6
cycloneive_lcell_comb \inst1|data_reg[5]~feeder (
// Equation(s):
// \inst1|data_reg[5]~feeder_combout  = \inst4|d_buff [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|d_buff [5]),
	.cin(gnd),
	.combout(\inst1|data_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|data_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst1|data_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N7
dffeas \inst1|data_reg[5] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|data_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_reg[5] .is_wysiwyg = "true";
defparam \inst1|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N28
cycloneive_lcell_comb \inst|Selector41~0 (
// Equation(s):
// \inst|Selector41~0_combout  = (\inst1|state.escritura~q  & (\inst1|data_reg [5] & ((\inst|state.trigger_camara~q ) # (\inst|state.escritura~q ))))

	.dataa(\inst|state.trigger_camara~q ),
	.datab(\inst|state.escritura~q ),
	.datac(\inst1|state.escritura~q ),
	.datad(\inst1|data_reg [5]),
	.cin(gnd),
	.combout(\inst|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector41~0 .lut_mask = 16'hE000;
defparam \inst|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N10
cycloneive_lcell_comb \inst3|SRAM_DQ[5]~reg0feeder (
// Equation(s):
// \inst3|SRAM_DQ[5]~reg0feeder_combout  = \inst|Selector41~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Selector41~0_combout ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \inst3|SRAM_DQ[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N11
dffeas \inst3|SRAM_DQ[5]~reg0 (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[5]~reg0 .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N6
cycloneive_lcell_comb \inst3|SRAM_DQ[5]~26 (
// Equation(s):
// \inst3|SRAM_DQ[5]~26_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WideOr14~combout ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[5]~26 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y5_N7
dffeas \inst3|SRAM_DQ[5]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[5]~26_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[5]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[5]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[5]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \Pix_data[4]~input (
	.i(Pix_data[4]),
	.ibar(gnd),
	.o(\Pix_data[4]~input_o ));
// synopsys translate_off
defparam \Pix_data[4]~input .bus_hold = "false";
defparam \Pix_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y5_N7
dffeas \inst4|d_buff[4] (
	.clk(!\Pix_clk~input_o ),
	.d(gnd),
	.asdata(\Pix_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|d_buff[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|d_buff [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|d_buff[4] .is_wysiwyg = "true";
defparam \inst4|d_buff[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N22
cycloneive_lcell_comb \inst1|data_reg[4]~feeder (
// Equation(s):
// \inst1|data_reg[4]~feeder_combout  = \inst4|d_buff [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|d_buff [4]),
	.cin(gnd),
	.combout(\inst1|data_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|data_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|data_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N23
dffeas \inst1|data_reg[4] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|data_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_reg[4] .is_wysiwyg = "true";
defparam \inst1|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N4
cycloneive_lcell_comb \inst|Selector42~0 (
// Equation(s):
// \inst|Selector42~0_combout  = (\inst1|data_reg [4] & (\inst1|state.escritura~q  & ((\inst|state.trigger_camara~q ) # (\inst|state.escritura~q ))))

	.dataa(\inst|state.trigger_camara~q ),
	.datab(\inst|state.escritura~q ),
	.datac(\inst1|data_reg [4]),
	.datad(\inst1|state.escritura~q ),
	.cin(gnd),
	.combout(\inst|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector42~0 .lut_mask = 16'hE000;
defparam \inst|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N20
cycloneive_lcell_comb \inst3|SRAM_DQ[4]~reg0feeder (
// Equation(s):
// \inst3|SRAM_DQ[4]~reg0feeder_combout  = \inst|Selector42~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Selector42~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[4]~reg0feeder .lut_mask = 16'hF0F0;
defparam \inst3|SRAM_DQ[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N21
dffeas \inst3|SRAM_DQ[4]~reg0 (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[4]~reg0 .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N12
cycloneive_lcell_comb \inst3|SRAM_DQ[4]~27 (
// Equation(s):
// \inst3|SRAM_DQ[4]~27_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WideOr14~combout ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[4]~27 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y5_N13
dffeas \inst3|SRAM_DQ[4]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[4]~27_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[4]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[4]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[4]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \Pix_data[3]~input (
	.i(Pix_data[3]),
	.ibar(gnd),
	.o(\Pix_data[3]~input_o ));
// synopsys translate_off
defparam \Pix_data[3]~input .bus_hold = "false";
defparam \Pix_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N12
cycloneive_lcell_comb \inst4|d_buff[3]~feeder (
// Equation(s):
// \inst4|d_buff[3]~feeder_combout  = \Pix_data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Pix_data[3]~input_o ),
	.cin(gnd),
	.combout(\inst4|d_buff[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|d_buff[3]~feeder .lut_mask = 16'hFF00;
defparam \inst4|d_buff[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y5_N13
dffeas \inst4|d_buff[3] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|d_buff[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|d_buff[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|d_buff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|d_buff[3] .is_wysiwyg = "true";
defparam \inst4|d_buff[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N30
cycloneive_lcell_comb \inst1|data_reg[3]~feeder (
// Equation(s):
// \inst1|data_reg[3]~feeder_combout  = \inst4|d_buff [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|d_buff [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|data_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|data_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|data_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N31
dffeas \inst1|data_reg[3] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|data_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_reg[3] .is_wysiwyg = "true";
defparam \inst1|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N22
cycloneive_lcell_comb \inst|Selector43~0 (
// Equation(s):
// \inst|Selector43~0_combout  = (\inst1|data_reg [3] & (\inst1|state.escritura~q  & ((\inst|state.escritura~q ) # (\inst|state.trigger_camara~q ))))

	.dataa(\inst1|data_reg [3]),
	.datab(\inst|state.escritura~q ),
	.datac(\inst|state.trigger_camara~q ),
	.datad(\inst1|state.escritura~q ),
	.cin(gnd),
	.combout(\inst|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector43~0 .lut_mask = 16'hA800;
defparam \inst|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N26
cycloneive_lcell_comb \inst3|SRAM_DQ[3]~reg0feeder (
// Equation(s):
// \inst3|SRAM_DQ[3]~reg0feeder_combout  = \inst|Selector43~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Selector43~0_combout ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \inst3|SRAM_DQ[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N27
dffeas \inst3|SRAM_DQ[3]~reg0 (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[3]~reg0 .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N26
cycloneive_lcell_comb \inst3|SRAM_DQ[3]~28 (
// Equation(s):
// \inst3|SRAM_DQ[3]~28_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WideOr14~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[3]~28 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N27
dffeas \inst3|SRAM_DQ[3]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[3]~28_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[3]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[3]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[3]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \Pix_data[2]~input (
	.i(Pix_data[2]),
	.ibar(gnd),
	.o(\Pix_data[2]~input_o ));
// synopsys translate_off
defparam \Pix_data[2]~input .bus_hold = "false";
defparam \Pix_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N2
cycloneive_lcell_comb \inst4|d_buff[2]~feeder (
// Equation(s):
// \inst4|d_buff[2]~feeder_combout  = \Pix_data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Pix_data[2]~input_o ),
	.cin(gnd),
	.combout(\inst4|d_buff[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|d_buff[2]~feeder .lut_mask = 16'hFF00;
defparam \inst4|d_buff[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y5_N3
dffeas \inst4|d_buff[2] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|d_buff[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|d_buff[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|d_buff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|d_buff[2] .is_wysiwyg = "true";
defparam \inst4|d_buff[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N24
cycloneive_lcell_comb \inst1|data_reg[2]~feeder (
// Equation(s):
// \inst1|data_reg[2]~feeder_combout  = \inst4|d_buff [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|d_buff [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|data_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|data_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|data_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N25
dffeas \inst1|data_reg[2] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|data_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_reg[2] .is_wysiwyg = "true";
defparam \inst1|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N6
cycloneive_lcell_comb \inst|Selector44~0 (
// Equation(s):
// \inst|Selector44~0_combout  = (\inst1|data_reg [2] & (\inst1|state.escritura~q  & ((\inst|state.trigger_camara~q ) # (\inst|state.escritura~q ))))

	.dataa(\inst1|data_reg [2]),
	.datab(\inst1|state.escritura~q ),
	.datac(\inst|state.trigger_camara~q ),
	.datad(\inst|state.escritura~q ),
	.cin(gnd),
	.combout(\inst|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector44~0 .lut_mask = 16'h8880;
defparam \inst|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N4
cycloneive_lcell_comb \inst3|SRAM_DQ[2]~reg0feeder (
// Equation(s):
// \inst3|SRAM_DQ[2]~reg0feeder_combout  = \inst|Selector44~0_combout 

	.dataa(\inst|Selector44~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[2]~reg0feeder .lut_mask = 16'hAAAA;
defparam \inst3|SRAM_DQ[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N5
dffeas \inst3|SRAM_DQ[2]~reg0 (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[2]~reg0 .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N8
cycloneive_lcell_comb \inst3|SRAM_DQ[2]~29 (
// Equation(s):
// \inst3|SRAM_DQ[2]~29_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WideOr14~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[2]~29 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N9
dffeas \inst3|SRAM_DQ[2]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[2]~29_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[2]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[2]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[2]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \Pix_data[1]~input (
	.i(Pix_data[1]),
	.ibar(gnd),
	.o(\Pix_data[1]~input_o ));
// synopsys translate_off
defparam \Pix_data[1]~input .bus_hold = "false";
defparam \Pix_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N8
cycloneive_lcell_comb \inst4|d_buff[1]~feeder (
// Equation(s):
// \inst4|d_buff[1]~feeder_combout  = \Pix_data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Pix_data[1]~input_o ),
	.cin(gnd),
	.combout(\inst4|d_buff[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|d_buff[1]~feeder .lut_mask = 16'hFF00;
defparam \inst4|d_buff[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y5_N9
dffeas \inst4|d_buff[1] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|d_buff[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|d_buff[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|d_buff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|d_buff[1] .is_wysiwyg = "true";
defparam \inst4|d_buff[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N24
cycloneive_lcell_comb \inst1|data_reg[1]~feeder (
// Equation(s):
// \inst1|data_reg[1]~feeder_combout  = \inst4|d_buff [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|d_buff [1]),
	.cin(gnd),
	.combout(\inst1|data_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|data_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|data_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N25
dffeas \inst1|data_reg[1] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|data_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_reg[1] .is_wysiwyg = "true";
defparam \inst1|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N26
cycloneive_lcell_comb \inst|Selector67~0 (
// Equation(s):
// \inst|Selector67~0_combout  = (\inst1|state.escritura~q  & (\inst1|data_reg [1] & ((\inst|state.trigger_camara~q ) # (\inst|state.escritura~q ))))

	.dataa(\inst|state.trigger_camara~q ),
	.datab(\inst|state.escritura~q ),
	.datac(\inst1|state.escritura~q ),
	.datad(\inst1|data_reg [1]),
	.cin(gnd),
	.combout(\inst|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector67~0 .lut_mask = 16'hE000;
defparam \inst|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N2
cycloneive_lcell_comb \inst3|SRAM_DQ[1]~reg0feeder (
// Equation(s):
// \inst3|SRAM_DQ[1]~reg0feeder_combout  = \inst|Selector67~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Selector67~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[1]~reg0feeder .lut_mask = 16'hF0F0;
defparam \inst3|SRAM_DQ[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N3
dffeas \inst3|SRAM_DQ[1]~reg0 (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[1]~reg0 .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N30
cycloneive_lcell_comb \inst3|SRAM_DQ[1]~30 (
// Equation(s):
// \inst3|SRAM_DQ[1]~30_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WideOr14~combout ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[1]~30 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y5_N31
dffeas \inst3|SRAM_DQ[1]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[1]~30_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[1]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[1]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[1]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \Pix_data[0]~input (
	.i(Pix_data[0]),
	.ibar(gnd),
	.o(\Pix_data[0]~input_o ));
// synopsys translate_off
defparam \Pix_data[0]~input .bus_hold = "false";
defparam \Pix_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N26
cycloneive_lcell_comb \inst4|d_buff[0]~feeder (
// Equation(s):
// \inst4|d_buff[0]~feeder_combout  = \Pix_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Pix_data[0]~input_o ),
	.cin(gnd),
	.combout(\inst4|d_buff[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|d_buff[0]~feeder .lut_mask = 16'hFF00;
defparam \inst4|d_buff[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y5_N27
dffeas \inst4|d_buff[0] (
	.clk(!\Pix_clk~input_o ),
	.d(\inst4|d_buff[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|d_buff[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|d_buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|d_buff[0] .is_wysiwyg = "true";
defparam \inst4|d_buff[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N16
cycloneive_lcell_comb \inst1|data_reg[0]~feeder (
// Equation(s):
// \inst1|data_reg[0]~feeder_combout  = \inst4|d_buff [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|d_buff [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|data_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|data_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|data_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N17
dffeas \inst1|data_reg[0] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|data_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pix_previo[20]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|data_reg[0] .is_wysiwyg = "true";
defparam \inst1|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N8
cycloneive_lcell_comb \inst|Selector68~0 (
// Equation(s):
// \inst|Selector68~0_combout  = (\inst1|state.escritura~q  & (\inst1|data_reg [0] & ((\inst|state.trigger_camara~q ) # (\inst|state.escritura~q ))))

	.dataa(\inst|state.trigger_camara~q ),
	.datab(\inst1|state.escritura~q ),
	.datac(\inst|state.escritura~q ),
	.datad(\inst1|data_reg [0]),
	.cin(gnd),
	.combout(\inst|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector68~0 .lut_mask = 16'hC800;
defparam \inst|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N30
cycloneive_lcell_comb \inst3|SRAM_DQ[0]~reg0feeder (
// Equation(s):
// \inst3|SRAM_DQ[0]~reg0feeder_combout  = \inst|Selector68~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Selector68~0_combout ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \inst3|SRAM_DQ[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N31
dffeas \inst3|SRAM_DQ[0]~reg0 (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[0]~reg0 .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N6
cycloneive_lcell_comb \inst3|SRAM_DQ[0]~31 (
// Equation(s):
// \inst3|SRAM_DQ[0]~31_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WideOr14~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[0]~31 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N7
dffeas \inst3|SRAM_DQ[0]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[0]~31_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[0]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[0]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[0]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N4
cycloneive_lcell_comb \inst3|S_ACTION~0 (
// Equation(s):
// \inst3|S_ACTION~0_combout  = !\inst|WideOr14~combout 

	.dataa(gnd),
	.datab(\inst|WideOr14~combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|S_ACTION~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|S_ACTION~0 .lut_mask = 16'h3333;
defparam \inst3|S_ACTION~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y5_N5
dffeas \inst3|S_ACTION (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|S_ACTION~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.reset_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|S_ACTION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|S_ACTION .is_wysiwyg = "true";
defparam \inst3|S_ACTION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N26
cycloneive_lcell_comb \inst3|SRAM_UB_N~feeder (
// Equation(s):
// \inst3|SRAM_UB_N~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_UB_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_UB_N~feeder .lut_mask = 16'hFFFF;
defparam \inst3|SRAM_UB_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y5_N27
dffeas \inst3|SRAM_UB_N (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_UB_N~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_UB_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_UB_N .is_wysiwyg = "true";
defparam \inst3|SRAM_UB_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N28
cycloneive_lcell_comb \inst3|SRAM_LB_N~feeder (
// Equation(s):
// \inst3|SRAM_LB_N~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_LB_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_LB_N~feeder .lut_mask = 16'hFFFF;
defparam \inst3|SRAM_LB_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y5_N29
dffeas \inst3|SRAM_LB_N (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_LB_N~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_LB_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_LB_N .is_wysiwyg = "true";
defparam \inst3|SRAM_LB_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N22
cycloneive_lcell_comb \inst|led_errase~0 (
// Equation(s):
// \inst|led_errase~0_combout  = (!\inst|state.errase~q  & \inst|state.reset_state~q )

	.dataa(gnd),
	.datab(\inst|state.errase~q ),
	.datac(gnd),
	.datad(\inst|state.reset_state~q ),
	.cin(gnd),
	.combout(\inst|led_errase~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|led_errase~0 .lut_mask = 16'h3300;
defparam \inst|led_errase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N20
cycloneive_lcell_comb \inst3|DATA_OUT[7]~feeder (
// Equation(s):
// \inst3|DATA_OUT[7]~feeder_combout  = \SRAM_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[7]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N4
cycloneive_lcell_comb \inst3|DATA_OUT[0]~0 (
// Equation(s):
// \inst3|DATA_OUT[0]~0_combout  = (\inst|state.reset_state~q  & ((\inst|state.UART_mandando~q ) # ((\inst|state.UART_terminado~q ) # (\inst|state.UART_send_start~q ))))

	.dataa(\inst|state.UART_mandando~q ),
	.datab(\inst|state.reset_state~q ),
	.datac(\inst|state.UART_terminado~q ),
	.datad(\inst|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[0]~0 .lut_mask = 16'hCCC8;
defparam \inst3|DATA_OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N21
dffeas \inst3|DATA_OUT[7] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[7] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N2
cycloneive_lcell_comb \inst6|Selector14~0 (
// Equation(s):
// \inst6|Selector14~0_combout  = (!\inst6|r_SM_Main.s_Idle~q  & \inst|state.UART_send_start~q )

	.dataa(\inst6|r_SM_Main.s_Idle~q ),
	.datab(\inst|state.UART_send_start~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector14~0 .lut_mask = 16'h4444;
defparam \inst6|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y5_N3
dffeas \inst6|r_TX_Data[7] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|DATA_OUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_TX_Data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_TX_Data[7] .is_wysiwyg = "true";
defparam \inst6|r_TX_Data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N14
cycloneive_lcell_comb \inst3|DATA_OUT[6]~feeder (
// Equation(s):
// \inst3|DATA_OUT[6]~feeder_combout  = \SRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N15
dffeas \inst3|DATA_OUT[6] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[6] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N15
dffeas \inst6|r_TX_Data[6] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|DATA_OUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_TX_Data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_TX_Data[6] .is_wysiwyg = "true";
defparam \inst6|r_TX_Data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y5_N29
dffeas \inst3|DATA_OUT[5] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[5] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N10
cycloneive_lcell_comb \inst6|r_TX_Data[5]~feeder (
// Equation(s):
// \inst6|r_TX_Data[5]~feeder_combout  = \inst3|DATA_OUT [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|DATA_OUT [5]),
	.cin(gnd),
	.combout(\inst6|r_TX_Data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|r_TX_Data[5]~feeder .lut_mask = 16'hFF00;
defparam \inst6|r_TX_Data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y5_N11
dffeas \inst6|r_TX_Data[5] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|r_TX_Data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_TX_Data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_TX_Data[5] .is_wysiwyg = "true";
defparam \inst6|r_TX_Data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N30
cycloneive_lcell_comb \inst3|DATA_OUT[4]~feeder (
// Equation(s):
// \inst3|DATA_OUT[4]~feeder_combout  = \SRAM_DQ[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[4]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N31
dffeas \inst3|DATA_OUT[4] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[4] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N25
dffeas \inst6|r_TX_Data[4] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|DATA_OUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_TX_Data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_TX_Data[4] .is_wysiwyg = "true";
defparam \inst6|r_TX_Data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N24
cycloneive_lcell_comb \inst6|Mux0~0 (
// Equation(s):
// \inst6|Mux0~0_combout  = (\inst6|r_Bit_Index [1] & (((\inst6|r_Bit_Index [0])))) # (!\inst6|r_Bit_Index [1] & ((\inst6|r_Bit_Index [0] & (\inst6|r_TX_Data [5])) # (!\inst6|r_Bit_Index [0] & ((\inst6|r_TX_Data [4])))))

	.dataa(\inst6|r_TX_Data [5]),
	.datab(\inst6|r_Bit_Index [1]),
	.datac(\inst6|r_TX_Data [4]),
	.datad(\inst6|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\inst6|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~0 .lut_mask = 16'hEE30;
defparam \inst6|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N14
cycloneive_lcell_comb \inst6|Mux0~1 (
// Equation(s):
// \inst6|Mux0~1_combout  = (\inst6|r_Bit_Index [1] & ((\inst6|Mux0~0_combout  & (\inst6|r_TX_Data [7])) # (!\inst6|Mux0~0_combout  & ((\inst6|r_TX_Data [6]))))) # (!\inst6|r_Bit_Index [1] & (((\inst6|Mux0~0_combout ))))

	.dataa(\inst6|r_Bit_Index [1]),
	.datab(\inst6|r_TX_Data [7]),
	.datac(\inst6|r_TX_Data [6]),
	.datad(\inst6|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst6|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~1 .lut_mask = 16'hDDA0;
defparam \inst6|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N8
cycloneive_lcell_comb \inst6|Selector1~0 (
// Equation(s):
// \inst6|Selector1~0_combout  = ((\inst6|r_SM_Main.s_TX_Data_Bits~q  & (\inst6|Mux0~1_combout  & \inst6|r_Bit_Index [2]))) # (!\inst6|r_SM_Main.s_Idle~q )

	.dataa(\inst6|r_SM_Main.s_Idle~q ),
	.datab(\inst6|r_SM_Main.s_TX_Data_Bits~q ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst6|r_Bit_Index [2]),
	.cin(gnd),
	.combout(\inst6|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector1~0 .lut_mask = 16'hD555;
defparam \inst6|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N2
cycloneive_lcell_comb \inst3|DATA_OUT[2]~feeder (
// Equation(s):
// \inst3|DATA_OUT[2]~feeder_combout  = \SRAM_DQ[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N3
dffeas \inst3|DATA_OUT[2] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[2] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N12
cycloneive_lcell_comb \inst6|r_TX_Data[2]~feeder (
// Equation(s):
// \inst6|r_TX_Data[2]~feeder_combout  = \inst3|DATA_OUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|DATA_OUT [2]),
	.cin(gnd),
	.combout(\inst6|r_TX_Data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|r_TX_Data[2]~feeder .lut_mask = 16'hFF00;
defparam \inst6|r_TX_Data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y5_N13
dffeas \inst6|r_TX_Data[2] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|r_TX_Data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_TX_Data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_TX_Data[2] .is_wysiwyg = "true";
defparam \inst6|r_TX_Data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N12
cycloneive_lcell_comb \inst3|DATA_OUT[3]~feeder (
// Equation(s):
// \inst3|DATA_OUT[3]~feeder_combout  = \SRAM_DQ[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N13
dffeas \inst3|DATA_OUT[3] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[3] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N23
dffeas \inst6|r_TX_Data[3] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|DATA_OUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_TX_Data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_TX_Data[3] .is_wysiwyg = "true";
defparam \inst6|r_TX_Data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y5_N1
dffeas \inst3|DATA_OUT[1] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[1] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N7
dffeas \inst6|r_TX_Data[1] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|DATA_OUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_TX_Data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_TX_Data[1] .is_wysiwyg = "true";
defparam \inst6|r_TX_Data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N10
cycloneive_lcell_comb \inst3|DATA_OUT[0]~feeder (
// Equation(s):
// \inst3|DATA_OUT[0]~feeder_combout  = \SRAM_DQ[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[0]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N11
dffeas \inst3|DATA_OUT[0] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[0] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N29
dffeas \inst6|r_TX_Data[0] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|DATA_OUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|r_TX_Data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|r_TX_Data[0] .is_wysiwyg = "true";
defparam \inst6|r_TX_Data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N28
cycloneive_lcell_comb \inst6|Mux0~2 (
// Equation(s):
// \inst6|Mux0~2_combout  = (\inst6|r_Bit_Index [1] & (((\inst6|r_Bit_Index [0])))) # (!\inst6|r_Bit_Index [1] & ((\inst6|r_Bit_Index [0] & (\inst6|r_TX_Data [1])) # (!\inst6|r_Bit_Index [0] & ((\inst6|r_TX_Data [0])))))

	.dataa(\inst6|r_TX_Data [1]),
	.datab(\inst6|r_Bit_Index [1]),
	.datac(\inst6|r_TX_Data [0]),
	.datad(\inst6|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\inst6|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~2 .lut_mask = 16'hEE30;
defparam \inst6|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N22
cycloneive_lcell_comb \inst6|Mux0~3 (
// Equation(s):
// \inst6|Mux0~3_combout  = (\inst6|r_Bit_Index [1] & ((\inst6|Mux0~2_combout  & ((\inst6|r_TX_Data [3]))) # (!\inst6|Mux0~2_combout  & (\inst6|r_TX_Data [2])))) # (!\inst6|r_Bit_Index [1] & (((\inst6|Mux0~2_combout ))))

	.dataa(\inst6|r_TX_Data [2]),
	.datab(\inst6|r_Bit_Index [1]),
	.datac(\inst6|r_TX_Data [3]),
	.datad(\inst6|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst6|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~3 .lut_mask = 16'hF388;
defparam \inst6|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N16
cycloneive_lcell_comb \inst6|Selector1~1 (
// Equation(s):
// \inst6|Selector1~1_combout  = (\inst6|r_SM_Main.s_TX_Stop_Bit~q ) # ((\inst6|r_SM_Main.s_TX_Data_Bits~q  & (\inst6|Mux0~3_combout  & !\inst6|r_Bit_Index [2])))

	.dataa(\inst6|r_SM_Main.s_TX_Stop_Bit~q ),
	.datab(\inst6|r_SM_Main.s_TX_Data_Bits~q ),
	.datac(\inst6|Mux0~3_combout ),
	.datad(\inst6|r_Bit_Index [2]),
	.cin(gnd),
	.combout(\inst6|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector1~1 .lut_mask = 16'hAAEA;
defparam \inst6|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N4
cycloneive_lcell_comb \inst6|Selector1~2 (
// Equation(s):
// \inst6|Selector1~2_combout  = (\inst6|Selector1~0_combout ) # ((\inst6|Selector1~1_combout ) # ((\inst6|r_SM_Main.s_Cleanup~q  & \inst6|o_TX_Serial~q )))

	.dataa(\inst6|r_SM_Main.s_Cleanup~q ),
	.datab(\inst6|Selector1~0_combout ),
	.datac(\inst6|o_TX_Serial~q ),
	.datad(\inst6|Selector1~1_combout ),
	.cin(gnd),
	.combout(\inst6|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector1~2 .lut_mask = 16'hFFEC;
defparam \inst6|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y5_N5
dffeas \inst6|o_TX_Serial (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst6|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|o_TX_Serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|o_TX_Serial .is_wysiwyg = "true";
defparam \inst6|o_TX_Serial .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N16
cycloneive_lcell_comb \inst3|DATA_OUT[15]~feeder (
// Equation(s):
// \inst3|DATA_OUT[15]~feeder_combout  = \SRAM_DQ[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[15]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[15]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N17
dffeas \inst3|DATA_OUT[15] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[15] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N18
cycloneive_lcell_comb \inst3|DATA_OUT[14]~feeder (
// Equation(s):
// \inst3|DATA_OUT[14]~feeder_combout  = \SRAM_DQ[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[14]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[14]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N19
dffeas \inst3|DATA_OUT[14] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[14] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N8
cycloneive_lcell_comb \inst3|DATA_OUT[13]~feeder (
// Equation(s):
// \inst3|DATA_OUT[13]~feeder_combout  = \SRAM_DQ[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[13]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N9
dffeas \inst3|DATA_OUT[13] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[13] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N22
cycloneive_lcell_comb \inst3|DATA_OUT[12]~feeder (
// Equation(s):
// \inst3|DATA_OUT[12]~feeder_combout  = \SRAM_DQ[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[12]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[12]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N23
dffeas \inst3|DATA_OUT[12] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[12] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N24
cycloneive_lcell_comb \inst3|DATA_OUT[11]~feeder (
// Equation(s):
// \inst3|DATA_OUT[11]~feeder_combout  = \SRAM_DQ[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[11]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[11]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N25
dffeas \inst3|DATA_OUT[11] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[11] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y5_N27
dffeas \inst3|DATA_OUT[10] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[10] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y5_N5
dffeas \inst3|DATA_OUT[9] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[9] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N6
cycloneive_lcell_comb \inst3|DATA_OUT[8]~feeder (
// Equation(s):
// \inst3|DATA_OUT[8]~feeder_combout  = \SRAM_DQ[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[8]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[8]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N7
dffeas \inst3|DATA_OUT[8] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[8] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N2
cycloneive_lcell_comb \inst|estado[3] (
// Equation(s):
// \inst|estado [3] = (\inst|state.UART_send_start~q ) # (\inst|state.UART_mandando~q )

	.dataa(gnd),
	.datab(\inst|state.UART_send_start~q ),
	.datac(gnd),
	.datad(\inst|state.UART_mandando~q ),
	.cin(gnd),
	.combout(\inst|estado [3]),
	.cout());
// synopsys translate_off
defparam \inst|estado[3] .lut_mask = 16'hFFCC;
defparam \inst|estado[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N24
cycloneive_lcell_comb \inst|WideOr17~0 (
// Equation(s):
// \inst|WideOr17~0_combout  = (\inst|state.UART_terminado~q ) # ((\inst|state.escritura~q ) # ((\inst|state.trigger_camara~q ) # (\inst|state.trigger_interno~q )))

	.dataa(\inst|state.UART_terminado~q ),
	.datab(\inst|state.escritura~q ),
	.datac(\inst|state.trigger_camara~q ),
	.datad(\inst|state.trigger_interno~q ),
	.cin(gnd),
	.combout(\inst|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr17~0 .lut_mask = 16'hFFFE;
defparam \inst|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N28
cycloneive_lcell_comb \inst|WideOr18~0 (
// Equation(s):
// \inst|WideOr18~0_combout  = (\inst|state.UART_terminado~q ) # ((\inst|state.wait_done~q ) # ((\inst|state.escritura~q ) # (\inst|state.trigger_wait~q )))

	.dataa(\inst|state.UART_terminado~q ),
	.datab(\inst|state.wait_done~q ),
	.datac(\inst|state.escritura~q ),
	.datad(\inst|state.trigger_wait~q ),
	.cin(gnd),
	.combout(\inst|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr18~0 .lut_mask = 16'hFFFE;
defparam \inst|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N28
cycloneive_lcell_comb \inst|WideOr19~0 (
// Equation(s):
// \inst|WideOr19~0_combout  = (\inst|state.wait_done~q ) # ((\inst|state.escritura~q ) # ((\inst|state.trigger_interno~q ) # (!\inst|state.reset_state~q )))

	.dataa(\inst|state.wait_done~q ),
	.datab(\inst|state.escritura~q ),
	.datac(\inst|state.reset_state~q ),
	.datad(\inst|state.trigger_interno~q ),
	.cin(gnd),
	.combout(\inst|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr19~0 .lut_mask = 16'hFFEF;
defparam \inst|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N2
cycloneive_lcell_comb \inst|WideOr19 (
// Equation(s):
// \inst|WideOr19~combout  = (\inst|state.UART_send_start~q ) # (\inst|WideOr19~0_combout )

	.dataa(gnd),
	.datab(\inst|state.UART_send_start~q ),
	.datac(gnd),
	.datad(\inst|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\inst|WideOr19~combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr19 .lut_mask = 16'hFFCC;
defparam \inst|WideOr19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N0
cycloneive_lcell_comb \inst1|add_count[0]~58 (
// Equation(s):
// \inst1|add_count[0]~58_combout  = \inst1|add_count [0] $ (((\inst1|state.escritura~q  & \inst1|LessThan0~6_combout )))

	.dataa(gnd),
	.datab(\inst1|state.escritura~q ),
	.datac(\inst1|add_count [0]),
	.datad(\inst1|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\inst1|add_count[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|add_count[0]~58 .lut_mask = 16'h3CF0;
defparam \inst1|add_count[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y6_N1
dffeas \inst1|add_count[0] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[0]~58_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[0] .is_wysiwyg = "true";
defparam \inst1|add_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N14
cycloneive_lcell_comb \inst1|add_count[1]~19 (
// Equation(s):
// \inst1|add_count[1]~19_combout  = (\inst1|add_count [0] & (\inst1|add_count [1] $ (VCC))) # (!\inst1|add_count [0] & (\inst1|add_count [1] & VCC))
// \inst1|add_count[1]~20  = CARRY((\inst1|add_count [0] & \inst1|add_count [1]))

	.dataa(\inst1|add_count [0]),
	.datab(\inst1|add_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|add_count[1]~19_combout ),
	.cout(\inst1|add_count[1]~20 ));
// synopsys translate_off
defparam \inst1|add_count[1]~19 .lut_mask = 16'h6688;
defparam \inst1|add_count[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N6
cycloneive_lcell_comb \inst1|add_count[19]~57 (
// Equation(s):
// \inst1|add_count[19]~57_combout  = (\inst1|LessThan0~6_combout  & \inst1|state.escritura~q )

	.dataa(gnd),
	.datab(\inst1|LessThan0~6_combout ),
	.datac(\inst1|state.escritura~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|add_count[19]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|add_count[19]~57 .lut_mask = 16'hC0C0;
defparam \inst1|add_count[19]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N15
dffeas \inst1|add_count[1] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[1]~19_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[1] .is_wysiwyg = "true";
defparam \inst1|add_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N16
cycloneive_lcell_comb \inst1|add_count[2]~21 (
// Equation(s):
// \inst1|add_count[2]~21_combout  = (\inst1|add_count [2] & (!\inst1|add_count[1]~20 )) # (!\inst1|add_count [2] & ((\inst1|add_count[1]~20 ) # (GND)))
// \inst1|add_count[2]~22  = CARRY((!\inst1|add_count[1]~20 ) # (!\inst1|add_count [2]))

	.dataa(gnd),
	.datab(\inst1|add_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[1]~20 ),
	.combout(\inst1|add_count[2]~21_combout ),
	.cout(\inst1|add_count[2]~22 ));
// synopsys translate_off
defparam \inst1|add_count[2]~21 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N17
dffeas \inst1|add_count[2] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[2]~21_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[2] .is_wysiwyg = "true";
defparam \inst1|add_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N18
cycloneive_lcell_comb \inst1|add_count[3]~23 (
// Equation(s):
// \inst1|add_count[3]~23_combout  = (\inst1|add_count [3] & (\inst1|add_count[2]~22  $ (GND))) # (!\inst1|add_count [3] & (!\inst1|add_count[2]~22  & VCC))
// \inst1|add_count[3]~24  = CARRY((\inst1|add_count [3] & !\inst1|add_count[2]~22 ))

	.dataa(gnd),
	.datab(\inst1|add_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[2]~22 ),
	.combout(\inst1|add_count[3]~23_combout ),
	.cout(\inst1|add_count[3]~24 ));
// synopsys translate_off
defparam \inst1|add_count[3]~23 .lut_mask = 16'hC30C;
defparam \inst1|add_count[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N19
dffeas \inst1|add_count[3] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[3]~23_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[3] .is_wysiwyg = "true";
defparam \inst1|add_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N20
cycloneive_lcell_comb \inst1|add_count[4]~25 (
// Equation(s):
// \inst1|add_count[4]~25_combout  = (\inst1|add_count [4] & (!\inst1|add_count[3]~24 )) # (!\inst1|add_count [4] & ((\inst1|add_count[3]~24 ) # (GND)))
// \inst1|add_count[4]~26  = CARRY((!\inst1|add_count[3]~24 ) # (!\inst1|add_count [4]))

	.dataa(gnd),
	.datab(\inst1|add_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[3]~24 ),
	.combout(\inst1|add_count[4]~25_combout ),
	.cout(\inst1|add_count[4]~26 ));
// synopsys translate_off
defparam \inst1|add_count[4]~25 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N21
dffeas \inst1|add_count[4] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[4]~25_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[4] .is_wysiwyg = "true";
defparam \inst1|add_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N22
cycloneive_lcell_comb \inst1|add_count[5]~27 (
// Equation(s):
// \inst1|add_count[5]~27_combout  = (\inst1|add_count [5] & (\inst1|add_count[4]~26  $ (GND))) # (!\inst1|add_count [5] & (!\inst1|add_count[4]~26  & VCC))
// \inst1|add_count[5]~28  = CARRY((\inst1|add_count [5] & !\inst1|add_count[4]~26 ))

	.dataa(\inst1|add_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[4]~26 ),
	.combout(\inst1|add_count[5]~27_combout ),
	.cout(\inst1|add_count[5]~28 ));
// synopsys translate_off
defparam \inst1|add_count[5]~27 .lut_mask = 16'hA50A;
defparam \inst1|add_count[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N23
dffeas \inst1|add_count[5] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[5] .is_wysiwyg = "true";
defparam \inst1|add_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N24
cycloneive_lcell_comb \inst1|add_count[6]~29 (
// Equation(s):
// \inst1|add_count[6]~29_combout  = (\inst1|add_count [6] & (!\inst1|add_count[5]~28 )) # (!\inst1|add_count [6] & ((\inst1|add_count[5]~28 ) # (GND)))
// \inst1|add_count[6]~30  = CARRY((!\inst1|add_count[5]~28 ) # (!\inst1|add_count [6]))

	.dataa(gnd),
	.datab(\inst1|add_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[5]~28 ),
	.combout(\inst1|add_count[6]~29_combout ),
	.cout(\inst1|add_count[6]~30 ));
// synopsys translate_off
defparam \inst1|add_count[6]~29 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N25
dffeas \inst1|add_count[6] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[6]~29_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[6] .is_wysiwyg = "true";
defparam \inst1|add_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N26
cycloneive_lcell_comb \inst1|add_count[7]~31 (
// Equation(s):
// \inst1|add_count[7]~31_combout  = (\inst1|add_count [7] & (\inst1|add_count[6]~30  $ (GND))) # (!\inst1|add_count [7] & (!\inst1|add_count[6]~30  & VCC))
// \inst1|add_count[7]~32  = CARRY((\inst1|add_count [7] & !\inst1|add_count[6]~30 ))

	.dataa(\inst1|add_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[6]~30 ),
	.combout(\inst1|add_count[7]~31_combout ),
	.cout(\inst1|add_count[7]~32 ));
// synopsys translate_off
defparam \inst1|add_count[7]~31 .lut_mask = 16'hA50A;
defparam \inst1|add_count[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N27
dffeas \inst1|add_count[7] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[7]~31_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[7] .is_wysiwyg = "true";
defparam \inst1|add_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N28
cycloneive_lcell_comb \inst1|add_count[8]~33 (
// Equation(s):
// \inst1|add_count[8]~33_combout  = (\inst1|add_count [8] & (!\inst1|add_count[7]~32 )) # (!\inst1|add_count [8] & ((\inst1|add_count[7]~32 ) # (GND)))
// \inst1|add_count[8]~34  = CARRY((!\inst1|add_count[7]~32 ) # (!\inst1|add_count [8]))

	.dataa(gnd),
	.datab(\inst1|add_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[7]~32 ),
	.combout(\inst1|add_count[8]~33_combout ),
	.cout(\inst1|add_count[8]~34 ));
// synopsys translate_off
defparam \inst1|add_count[8]~33 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N29
dffeas \inst1|add_count[8] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[8]~33_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[8] .is_wysiwyg = "true";
defparam \inst1|add_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N30
cycloneive_lcell_comb \inst1|add_count[9]~35 (
// Equation(s):
// \inst1|add_count[9]~35_combout  = (\inst1|add_count [9] & (\inst1|add_count[8]~34  $ (GND))) # (!\inst1|add_count [9] & (!\inst1|add_count[8]~34  & VCC))
// \inst1|add_count[9]~36  = CARRY((\inst1|add_count [9] & !\inst1|add_count[8]~34 ))

	.dataa(\inst1|add_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[8]~34 ),
	.combout(\inst1|add_count[9]~35_combout ),
	.cout(\inst1|add_count[9]~36 ));
// synopsys translate_off
defparam \inst1|add_count[9]~35 .lut_mask = 16'hA50A;
defparam \inst1|add_count[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N31
dffeas \inst1|add_count[9] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[9]~35_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[9] .is_wysiwyg = "true";
defparam \inst1|add_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N0
cycloneive_lcell_comb \inst1|add_count[10]~37 (
// Equation(s):
// \inst1|add_count[10]~37_combout  = (\inst1|add_count [10] & (!\inst1|add_count[9]~36 )) # (!\inst1|add_count [10] & ((\inst1|add_count[9]~36 ) # (GND)))
// \inst1|add_count[10]~38  = CARRY((!\inst1|add_count[9]~36 ) # (!\inst1|add_count [10]))

	.dataa(gnd),
	.datab(\inst1|add_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[9]~36 ),
	.combout(\inst1|add_count[10]~37_combout ),
	.cout(\inst1|add_count[10]~38 ));
// synopsys translate_off
defparam \inst1|add_count[10]~37 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y6_N1
dffeas \inst1|add_count[10] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[10]~37_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[10] .is_wysiwyg = "true";
defparam \inst1|add_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N2
cycloneive_lcell_comb \inst1|add_count[11]~39 (
// Equation(s):
// \inst1|add_count[11]~39_combout  = (\inst1|add_count [11] & (\inst1|add_count[10]~38  $ (GND))) # (!\inst1|add_count [11] & (!\inst1|add_count[10]~38  & VCC))
// \inst1|add_count[11]~40  = CARRY((\inst1|add_count [11] & !\inst1|add_count[10]~38 ))

	.dataa(gnd),
	.datab(\inst1|add_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[10]~38 ),
	.combout(\inst1|add_count[11]~39_combout ),
	.cout(\inst1|add_count[11]~40 ));
// synopsys translate_off
defparam \inst1|add_count[11]~39 .lut_mask = 16'hC30C;
defparam \inst1|add_count[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y6_N3
dffeas \inst1|add_count[11] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[11]~39_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[11] .is_wysiwyg = "true";
defparam \inst1|add_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N4
cycloneive_lcell_comb \inst1|add_count[12]~41 (
// Equation(s):
// \inst1|add_count[12]~41_combout  = (\inst1|add_count [12] & (!\inst1|add_count[11]~40 )) # (!\inst1|add_count [12] & ((\inst1|add_count[11]~40 ) # (GND)))
// \inst1|add_count[12]~42  = CARRY((!\inst1|add_count[11]~40 ) # (!\inst1|add_count [12]))

	.dataa(gnd),
	.datab(\inst1|add_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[11]~40 ),
	.combout(\inst1|add_count[12]~41_combout ),
	.cout(\inst1|add_count[12]~42 ));
// synopsys translate_off
defparam \inst1|add_count[12]~41 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y6_N5
dffeas \inst1|add_count[12] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[12]~41_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[12] .is_wysiwyg = "true";
defparam \inst1|add_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N6
cycloneive_lcell_comb \inst1|add_count[13]~43 (
// Equation(s):
// \inst1|add_count[13]~43_combout  = (\inst1|add_count [13] & (\inst1|add_count[12]~42  $ (GND))) # (!\inst1|add_count [13] & (!\inst1|add_count[12]~42  & VCC))
// \inst1|add_count[13]~44  = CARRY((\inst1|add_count [13] & !\inst1|add_count[12]~42 ))

	.dataa(\inst1|add_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[12]~42 ),
	.combout(\inst1|add_count[13]~43_combout ),
	.cout(\inst1|add_count[13]~44 ));
// synopsys translate_off
defparam \inst1|add_count[13]~43 .lut_mask = 16'hA50A;
defparam \inst1|add_count[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y6_N7
dffeas \inst1|add_count[13] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[13]~43_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[13] .is_wysiwyg = "true";
defparam \inst1|add_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N8
cycloneive_lcell_comb \inst1|add_count[14]~45 (
// Equation(s):
// \inst1|add_count[14]~45_combout  = (\inst1|add_count [14] & (!\inst1|add_count[13]~44 )) # (!\inst1|add_count [14] & ((\inst1|add_count[13]~44 ) # (GND)))
// \inst1|add_count[14]~46  = CARRY((!\inst1|add_count[13]~44 ) # (!\inst1|add_count [14]))

	.dataa(gnd),
	.datab(\inst1|add_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[13]~44 ),
	.combout(\inst1|add_count[14]~45_combout ),
	.cout(\inst1|add_count[14]~46 ));
// synopsys translate_off
defparam \inst1|add_count[14]~45 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y6_N9
dffeas \inst1|add_count[14] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[14]~45_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[14] .is_wysiwyg = "true";
defparam \inst1|add_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N10
cycloneive_lcell_comb \inst1|add_count[15]~47 (
// Equation(s):
// \inst1|add_count[15]~47_combout  = (\inst1|add_count [15] & (\inst1|add_count[14]~46  $ (GND))) # (!\inst1|add_count [15] & (!\inst1|add_count[14]~46  & VCC))
// \inst1|add_count[15]~48  = CARRY((\inst1|add_count [15] & !\inst1|add_count[14]~46 ))

	.dataa(\inst1|add_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[14]~46 ),
	.combout(\inst1|add_count[15]~47_combout ),
	.cout(\inst1|add_count[15]~48 ));
// synopsys translate_off
defparam \inst1|add_count[15]~47 .lut_mask = 16'hA50A;
defparam \inst1|add_count[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y6_N11
dffeas \inst1|add_count[15] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[15]~47_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[15] .is_wysiwyg = "true";
defparam \inst1|add_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N12
cycloneive_lcell_comb \inst1|add_count[16]~49 (
// Equation(s):
// \inst1|add_count[16]~49_combout  = (\inst1|add_count [16] & (!\inst1|add_count[15]~48 )) # (!\inst1|add_count [16] & ((\inst1|add_count[15]~48 ) # (GND)))
// \inst1|add_count[16]~50  = CARRY((!\inst1|add_count[15]~48 ) # (!\inst1|add_count [16]))

	.dataa(\inst1|add_count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[15]~48 ),
	.combout(\inst1|add_count[16]~49_combout ),
	.cout(\inst1|add_count[16]~50 ));
// synopsys translate_off
defparam \inst1|add_count[16]~49 .lut_mask = 16'h5A5F;
defparam \inst1|add_count[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y6_N13
dffeas \inst1|add_count[16] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[16]~49_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[16] .is_wysiwyg = "true";
defparam \inst1|add_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N14
cycloneive_lcell_comb \inst1|add_count[17]~51 (
// Equation(s):
// \inst1|add_count[17]~51_combout  = (\inst1|add_count [17] & (\inst1|add_count[16]~50  $ (GND))) # (!\inst1|add_count [17] & (!\inst1|add_count[16]~50  & VCC))
// \inst1|add_count[17]~52  = CARRY((\inst1|add_count [17] & !\inst1|add_count[16]~50 ))

	.dataa(gnd),
	.datab(\inst1|add_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[16]~50 ),
	.combout(\inst1|add_count[17]~51_combout ),
	.cout(\inst1|add_count[17]~52 ));
// synopsys translate_off
defparam \inst1|add_count[17]~51 .lut_mask = 16'hC30C;
defparam \inst1|add_count[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y6_N15
dffeas \inst1|add_count[17] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[17]~51_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[17] .is_wysiwyg = "true";
defparam \inst1|add_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N16
cycloneive_lcell_comb \inst1|add_count[18]~53 (
// Equation(s):
// \inst1|add_count[18]~53_combout  = (\inst1|add_count [18] & (!\inst1|add_count[17]~52 )) # (!\inst1|add_count [18] & ((\inst1|add_count[17]~52 ) # (GND)))
// \inst1|add_count[18]~54  = CARRY((!\inst1|add_count[17]~52 ) # (!\inst1|add_count [18]))

	.dataa(gnd),
	.datab(\inst1|add_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[17]~52 ),
	.combout(\inst1|add_count[18]~53_combout ),
	.cout(\inst1|add_count[18]~54 ));
// synopsys translate_off
defparam \inst1|add_count[18]~53 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y6_N17
dffeas \inst1|add_count[18] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[18]~53_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[18] .is_wysiwyg = "true";
defparam \inst1|add_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N18
cycloneive_lcell_comb \inst1|add_count[19]~55 (
// Equation(s):
// \inst1|add_count[19]~55_combout  = \inst1|add_count[18]~54  $ (!\inst1|add_count [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|add_count [19]),
	.cin(\inst1|add_count[18]~54 ),
	.combout(\inst1|add_count[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|add_count[19]~55 .lut_mask = 16'hF00F;
defparam \inst1|add_count[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y6_N19
dffeas \inst1|add_count[19] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[19]~55_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[19] .is_wysiwyg = "true";
defparam \inst1|add_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N2
cycloneive_lcell_comb \inst|reset_n~0 (
// Equation(s):
// \inst|reset_n~0_combout  = (\inst|state.trigger_camara~q ) # (\inst|state.escritura~q )

	.dataa(gnd),
	.datab(\inst|state.trigger_camara~q ),
	.datac(gnd),
	.datad(\inst|state.escritura~q ),
	.cin(gnd),
	.combout(\inst|reset_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|reset_n~0 .lut_mask = 16'hFFCC;
defparam \inst|reset_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N12
cycloneive_lcell_comb \inst|WideOr16 (
// Equation(s):
// \inst|WideOr16~combout  = (\inst|state.errase~q ) # ((\inst|state.UART_mandando~q ) # ((\inst|state.UART_send_start~q ) # (\inst|state.UART_terminado~q )))

	.dataa(\inst|state.errase~q ),
	.datab(\inst|state.UART_mandando~q ),
	.datac(\inst|state.UART_send_start~q ),
	.datad(\inst|state.UART_terminado~q ),
	.cin(gnd),
	.combout(\inst|WideOr16~combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr16 .lut_mask = 16'hFFFE;
defparam \inst|WideOr16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N24
cycloneive_lcell_comb \inst|Selector46~0 (
// Equation(s):
// \inst|Selector46~0_combout  = (\inst|count_mem [19] & ((\inst|WideOr16~combout ) # ((\inst1|add_count [19] & \inst|reset_n~0_combout )))) # (!\inst|count_mem [19] & (\inst1|add_count [19] & (\inst|reset_n~0_combout )))

	.dataa(\inst|count_mem [19]),
	.datab(\inst1|add_count [19]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector46~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y6_N25
dffeas \inst3|SRAM_ADDR[19] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[19] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N20
cycloneive_lcell_comb \inst|Selector47~0 (
// Equation(s):
// \inst|Selector47~0_combout  = (\inst|count_mem [18] & ((\inst|WideOr16~combout ) # ((\inst1|add_count [18] & \inst|reset_n~0_combout )))) # (!\inst|count_mem [18] & (\inst1|add_count [18] & (\inst|reset_n~0_combout )))

	.dataa(\inst|count_mem [18]),
	.datab(\inst1|add_count [18]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector47~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y6_N21
dffeas \inst3|SRAM_ADDR[18] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[18] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N30
cycloneive_lcell_comb \inst|Selector48~0 (
// Equation(s):
// \inst|Selector48~0_combout  = (\inst1|add_count [17] & ((\inst|reset_n~0_combout ) # ((\inst|count_mem [17] & \inst|WideOr16~combout )))) # (!\inst1|add_count [17] & (\inst|count_mem [17] & ((\inst|WideOr16~combout ))))

	.dataa(\inst1|add_count [17]),
	.datab(\inst|count_mem [17]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector48~0 .lut_mask = 16'hECA0;
defparam \inst|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y6_N31
dffeas \inst3|SRAM_ADDR[17] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[17] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N26
cycloneive_lcell_comb \inst|Selector49~0 (
// Equation(s):
// \inst|Selector49~0_combout  = (\inst1|add_count [16] & ((\inst|reset_n~0_combout ) # ((\inst|count_mem [16] & \inst|WideOr16~combout )))) # (!\inst1|add_count [16] & (\inst|count_mem [16] & ((\inst|WideOr16~combout ))))

	.dataa(\inst1|add_count [16]),
	.datab(\inst|count_mem [16]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector49~0 .lut_mask = 16'hECA0;
defparam \inst|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y6_N27
dffeas \inst3|SRAM_ADDR[16] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[16] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N24
cycloneive_lcell_comb \inst|Selector50~0 (
// Equation(s):
// \inst|Selector50~0_combout  = (\inst|count_mem [15] & ((\inst|WideOr16~combout ) # ((\inst|reset_n~0_combout  & \inst1|add_count [15])))) # (!\inst|count_mem [15] & (\inst|reset_n~0_combout  & (\inst1|add_count [15])))

	.dataa(\inst|count_mem [15]),
	.datab(\inst|reset_n~0_combout ),
	.datac(\inst1|add_count [15]),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector50~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y6_N25
dffeas \inst3|SRAM_ADDR[15] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[15] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N28
cycloneive_lcell_comb \inst|Selector51~0 (
// Equation(s):
// \inst|Selector51~0_combout  = (\inst1|add_count [14] & ((\inst|reset_n~0_combout ) # ((\inst|count_mem [14] & \inst|WideOr16~combout )))) # (!\inst1|add_count [14] & (\inst|count_mem [14] & ((\inst|WideOr16~combout ))))

	.dataa(\inst1|add_count [14]),
	.datab(\inst|count_mem [14]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector51~0 .lut_mask = 16'hECA0;
defparam \inst|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y6_N29
dffeas \inst3|SRAM_ADDR[14] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[14] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N8
cycloneive_lcell_comb \inst|Selector52~0 (
// Equation(s):
// \inst|Selector52~0_combout  = (\inst|count_mem [13] & ((\inst|WideOr16~combout ) # ((\inst|reset_n~0_combout  & \inst1|add_count [13])))) # (!\inst|count_mem [13] & (\inst|reset_n~0_combout  & (\inst1|add_count [13])))

	.dataa(\inst|count_mem [13]),
	.datab(\inst|reset_n~0_combout ),
	.datac(\inst1|add_count [13]),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector52~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y6_N9
dffeas \inst3|SRAM_ADDR[13] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[13] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N22
cycloneive_lcell_comb \inst|Selector53~0 (
// Equation(s):
// \inst|Selector53~0_combout  = (\inst|count_mem [12] & ((\inst|WideOr16~combout ) # ((\inst1|add_count [12] & \inst|reset_n~0_combout )))) # (!\inst|count_mem [12] & (\inst1|add_count [12] & (\inst|reset_n~0_combout )))

	.dataa(\inst|count_mem [12]),
	.datab(\inst1|add_count [12]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector53~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y6_N23
dffeas \inst3|SRAM_ADDR[12] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[12] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N18
cycloneive_lcell_comb \inst|Selector54~0 (
// Equation(s):
// \inst|Selector54~0_combout  = (\inst1|add_count [11] & ((\inst|reset_n~0_combout ) # ((\inst|count_mem [11] & \inst|WideOr16~combout )))) # (!\inst1|add_count [11] & (((\inst|count_mem [11] & \inst|WideOr16~combout ))))

	.dataa(\inst1|add_count [11]),
	.datab(\inst|reset_n~0_combout ),
	.datac(\inst|count_mem [11]),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector54~0 .lut_mask = 16'hF888;
defparam \inst|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y6_N19
dffeas \inst3|SRAM_ADDR[11] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[11] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N20
cycloneive_lcell_comb \inst|Selector55~0 (
// Equation(s):
// \inst|Selector55~0_combout  = (\inst|reset_n~0_combout  & ((\inst1|add_count [10]) # ((\inst|count_mem [10] & \inst|WideOr16~combout )))) # (!\inst|reset_n~0_combout  & (((\inst|count_mem [10] & \inst|WideOr16~combout ))))

	.dataa(\inst|reset_n~0_combout ),
	.datab(\inst1|add_count [10]),
	.datac(\inst|count_mem [10]),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector55~0 .lut_mask = 16'hF888;
defparam \inst|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y6_N21
dffeas \inst3|SRAM_ADDR[10] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[10] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N0
cycloneive_lcell_comb \inst|Selector56~0 (
// Equation(s):
// \inst|Selector56~0_combout  = (\inst|count_mem [9] & ((\inst|WideOr16~combout ) # ((\inst1|add_count [9] & \inst|reset_n~0_combout )))) # (!\inst|count_mem [9] & (\inst1|add_count [9] & (\inst|reset_n~0_combout )))

	.dataa(\inst|count_mem [9]),
	.datab(\inst1|add_count [9]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector56~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N1
dffeas \inst3|SRAM_ADDR[9] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[9] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N6
cycloneive_lcell_comb \inst|Selector57~0 (
// Equation(s):
// \inst|Selector57~0_combout  = (\inst1|add_count [8] & ((\inst|reset_n~0_combout ) # ((\inst|count_mem [8] & \inst|WideOr16~combout )))) # (!\inst1|add_count [8] & (\inst|count_mem [8] & ((\inst|WideOr16~combout ))))

	.dataa(\inst1|add_count [8]),
	.datab(\inst|count_mem [8]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector57~0 .lut_mask = 16'hECA0;
defparam \inst|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N7
dffeas \inst3|SRAM_ADDR[8] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[8] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N12
cycloneive_lcell_comb \inst|Selector58~0 (
// Equation(s):
// \inst|Selector58~0_combout  = (\inst1|add_count [7] & ((\inst|reset_n~0_combout ) # ((\inst|count_mem [7] & \inst|WideOr16~combout )))) # (!\inst1|add_count [7] & (((\inst|count_mem [7] & \inst|WideOr16~combout ))))

	.dataa(\inst1|add_count [7]),
	.datab(\inst|reset_n~0_combout ),
	.datac(\inst|count_mem [7]),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector58~0 .lut_mask = 16'hF888;
defparam \inst|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y6_N13
dffeas \inst3|SRAM_ADDR[7] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[7] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N4
cycloneive_lcell_comb \inst|Selector59~0 (
// Equation(s):
// \inst|Selector59~0_combout  = (\inst|count_mem [6] & ((\inst|WideOr16~combout ) # ((\inst1|add_count [6] & \inst|reset_n~0_combout )))) # (!\inst|count_mem [6] & (\inst1|add_count [6] & (\inst|reset_n~0_combout )))

	.dataa(\inst|count_mem [6]),
	.datab(\inst1|add_count [6]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector59~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N5
dffeas \inst3|SRAM_ADDR[6] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[6] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N10
cycloneive_lcell_comb \inst|Selector60~0 (
// Equation(s):
// \inst|Selector60~0_combout  = (\inst1|add_count [5] & ((\inst|reset_n~0_combout ) # ((\inst|count_mem [5] & \inst|WideOr16~combout )))) # (!\inst1|add_count [5] & (\inst|count_mem [5] & ((\inst|WideOr16~combout ))))

	.dataa(\inst1|add_count [5]),
	.datab(\inst|count_mem [5]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector60~0 .lut_mask = 16'hECA0;
defparam \inst|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N11
dffeas \inst3|SRAM_ADDR[5] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[5] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N8
cycloneive_lcell_comb \inst|Selector61~0 (
// Equation(s):
// \inst|Selector61~0_combout  = (\inst|count_mem [4] & ((\inst|WideOr16~combout ) # ((\inst1|add_count [4] & \inst|reset_n~0_combout )))) # (!\inst|count_mem [4] & (\inst1|add_count [4] & (\inst|reset_n~0_combout )))

	.dataa(\inst|count_mem [4]),
	.datab(\inst1|add_count [4]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector61~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N9
dffeas \inst3|SRAM_ADDR[4] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[4] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N10
cycloneive_lcell_comb \inst|Selector62~0 (
// Equation(s):
// \inst|Selector62~0_combout  = (\inst|count_mem [3] & ((\inst|WideOr16~combout ) # ((\inst|reset_n~0_combout  & \inst1|add_count [3])))) # (!\inst|count_mem [3] & (\inst|reset_n~0_combout  & (\inst1|add_count [3])))

	.dataa(\inst|count_mem [3]),
	.datab(\inst|reset_n~0_combout ),
	.datac(\inst1|add_count [3]),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector62~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y6_N11
dffeas \inst3|SRAM_ADDR[3] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[3] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N2
cycloneive_lcell_comb \inst|Selector63~0 (
// Equation(s):
// \inst|Selector63~0_combout  = (\inst|count_mem [2] & ((\inst|WideOr16~combout ) # ((\inst1|add_count [2] & \inst|reset_n~0_combout )))) # (!\inst|count_mem [2] & (\inst1|add_count [2] & (\inst|reset_n~0_combout )))

	.dataa(\inst|count_mem [2]),
	.datab(\inst1|add_count [2]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector63~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N3
dffeas \inst3|SRAM_ADDR[2] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[2] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N30
cycloneive_lcell_comb \inst|Selector64~0 (
// Equation(s):
// \inst|Selector64~0_combout  = (\inst1|add_count [1] & ((\inst|reset_n~0_combout ) # ((\inst|count_mem [1] & \inst|WideOr16~combout )))) # (!\inst1|add_count [1] & (\inst|count_mem [1] & ((\inst|WideOr16~combout ))))

	.dataa(\inst1|add_count [1]),
	.datab(\inst|count_mem [1]),
	.datac(\inst|reset_n~0_combout ),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector64~0 .lut_mask = 16'hECA0;
defparam \inst|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y6_N31
dffeas \inst3|SRAM_ADDR[1] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[1] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N4
cycloneive_lcell_comb \inst|Selector65~0 (
// Equation(s):
// \inst|Selector65~0_combout  = (\inst|count_mem [0] & ((\inst|WideOr16~combout ) # ((\inst|reset_n~0_combout  & \inst1|add_count [0])))) # (!\inst|count_mem [0] & (\inst|reset_n~0_combout  & (\inst1|add_count [0])))

	.dataa(\inst|count_mem [0]),
	.datab(\inst|reset_n~0_combout ),
	.datac(\inst1|add_count [0]),
	.datad(\inst|WideOr16~combout ),
	.cin(gnd),
	.combout(\inst|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector65~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y6_N5
dffeas \inst3|SRAM_ADDR[0] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[0] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[0] .power_up = "low";
// synopsys translate_on

assign Clk_camara = \Clk_camara~output_o ;

assign Sca = \Sca~output_o ;

assign Reset_camara = \Reset_camara~output_o ;

assign SRAM_CE = \SRAM_CE~output_o ;

assign SRAM_OE = \SRAM_OE~output_o ;

assign SRAM_WE = \SRAM_WE~output_o ;

assign SRAM_UB = \SRAM_UB~output_o ;

assign SRAM_LB = \SRAM_LB~output_o ;

assign led_errase = \led_errase~output_o ;

assign led_lectura = \led_lectura~output_o ;

assign trigger_camara = \trigger_camara~output_o ;

assign Led_SDA = \Led_SDA~output_o ;

assign UART_TX = \UART_TX~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[0] = \data[0]~output_o ;

assign Data_sram[15] = \Data_sram[15]~output_o ;

assign Data_sram[14] = \Data_sram[14]~output_o ;

assign Data_sram[13] = \Data_sram[13]~output_o ;

assign Data_sram[12] = \Data_sram[12]~output_o ;

assign Data_sram[11] = \Data_sram[11]~output_o ;

assign Data_sram[10] = \Data_sram[10]~output_o ;

assign Data_sram[9] = \Data_sram[9]~output_o ;

assign Data_sram[8] = \Data_sram[8]~output_o ;

assign Data_sram[7] = \Data_sram[7]~output_o ;

assign Data_sram[6] = \Data_sram[6]~output_o ;

assign Data_sram[5] = \Data_sram[5]~output_o ;

assign Data_sram[4] = \Data_sram[4]~output_o ;

assign Data_sram[3] = \Data_sram[3]~output_o ;

assign Data_sram[2] = \Data_sram[2]~output_o ;

assign Data_sram[1] = \Data_sram[1]~output_o ;

assign Data_sram[0] = \Data_sram[0]~output_o ;

assign led_estado[3] = \led_estado[3]~output_o ;

assign led_estado[2] = \led_estado[2]~output_o ;

assign led_estado[1] = \led_estado[1]~output_o ;

assign led_estado[0] = \led_estado[0]~output_o ;

assign SRAM_add[19] = \SRAM_add[19]~output_o ;

assign SRAM_add[18] = \SRAM_add[18]~output_o ;

assign SRAM_add[17] = \SRAM_add[17]~output_o ;

assign SRAM_add[16] = \SRAM_add[16]~output_o ;

assign SRAM_add[15] = \SRAM_add[15]~output_o ;

assign SRAM_add[14] = \SRAM_add[14]~output_o ;

assign SRAM_add[13] = \SRAM_add[13]~output_o ;

assign SRAM_add[12] = \SRAM_add[12]~output_o ;

assign SRAM_add[11] = \SRAM_add[11]~output_o ;

assign SRAM_add[10] = \SRAM_add[10]~output_o ;

assign SRAM_add[9] = \SRAM_add[9]~output_o ;

assign SRAM_add[8] = \SRAM_add[8]~output_o ;

assign SRAM_add[7] = \SRAM_add[7]~output_o ;

assign SRAM_add[6] = \SRAM_add[6]~output_o ;

assign SRAM_add[5] = \SRAM_add[5]~output_o ;

assign SRAM_add[4] = \SRAM_add[4]~output_o ;

assign SRAM_add[3] = \SRAM_add[3]~output_o ;

assign SRAM_add[2] = \SRAM_add[2]~output_o ;

assign SRAM_add[1] = \SRAM_add[1]~output_o ;

assign SRAM_add[0] = \SRAM_add[0]~output_o ;

assign Sda = \Sda~output_o ;

assign SRAM_DQ[15] = \SRAM_DQ[15]~output_o ;

assign SRAM_DQ[14] = \SRAM_DQ[14]~output_o ;

assign SRAM_DQ[13] = \SRAM_DQ[13]~output_o ;

assign SRAM_DQ[12] = \SRAM_DQ[12]~output_o ;

assign SRAM_DQ[11] = \SRAM_DQ[11]~output_o ;

assign SRAM_DQ[10] = \SRAM_DQ[10]~output_o ;

assign SRAM_DQ[9] = \SRAM_DQ[9]~output_o ;

assign SRAM_DQ[8] = \SRAM_DQ[8]~output_o ;

assign SRAM_DQ[7] = \SRAM_DQ[7]~output_o ;

assign SRAM_DQ[6] = \SRAM_DQ[6]~output_o ;

assign SRAM_DQ[5] = \SRAM_DQ[5]~output_o ;

assign SRAM_DQ[4] = \SRAM_DQ[4]~output_o ;

assign SRAM_DQ[3] = \SRAM_DQ[3]~output_o ;

assign SRAM_DQ[2] = \SRAM_DQ[2]~output_o ;

assign SRAM_DQ[1] = \SRAM_DQ[1]~output_o ;

assign SRAM_DQ[0] = \SRAM_DQ[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
