[![Review Assignment Due Date](https://classroom.github.com/assets/deadline-readme-button-22041afd0340ce965d47ae6ef1cefeee28c7c493a6346c4f15d667ab976d596c.svg)](https://classroom.github.com/a/rDllC457)

## UoI-CSE-MYY505 lab06

## First-Name Last-Name

**TODO - Update your name in this readme. Leave 1 space after the ## to preserve the text formating (markdown)**



## Problem statement:

Add a few more tests in lab05.s to verify the correct operation of a 5-stage pipelined RISC-V processor.

## Files to work on
* `quizLab06` 
* `lab06.s` to run and observe how RISC-V 5-stage pipelined processor works
* `README.md` to add your name
      
## Running 
* To run the program interactively, start Ripes and load lab06.s


## Notes
* No new code is to be developed for this lab exercise. Run lab06.s carefully and answer the questions in quizLab06.
* Make sure your last push is before the deadline. Your last push will be considered as your final submission.
* Post questions on Edstem
