
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001291                       # Number of seconds simulated
sim_ticks                                  1291061500                       # Number of ticks simulated
final_tick                                 1291061500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  98180                       # Simulator instruction rate (inst/s)
host_op_rate                                   186312                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              122456623                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708076                       # Number of bytes of host memory used
host_seconds                                    10.54                       # Real time elapsed on the host
sim_insts                                     1035109                       # Number of instructions simulated
sim_ops                                       1964291                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           35520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              150528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115008                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115008                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1797                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              555                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2352                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           89080187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           27512245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              116592432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      89080187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          89080187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          89080187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          27512245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             116592432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1797.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       555.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4813                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2352                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  150528                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   150528                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                260                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                273                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                121                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                159                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                114                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                63                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1290968500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2352                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1691                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      545                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       96                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       16                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          562                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.060498                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    162.610638                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    280.094764                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           231     41.10%     41.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          133     23.67%     64.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           61     10.85%     75.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           35      6.23%     81.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           26      4.63%     86.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           22      3.91%     90.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      1.96%     92.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           11      1.96%     94.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           32      5.69%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           562                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       115008                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        35520                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 89080187.117344915867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 27512244.769129898399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1797                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          555                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     63224500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     35482250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35183.36                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     63931.98                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      54606750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 98706750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11760000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      23217.16                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 41967.16                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        116.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     116.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.91                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.91                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1779                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.64                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      548881.16                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.64                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2384760                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1244760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10460100                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          30117360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              22887780                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1441440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        116215020                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         31673760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         220363920                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               436788900                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             338.317656                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1236843000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2466500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       12740000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     899776000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     82480500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       38731250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    254867250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1706460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    888030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6333180                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          73142160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              24596640                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4972320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        233534130                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        139340160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         102025320                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               586538400                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             454.307095                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1224111250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      10037000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       30940000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     349170000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    362855250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       25923500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    512135750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  381089                       # Number of BP lookups
system.cpu.branchPred.condPredicted            381089                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             56640                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               200209                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  148670                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              25106                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          200209                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              73956                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           126253                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        27278                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      394854                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      301868                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2187                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           342                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      345432                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           312                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1291061500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2582124                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             194702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1921753                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      381089                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             222626                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2246122                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  114558                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  162                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1796                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    345239                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2147                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2500123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.531059                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.798971                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   486673     19.47%     19.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   199063      7.96%     27.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1814387     72.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2500123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147587                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.744253                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   350651                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                244029                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1729001                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                119163                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  57279                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3399098                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                199412                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  57279                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   568720                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   54692                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1563                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1626268                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                191601                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3194597                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                100211                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    50                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  74650                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  66207                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              619                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2898460                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7579388                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5590688                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4494                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1750547                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1147913                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    170083                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               557031                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              359075                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             46514                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17251                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2992393                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 725                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2325180                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            119101                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1028826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1794360                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            709                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2500123                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.930026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.765692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              826483     33.06%     33.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1022100     40.88%     73.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              651540     26.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2500123                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  710543     79.15%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    225      0.03%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 133674     14.89%     94.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 53190      5.93%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10629      0.46%      0.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1575480     67.76%     68.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1554      0.07%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    57      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  848      0.04%     68.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  292      0.01%     68.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 286      0.01%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               426394     18.34%     86.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              307861     13.24%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1168      0.05%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            593      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2325180                       # Type of FU issued
system.cpu.iq.rate                           0.900491                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      897672                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.386066                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8160389                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4017055                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2183081                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6867                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               5466                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2836                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3208745                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3478                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           144825                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       217768                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          632                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          591                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        68835                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  57279                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   31765                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3275                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2993118                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             57021                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                557031                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               359075                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                266                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     99                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3108                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            591                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26122                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        33840                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                59962                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2204455                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                394601                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            120725                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       696405                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   194685                       # Number of branches executed
system.cpu.iew.exec_stores                     301804                       # Number of stores executed
system.cpu.iew.exec_rate                     0.853737                       # Inst execution rate
system.cpu.iew.wb_sent                        2190929                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2185917                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1504206                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2684327                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.846558                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.560366                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          927585                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             56780                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2414301                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.813607                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.884533                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1211416     50.18%     50.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       441479     18.29%     68.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       761406     31.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2414301                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1035109                       # Number of instructions committed
system.cpu.commit.committedOps                1964291                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         629503                       # Number of memory references committed
system.cpu.commit.loads                        339263                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     187086                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2460                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1947020                       # Number of committed integer instructions.
system.cpu.commit.function_calls                70179                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5141      0.26%      0.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1326762     67.54%     67.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1481      0.08%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.04%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.01%     67.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.01%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          338635     17.24%     85.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         289764     14.75%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          628      0.03%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          476      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1964291                       # Class of committed instruction
system.cpu.commit.bw_lim_events                761406                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4544771                       # The number of ROB reads
system.cpu.rob.rob_writes                     5869665                       # The number of ROB writes
system.cpu.timesIdled                             934                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1035109                       # Number of Instructions Simulated
system.cpu.committedOps                       1964291                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.494543                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.494543                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.400875                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.400875                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3867021                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1659195                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3451                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1990                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    326652                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   305953                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1033996                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.766523                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              537574                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1379                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            389.828861                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.766523                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996352                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996352                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4305611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4305611                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       246403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          246403                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       289792                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         289792                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       536195                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           536195                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       536195                       # number of overall hits
system.cpu.dcache.overall_hits::total          536195                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1345                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          489                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1834                       # number of overall misses
system.cpu.dcache.overall_misses::total          1834                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     42565500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     42565500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46168000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46168000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     88733500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     88733500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     88733500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     88733500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       247748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       247748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       538029                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       538029                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       538029                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       538029                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005429                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001685                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001685                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003409                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003409                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31647.211896                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31647.211896                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94413.087935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94413.087935                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48382.497274                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48382.497274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48382.497274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48382.497274                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          418                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1027                       # number of writebacks
system.cpu.dcache.writebacks::total              1027                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          454                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          454                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          455                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          455                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          891                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          891                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          488                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1379                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1379                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26992500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26992500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     45671000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45671000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72663500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72663500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003596                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003596                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002563                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002563                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002563                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002563                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30294.612795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30294.612795                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93588.114754                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93588.114754                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52692.893401                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52692.893401                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52692.893401                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52692.893401                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1315                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.237390                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              344639                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4007                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.009234                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.237390                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2765911                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2765911                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       340632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          340632                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       340632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           340632                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       340632                       # number of overall hits
system.cpu.icache.overall_hits::total          340632                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4606                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4606                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         4606                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4606                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4606                       # number of overall misses
system.cpu.icache.overall_misses::total          4606                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210717500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210717500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    210717500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210717500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210717500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210717500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       345238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       345238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       345238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       345238                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       345238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       345238                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013342                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013342                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013342                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013342                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013342                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45748.480243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45748.480243                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45748.480243                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45748.480243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45748.480243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45748.480243                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          733                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          598                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          598                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          598                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          598                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          598                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          598                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4008                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4008                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4008                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4008                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4008                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4008                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    178033000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    178033000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    178033000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    178033000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    178033000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    178033000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011609                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011609                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011609                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011609                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44419.411178                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44419.411178                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44419.411178                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44419.411178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44419.411178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44419.411178                       # average overall mshr miss latency
system.cpu.icache.replacements                   3495                       # number of replacements
system.l2bus.snoop_filter.tot_requests          10197                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         4811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                4898                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1027                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3787                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                488                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               488                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           4899                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        11510                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4073                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   15583                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       256448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       153984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   410432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 4                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               5391                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.010573                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.102290                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     5334     98.94%     98.94% # Request fanout histogram
system.l2bus.snoop_fanout::1                       57      1.06%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 5391                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              7152500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            10019496                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3448498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1976.711830                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   6413                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2352                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.726616                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1492.433985                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   484.277845                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.364364                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.118232                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.482596                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2348                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2065                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.573242                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                53664                       # Number of tag accesses
system.l2cache.tags.data_accesses               53664                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         1027                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1027                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          149                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              149                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         2210                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          675                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2885                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            2210                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             824                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                3034                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2210                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            824                       # number of overall hits
system.l2cache.overall_hits::total               3034                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          339                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            339                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1798                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          216                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2014                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1798                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           555                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2353                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1798                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          555                       # number of overall misses
system.l2cache.overall_misses::total             2353                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     43418000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     43418000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    149865500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18815500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    168681000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    149865500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     62233500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    212099000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    149865500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     62233500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    212099000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         1027                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1027                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          488                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          488                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4008                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          891                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         4899                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         4008                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1379                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            5387                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4008                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1379                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           5387                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.694672                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.694672                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.448603                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.242424                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.411104                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.448603                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.402466                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.436792                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.448603                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.402466                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.436792                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 128076.696165                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 128076.696165                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83351.223582                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 87108.796296                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 83754.220457                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 83351.223582                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 112132.432432                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 90139.821504                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 83351.223582                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 112132.432432                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 90139.821504                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          339                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          339                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1798                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          216                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2014                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1798                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          555                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2353                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1798                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          555                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2353                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     42740000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     42740000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    146271500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18383500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    164655000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    146271500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     61123500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    207395000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    146271500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     61123500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    207395000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.694672                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.694672                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.448603                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.242424                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.411104                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.448603                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.402466                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.436792                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.448603                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.402466                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.436792                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 126076.696165                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 126076.696165                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81352.335929                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85108.796296                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81755.213505                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81352.335929                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 110132.432432                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 88140.671483                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81352.335929                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 110132.432432                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 88140.671483                       # average overall mshr miss latency
system.l2cache.replacements                         4                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2356                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                2013                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                339                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               339                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           2013                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4708                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       150528                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2352                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2352    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2352                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1178000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5880000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1976.906990                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2352                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2352                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1492.623830                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   484.283160                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.045551                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014779                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.060330                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2352                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2069                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.071777                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                39984                       # Number of tag accesses
system.l3cache.tags.data_accesses               39984                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          339                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            339                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1797                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          216                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         2013                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1797                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           555                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2352                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1797                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          555                       # number of overall misses
system.l3cache.overall_misses::total             2352                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     39689000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     39689000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    130098500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16439500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    146538000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    130098500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     56128500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    186227000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    130098500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     56128500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    186227000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          339                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          339                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1797                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          216                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         2013                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1797                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          555                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2352                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1797                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          555                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2352                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 117076.696165                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 117076.696165                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72397.607123                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 76108.796296                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 72795.827124                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 72397.607123                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 101132.432432                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 79178.146259                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 72397.607123                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 101132.432432                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 79178.146259                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          339                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          339                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1797                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          216                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         2013                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1797                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          555                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2352                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1797                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          555                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2352                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     39011000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     39011000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    126504500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16007500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    142512000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    126504500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     55018500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    181523000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    126504500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     55018500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    181523000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 115076.696165                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 115076.696165                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70397.607123                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74108.796296                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70795.827124                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70397.607123                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 99132.432432                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 77178.146259                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70397.607123                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 99132.432432                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 77178.146259                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2352                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1291061500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2013                       # Transaction distribution
system.membus.trans_dist::ReadExReq               339                       # Transaction distribution
system.membus.trans_dist::ReadExResp              339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2013                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       150528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       150528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  150528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2352                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2352    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2352                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1176000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6376250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
