#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Nov 18 17:47:02 2025
# Process ID: 31243
# Current directory: /home/wayne/FPGA/FPGAtors/scripts
# Command line: vivado -mode batch -source ./create_proj.tcl -tclargs demo /home/wayne/FPGA/FPGAtors/scripts/../vivado_proj xcu50-fsvh2104-2-e bruh_top
# Log file: /home/wayne/FPGA/FPGAtors/scripts/vivado.log
# Journal file: /home/wayne/FPGA/FPGAtors/scripts/vivado.jou
# Running On: wayne, OS: Linux, CPU Frequency: 2491.392 MHz, CPU Physical cores: 16, Host memory: 32821 MB
#-----------------------------------------------------------
source ./create_proj.tcl
# if { $argc < 4 } {
#     puts "Usage: vivado -mode batch -source create_proj.tcl -tclargs <proj_name> <proj_dir> <part_or_board> <top>"
#     exit 1
# }
# set proj_name      [lindex $argv 0]
# set proj_dir       [file normalize [lindex $argv 1]]
# set part_or_board  [lindex $argv 2]
# set top_name       [lindex $argv 3]
# puts "=== Creating project ==="
=== Creating project ===
# puts "  Name : $proj_name"
  Name : demo
# puts "  Dir  : $proj_dir"
  Dir  : /home/wayne/FPGA/FPGAtors/vivado_proj
# puts "  Part/Board: $part_or_board"
  Part/Board: xcu50-fsvh2104-2-e
# puts "  Top  : $top_name"
  Top  : bruh_top
# file mkdir $proj_dir
# create_project $proj_name $proj_dir -part $part_or_board -force
# set_property target_language Verilog [current_project]
# set_property verilog_define {SYNTHESIS} [current_fileset]
# set_property top $top_name [current_fileset]
# save_project_as [file join $proj_dir $proj_name].xpr
ERROR: [Coretcl 2-101] Project '/home/wayne/FPGA/FPGAtors/vivado_proj/demo.xpr' is already open.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 18 17:47:10 2025...
