# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab3_DFF_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF {C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF/DFlipFlopWithAclr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:36 on Feb 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF" C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF/DFlipFlopWithAclr.v 
# -- Compiling module DFlipFlopWithAclr
# 
# Top level modules:
# 	DFlipFlopWithAclr
# End time: 14:57:36 on Feb 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF {C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF/DFlipFlop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:36 on Feb 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF" C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF/DFlipFlop.v 
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	DFlipFlop
# End time: 14:57:37 on Feb 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF {C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF/Lab3_DFF.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:37 on Feb 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF" C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF/Lab3_DFF.v 
# -- Compiling module Lab3_DFF
# 
# Top level modules:
# 	Lab3_DFF
# End time: 14:57:37 on Feb 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF/simulation {C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF/simulation/Lab3_DFF_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:37 on Feb 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF/simulation" C:/Users/Kasem/Documents/Quartus_Projects/Lab3_DFF/simulation/Lab3_DFF_tb.v 
# -- Compiling module Lab3_DFF_tb
# 
# Top level modules:
# 	Lab3_DFF_tb
# End time: 14:57:37 on Feb 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Lab3_DFF_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Lab3_DFF_tb 
# Start time: 14:57:37 on Feb 13,2019
# Loading work.Lab3_DFF_tb
# Loading work.Lab3_DFF
# Loading work.DFlipFlop
# Loading work.DFlipFlopWithAclr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 ns	Simulation Started
#                    0 ns	d=0	q=x	q2=0clk=0rst=1
#                   10 ns	d=1	q=1	q2=1clk=1rst=0
#                   20 ns	d=0	q=1	q2=1clk=0rst=0
#                   30 ns	d=1	q=1	q2=0clk=1rst=1
#                   40 ns	Simulation Finished
# End time: 15:02:56 on Feb 13,2019, Elapsed time: 0:05:19
# Errors: 0, Warnings: 0
