# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel master\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-29 08:26+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: \n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:5
msgid "ARM Virtual Generic Interrupt Controller v3 and later (VGICv3)"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:8
msgid "Device types supported:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:9
msgid "KVM_DEV_TYPE_ARM_VGIC_V3     ARM Generic Interrupt Controller v3.0"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:11
msgid ""
"Only one VGIC instance may be instantiated through this API.  The created "
"VGIC will act as the VM interrupt controller, requiring emulated user-space "
"devices to inject interrupts to the VGIC instead of directly to CPUs.  It is "
"not possible to create both a GICv3 and GICv2 on the same VM."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:16
msgid "Creating a guest GICv3 device requires a host GICv3 as well."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:19
msgid "Groups:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:20
msgid "KVM_DEV_ARM_VGIC_GRP_ADDR"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:21
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:87
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:193
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:285
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:301
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:324
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:367
msgid "Attributes:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:23
msgid "KVM_VGIC_V3_ADDR_TYPE_DIST (rw, 64-bit)"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:24
msgid ""
"Base address in the guest physical address space of the GICv3 distributor "
"register mappings. Only valid for KVM_DEV_TYPE_ARM_VGIC_V3. This address "
"needs to be 64K aligned and the region covers 64 KByte."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:28
msgid "KVM_VGIC_V3_ADDR_TYPE_REDIST (rw, 64-bit)"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:29
msgid ""
"Base address in the guest physical address space of the GICv3 redistributor "
"register mappings. There are two 64K pages for each VCPU and all of the "
"redistributor pages are contiguous. Only valid for KVM_DEV_TYPE_ARM_VGIC_V3. "
"This address needs to be 64K aligned."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:35
msgid "KVM_VGIC_V3_ADDR_TYPE_REDIST_REGION (rw, 64-bit)"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:36
msgid ""
"The attribute data pointed to by kvm_device_attr.addr is a __u64 value::"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:41
msgid "index encodes the unique redistributor region index"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:42
msgid "flags: reserved for future use, currently 0"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:43
msgid ""
"base field encodes bits [51:16] of the guest physical base address of the "
"first redistributor in the region."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:45
msgid ""
"count encodes the number of redistributors in the region. Must be greater "
"than 0."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:48
msgid ""
"There are two 64K pages for each redistributor in the region and "
"redistributors are laid out contiguously within the region. Regions are "
"filled with redistributors in the index order. The sum of all region count "
"fields must be greater than or equal to the number of VCPUs. Redistributor "
"regions must be registered in the incremental index order, starting from "
"index 0."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:55
msgid ""
"The characteristics of a specific redistributor region can be read by "
"presetting the index field in the attr data. Only valid for "
"KVM_DEV_TYPE_ARM_VGIC_V3."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:59
msgid ""
"It is invalid to mix calls with KVM_VGIC_V3_ADDR_TYPE_REDIST and "
"KVM_VGIC_V3_ADDR_TYPE_REDIST_REGION attributes."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:62
msgid ""
"Note that to obtain reproducible results (the same VCPU being associated "
"with the same redistributor across a save/restore operation), VCPU creation "
"order, redistributor region creation order as well as the respective "
"interleaves of VCPU and region creation MUST be preserved.  Any change in "
"either ordering may result in a different vcpu_id/redistributor association, "
"resulting in a VM that will fail to run at restore time."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:69
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:184
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:275
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:292
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:311
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:360
msgid "Errors:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:72
msgid "-E2BIG"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:72
msgid "Address outside of addressable IPA range"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:73
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:280
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:295
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:362
msgid "-EINVAL"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:73
msgid ""
"Incorrectly aligned address, bad redistributor region count/index, mixed "
"redistributor region attribute usage"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:75
msgid "-EEXIST"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:75
msgid "Address already configured"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:76
msgid "-ENOENT"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:76
msgid ""
"Attempt to read the characteristics of a non existing redistributor region"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:78
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:187
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:278
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:314
msgid "-ENXIO"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:78
msgid ""
"The group or attribute is unknown/unsupported for this device or hardware "
"support is missing."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:80
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:318
msgid "-EFAULT"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:80
msgid "Invalid user pointer for attr->addr."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:81
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:188
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:279
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:296
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:319
msgid "-EBUSY"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:81
msgid "Attempt to write a register that is read-only after initialization"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:86
msgid "KVM_DEV_ARM_VGIC_GRP_DIST_REGS, KVM_DEV_ARM_VGIC_GRP_REDIST_REGS"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:89
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:195
msgid "The attr field of kvm_device_attr encodes two values::"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:94
msgid ""
"All distributor regs are (rw, 32-bit) and kvm_device_attr.addr points to a "
"__u32 value.  64-bit registers must be accessed by separately accessing the "
"lower and higher word."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:98
msgid "Writes to read-only registers are ignored by the kernel."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:100
msgid ""
"KVM_DEV_ARM_VGIC_GRP_DIST_REGS accesses the main distributor registers. "
"KVM_DEV_ARM_VGIC_GRP_REDIST_REGS accesses the redistributor of the CPU "
"specified by the mpidr."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:104
msgid ""
"The offset is relative to the \"[Re]Distributor base address\" as defined in "
"the GICv3/4 specs.  Getting or setting such a register has the same effect "
"as reading or writing the register on real hardware, except for the "
"following registers: GICD_STATUSR, GICR_STATUSR, GICD_ISPENDR, "
"GICR_ISPENDR0, GICD_ICPENDR, and GICR_ICPENDR0.  These registers behave "
"differently when accessed via this interface compared to their "
"architecturally defined behavior to allow software a full view of the VGIC's "
"internal state."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:113
msgid ""
"The mpidr field is used to specify which redistributor is accessed.  The "
"mpidr is ignored for the distributor."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:116
msgid ""
"The mpidr encoding is based on the affinity information in the architecture "
"defined MPIDR, and the field is encoded as follows::"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:122
msgid ""
"Note that distributor fields are not banked, but return the same value "
"regardless of the mpidr used to access the register."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:125
msgid ""
"Userspace is allowed to write the following register fields prior to "
"initialization of the VGIC:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:128
msgid "GICD_IIDR.Revision"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:129
msgid "GICD_TYPER2.nASSGIcap"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:131
msgid ""
"GICD_IIDR.Revision is updated when the KVM implementation is changed in a "
"way directly observable by the guest or userspace.  Userspace should read "
"GICD_IIDR from KVM and write back the read value to confirm its expected "
"behavior is aligned with the KVM implementation.  Userspace should set "
"GICD_IIDR before setting any other registers to ensure the expected behavior."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:139
msgid ""
"GICD_TYPER2.nASSGIcap allows userspace to control the support of SGIs "
"without an active state. At VGIC creation the field resets to the maximum "
"capability of the system. Userspace is expected to read the field to "
"determine the supported value(s) before writing to the field."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:145
msgid ""
"The GICD_STATUSR and GICR_STATUSR registers are architecturally defined such "
"that a write of a clear bit has no effect, whereas a write with a set bit "
"clears that value.  To allow userspace to freely set the values of these two "
"registers, setting the attributes with the register offsets for these two "
"registers simply sets the non-reserved bits to the value written."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:152
msgid ""
"Accesses (reads and writes) to the GICD_ISPENDR register region and "
"GICR_ISPENDR0 registers get/set the value of the latched pending state for "
"the interrupts."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:156
msgid ""
"This is identical to the value returned by a guest read from ISPENDR for an "
"edge triggered interrupt, but may differ for level triggered interrupts. For "
"edge triggered interrupts, once an interrupt becomes pending (whether "
"because of an edge detected on the input line or because of a guest write to "
"ISPENDR) this state is \"latched\", and only cleared when either the "
"interrupt is activated or when the guest writes to ICPENDR. A level "
"triggered interrupt may be pending either because the level input is held "
"high by a device, or because of a guest write to the ISPENDR register. Only "
"ISPENDR writes are latched; if the device lowers the line level then the "
"interrupt is no longer pending unless the guest also wrote to ISPENDR, and "
"conversely writes to ICPENDR or activations of the interrupt do not clear "
"the pending status if the line level is still being held high.  (These rules "
"are documented in the GICv3 specification descriptions of the ICPENDR and "
"ISPENDR registers.) For a level triggered interrupt the value accessed here "
"is that of the latch which is set by ISPENDR and cleared by ICPENDR or "
"interrupt activation, whereas the value returned by a guest read from "
"ISPENDR is the logical OR of the latch value and the input line level."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:174
msgid ""
"Raw access to the latch state is provided to userspace so that it can save "
"and restore the entire GIC internal state (which is defined by the "
"combination of the current input line level and the latch state, and cannot "
"be deduced from purely the line level and the value of the ISPENDR "
"registers)."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:180
msgid ""
"Accesses to GICD_ICPENDR register region and GICR_ICPENDR0 registers have "
"RAZ/WI semantics, meaning that reads always return 0 and writes are always "
"ignored."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:187
msgid "Getting or setting this register is not yet supported"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:188
msgid "One or more VCPUs are running"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:192
msgid "KVM_DEV_ARM_VGIC_GRP_CPU_SYSREGS"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:200
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:354
msgid ""
"The mpidr field encodes the CPU ID based on the affinity information in the "
"architecture defined MPIDR, and the field is encoded as follows::"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:206
msgid ""
"The instr field encodes the system register to access based on the fields "
"defined in the A64 instruction set encoding for system register access (RES "
"means the bits are reserved for future use and should be zero)::"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:213
msgid ""
"All system regs accessed through this API are (rw, 64-bit) and "
"kvm_device_attr.addr points to a __u64 value."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:216
msgid ""
"KVM_DEV_ARM_VGIC_GRP_CPU_SYSREGS accesses the CPU interface registers for "
"the CPU specified by the mpidr field."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:219
msgid "The available registers are:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:222
msgid "ICC_PMR_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:223
msgid "ICC_BPR0_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:224
msgid "ICC_AP0R0_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:225
msgid "ICC_AP0R1_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:225
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:229
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:243
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:247
msgid "when the host implements at least 6 bits of priority"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:226
msgid "ICC_AP0R2_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:226
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:227
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:230
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:231
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:244
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:245
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:248
#: ../../../virt/kvm/devices/arm-vgic-v3.rst:249
msgid "when the host implements 7 bits of priority"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:227
msgid "ICC_AP0R3_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:228
msgid "ICC_AP1R0_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:229
msgid "ICC_AP1R1_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:230
msgid "ICC_AP1R2_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:231
msgid "ICC_AP1R3_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:232
msgid "ICC_BPR1_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:233
msgid "ICC_CTLR_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:234
msgid "ICC_SRE_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:235
msgid "ICC_IGRPEN0_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:236
msgid "ICC_IGRPEN1_EL1"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:239
msgid ""
"When EL2 is available for the guest, these registers are also available:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:242
msgid "ICH_AP0R0_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:243
msgid "ICH_AP0R1_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:244
msgid "ICH_AP0R2_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:245
msgid "ICH_AP0R3_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:246
msgid "ICH_AP1R0_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:247
msgid "ICH_AP1R1_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:248
msgid "ICH_AP1R2_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:249
msgid "ICH_AP1R3_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:250
msgid "ICH_HCR_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:251
msgid "ICC_SRE_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:252
msgid "ICH_VTR_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:253
msgid "ICH_VMCR_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:254
msgid "ICH_LR0_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:255
msgid "ICH_LR1_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:256
msgid "ICH_LR2_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:257
msgid "ICH_LR3_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:258
msgid "ICH_LR4_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:259
msgid "ICH_LR5_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:260
msgid "ICH_LR6_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:261
msgid "ICH_LR7_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:262
msgid "ICH_LR8_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:263
msgid "ICH_LR9_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:264
msgid "ICH_LR10_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:265
msgid "ICH_LR11_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:266
msgid "ICH_LR12_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:267
msgid "ICH_LR13_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:268
msgid "ICH_LR14_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:269
msgid "ICH_LR15_EL2"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:272
msgid "CPU interface registers are only described using the AArch64 encoding."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:278
msgid "Getting or setting this register is not supported"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:279
msgid "VCPU is running"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:280
msgid "Invalid mpidr or register value supplied"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:284
msgid "KVM_DEV_ARM_VGIC_GRP_NR_IRQS"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:287
msgid ""
"A value describing the number of interrupts (SGI, PPI and SPI) for this GIC "
"instance, ranging from 64 to 1024, in increments of 32."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:290
msgid "kvm_device_attr.addr points to a __u32 value."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:295
msgid "Value set is out of the expected range"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:296
msgid "Value has already be set."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:300
msgid "KVM_DEV_ARM_VGIC_GRP_CTRL"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:303
msgid "KVM_DEV_ARM_VGIC_CTRL_INIT"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:304
msgid ""
"request the initialization of the VGIC, no additional parameter in "
"kvm_device_attr.addr. Must be called after all VCPUs have been created."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:306
msgid "KVM_DEV_ARM_VGIC_SAVE_PENDING_TABLES"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:307
msgid "save all LPI pending bits into guest RAM pending tables."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:309
msgid "The first kB of the pending table is not altered by this operation."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:314
msgid ""
"VGIC not properly configured as required prior to calling this attribute"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:316
msgid "-ENODEV"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:316
msgid "no online VCPU"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:317
msgid "-ENOMEM"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:317
msgid "memory shortage when allocating vgic internal data"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:318
msgid "Invalid guest ram access"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:319
msgid "One or more VCPUS are running"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:323
msgid "KVM_DEV_ARM_VGIC_GRP_LEVEL_INFO"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:326
msgid "The attr field of kvm_device_attr encodes the following values::"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:331
msgid "The vINTID specifies which set of IRQs is reported on."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:333
msgid ""
"The info field specifies which information userspace wants to get or set "
"using this interface.  Currently we support the following info values:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:336
msgid "VGIC_LEVEL_INFO_LINE_LEVEL:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:337
msgid ""
"Get/Set the input level of the IRQ line for a set of 32 contiguously "
"numbered interrupts."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:340
msgid "vINTID must be a multiple of 32."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:342
msgid ""
"kvm_device_attr.addr points to a __u32 value which will contain a bitmap "
"where a set bit means the interrupt level is asserted."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:345
msgid "Bit[n] indicates the status for interrupt vINTID + n."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:347
msgid ""
"SGIs and any interrupt with a higher ID than the number of interrupts "
"supported, will be RAZ/WI.  LPIs are always edge-triggered and are therefore "
"not supported by this interface."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:351
msgid ""
"PPIs are reported per VCPU as specified in the mpidr field, and SPIs are "
"reported with the same value regardless of the mpidr specified."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:362
msgid ""
"vINTID is not multiple of 32 or info field is not VGIC_LEVEL_INFO_LINE_LEVEL"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:366
msgid "KVM_DEV_ARM_VGIC_GRP_MAINT_IRQ"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:369
msgid "The attr field of kvm_device_attr encodes the following values:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:371
msgid ""
"bits:     | 31   ....    5 | 4  ....  0 | values:   |      RES0      |   "
"vINTID   |"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic-v3.rst:374
msgid ""
"The vINTID specifies which interrupt is generated when the vGIC must "
"generate a maintenance interrupt. This must be a PPI."
msgstr ""
