*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
* ///////////////////////////////////////////////////////////////////
* For more information, and the latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
*CLC452 MACROMODEL
*PINOUT ORDER -IN +IN VCC VEE OUT
*PINOUT ORDER  2   3   7   4   6
.SUBCKT CLC452 2 3 7 4 6
* !!!!!!!!
* NOTE !!! ADJUST VALUES BELOW PER TOTAL SUPPLY VOLTAGE
* UNADJUSTED MODEL IS FOR 10 VOLTS TOTAL SUPPLY
* !!!!!!!!
*
* BEGIN ADJUSTMENTS
*
* TOTAL SUPPLY VOLTAGE    F1     R3      R9
*              5 VOLTS   1.27    90     725
*             10 VOLTS   1.45    80     505
*
* FOR 5 VOLTS TOTAL
* USE THESE THREE LINES
*F1 0 11 V10 1.27
*R3 54 49 90
*R9 11 23 725
*
* FOR 10 VOLTS TOTAL
* USE THESE THREE LINES
F1 0 11 V10 1.45
R3 54 49 80
R9 11 23 505
*
* END ADJUSTMENTS
*
R8 11 0 1.8E5
C7 14 0 37E-12
V3 7 5 1.5
V4 1 4 1.5
V5 54 2 1E-3
D1 1 54 D1M
D2 54 5 D1M
D3 3 5 D1M
D4 1 3 D1M
R1 3 0 450E3
R2 29 0 500
R6 25 0 500
R18 31 0 500
E10 45 46 3 0 0.9992
E6 43 0 30 0 1
E7 28 0 32 0 1
E8 8 0 26 0 1
V10 45 39 0
C2 39 0 0.675E-12
C3 3 0 1.35E-12
V13 9 0 0
E2 23 13 37 0 1
RGN 37 0 1E15
D6 11 12 D6M
E1 12 0 23 0 1.0
C6 23 9 2.1E-12
G3 0 14 23 0 0.1
R10 14 0 10
G4 0 19 14 0 0.1
R11 19 0 10
C8 19 0 25E-12
I1 0 40 1.068E-4
D10 12 11 D6M
I5 0 41 1.068E-4
E3 22 23 37 0 1
I3 0 38 1E-3
Q9 7 18 27 Q9M
R14 24 16 1000E6
R15 55 16 1000E6
G6 0 26 16 0 2.5E-12
D8 34 7 D8M
Q10 7 19 17 Q10M
Q11 4 17 27 Q11M
D5 38 0 D5M
V11 37 38 -0.71465
R16 26 25 1
L1 25 0 3.2E-7
C4 27 0 2E-12
D17 40 0 DI2M
Q12 4 19 18 Q12M
D19 41 0 DI2M
G7 0 32 0 4 9E-4
R21 20 6 1000
G8 0 30 0 7 9E-4
R24 30 29 1
L2 29 0 5.3E-7
R25 32 31 1
L3 31 0 5.3E-7
I6 0 42 1.068E-4
I2 0 44 1.068E-4
D20 42 0 DI1M
I7 17 4 1680E-6
D15 4 36 D15M
I10 7 18 1680E-6
D21 44 0 DI1M
E4 10 0 0 33 1E6
R29 33 43 1
R30 33 28 1
R31 33 8 1
R32 10 33 1
G1 0 3 44 42 1.87E-3
L5 49 39 4E-9
G2 0 2 41 40 2.63E-3
R4 10 46 1000E6
I11 0 47 1.068E-4
I12 0 48 1.068E-4
D9 47 0 DE1M
E5 10 46 48 47 0.625
D16 48 0 DE1M
V9 34 22 1.3
V12 13 36 1.3
L4 20 6 2E-9
R20 49 39 25
R27 27 20 12
I8 0 2 10E-6
I9 3 0 4.5E-6
C1 54 0 0.3E-12
I4 7 4 -1.95E-3
R13 7 4 50E3
E12 24 0 54 0 1
E13 55 0 3 0 1
.MODEL D1M D (IS=1E-16)
.MODEL D6M D (IS=5.002E-16)
.MODEL Q9M NPN (BF=75)
.MODEL D8M D (IS=1E-15)
.MODEL D15M D (IS=1E-15)
.MODEL Q10M NPN (BF=75)
.MODEL Q11M PNP (BF=75)
.MODEL D5M D (IS=7E-9 M=.333 N=1.67
+ RS=2.95E-01 TT=2.88E-09 VJ=.75)
.MODEL Q12M PNP (BF=75)
.MODEL DE1M D (BV=100V CJO=4E-12 IS=1E-16
+ KF=8.0E-17 M=0.45 N=2 RS=0.8 TT=6E-09 VJ=0.6V)
.MODEL DI1M D (BV=100V CJO=4E-12 IS=1E-16
+ KF=1.5E-16 M=0.45 N=2 RS=0.8 TT=6E-09 VJ=0.6V)
.MODEL DI2M D (BV=100V CJO=4E-12 IS=1E-16
+ KF=5.0E-17 M=0.45 N=2 RS=0.8 TT=6E-09 VJ=0.6V)
.ENDS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* LM7372 SPICE MODEL
* PINOUT IS FOR A AMPLIFIER ONLY
* PINOUT ORDER -IN +IN +V -V OUT
* PINOUT        2   3   8  4  1
.SUBCKT LM7372 2 3 8 4 1
* COMPONENTS F1,R40,C9,C10,C12,C13,V11,V12
* R43, AND MODELS QON AND QOP CHANGE VALUE
* FOR TOTAL SUPPLY VOLTAGE FROM 10 TO 30
* VOLTS
* SUPPLY VOLTS TOTAL   10     30
* F1                  -0.8   -1.0
* C9                   20P    16P
* C10                   8P     7P
* C12,13              0.7P   0.6P
* R40    SLEW         150     40
* V11,V12             2.3     3.0
* R43                 7.5     8.8
* MODEL QON BF        140     240
* MODEL QOP BF        140     240
* VALUES ARE GIVEN FOR 10 AND 30 VOLTS
* MODEL IS SET UP FOR 30 VOLTS
* START 30 VOLT GROUP
F1 40 0 V14 -1.0
R40 40 32 40
C9 30 0 16E-12
C10 29 0 7E-12
C12 18 0 0.6E-12
C13 28 0 0.6E-12
V11 34 37 3.0
V12 36 31 3.0
R43 10 46 8.8
.MODEL QON NPN VAF=150 BF=240
+ IKF=0.7 RE=1 RC=1
.MODEL QOP PNP VAF=150 BF=240
+ IKF=0.7 RE=1 RC=1
* END 30 VOLT GROUP
* START 10 VOLT GROUP
*F1 40 0 V14 -0.8
*R40 40 32 150
*C9 30 0 20E-12
*C10 29 0 8E-12
*C12 18 0 0.7E-12
*C13 28 0 0.7E-12
*V11 34 37 2.3
*V12 36 31 2.3
*R43 10 46 7.5
*.MODEL QON NPN VAF=150 BF=140
*+ IKF=0.7 RE=1 RC=1
*.MODEL QOP PNP VAF=150 BF=140
*+ IKF=0.7 RE=1 RC=1
* END 10 VOLT GROUP
Q17 4 9 10 QOP
Q21 8 11 10 QON
D5 1 8 DD
D6 4 1 DD
D7 12 0 DIN
D8 13 0 DIN
I8 0 12 0.1E-3
I9 0 13 0.1E-3
E2 14 0 4 0 1
E3 15 0 8 0 1
D9 16 0 DVN
D10 17 0 DVN
I10 0 16 0.1E-3
I11 0 17 0.1E-3
E4 18 2 16 17 6.5
G2 3 18 12 13 7.83E-4
R22 4 8 200E3
E5 19 0 15 0 1
E6 20 0 14 0 1
E7 21 0 22 0 1
R30 19 23 1E6
R31 20 24 1E6
R32 21 25 1E6
R33 0 23 100
R34 0 24 100
R35 0 25 100
E10 26 3 25 0 0.11
R36 18 22 1.6E6
R37 22 3 1.6E6
C6 19 23 1E-12
C7 20 24 1E-12
C8 21 25 2E-12
E11 27 26 24 0 0.15
E12 28 27 23 0 0.15
Q22 14 29 11 QDP
Q23 15 29 9 QDN
I12 8 4 5.04E-3
I13 15 11 1.3E-3
I14 9 14 1.3E-3
R38 0 30 10
R39 0 29 10
E15 31 32 33 0 1
E16 32 34 33 0 1
E17 35 0 32 0 1
D11 36 15 DD
D12 14 37 DD
I15 0 38 1E-3
D13 38 0 DD
V13 33 38 -0.71465
C11 32 0 6E-12
D14 39 40 DD
D15 40 41 DD
R41 0 40 1.45E6
E18 42 0 43 0 1
R42 42 44 110
E19 45 0 18 0 1
V14 44 45 0
G3 30 0 32 0 0.1
G4 29 0 30 0 0.1
C14 10 0 2E-12
L1 46 1 2E-9
R45 46 1 1E3
E20 39 35 33 0 1
E21 41 35 33 0 -1
R46 22 0 40E6
I16 18 0 2.7E-6
I17 28 0 2.6E-6
V15 43 28 4E-3
D16 18 47 DIL
D17 28 47 DIL
D18 48 18 DIL
D19 48 28 DIL
V16 15 47 2.6
V17 48 14 2.6
R47 35 0 1E12
R48 0 33 1E12
R49 31 0 1E12
R50 34 0 1E12
R51 41 0 1E12
R52 43 0 1E12
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL DD D
.MODEL DIL D RS=100
.MODEL DC D IS=5.002E-16
.MODEL DVN D KF=2.5E-16
.MODEL DIN D KF=8E-17
.ENDS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* NATIONAL LM8272
* PINOUT ORDER IS
*  +IN -IN VCC VEE OUT
*   3   2   7   4   6
.SUBCKT LM8272 3 2 7 4 6
RIQ 4 7 140E3
CBA 14 17 0.01E-12
V5 8 34 0.7E-3
Q6 5 8 11 Q6M 
R2 12 38 100.0E3
D1 46 31 D1M 
E1 16 0 17 0 1.0
V6 31 12 0.75
V7 34 51 1.2E-3
R3 2 36 500.0
R4 51 3 500.0
M1 20 12 46 46 MWPM
I1 7 46 100.0E-6
I2 41 4 50.0E-6
I3 7 44 50.0E-6
R5 29 27 500.0
E2 38 16 43 9 1.0
RE2 43 0 1.0E12
V4 7 43 2.0
R7 7 9 10.0E6
R20 9 4 10.0E6
Q7 26 36 37 Q6M 
R14 7 26 300.0
R15 7 5 300.0
R6 29 33 500.0
Q3 23 23 8 QQN
R18 37 42 500.0
Q9 42 18 4 QQN
R19 11 42 500.0
Q1 13 13 7 QQP
Q2 21 21 4 QQN
R16 28 4 300.0
R17 45 4 300.0
C4 19 6 8.0E-12
R8 17 19 330.0
R10 7 22 6.7
Q4 36 36 23 QQN
R11 4 15 5.8
Q5 8 8 49 QQN
R12 24 15 100.0
I5 32 7 4.0E-6
Q28 14 35 28 QQN
R13 25 22 100.0
Q8 49 49 36 QQN
R9 46 30 1.0
Q29 17 35 45 Q29M
Q30 50 20 4 QQN
Q31 20 20 4 QQN
Q32 6 50 15 Q32M
Q33 50 24 4 QQN
I6 4 35 4.0E-6
Q34 44 44 21 QQN
I7 39 7 2.0E-6
V10 7 40 1.4
Q35 7 44 50 QQN
Q36 6 30 22 Q36M
Q37 12 25 7 QQP
Q38 41 41 13 QQP
Q40 50 41 46 QQP
Q41 14 32 26 QQP
Q42 17 32 5 Q42M
Q43 29 39 7 QQP
Q44 45 34 27 Q44M
Q45 28 36 33 Q45M
Q46 18 40 29 QQP
Q47 18 18 4 QQN
.MODEL QQN NPN
.MODEL QQP PNP
.MODEL Q44M PNP BF=85.0
.MODEL Q45M PNP BF=85.0
.MODEL Q6M NPN BF=200.0
.MODEL Q29M NPN VAF=150.0
.MODEL Q42M PNP VAF=150.0
.MODEL Q32M NPN BF=1000.0 VAF=125.0
.MODEL Q36M PNP BF=165.0 VAF=100.0 RC=10
.MODEL MWPM PMOS KP=1.0E-3 VTO=-0.6
.MODEL D1M D IS=7.0E-14 M=0.45 N=2 TT=6.0E-9
.ENDS
* ////////////////////////////////////////////////////////////////////// 
*(C) National Semiconductor, Corporation. 
* Models developed and under copyright by: 
* National Semiconductor, Corporation. 
* ///////////////////////////////////////////////////////////////////// 
* Legal Notice: * The model may be copied, and distributed without any 
* modifications; 
* however, reselling or licensing the material is illegal. 
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
* //////////////////////////////////////////////////////////////////// 
* LMH6643 SPICE MODEL
* PINOUT ORDER -IN +IN VCC VEE OUT
* PINOUT ORDER  2   3   7   4   6
.SUBCKT LMH6643 2 3 7 4 6
C4 30 94 7E-20
R50 94 14 700E3
C10 20 96 0.35E-15
R52 96 0 20E3
CC2 14 30 0.0085E-12
E1 39 0 14 0 16
C8 45 0 1E-12
C9 2 0 1E-12
RC1 42 0 1E12
I1 7 46 175E-6
I2 5 4 50E-6
D2 18 0 DVM
I3 7 12 50E-6
C1 13 92 8E-12
D7 23 0 DVM
R1 14 13 100
I4 0 18 1.068E-4
R2 7 15 1
R3 4 16 1
R4 17 98 100
R5 19 97 100
R6 46 8 1
R7 7 21 500
R8 7 22 500
R9 24 80 500
R10 25 80 500
I8 0 23 1.068E-4
I5 26 7 20E-6
I6 80 27 20E-6
I7 28 29 13E-6
E3 3 45 23 18 7.8
D8 37 0 DIM
Q1 30 27 24 Q2M
Q2 14 27 25 Q2M
Q3 34 9 80 Q1M
Q4 9 9 80 Q1M
Q5 92 34 16 Q5M
Q8 34 17 4 Q1M
D9 40 0 DIM
I9 0 37 1.068E-4
Q26 12 12 31 Q1M
Q27 7 12 34 Q1M
Q28 92 8 15 Q28M
Q29 20 19 7 Q29M
Q30 5 5 32 Q29M
Q31 34 5 46 Q29M
Q32 30 26 21 Q33M
Q33 14 26 22 Q33M
Q34 33 28 29 Q29M
Q35 84 35 36 Q35M
Q36 83 2 38 Q35M
R11 33 36 135
R12 33 38 135
Q37 32 32 7 Q29M
Q38 31 31 4 Q1M
R13 20 41 100E3
M1 9 20 46 46 WPM
I10 0 40 1.068E-4
E2 41 39 42 43 1
V3 7 42 2
R14 7 43 10E6
R15 43 80 10E6
D1 46 44 D1M
V4 44 20 0.75
V6 35 45 1E-3
IQA 7 4 -1.00E-3
G3 2 45 40 37 2.3E-4
D3 35 7 D3M
D4 2 7 D3M
D5 4 35 D3M
D6 4 2 D3M
V7 7 29 0.2
G1 0 48 7 0 1
R17 49 48 1
L2 0 49 10E-6
R20 0 49 10
G2 22 21 48 0 7.8E-7
G9 0 57 4 0 1
R21 74 57 1
L5 0 74 12E-6
R22 0 74 120
G10 21 22 57 0 -7.8E-7
R34 81 82 1
L6 82 0 20E-6
R35 82 0 100
G11 21 22 81 0 2.6E-8
G12 0 81 33 0 1
R48 92 6 3
E5 97 7 7 15 -6.7
E6 98 4 16 4 4.85
VCM1 4 80 1.5
VCM2 84 25 1.5
VCM3 83 24 1.5
.MODEL Q1M NPN
.MODEL Q2M NPN (VAF=150)
.MODEL Q5M NPN (BF=1000 VAF=125)
.MODEL Q28M PNP (BF=165 VAF=100)
.MODEL Q29M PNP
.MODEL Q33M PNP (VAF=150)
.MODEL Q35M PNP (BF=406 KF=3E-17)
.MODEL WPM PMOS (KP=1E-3 VTO=-0.6)
.MODEL DVM D (IS=1E-16 KF=2.7E-15)
.MODEL DIM D (IS=1E-16 KF=4.5E-15)
.MODEL D1M D (IS=7E-14 M=0.45 N=2 TT=6E-09)
.MODEL D3M D (IS=3E-14)
.ENDS

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* PINOUT ORDER -IN +IN VCC VEE OUT
* PINOUT ORDER  2   3   7   4   6
.SUBCKT LMH6644 2 3 7 4 6
E1 39 0 14 0 16
C8 45 0 1E-12
C9 2 0 1E-12
RC1 42 0 1E12
I1 7 46 175E-6
I2 5 4 50E-6
D2 18 0 DVM
I3 7 12 50E-6
C1 13 92 8E-12
D7 23 0 DVM
R1 14 13 100
I4 0 18 1.068E-4
R2 7 15 1
R3 4 16 1
R4 17 98 100
R5 19 97 100
R6 46 8 1
R7 7 21 500
R8 7 22 500
R9 24 4 500
R10 25 4 500
I8 0 23 1.068E-4
I5 26 7 20E-6
I6 4 27 20E-6
I7 28 29 13E-6
CC2 14 30 0.0085E-12
E3 3 45 23 18 7.8
D8 37 0 DIM
Q1 30 27 24 Q2M
Q2 14 27 25 Q2M
Q3 34 9 4 Q1M
Q4 9 9 4 Q1M
Q5 92 34 16 Q5M
Q8 34 17 4 Q1M
D9 40 0 DIM
I9 0 37 1.068E-4
Q26 12 12 31 Q1M
Q27 7 12 34 Q1M
Q28 92 8 15 Q28M
Q29 20 19 7 Q29M
Q30 5 5 32 Q29M
Q31 34 5 46 Q29M
Q32 30 26 21 Q33M
Q33 14 26 22 Q33M
Q34 33 28 29 Q29M
Q35 25 35 36 Q35M
Q36 24 2 38 Q35M
R11 33 36 135
R12 33 38 135
Q37 32 32 7 Q29M
Q38 31 31 4 Q1M
R13 20 41 100E3
M1 9 20 46 46 WPM
I10 0 40 1.068E-4
E2 41 39 42 43 1
V3 7 42 2
R14 7 43 10E6
R15 43 4 10E6
D1 46 44 D1M
V4 44 20 0.75
V6 35 45 1E-3
IQA 7 4 -1.00E-3
G3 2 45 40 37 2.3E-4
D3 35 7 D3M
D4 2 7 D3M
D5 4 35 D3M
D6 4 2 D3M
V7 7 29 0.2
G1 0 48 7 0 1
R17 49 48 1
L2 0 49 10E-6
R20 0 49 10
G2 22 21 48 0 7.8E-7
G9 0 57 4 0 1
R21 74 57 1
L5 0 74 12E-6
R22 0 74 120
G10 21 22 57 0 -7.8E-7
R34 81 82 1
L6 82 0 20E-6
R35 82 0 100
G11 21 22 81 0 2.6E-8
G12 0 81 33 0 1
R48 92 6 3
E5 97 7 7 15 -6.7
E6 98 4 16 4 4.85
.MODEL Q1M NPN
.MODEL Q2M NPN (VAF=150)
.MODEL Q5M NPN (BF=1000 VAF=125)
.MODEL Q28M PNP (BF=165 VAF=100)
.MODEL Q29M PNP
.MODEL Q33M PNP (VAF=150)
.MODEL Q35M PNP (BF=406 KF=3E-17)
.MODEL WPM PMOS (KP=1E-3 VTO=-0.6)
.MODEL DVM D (IS=1E-16 KF=2.7E-15)
.MODEL DIM D (IS=1E-16 KF=4.5E-15)
.MODEL D1M D (IS=7E-14 M=0.45 N=2 TT=6E-09)
.MODEL D3M D (IS=3E-14)
.ENDS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*BEGIN MODEL LMH6645
*PINOUT ORDER  -IN +IN V+ V- OUT
*PINOUT ORDER    4  3   5  2  1
.SUBCKT LMH6645 4 3 5 2 1
Q1 6 7 8 QIN
Q2 9 10 11 QIN
Q3 12 13 14 QN
Q4 13 13 14 QN
Q5 15 10 16 QIP
Q6 17 18 19 QIP
Q7 20 21 22 QP
Q12 23 24 25 QP
Q13 26 26 22 QP
Q14 27 27 26 QP
Q15 25 28 22 QP
Q16 13 29 20 QP
Q17 1 25 30 QOP
Q18 31 31 32 QN
Q19 32 32 33 QN
Q20 23 34 14 QN
Q21 1 23 35 QON
Q22 25 31 23 QN
R1 12 8 125
R2 12 11 125
R3 19 20 125
R4 16 20 125
R5 36 37 200
R7 6 22 300
R8 14 15 300
R9 14 17 300
R10 34 35 100
R11 28 30 100
R12 30 5 11.2
R13 2 35 12
V3 22 29 1.4
I1 21 22 4E-6
I4 24 14 0.85E-3
I5 22 31 0.85E-3
I6 22 25 2E-3
I7 23 14 2E-3
G1 23 14 38 39 -0.4E-3
R15 41 10 200
R16 38 42 50
C2 42 1 10E-12
R17 24 27 11.2
R18 14 33 12
Q24 43 43 7 QP
Q25 10 10 43 QP
Q26 7 7 44 QN
Q27 44 44 10 QN
D1 7 22 D1
D2 10 22 D1
D3 14 18 D1
D4 14 10 D1
D5 1 5 D1
D6 2 1 D1
V5 7 18 -0.35E-3
V6 37 18 -0.1E-3
D7 45 0 DIN
D8 46 0 DIN
I8 0 45 0.1E-3
I9 0 46 0.1E-3
E2 14 0 2 0 1
E3 22 0 5 0 1
C4 36 0 2E-12
C5 4 0 2E-12
D9 47 0 DVN
D10 48 0 DVN
I10 0 47 0.1E-3
I11 0 48 0.1E-3
E4 41 4 47 48 7.8
G2 36 41 45 46 2.8E-4
I12 2 5 0.115E-3
R22 2 5 97.3E3
E5 49 0 22 0 1
E6 50 0 14 0 1
E7 51 0 52 0 1
R30 49 53 1E6
R31 50 54 1E6
R32 51 55 1E6
R33 0 53 100
R34 0 54 100
R35 0 55 10E3
E10 56 3 55 0 8E-4
R36 41 52 1E9
R37 52 36 1E9
C6 49 53 1E-12
C7 50 54 3E-12
C8 51 55 3E-12
R6 9 22 300
E11 57 56 54 0 0.15
E12 36 57 53 0 0.05
G3 38 39 9 6 2E-3
G4 38 39 15 17 2E-3
R40 38 39 1E6
E14 39 14 22 14 0.5
D11 38 22 D1
D12 14 38 D1
C9 9 6 3E-12
C10 15 17 3E-12
.MODEL D1 D
.MODEL QN NPN
.MODEL QP PNP
.MODEL QON NPN VAF=40 RC=2 RE=3 IKF=0.1
.MODEL QOP PNP VAF=40 RC=2 RE=3 IKF=0.1
.MODEL QIN NPN KF=1.25E-15 BF=333
.MODEL QIP PNP KF=1.25E-15 BF=333
.MODEL DVN D KF=1.85E-16
.MODEL DIN D KF=8E-17
.ENDS
*END MODEL LMH6645

*////////////////////////////////////////////////////////////////////// 
*(C) National Semiconductor, Corporation. 
* Models developed and under copyright by: 
* National Semiconductor, Corporation. 
*///////////////////////////////////////////////////////////////////// 
* Legal Notice: 
* The model may be copied, and distributed without any modifications; 
* however, reselling or licensing the material is illegal. 
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*//////////////////////////////////////////////////////////////////// 
*BEGIN MODEL LMH6646
*PINOUT ORDER  -IN +IN V+ V- OUT
*PINOUT ORDER    4  3   5  2  1
.SUBCKT LMH6646 4 3 5 2 1
Q1 6 7 8 QIN
Q2 9 10 11 QIN
Q3 12 13 14 QN
Q4 13 13 14 QN
Q5 15 10 16 QIP
Q6 17 18 19 QIP
Q7 20 21 22 QP
Q12 23 24 25 QP
Q13 26 26 22 QP
Q14 27 27 26 QP
Q15 25 28 22 QP
Q16 13 29 20 QP
Q17 1 25 30 QOP
Q18 31 31 32 QN
Q19 32 32 33 QN
Q20 23 34 14 QN
Q21 1 23 35 QON
Q22 25 31 23 QN
R1 12 8 125
R2 12 11 125
R3 19 20 125
R4 16 20 125
R5 36 37 200
R7 6 22 300
R8 14 15 300
R9 14 17 300
R10 34 35 100
R11 28 30 100
R12 30 5 11.2
R13 2 35 12
V3 22 29 1.4
I1 21 22 4E-6
I4 24 14 0.85E-3
I5 22 31 0.85E-3
I6 22 25 2E-3
I7 23 14 2E-3
G1 23 14 38 39 -0.4E-3
R15 41 10 200
R16 38 42 50
C2 42 1 10E-12
R17 24 27 11.2
R18 14 33 12
Q24 43 43 7 QP
Q25 10 10 43 QP
Q26 7 7 44 QN
Q27 44 44 10 QN
D1 7 22 D1
D2 10 22 D1
D3 14 18 D1
D4 14 10 D1
D5 1 5 D1
D6 2 1 D1
V5 7 18 -0.35E-3
V6 37 18 -0.1E-3
D7 45 0 DIN
D8 46 0 DIN
I8 0 45 0.1E-3
I9 0 46 0.1E-3
E2 14 0 2 0 1
E3 22 0 5 0 1
C4 36 0 2E-12
C5 4 0 2E-12
D9 47 0 DVN
D10 48 0 DVN
I10 0 47 0.1E-3
I11 0 48 0.1E-3
E4 41 4 47 48 7.8
G2 36 41 45 46 2.8E-4
I12 2 5 0.115E-3
R22 2 5 97.3E3
E5 49 0 22 0 1
E6 50 0 14 0 1
E7 51 0 52 0 1
R30 49 53 1E6
R31 50 54 1E6
R32 51 55 1E6
R33 0 53 100
R34 0 54 100
R35 0 55 10E3
E10 56 3 55 0 8E-4
R36 41 52 1E9
R37 52 36 1E9
C6 49 53 1E-12
C7 50 54 3E-12
C8 51 55 3E-12
R6 9 22 300
E11 57 56 54 0 0.15
E12 36 57 53 0 0.05
G3 38 39 9 6 2E-3
G4 38 39 15 17 2E-3
R40 38 39 1E6
E14 39 14 22 14 0.5
D11 38 22 D1
D12 14 38 D1
C9 9 6 3E-12
C10 15 17 3E-12
.MODEL D1 D
.MODEL QN NPN
.MODEL QP PNP
.MODEL QON NPN VAF=40 RC=2 RE=3 IKF=0.1
.MODEL QOP PNP VAF=40 RC=2 RE=3 IKF=0.1
.MODEL QIN NPN KF=1.25E-15 BF=333
.MODEL QIP PNP KF=1.25E-15 BF=333
.MODEL DVN D KF=1.85E-16
.MODEL DIN D KF=8E-17
.ENDS
*END MODEL LMH6646
*////////////////////////////////////////////////////////////////////// 
*(C) National Semiconductor, Corporation. 
* Models developed and under copyright by: 
* National Semiconductor, Corporation. 
*///////////////////////////////////////////////////////////////////// 
* Legal Notice: 
* The model may be copied, and distributed without any modifications; 
* however, reselling or licensing the material is illegal. 
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*//////////////////////////////////////////////////////////////////// 
*BEGIN MODEL LMH6647
*PINOUT ORDER  -IN +IN V+ V- OUT
*PINOUT ORDER    4  3   5  2  1
.SUBCKT LMH6647 4 3 5 2 1
Q1 6 7 8 QIN
Q2 9 10 11 QIN
Q3 12 13 14 QN
Q4 13 13 14 QN
Q5 15 10 16 QIP
Q6 17 18 19 QIP
Q7 20 21 22 QP
Q12 23 24 25 QP
Q13 26 26 22 QP
Q14 27 27 26 QP
Q15 25 28 22 QP
Q16 13 29 20 QP
Q17 1 25 30 QOP
Q18 31 31 32 QN
Q19 32 32 33 QN
Q20 23 34 14 QN
Q21 1 23 35 QON
Q22 25 31 23 QN
R1 12 8 125
R2 12 11 125
R3 19 20 125
R4 16 20 125
R5 36 37 200
R7 6 22 300
R8 14 15 300
R9 14 17 300
R10 34 35 100
R11 28 30 100
R12 30 5 11.2
R13 2 35 12
V3 22 29 1.4
I1 21 22 4E-6
I4 24 14 0.85E-3
I5 22 31 0.85E-3
I6 22 25 2E-3
I7 23 14 2E-3
G1 23 14 38 39 -0.4E-3
R15 41 10 200
R16 38 42 50
C2 42 1 10E-12
R17 24 27 11.2
R18 14 33 12
Q24 43 43 7 QP
Q25 10 10 43 QP
Q26 7 7 44 QN
Q27 44 44 10 QN
D1 7 22 D1
D2 10 22 D1
D3 14 18 D1
D4 14 10 D1
D5 1 5 D1
D6 2 1 D1
V5 7 18 -0.35E-3
V6 37 18 -0.1E-3
D7 45 0 DIN
D8 46 0 DIN
I8 0 45 0.1E-3
I9 0 46 0.1E-3
E2 14 0 2 0 1
E3 22 0 5 0 1
C4 36 0 2E-12
C5 4 0 2E-12
D9 47 0 DVN
D10 48 0 DVN
I10 0 47 0.1E-3
I11 0 48 0.1E-3
E4 41 4 47 48 7.8
G2 36 41 45 46 2.8E-4
I12 2 5 0.115E-3
R22 2 5 97.3E3
E5 49 0 22 0 1
E6 50 0 14 0 1
E7 51 0 52 0 1
R30 49 53 1E6
R31 50 54 1E6
R32 51 55 1E6
R33 0 53 100
R34 0 54 100
R35 0 55 10E3
E10 56 3 55 0 8E-4
R36 41 52 1E9
R37 52 36 1E9
C6 49 53 1E-12
C7 50 54 3E-12
C8 51 55 3E-12
R6 9 22 300
E11 57 56 54 0 0.15
E12 36 57 53 0 0.05
G3 38 39 9 6 2E-3
G4 38 39 15 17 2E-3
R40 38 39 1E6
E14 39 14 22 14 0.5
D11 38 22 D1
D12 14 38 D1
C9 9 6 3E-12
C10 15 17 3E-12
.MODEL D1 D
.MODEL QN NPN
.MODEL QP PNP
.MODEL QON NPN VAF=40 RC=2 RE=3 IKF=0.1
.MODEL QOP PNP VAF=40 RC=2 RE=3 IKF=0.1
.MODEL QIN NPN KF=1.25E-15 BF=333
.MODEL QIP PNP KF=1.25E-15 BF=333
.MODEL DVN D KF=1.85E-16
.MODEL DIN D KF=8E-17
.ENDS
*END MODEL LMH6647
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* LMH6655 SUBCIRCUIT
* NOTE - THIS MODEL HAS PINOUT
* FOR THE A AMPLIFIER ONLY
* PINOUT ORDER  -IN +IN VCC VEE OUT
* PINOUT         2   3   8   4   1
.SUBCKT LMH6655 2 3 8 4 1
I2 8 32 1.25E-3
I5 39 4 1.25E-3
R1 9 0 1.8E6
D1 9 34 D1M
D2 18 0 DV2M
E1 34 0 5 0 1.0
R2 9 5 100
C1 5 12 2.2E-12
D7 23 0 DV2M
G2 0 13 5 0 0.1
I4 0 18 1.068E-4
R3 13 0 10
C2 13 0 75E-12
G4 0 14 13 0 0.1
R4 14 0 10
C3 14 0 5.2E-12
D10 19 8 D10M
V1 19 20 2.1
I8 0 23 1.068E-4
D15 4 21 D10M
V2 22 21 1.73
I7 28 29 3.2E-6
E3 3 45 23 18 0.55
D8 37 0 DI8M
C4 26 0 6.5E-12
D11 34 9 D1M
E2 5 22 27 0 1
E4 20 5 27 0 1
I3 0 30 1E-3
D12 30 0 D12M
D9 40 0 DI8M
I9 0 37 1.068E-4
V3 27 30 -0.71465
R6 8 4 50E3
V4 12 0 0
L1 31 1 2.5E-9
I1 8 4 0.5E-3
Q34 33 28 29 Q34M
Q35 17 35 36 Q35M
Q36 16 2 38 Q35M
Q1 8 32 26 Q1M
R11 33 36 325
R12 33 38 325
Q2 8 14 39 Q2M
Q3 4 39 26 Q3M
Q4 4 14 32 Q4M
I10 0 40 1.068E-4
R7 31 1 1E3
R9 26 31 9.7
V6 35 45 1E-3
G3 2 45 40 37 0.49E-6
R10 16 4 2E3
R13 17 4 2E3
G5 0 9 16 17 0.815E-3
G6 0 9 0 81 -1E-8
G7 0 9 0 48 -8.8E-7
D3 35 8 D3M
I6 35 4 2.95E-6
I11 2 4 2.65E-6
D4 2 8 D3M
D5 4 35 D3M
D6 4 2 D3M
V7 8 29 0.63
G1 0 48 8 0 1
R17 49 48 1
L2 0 49 1.2E-6
R20 0 49 1200
G9 0 57 4 0 1
R21 74 57 1
L5 0 74 1.2E-6
R22 0 74 1200
G10 0 9 57 0 8.8E-8
R34 81 82 1
L6 82 0 2E-5
R35 82 0 3E3
R23 3 0 1E12
R24 27 0 1E12
G12 0 81 33 0 1
C8 45 0 1.8E-12
C9 2 0 1.8E-12
D18 1 8 D3M
D19 4 1 D3M
.MODEL D1M D IS=5.002E-16
.MODEL DV2M D IS=1E-16 KF=2E-14
.MODEL D10M D IS=1E-15
.MODEL DI8M D IS=1E-16 KF=1E-15
.MODEL D12M D IS=7E-9 M=0.333 N=1.67
+ RS=2.95E-01 TT=2.88E-09 VJ=0.75
.MODEL Q34M PNP
.MODEL Q35M PNP BF=40 KF=1.1E-14
.MODEL Q1M NPN BF=224 RC=1 RE=0.3
.MODEL Q2M NPN BF=75
.MODEL Q3M PNP BF=149 RC=3 RE=1
.MODEL Q4M PNP BF=75
.MODEL D14M D IS=1.0E-14 RS=2700
.MODEL D3M D IS=3E-14 RS=0.5
.ENDS
/////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* BEGIN MODEL LMH6657
* THIS MODEL WILL FUNCTION AS
* A MODEL FOR ONE HALF OF THE
* LMH6658
* PINOUT ORDER  +IN -IN +V -V OUT
* PINOUT ORDER   1   2   3  4  5
.SUBCKT LMH6657 1 2 3 4 5
Q17 4 6 7 QOP
Q21 3 8 7 QON
D5 5 3 DD
D6 4 5 DD
D7 9 0 DIN
D8 10 0 DIN
I8 0 9 0.1E-3
I9 0 10 0.1E-3
E2 11 0 4 0 1
E3 12 0 3 0 1
D9 13 0 DVN
D10 14 0 DVN
I10 0 13 0.1E-3
I11 0 14 0.1E-3
E4 15 2 13 14 5.1
G2 1 15 9 10 1.7E-4
R22 4 3 16.7E3
E5 16 0 12 0 1
E6 17 0 11 0 1
E7 18 0 19 0 1
R30 16 20 1E6
R31 17 21 1E6
R32 18 22 1E6
R33 0 20 100
R34 0 21 100
R35 0 22 100
E10 23 1 22 0 0.2
R36 24 19 1E3
R37 19 25 1E3
C6 16 20 1.5E-12
C7 17 21 20E-12
C8 18 22 1E-12
E11 26 23 21 0 0.54
E12 27 26 20 0 0.67
Q22 11 28 8 QDP
Q23 12 28 6 QDN
I12 3 4 5.3E-3
I13 12 8 0.6E-3
I14 6 11 0.6E-3
R38 0 29 10
R39 0 28 10
C9 29 0 35E-12
C10 28 0 11E-12
E15 30 31 32 0 1
E16 31 33 32 0 1
E17 34 0 31 0 1
D11 35 12 DD
D12 11 36 DD
V11 33 36 1.397
V12 35 30 1.417
I15 0 37 1E-3
D13 37 0 DD
V13 32 37 -0.6551
C11 31 0 10E-12
D14 38 39 DD
D15 39 40 DD
R40 39 31 94
R41 0 39 10E6
C12 15 0 1.8E-12
C13 27 0 1.8E-12
R43 7 41 3.5
G3 29 0 31 0 0.1
G4 28 0 29 0 0.1
L1 41 5 4E-9
R45 41 5 100
E20 38 34 32 0 1
E21 40 34 32 0 -1
C15 15 27 1.8E-12
G5 39 0 42 43 -6E-3
Q24 42 44 45 QIP
Q25 43 27 46 QIP
R49 45 47 125
R50 46 47 125
Q26 48 49 12 QIP
Q27 49 49 12 QIP
I16 49 11 2E-3
R51 50 42 333
R52 50 43 333
V14 48 47 0.95
V15 50 11 -0.2
C17 42 43 0.1E-12
E23 51 0 27 15 -1
E24 52 0 27 15 1
D16 51 53 DD
D17 52 53 DD
R53 0 53 1E3
G6 11 49 53 0 -1E-3
R54 51 53 1E6
R55 52 53 1E6
R56 0 51 1E6
R57 52 0 1E6
D18 44 12 DIC
D19 27 12 DIC
E25 25 0 1 0 1
E26 24 0 15 0 1
C18 5 0 0.1E-12
R58 31 30 1E9
R59 33 31 1E9
R60 2 15 1E9
R61 1 23 1E9
R62 23 26 1E9
R63 26 27 1E9
V16 15 44 1.05E-3
R64 34 40 1E9
R65 34 38 1E9
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL QON NPN VAF=150 BF=360 IKF=1.5 RE=1 RC=1
.MODEL QOP PNP VAF=150 BF=360 IKF=1.5 RE=1 RC=1
.MODEL QIP PNP VAF=150 BF=90 IKF=5E-3 RE=1 RC=1
.MODEL DIC D RS=500
.MODEL DD D
.MODEL DVN D KF=4E-16
.MODEL DIN D KF=26E-14
.ENDS
* END MODEL LMH6657
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* LMH6672 SUBCIRCUIT
* REV R - 3-OCT-2001
* THIS PINOUT IS FOR
* AMPLIFIER A ONLY
* PINOUT ORDER  -IN +IN VCC VEE OUT
* PINOUT         2   3   8   4   1
.SUBCKT LMH6672 2 3 8 4 1
R1 7 0 1.8E6
D1 7 34 D1M
D2 18 0 DV2M
E1 34 0 5 0 1.0
R2 7 5 1000
C1 5 12 2.88E-12
D7 23 0 DV2M
G2 0 13 5 0 0.1
I4 0 18 1.068E-4
R3 13 0 10
C2 13 0 70E-12
G4 0 14 13 0 0.1
R4 14 0 10
C3 14 0 25E-12
D10 19 8 D10M
V1 19 20 1.83
I8 0 23 1.068E-4
D15 4 21 D10M
V2 22 21 1.63
I7 28 29 3.2E-6
E3 3 45 23 18 0.55
D8 37 0 DI8M
C4 26 0 2E-12
D11 34 7 D1M
E2 5 22 27 0 1
E4 20 5 27 0 1
I3 0 30 1E-3
D12 30 0 D12M
D9 40 0 DI8M
I9 0 37 1.068E-4
V3 27 30 -0.71465
R6 8 4 50E3
V4 12 0 0
L1 31 1 2E-9
I1 8 4 0.7E-3
Q34 33 28 29 Q34M
Q35 17 35 36 Q35M
Q36 16 2 38 Q35M
Q1 8 32 26 Q1M
R11 33 36 325
R12 33 38 325
Q2 8 14 39 Q2M
Q3 4 39 26 Q3M
Q4 4 14 32 Q4M
R18 15 24 10E3
I10 0 40 1.068E-4
D14 24 42 D14M
R7 31 1 1E3
R9 26 31 1
V6 35 45 4E-3
G3 2 45 40 37 0.0123E-12
R10 16 4 2E3
R13 17 4 2E3
G5 0 7 16 17 0.8E-3
G6 0 7 0 81 -1E-9
G7 0 7 0 48 -8.8E-7
D3 35 8 D3M
I6 35 4 4.1E-6
I11 2 4 4.0E-6
E5 15 0 8 4 1
R16 15 41 10E3
D13 41 25 D13M
D4 2 8 D3M
D5 4 35 D3M
D6 4 2 D3M
V7 8 29 0.8
V10 25 0 3.4
G1 0 48 8 0 1
R17 49 48 1
L2 0 49 1.2E-6
R20 0 49 1200
G8 8 4 41 0 0.5E-3
G9 0 57 4 0 1
G11 8 32 24 0 0.160E-3
G13 39 4 43 0 0.135E-3
V11 42 0 4.4
R19 15 43 10E3
D16 43 44 D16M
V12 44 0 3.3
D17 43 15 D17M
R21 74 57 1
L5 0 74 1.2E-6
R22 0 74 1200
G10 0 7 57 0 8.8E-7
R34 81 82 1
L6 82 0 1.5E-4
R35 82 0 10E3
R23 3 0 1E12
R24 27 0 1E12
G12 0 81 33 0 1
C8 45 0 1E-12
C9 2 0 1E-12
D18 1 8 D3M
D19 4 1 D3M
.MODEL D1M D IS=5.002E-16
.MODEL DV2M D IS=1E-16 KF=1E-14
.MODEL D10M D IS=1E-15
.MODEL DI8M D IS=1E-16 KF=1E-15
.MODEL D12M D IS=7E-9 M=0.333 N=1.67
+ RS=2.95E-01 TT=2.88E-09 VJ=0.75
.MODEL Q34M PNP
.MODEL Q35M PNP BF=40 KF=1.5E-14
.MODEL Q1M NPN BF=750 RC=0.75 RE=0.35
.MODEL Q2M NPN BF=75
.MODEL Q3M PNP BF=750 RC=4 RE=1.35
.MODEL Q4M PNP BF=75
.MODEL D14M D IS=1.0E-14 RS=2700
.MODEL D3M D IS=3E-14 RS=0.5
.MODEL D13M D IS=1.0E-14 RS=1
.MODEL D16M D IS=1.0E-14 RS=1000
.MODEL D17M D BV=3.3 IBV=1E-3 IS=1.0E-14
.ENDS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* BEGIN MODEL LMH6715
* PINOUT ORDER  +IN -IN +V -V OUT
* PINOUT ORDER   3   2   8  4  1
.SUBCKT LMH6715 3 2 8 4 1
Q17 4 9 10 QOP
Q21 8 11 10 QON
D5 1 8 DD
D6 4 1 DD
D7 12 0 DIN
D8 13 0 DIN
I8 0 12 0.1E-3
I9 0 13 0.1E-3
E2 14 0 4 0 1
E3 15 0 8 0 1
D9 16 0 DVN
D10 17 0 DVN
I10 0 16 0.1E-3
I11 0 17 0.1E-3
E4 18 2 16 17 1.25
G2 19 0 12 13 6.7E-4
R22 4 8 100E3
E5 20 0 15 0 1
E6 21 0 14 0 1
E7 22 0 23 0 1
R30 20 24 1E4
R31 21 25 1E4
R32 22 26 1E4
R33 0 24 1
R34 0 25 1
R35 0 26 1
E10 27 19 26 0 1E-6
R36 18 23 1E9
R37 23 19 1E9
C6 20 24 100E-12
C7 21 25 100E-12
C8 22 26 1E-12
E11 28 27 25 0 4
E12 29 28 24 0 4
Q22 14 30 11 QDP
Q23 15 30 9 QDN
I12 8 4 4.9E-3
I13 15 11 0.8E-3
I14 9 14 0.8E-3
R38 0 31 10
R39 0 30 10
C9 31 0 15E-12
C10 30 0 5E-12
E15 32 33 34 0 1
E16 33 35 34 0 1
E17 36 0 33 0 1
D11 37 15 DD
D12 14 38 DD
V11 35 38 1.45
V12 37 32 1.45
I15 0 39 1E-3
D13 39 0 DD
V13 34 39 -0.71465
C11 33 0 2.05E-12
D14 40 41 DD
D15 41 42 DD
R40 41 33 220
R41 0 41 170E3
F1 41 0 V14 -2.4
E18 43 0 29 0 0.99935
R42 43 44 160
C12 18 0 0.8E-12
C13 29 0 1E-12
V14 44 45 0
R43 10 46 5
G3 31 0 33 0 0.1
G4 30 0 31 0 0.1
C14 10 0 0.2E-12
L1 46 1 4E-9
R45 46 1 40
E20 40 36 34 0 1
E21 42 36 34 0 -1
C15 18 29 0.15E-12
L2 18 45 70E-9
R46 18 45 200
D16 47 0 DINN
D17 48 0 DINN
I16 0 47 0.1E-3
I17 0 48 0.1E-3
G5 18 0 47 48 4.85E-3
D18 18 49 DD
D19 50 18 DD
D20 19 49 DD
D21 50 19 DD
V15 15 49 3.15
V16 50 14 3.15
I19 0 19 5E-6
I20 0 2 6E-6
V17 19 3 2E-3
R49 19 27 1E9
R50 27 28 1E9
R51 28 29 1E9
R52 2 18 1E9
R53 0 34 1E9
R54 2 51 10
C16 51 1 0.1E-12
.MODEL DD D
.MODEL DVN D KF=5E-16
.MODEL DIN D KF=1E-15
.MODEL DINN D KF=1E-15
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL QON NPN VAF=150 BF=110 IKF=0.45 RE=1 RC=1
.MODEL QOP PNP VAF=150 BF=110 IKF=0.45 RE=1 RC=1
.ENDS
* END MODEL LMH6715
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* BEGIN SPICE MODEL LMH6718
*  PINOUT IS FOR A AMPLIFIER ONLY
*  PINOUT ORDER +IN -IN +V -V OUT
*                3   2   8  4  1
*
.SUBCKT LMH6718 3 2 8 4 1
*
* BEGIN NOTES AND ADJUSTABLE VALUES
* SOME COMPONENTS IN THE MODEL CHANGE
* VALUE DEPENDING ON TOTAL SUPPLY
* VOLTAGE BETWEEN +V AND -V
* VALUES ARE AS FOLLOWS WITH GROUPS OF
* STATEMENTS BELOW FOR 10V AND 5V
* FOR OTHER TOTAL SUPPLY VOLTAGES
* LINEARLY INTERPOLATE THE VALUES
*
* COMPONENT	VALUE	VALUE
*                10V      5V
*
*   C 9          25   P   37   P
*   C10          8.25 P   12.2 P
*   C11          6    P    9   P
*   C13          1.9  P    2.2 P
*   E11          2         4
*   E12          2         4
*   E18          0.99840   0.99825
*
* INTERNAL INPUT AND FEEDBACK RESISTORS
* ARE BELOW FOR ADJUSTMENT FROM NOMINAL
* VALUES IF DESIRED
* FEEDBACK RESISTOR
R27 19 1 1E3
* INPUT RESISTOR
R29 2 19 1E3
*
* USE THIS GROUP FOR 10 V TOTAL SUPPLY
C9 31 0 25E-12
C10 30 0 8.25E-12
C11 33 0 6E-12
C13 29 0 1.9E-12
E11 27 28 25 0 2
E12 29 27 24 0 2
E18 43 0 29 0 0.99840
* END 10V GROUP
* USE THIS GROUP FOR 5 V TOTAL SUPPLY
*C9 31 0 37E-12
*C10 30 0 12.2E-12
*C11 33 0 9E-12
*C13 29 0 2.2E-12
*E11 27 28 25 0 4
*E12 29 27 24 0 4
*E18 43 0 29 0 0.99825
* END 5V GROUP
* END NOTES AND ADJUSTABLE VALUES
*
Q17 4 9 10 QOP
Q21 8 11 10 QON
D5 1 8 DD
D6 4 1 DD
D7 12 0 DIN
D8 13 0 DIN
I8 0 12 0.1E-3
I9 0 13 0.1E-3
E2 14 0 4 0 1
E3 15 0 8 0 1
D9 16 0 DVN
D10 17 0 DVN
I10 0 16 0.1E-3
I11 0 17 0.1E-3
E4 18 19 16 17 2.7
G2 51 18 12 13 4.35E-3
R22 4 8 25E3
E5 20 0 15 0 1
E6 21 0 14 0 1
E7 22 0 23 0 1
R30 20 24 1E6
R31 21 25 1E6
R32 22 26 1E6
R33 0 24 100
R34 0 25 100
R35 0 26 100
R36 18 23 1E9
R37 23 51 1E9
C6 20 24 1E-12
C7 21 25 1E-12
C8 22 26 1E-12
Q22 14 30 11 QDP
Q23 15 30 9 QDN
I12 8 4 0.32E-3
I13 15 11 2E-3
I14 9 14 2E-3
R38 0 31 10
R39 0 30 10
E15 32 33 34 0 1
E16 33 35 34 0 1
E17 36 0 33 0 1
D11 37 15 DD
D12 14 38 DD
V11 35 38 1.35
V12 37 32 1.35
I15 0 39 1M
D13 39 0 DD
V13 34 39 -0.71465
D14 40 41 DD
D15 41 42 DD
R40 41 33 155
R41 0 41 160E3
F1 41 0 V14 -0.7
R42 43 44 110
E19 45 0 18 0 0.999
C12 18 0 0.25E-15
V14 44 46 0
R43 10 47 7
G3 31 0 33 0 0.1
G4 30 0 31 0 0.1
C14 10 0 2E-12
L1 47 1 4E-9
R45 47 1 40
E20 40 36 34 0 1
E21 42 36 34 0 -1
L2 45 46 5E-9
R47 45 46 400
E10 28 51 26 0 0.01
C24 19 48 0.15E-12
C26 18 29 0.9E-12
R74 48 1 150
V15 15 49 1
V16 50 14 1
D16 18 49 DV
D17 50 18 DV
D18 51 49 DV
D19 50 51 DV
I16 0 51 1.3E-6
R76 0 34 1E9
R77 27 29 1E9
R78 28 27 1E9
R79 51 28 1E9
R80 19 18 1E9
R81 35 33 1E9
R82 33 32 1E9
V17 51 3 0.1E-3
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL DD D
.MODEL DV D RS=10E3
.MODEL DVN D KF=2.5E-16
.MODEL DIN D KF=8E-17
.MODEL QON NPN VAF=150 BF=200 IKF=0.5 RE=1 RC=1
.MODEL QOP PNP VAF=150 BF=200 IKF=0.5 RE=1 RC=1
.ENDS
* END SPICE MODEL LMH6718
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* BEGIN MODEL LMH6720
* PINOUT ORDER +IN -IN +V -V OUT NSD
* PINOUT ORDER  3   4   6  2  1   5
.SUBCKT LMH6720 3 4 6 2 1 5
Q17 2 7 8 QOP
Q21 6 9 8 QON
D5 10 6 DD
D6 2 10 DD
D7 11 0 DIN
D8 12 0 DIN
I8 0 11 0.1E-3
I9 0 12 0.1E-3
E2 13 0 2 0 1
E3 14 0 6 0 1
D9 15 0 DVN
D10 16 0 DVN
I10 0 15 0.1E-3
I11 0 16 0.1E-3
E4 17 4 15 16 1.37
G2 18 0 11 12 6E-4
R22 2 6 100E3
E5 19 0 14 0 1
E6 20 0 13 0 1
E7 21 0 22 0 1
R30 19 23 1E4
R31 20 24 1E4
R32 21 25 1E4
R33 0 23 1
R34 0 24 1
R35 0 25 1
E10 26 18 25 0 1E-6
R36 27 22 1E3
R37 22 28 1E3
C6 19 23 100E-12
C7 20 24 100E-12
C8 21 25 1E-12
E11 29 26 24 0 0.9
E12 30 29 23 0 0.3
Q22 13 31 9 QDP
Q23 14 31 7 QDN
R38 0 32 10
R39 0 31 10
C9 32 0 20E-12
C10 31 0 7E-12
E15 33 34 35 0 1
E16 34 36 35 0 1
E17 37 0 34 0 1
D11 38 14 DD
D12 13 39 DD
V11 36 39 1.75
V12 38 33 1.75
I15 0 40 1M
D13 40 0 DD
V13 35 40 -0.71465
C11 34 0 2.05E-12
D14 41 42 DD
D15 42 43 DD
R40 42 34 190
R41 0 42 500E3
F1 42 0 V14 -2.2
E18 44 0 30 0 0.9999
R42 44 45 160
V14 45 46 0
R43 8 47 1
G3 32 0 34 0 0.1
G4 31 0 32 0 0.1
C14 8 0 0.2E-12
L1 47 10 4E-9
R45 47 10 400
E20 41 37 35 0 1
E21 43 37 35 0 -1
L2 48 46 2E-9
R46 48 46 200
G5 14 9 49 0 0.8E-3
G6 7 13 49 0 0.8E-3
E47 50 34 49 0 30
E48 51 0 49 0 -30
V48 52 51 15
V49 53 50 -15
R126 50 0 1E12
R127 51 0 1E12
M40 0 53 34 54 PSW L=1.5U W=150U
M41 34 52 0 55 NSW L=1.5U
R128 54 0 1E12
R129 55 0 1E12
E49 28 0 18 0 1
E50 27 0 17 0 1
C15 17 0 0.4E-12
C16 30 0 0.5E-12
C17 17 30 0.15E-12
E51 56 48 57 0 30
E52 58 17 57 0 -30
V50 59 58 15
V51 60 56 -15
R130 56 0 1E12
R131 58 0 1E12
M42 17 60 48 61 PSW L=1.5U W=150U
M43 48 59 17 62 NSW L=1.5U
R132 61 0 1E12
R133 62 0 1E12
E53 63 0 49 0 -1
V52 57 63 1
E54 64 10 57 0 30
E55 65 1 57 0 -30
V54 66 65 15
V55 67 64 -15
R136 64 0 1E12
R137 65 0 1E12
M44 1 67 10 68 PSW L=1.5U W=1500U
M45 10 66 1 69 NSW L=1.5U
R138 68 0 1E12
R139 69 0 1E12
D16 70 0 DIN
D17 71 0 DIN
I17 0 70 0.1E-3
I18 0 71 0.1E-3
G7 17 0 70 71 4.7E-3
E56 72 18 57 0 30
E57 73 3 57 0 -30
V56 74 73 15
V57 75 72 -15
R141 72 0 1E12
R142 73 0 1E12
M46 3 75 18 76 PSW L=1.5U W=150U
M47 18 74 3 77 NSW L=1.5U
R143 76 0 1E12
R144 77 0 1E12
R145 30 0 2E6
C18 48 0 0.4E-12
C19 3 0 0.5E-12
R146 29 30 1E9
R147 26 29 1E9
R148 18 26 1E9
R149 4 17 1E9
R150 34 33 1E9
R151 36 34 1E9
R152 37 0 1E12
R153 0 41 1E12
R154 0 43 1E12
Q24 78 79 80 QSW
R155 78 6 50E3
I21 6 81 90E-6
Q25 82 83 80 QSW
Q26 80 81 2 QSW
Q27 81 81 2 QSW
R156 82 6 50E3
R157 83 6 200E3
Q28 83 83 84 QSW
Q29 84 84 85 QSW
Q30 85 85 86 QSW
Q31 86 86 87 QSW
R158 2 87 200E3
E58 88 0 78 82 1
R159 0 88 200E3
R160 79 6 20E3
M48 49 88 0 0 NEN L=1.5U W=1500U
R161 49 89 50E3
V59 89 0 1
C20 78 82 90E-15
R164 5 79 200
C21 79 0 2E-12
C22 5 0 1E-12
C23 49 0 65E-15
C24 1 0 0.1E-12
R165 0 1 10E6
G8 6 2 49 0 4.3E-3
R166 0 57 1E9
R167 0 35 1E12
J1 48 90 48 JC
J2 18 90 18 JC
J3 91 48 91 JC
J4 91 18 91 JC
V61 14 91 3.4
V62 90 13 3.4
R168 63 0 1E12
G9 4 0 49 0 -4E-6
G10 18 0 49 0 1E-6
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL JC NJF RS=1000 IS=1E-18
.MODEL DD D
.MODEL DC D IS=5.002E-16
.MODEL DVN D KF=2.5E-16
.MODEL DIN D KF=8E-17
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL QSW NPN
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.MODEL QON NPN VAF=150 BF=110 IKF=0.45 RE=0.5 RC=0.5
.MODEL QOP PNP VAF=150 BF=110 IKF=0.45 RE=0.5 RC=0.5
.ENDS
* END MODEL LMH6720
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* BEGIN MODEL LMV342
* NOTE THAT THIS MODEL DOES NOT SUPPORT THE
* SHUTDOWN FEATURE OF THE LMV342.
* NOTE THAT PINOUT IS FOR A AMPLIFIER ONLY.
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   2   8  4  1
.SUBCKT LMV342 3 2 8 4 1
R77 12 13 2
R78 14 13 2
R79 15 10 100
R80 16 17 100
R81 18 8 8
R82 4 19 8
R84 20 21 3.3E3
R85 22 23 8
R86 11 24 8
D21 1 8 DD
D22 4 1 DD
D23 25 0 DIN
D24 26 0 DIN
I24 0 25 0.1E-3
I25 0 26 0.1E-3
E25 11 0 4 0 1
E26 23 0 8 0 1
D25 27 0 DVN
D26 28 0 DVN
I26 0 27 1E-3
I27 0 28 1E-3
E27 29 2 27 28 3.1
G13 30 2 25 26 5E-7
E28 31 0 23 0 1
E29 32 0 11 0 1
E30 33 0 34 0 1
R88 31 35 1E6
R89 32 36 1E6
R90 33 37 1E6
R91 0 35 100
R92 0 36 100
R93 0 37 100
E31 38 3 37 0 -3
R94 39 34 1K
R95 34 40 1K
C29 31 35 0.2E-12
C30 32 36 0.2E-12
C31 33 37 200E-12
E32 41 38 36 0 0.5
E33 42 41 35 0 0.5
E34 43 11 23 11 0.5
D27 20 23 DD
D28 11 20 DD
M24 44 45 19 19 NOUT L=3U W=2000U
M25 46 47 18 18 POUT L=3U W=2000U
M26 48 48 22 22 POUT L=3U W=2000U
M27 49 50 12 12 PIN L=3U W=50U
M28 51 52 14 14 PIN L=3U W=50U
M29 53 53 24 24 NOUT L=3U W=2000U
R96 54 47 100
R97 55 45 100
G14 20 43 56 43 0.2E-3
R98 43 20 60E6
C32 21 1 30E-12
R99 11 49 2.05E3
R100 11 51 2.05E3
C33 49 51 18E-12
C34 42 0 5E-12
C35 0 29 5E-12
C36 1 0 1E-12
D29 45 9 DD
D30 57 47 DD
Q21 9 10 11 QNL
Q22 57 16 23 QPL
V27 30 50 0.7E-3
M33 58 59 23 23 PIN L=6U W=500U
I28 48 53 2E-6
E35 40 0 30 0 1
E36 39 0 2 0 1
M36 59 59 23 23 PIN L=6U W=500U
I29 59 11 75E-6
V30 58 13 0.098
R105 1 46 15
R106 44 1 15
J5 60 30 60 JC
J6 60 52 60 JC
J7 52 61 52 JC
J8 30 61 30 JC
C38 42 29 3E-12
E38 62 43 51 49 1
R108 62 56 10K
C40 56 43 6E-12
G16 63 43 20 43 -1E-3
G17 43 64 20 43 1E-3
G18 43 65 53 11 1E-3
G19 66 43 23 48 1E-3
D31 66 63 DD
D32 64 65 DD
R110 63 66 100E6
R111 65 64 100E6
R112 66 23 1E3
R113 11 65 1E3
E39 23 54 23 66 1
E40 55 11 65 11 1
R114 64 43 1E6
R115 65 43 1E6
R116 43 66 1E6
R117 43 63 1E6
R118 4 8 1E6
G20 8 4 67 0 -50U
D33 68 0 DD
V33 68 67 0.6
R119 0 67 1E6
I31 8 4 153U
I32 30 0 0.02E-12
I33 52 0 0.02E-12
I34 0 68 0.2U
C45 69 52 1E-12
C46 69 30 1E-12
R122 0 69 220
E41 69 0 25 26 18
V45 23 60 0.45
V46 61 11 0.45
E42 8 17 8 18 1
E43 15 4 19 4 1
R204 30 42 8E3
R205 29 52 8E3
R210 41 42 1E9
R211 38 41 1E9
R212 3 38 1E9
R213 2 29 1E9
R214 43 56 1E9
R215 48 23 1E9
R216 11 53 1E9
R217 1 47 1E9
R218 45 19 1E9
R219 0 68 1E9
.MODEL JC NJF IS=1E-18
.MODEL DVN D KF=5E-14 IS=1E-16
.MODEL DIN D
.MODEL DD D
.MODEL QPL PNP
.MODEL QNL NPN
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL PINT PMOS KP=200U VTO=-0.7 LAMBDA=0.01
.ENDS
* END MODEL LMV342
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* SPICE MODEL LMH6622
* PINOUT IS FOR A AMP ONLY
* PINOUT ORDER IS -IN +IN +V -V OUT
* PINOUT           2   3   8  4  1
.SUBCKT LMH6622 2 3 8 4 1
Q17 4 9 10 QOP
Q21 8 11 10 QON
R3 12 13 12
R4 12 14 12
R5 15 16 5
R8 17 18 300
R9 19 18 300
R15 20 21 5
Q24 22 22 23 QP
Q25 21 21 22 QP
Q26 23 23 24 QN
Q27 24 24 21 QN
D1 23 25 DD
D2 21 25 DD
D3 26 23 DD
D4 26 21 DD
D5 1 8 DD
D6 4 1 DD
V6 16 23 0.3E-3
D7 27 0 DIN
D8 28 0 DIN
I8 0 27 0.1E-3
I9 0 28 0.1E-3
E2 26 0 4 0 1
E3 25 0 8 0 1
C4 15 0 1E-12
C5 2 0 1E-12
D9 29 0 DVN
D10 30 0 DVN
I10 0 29 0.1E-3
I11 0 30 0.1E-3
E4 20 2 29 30 0.33
G2 15 20 27 28 2E-4
I12 8 4 2.45E-3
R22 4 8 17E3
E5 31 0 25 0 1
E6 32 0 26 0 1
E7 33 0 34 0 1
RSP 3 0 1E12
RS1 52 0 1E12
RS2 53 0 1E12
RS3 54 0 1E12
R30 31 35 1E6
R31 32 36 1E6
R32 33 37 1E6
R33 0 35 100
R34 0 36 100
R35 0 37 100
E10 38 3 37 0 0.4
R36 39 34 1E3
R37 34 40 1E3
C6 31 35 1E-12
C7 32 36 0.25E-12
C8 33 37 1E-12
E11 41 38 36 0 0.36
E12 15 41 35 0 0.04
E14 42 26 25 26 0.5
D11 43 25 DVC
D12 26 44 DVC
C10 17 19 1E-16
Q28 25 45 9 QON
Q29 26 45 11 QOP
I13 25 11 1.25E-3
I14 9 26 1.25E-3
Q30 17 23 13 QIN
Q31 19 21 14 QIN
G6 46 42 47 42 0.1
G7 45 42 46 42 0.1
R38 42 46 10
R39 42 45 10
C11 46 42 70E-12
Q32 12 48 49 QN
I15 49 48 10E-6
G8 50 42 17 19 1.1E-3
R40 42 50 3E6
C13 42 47 3.3E-12
R41 47 50 2E3
D13 50 51 DL
D14 51 50 DL
E15 51 42 47 42 1
V11 43 52 1.32
V12 53 44 1.52
E16 52 47 54 0 1
E17 47 53 54 0 1
D16 55 0 DVC
I16 0 55 1E-3
R42 10 1 5
V14 49 26 0.62
V15 25 18 0.9
V16 54 55 -0.71465
E18 39 0 20 0 1
E19 40 0 15 0 1
I18 23 12 40E-9
.MODEL DD D
.MODEL QP PNP
.MODEL QN NPN
.MODEL QPV PNP VAF=150
.MODEL QNV NPN VAF=150
.MODEL QON NPN VAF=40 RE=6.3
.MODEL QOP PNP VAF=40 RE=1.7
.MODEL QIN NPN KF=1.25E-15 BF=100
.MODEL DVN D KF=1.5E-15
.MODEL DIN D KF=8E-16
.MODEL DL D IS=5.002E-16
.MODEL DVC D IS=7E-9
.ENDS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* BEGIN MODEL LMH6624
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   2   3  4  5
.SUBCKT LMH6624 1 2 3 4 5
* BEGIN MODEL PROGRAMMING
* R40 SETS SLEW FOR +- 6.0 VOLT OPERATION
R40 39 31 164
* R40 SETS SLEW FOR +- 2.5 VOLT OPERATION
*R40 39 31 183
* TO PROGRAM FOR OTHER TOTAL SUPPLY VOLTAGES,
* PROPORTION THE VALUE OF R40 BETWEEN THE
* VALUES ABOVE
* END MODEL PROGRAMMING
Q17 4 6 7 QOP
Q21 3 8 7 QON
D5 5 3 DD
D6 4 5 DD
D7 9 0 DIN
D8 10 0 DIN
I8 0 9 0.1E-3
I9 0 10 0.1E-3
E2 11 0 4 0 1
E3 12 0 3 0 1
D9 13 0 DVN
D10 14 0 DVN
I10 0 13 2E-3
I11 0 14 2E-3
E4 15 2 13 14 0.4
G2 1 15 9 10 1.05E-4
R22 4 3 11.67E3
E5 16 0 12 0 1
E6 17 0 11 0 1
E7 18 0 19 0 1
R30 16 20 1E5
R31 17 21 1E5
R32 18 22 1E5
R33 0 20 10
R34 0 21 10
R35 0 22 10
E10 23 1 22 0 0.5
R36 24 19 1E3
R37 19 25 1E3
C6 16 20 100E-12
C7 17 21 2E-12
C8 18 22 0.7E-12
E11 26 23 21 0 0.095
E12 27 26 20 0 0.02
Q22 11 28 8 QDP
Q23 12 28 6 QDN
I12 3 4 10.37E-3
I13 12 8 0.6E-3
I14 6 11 0.6E-3
R38 0 29 10
R39 0 28 10
C9 29 0 36E-12
C10 28 0 12E-12
E15 30 31 32 0 1
E16 31 33 32 0 1
E17 34 0 31 0 1
D11 35 12 DD
D12 11 36 DD
V11 33 36 1.397
V12 35 30 1.417
I15 0 37 1E-3
D13 37 0 DD
V13 32 37 -0.6551
C11 31 0 8.5E-12
D14 38 39 DD
D15 39 40 DD
R41 0 39 225E3
C12 15 0 1.8E-12
C13 27 0 1.8E-12
R43 7 41 3.5
G3 29 0 31 0 0.1
G4 28 0 29 0 0.1
L1 41 5 4E-9
R45 41 5 100
E20 38 34 32 0 1
E21 40 34 32 0 -1
C15 15 27 2E-12
G5 39 0 42 43 -7.5E-3
R49 44 45 0.1
R50 44 46 0.1
I16 12 47 2E-3
R51 42 48 333
R52 43 48 333
V14 44 49 0.65
V15 12 48 -0.2
C17 42 43 0.2E-12
D18 50 51 DIC
D19 27 51 DIC
E25 25 0 1 0 1
E26 24 0 15 0 1
C18 5 0 0.1E-12
R58 31 30 1E9
R59 33 31 1E9
R60 2 15 1E9
R61 1 23 1E9
R62 23 26 1E9
R63 26 27 1E9
V16 15 50 0.04E-3
R64 34 40 1E9
R65 34 38 1E9
Q28 42 50 45 QIN
Q29 43 27 46 QIN
Q30 49 47 11 QIN
Q31 47 47 11 QIN
D20 11 50 DIC
D21 11 27 DIC
V17 12 51 1.0
RN1 32 0 1E9
.MODEL DD D
.MODEL DVN D KF=1E-14
.MODEL DIN D KF=26E-14
.MODEL DIC D RS=50
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL QON NPN VAF=150 BF=250 IKF=1 RE=1 RC=9
.MODEL QOP PNP VAF=150 BF=250 IKF=1 RE=1 RC=9
.MODEL QIN NPN VAF=150 BF=90 IKF=0.005 RE=1 RC=1
.ENDS
* END MODEL LMH6624
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* BEGIN MODEL LMH6628
* MODEL IS FOR A AMP ONLY
* PINOUT ORDER  +IN -IN +V -V OUT
* PINOUT ORDER   3   2   8  4  1
.SUBCKT LMH6628 3 2 8 4 1
R51 33 0 1E9
Q17 4 9 10 QOP
Q21 8 11 10 QON
D5 1 8 DD
D6 4 1 DD
D7 12 0 DIN
D8 13 0 DIN
I8 0 12 0.1E-3
I9 0 13 0.1E-3
E2 14 0 4 0 1
E3 15 0 8 0 1
D9 16 0 DVN
D10 17 0 DVN
I10 0 16 0.1E-3
I11 0 17 0.1E-3
E4 18 2 16 17 0.67
G2 3 18 12 13 9.5E-4
R22 4 8 20E3
E5 19 0 15 0 1
E6 20 0 14 0 1
E7 21 0 22 0 1
R30 19 23 1E4
R31 20 24 1E4
R32 21 25 1E4
R33 0 23 1
R34 0 24 1
R35 0 25 1
E10 26 3 25 0 -2
C6 19 23 100E-12
C7 20 24 100E-12
C8 21 25 200E-12
E11 27 26 24 0 1.1
E12 28 27 23 0 1.1
Q22 14 29 11 QDP
Q23 15 29 9 QDN
I12 8 4 6.64E-3
I13 15 11 2E-3
I14 9 14 2E-3
R38 0 30 10
R39 0 29 10
C9 30 0 55E-12
C10 29 0 15E-12
E15 31 32 33 0 1
E16 32 34 33 0 1
E17 35 0 32 0 1
D11 36 15 DD
D12 14 37 DD
V11 34 37 1.65
V12 36 31 1.65
I15 0 38 1M
D13 38 0 DD
V13 33 38 -0.655
C11 32 0 6E-12
D14 39 40 DD
D15 40 41 DD
R40 40 32 185
R41 0 40 250E3
F1 40 0 V14 -0.8
E18 42 0 43 0 0.99995
R42 42 44 110
E19 45 0 18 0 1
C12 18 0 1.5E-12
C13 28 0 1.5E-12
V14 44 45 0
R43 10 46 5
G3 30 0 32 0 0.1
G4 29 0 30 0 0.1
C14 10 0 2E-12
L1 46 1 2E-9
R45 46 1 50
E20 39 35 33 0 1
E21 41 35 33 0 -1
I16 18 0 0.7E-6
I17 28 0 1E-6
V15 43 28 0.5E-3
D16 18 47 DD
D17 28 47 DD
D18 48 18 DD
D19 48 28 DD
V16 49 47 1.85
V17 48 50 1.85
E23 51 0 3 0 1
E24 52 0 18 0 1
R47 22 51 1E3
R48 52 22 1E3
E25 15 49 33 0 1
E26 50 14 33 0 1
C15 18 28 0.5E-12
R49 2 53 10
C16 53 1 0.1E-12
C17 43 0 0.01E-12
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL DD D
.MODEL DVN D KF=1.7E-15
.MODEL DIN D KF=3.3E-15
.MODEL QON NPN VAF=150 BF=70 IKF=0.7 RE=1 RC=1
.MODEL QOP PNP VAF=150 BF=70 IKF=0.7 RE=1 RC=1
.ENDS
* END MODEL LMH6628
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* SPICE MODEL LMH6639
* BEGIN MODEL
.SUBCKT LMH6639 3 2 7 4 6 8
* PINOUT ORDER +IN -IN +V -V OUT NSD
* PINOUT NOS    3   2   7  4  6   8
R3 14 15 850
R4 11 15 850
R5 32 33 20
R8 34 9 1E3
R9 34 12 1E3
R10 29 35 100
R11 36 24 100
R12 25 7 2.5
R13 4 31 2.5
G1 18 30 37 38 -2E-3
R15 39 10 20
R16 37 40 22
C2 40 6 1.3E-12
R17 19 23 2.5
R18 30 28 2.5
D1 13 22 DD
D2 10 22 DD
D3 30 13 DD
D4 30 10 DD
D5 6 7 DD
D6 4 6 DD
V6 33 13 1E-3
D7 41 0 DIN
D8 42 0 DIN
I8 0 41 0.1E-3
I9 0 42 0.1E-3
E2 30 0 4 0 1
E3 22 0 7 0 1
C4 32 0 1.3E-12
C5 2 0 1.3E-12
D9 43 0 DVN
D10 44 0 DVN
I10 0 43 0.1E-3
I11 0 44 0.1E-3
E4 39 2 43 44 1.2
G2 32 39 41 42 5.5E-5
I12 7 4 0.1E-3
R22 4 7 15E3
E5 45 0 22 0 1
E6 46 0 30 0 1
E7 47 0 48 0 1
R30 45 49 1E6
R31 46 50 1E6
R32 47 51 1E6
R33 0 49 100
R34 0 50 100
R35 0 51 100
E10 52 3 51 0 -0.25
R36 53 48 1E3
R37 48 54 1E3
C6 45 49 1E-12
C7 46 50 3E-12
C8 47 51 10E-12
E11 55 52 50 0 2.4
E12 32 55 49 0 2.4
G4 37 38 9 12 1.5E-3
R40 37 38 500E3
E14 38 0 22 30 0.005
D11 37 22 DD
D12 30 37 DD
C10 9 12 0.8E-12
G5 22 20 56 0 2E-3
G6 22 26 56 0 1E-3
G7 19 30 56 0 1E-3
G8 18 30 56 0 2E-3
G9 17 16 56 0 -1.5E-6
E18 59 37 56 0 2
E19 60 38 56 0 -2
V14 58 60 1
V15 57 59 -1
R54 59 0 1E9
R55 60 0 1E9
Q23 61 62 63 QP
V16 22 63 0.4
R56 8 62 120E3
R57 0 61 1E3
V17 64 0 1
R58 56 64 1E3
C11 22 62 3E-12
V18 22 17 0.454
D13 34 65 DD
V19 65 30 -0.3
G10 7 4 56 0 2.2E-3
R60 66 7 10E3
E21 67 4 56 0 1
C12 32 2 0.25E-12
G11 15 13 56 0 1.18E-6
G12 15 10 56 0 1.16E-6
E22 53 0 39 0 1
E23 54 0 32 0 1
R61 55 32 1E9
R62 52 55 1E9
R63 3 52 1E9
R64 2 39 1E9
R65 4 67 1E9
E24 35 30 31 30 2
E25 36 22 25 22 2
R66 8 22 1E9
Q5 9 10 11 QIP
Q6 12 13 14 QIP
Q7 15 16 17 QP
Q12 18 19 20 QP
Q13 21 21 22 QP
Q14 23 23 21 QP
Q15 20 24 22 QP
Q17 6 20 25 QOP
Q18 26 26 27 QN
Q19 27 27 28 QN
Q20 18 29 30 QN
Q21 6 18 31 QON
Q22 20 26 18 QN
M10 38 57 37 37 PSW L=1.5U W=150U
M11 37 58 38 38 NSW L=1.5U W=150U
M12 56 61 0 0 NEN L=1.5U W=1500U
M13 66 67 4 4 NSW L=1.5U W=15U
.MODEL DD D
.MODEL QP PNP
.MODEL QN NPN
.MODEL QON NPN VAF=40
.MODEL QOP PNP VAF=40
.MODEL QIP PNP KF=1.25E-15 BF=333
.MODEL DVN D KF=3.2E-13
.MODEL DIN D KF=3.2E-13
.MODEL PSW PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=0.5 IS=1E-18
.MODEL NEN NMOS KP=20M VTO=0.5 IS=1E-18
.ENDS
* ////////////////////////////////////////////////////////////////////// 
*(C) National Semiconductor, Corporation. 
* Models developed and under copyright by: 
* National Semiconductor, Corporation. 
* ///////////////////////////////////////////////////////////////////// 
* Legal Notice: * The model may be copied, and distributed without any 
* modifications; 
* however, reselling or licensing the material is illegal. 
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
* ////////////////////////////////////////////////////////////////////
* LMH6642 SPICE MODEL
* PINOUT ORDER -IN +IN VCC VEE OUT
* PINOUT ORDER  2   3   7   4   6
.SUBCKT LMH6642 2 3 7 4 6
C4 30 94 7E-20
R50 94 14 700E3
C10 20 96 0.35E-15
R52 96 0 20E3
CC2 14 30 0.0085E-12
E1 39 0 14 0 16
C8 45 0 1E-12
C9 2 0 1E-12
RC1 42 0 1E12
I1 7 46 175E-6
I2 5 4 50E-6
D2 18 0 DVM
I3 7 12 50E-6
C1 13 92 8E-12
D7 23 0 DVM
R1 14 13 100
I4 0 18 1.068E-4
R2 7 15 1
R3 4 16 1
R4 17 98 100
R5 19 97 100
R6 46 8 1
R7 7 21 500
R8 7 22 500
R9 24 80 500
R10 25 80 500
I8 0 23 1.068E-4
I5 26 7 20E-6
I6 80 27 20E-6
I7 28 29 13E-6
E3 3 45 23 18 7.8
D8 37 0 DIM
Q1 30 27 24 Q2M
Q2 14 27 25 Q2M
Q3 34 9 80 Q1M
Q4 9 9 80 Q1M
Q5 92 34 16 Q5M
Q8 34 17 4 Q1M
D9 40 0 DIM
I9 0 37 1.068E-4
Q26 12 12 31 Q1M
Q27 7 12 34 Q1M
Q28 92 8 15 Q28M
Q29 20 19 7 Q29M
Q30 5 5 32 Q29M
Q31 34 5 46 Q29M
Q32 30 26 21 Q33M
Q33 14 26 22 Q33M
Q34 33 28 29 Q29M
Q35 84 35 36 Q35M
Q36 83 2 38 Q35M
R11 33 36 135
R12 33 38 135
Q37 32 32 7 Q29M
Q38 31 31 4 Q1M
R13 20 41 100E3
M1 9 20 46 46 WPM
I10 0 40 1.068E-4
E2 41 39 42 43 1
V3 7 42 2
R14 7 43 10E6
R15 43 80 10E6
D1 46 44 D1M
V4 44 20 0.75
V6 35 45 1E-3
IQA 7 4 -1.00E-3
G3 2 45 40 37 2.3E-4
D3 35 7 D3M
D4 2 7 D3M
D5 4 35 D3M
D6 4 2 D3M
V7 7 29 0.2
G1 0 48 7 0 1
R17 49 48 1
L2 0 49 10E-6
R20 0 49 10
G2 22 21 48 0 7.8E-7
G9 0 57 4 0 1
R21 74 57 1
L5 0 74 12E-6
R22 0 74 120
G10 21 22 57 0 -7.8E-7
R34 81 82 1
L6 82 0 20E-6
R35 82 0 100
G11 21 22 81 0 2.6E-8
G12 0 81 33 0 1
R48 92 6 3
E5 97 7 7 15 -6.7
E6 98 4 16 4 4.85
VCM1 4 80 1.5
VCM2 84 25 1.5
VCM3 83 24 1.5
.MODEL Q1M NPN
.MODEL Q2M NPN (VAF=150)
.MODEL Q5M NPN (BF=1000 VAF=125)
.MODEL Q28M PNP (BF=165 VAF=100)
.MODEL Q29M PNP
.MODEL Q33M PNP (VAF=150)
.MODEL Q35M PNP (BF=406 KF=3E-17)
.MODEL WPM PMOS (KP=1E-3 VTO=-0.6)
.MODEL DVM D (IS=1E-16 KF=2.7E-15)
.MODEL DIM D (IS=1E-16 KF=4.5E-15)
.MODEL D1M D (IS=7E-14 M=0.45 N=2 TT=6E-09)
.MODEL D3M D (IS=3E-14)
.ENDS

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

*//////////////////////////////////////////////////////////
*LF155 Monolithic JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF155_NS  1   2  99  50  28
*
*Features:
*Low input bias current =             30pA
*Low input offset current =            3pA
*High input impedance =              1Tohm
*Low input offset voltage =            1mV
*NOTE:Asymetrical slew rate not modeled.
*Use default gm=1e12
****************INPUT STAGE************** 
*
IOS 2 1 3P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=20 MHz
C4 5 6 1.9894E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 1.65MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 3E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 9.6796E7
G1 98 9 5 6 2E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=23.7 HZ
C3 98 11 67.154P
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 530.52M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 9 1
VA8 26 27 0
R16 27 28 25
V5  28 25 -.1V
D4  25  9 DX
V4  24 28 -.1V
D3   9 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=30E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
* amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

*//////////////////////////////////////////////////////////
*LF156 Monolithic JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF156_NS  1   2  99  50  28
*
*Features:
*Low input bias current =             30pA
*Low input offset current =            3pA
*High input impedance =              1Tohm
*Low input offset voltage =            1mV
*
****************INPUT STAGE************** 
*
IOS 2 1 3P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=20 MHz
C4 5 6 1.9894E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4.65MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 3E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 1.5944E7
G1 98 9 5 6 2E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=31.96 HZ
C3 98 11 49.9798P
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 530.52M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 9 1
VA8 26 27 0
R16 27 28 20
V5  28 25 -.25
D4  25  9 DX
V4  24 28 -.25
D3   9 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=30E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

*//////////////////////////////////////////////////////////
*LF157 Monolithic JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF157_NS  1   2  99  50  28
*
*Features:
*Low input bias current =             30pA
*Low input offset current =            3pA
*High input impedance =              1Tohm
*Low input offset voltage =            1mV
*
****************INPUT STAGE************** 
*
IOS 2 1 3P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=12 MHz
C4 5 6 3.31573E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4.65MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 3E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 8.1291E7
G1 98 9 5 6 2E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=224 HZ
C3 98 11 7.10513P
*
***************POLE STAGE***************
*
*Fp3=42 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 8.3766E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 530.52M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 15 1
VA8 26 27 0
R16 27 28 25
V5  28 25 0.1V
D4  25 15 DX
V4  24 28 0.1V
D3  15 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=30E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

*//////////////////////////////////////////////////////////
*LF255 Monolithic JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF255_NS  1   2  99  50  28
*
*Features:
*Low input bias current =             30pA
*Low input offset current =            3pA
*High input impedance =              1Tohm
*Low input offset voltage =            1mV
*NOTE:Asymetrical slew rate not modeled.
*
****************INPUT STAGE************** 
*
IOS 2 1 3P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=20 MHz
C4 5 6 1.9894E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 1.65MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 3E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 9.6796E7
G1 98 9 5 6 2E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=23.7 HZ
C3 98 11 67.154P
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 530.52M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 9 1
VA8 26 27 0
R16 27 28 25
V5  28 25 -.1V
D4  25  9 DX
V4  24 28 -.1V
D3   9 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=30E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.


*//////////////////////////////////////////////////////////
*LF256 Monolithic JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF256_NS  1   2  99  50  28
*
*Features:
*Low input bias current =             30pA
*Low input offset current =            3pA
*High input impedance =              1Tohm
*Low input offset voltage =            1mV
*
****************INPUT STAGE************** 
*
IOS 2 1 3P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=20 MHz
C4 5 6 1.9894E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4.65MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 3E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 1.5944E7
G1 98 9 5 6 2E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=31.96 HZ
C3 98 11 49.9798P
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 530.52M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 9 1
VA8 26 27 0
R16 27 28 20
V5  28 25 -.25V
D4  25  9 DX
V4  24 28 -.25V
D3   9 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=30E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

*//////////////////////////////////////////////////////////
*LF257 Monolithic JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF257_NS  1   2  99  50  28
*
*Features:
*Low input bias current =             30pA
*Low input offset current =            3pA
*High input impedance =              1Tohm
*Low input offset voltage =            1mV
*
****************INPUT STAGE************** 
*
IOS 2 1 3P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=12 MHz
C4 5 6 3.31573E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4.65MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 3E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 8.1291E7
G1 98 9 5 6 2E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=224 HZ
C3 98 11 7.10513P
*
***************POLE STAGE***************
*
*Fp3=42 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 8.3766E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 530.52M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 15 1
VA8 26 27 0
R16 27 28 25
V5  28 25 0.1V
D4  25 15 DX
V4  24 28 0.1V
D3  15 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=30E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

*//////////////////////////////////////////////////////////
*LF351 Wide Bandwidth JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF351_NS    1   2  99  50  28
*
*Features:
*Low supply current =                1.8mA
*Wide bandwidth =                     4MHz
*High slew rate =                   13V/uS
*Low offset voltage =                 10mV
*
****************INPUT STAGE************** 
*
IOS 2 1 25P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=12 MHz
C4 5 6 3.31573E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 1.7MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 5E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.13
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.13
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 1.0985E7
G1 98 9 5 6 1E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=40.3 HZ
C3 98 11 39.493P
*
***************POLE STAGE***************
*
*Fp3=42 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 3.7894E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 31.831M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 15 1
VA8 26 27 0
R16 27 28 35
V5  28 25 0.1V
D4  25 15 DX
V4  24 28 0.1V
D3  15 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=50E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

*//////////////////////////////////////////////////////////
*LF353 Wide Bandwidth Dual JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF353_NS  1   2  99  50  28
*
*Features:
*Low supply current =                1.8mA
*Wide bandwidth =                     4MHz
*High slew rate =                   13V/uS
*Low offset voltage =                 10mV
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*
****************INPUT STAGE************** 
*
IOS 2 1 25P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=12 MHz
C4 5 6 3.31573E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 1.7MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 5E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.13
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.13
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 1.0985E7
G1 98 9 5 6 1E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=40.3 HZ
C3 98 11 39.493P
*
***************POLE STAGE***************
*
*Fp3=42 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 3.7894E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 31.831M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 15 1
VA8 26 27 0
R16 27 28 35
V5  28 25 0.1V
D4  25 15 DX
V4  24 28 0.1V
D3  15 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=50E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

* ///////////////////////////////////////////////////////////////////
*//////////////////////////////////////////////////////////
*LF355 Monolithic JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF355_NS  1   2  99  50  28
*
*Features:
*Low input bias current =             30pA
*Low input offset current =            3pA
*High input impedance =              1Tohm
*Low input offset voltage =            1mV
*NOTE:Asymetrical slew rate not modeled.
*
****************INPUT STAGE************** 
*
IOS 2 1 3P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=20 MHz
C4 5 6 1.9894E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 1.65MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 3E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 9.6796E7
G1 98 9 5 6 2E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=23.7 HZ
C3 98 11 67.154P
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 530.52M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 9 1
VA8 26 27 0
R16 27 28 25
V5  28 25 -.1V
D4  25  9 DX
V4  24 28 -.1V
D3   9 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=30E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

*//////////////////////////////////////////////////////////
*LF356 Monolithic JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF356_NS  1   2  99  50  28
*
*Features:
*Low input bias current =             30pA
*Low input offset current =            3pA
*High input impedance =              1Tohm
*Low input offset voltage =            1mV
*
****************INPUT STAGE************** 
*
IOS 2 1 3P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=20 MHz
C4 5 6 1.9894E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4.65MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 3E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 1.5944E7
G1 98 9 5 6 2E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=31.96 HZ
C3 98 11 49.9798P
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 530.52M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 9 1
VA8 26 27 0
R16 27 28 20
V5  28 25 -.25V
D4  25  9 DX
V4  24 28 -.25V
D3   9 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=30E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

*//////////////////////////////////////////////////////////
*LF357 Monolithic JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF357_NS  1   2  99  50  28
*
*Features:
*Low input bias current =             30pA
*Low input offset current =            3pA
*High input impedance =              1Tohm
*Low input offset voltage =            1mV
*
****************INPUT STAGE************** 
*
IOS 2 1 3P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=12 MHz
C4 5 6 3.31573E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4.65MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 3E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 8.1291E7
G1 98 9 5 6 2E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=224 HZ
C3 98 11 7.10513P
*
***************POLE STAGE***************
*
*Fp3=42 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 8.3766E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 530.52M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 15 1
VA8 26 27 0
R16 27 28 25
V5  28 25 0.1V
D4  25 15 DX
V4  24 28 0.1V
D3  15 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=30E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

* ///////////////////////////////////////////////////////////////////
*//////////////////////////////////////////////////////////
*LF411 LOW OFFSET, LOW DRIFT JFET INPUT OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF411_NS  1   2  99  50  28
*
*Features:
*Fast settling time (.01%) =           2uS
*High bandwidth =                     3MHz
*High slew rate =                   10V/uS
*Low offset voltage =                 .5mV
*Low supply current =                1.8mA
*
****************INPUT STAGE************** 
*
IOS 2 1 25.0P
*^Input offset current
CI1 1 0 3P
CI2 2 0 3P
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 1.0M
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 650
R4 6 50 650
*Fp2=28 MHZ
C4 5 6 4.372P 
*
***********COMMON MODE EFFECT***********
*
I2 99 50 800UA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 .8E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.13
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.13
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 5 6 20E-3
R5 98 9 10MEG
VA3 9 11 0
*Fp1=18 HZ
C3 98 11 857.516P
*
***************POLE STAGE***************
*
*Fp=30 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 5.305E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 144.7M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 15 1
VA8 26 27 0
R16 27 28 50
V5  28 25 0.646V
D4  25 15 DX
V4  24 28 0.646V
D3  15 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.183E-3 VTO=-.65 IS=50E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

*//////////////////////////////////////////////////////////
*LF412 LOW OFFSET, LOW DRIFT DUAL JFET INPUT OP-AMP MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF412_NS  1   2  99  50  28
*
*Features:
*Fast settling time (.01%) =           2uS
*High bandwidth =                     3MHz
*High slew rate =                   10V/uS
*Low offset voltage =                  1mV
*Low supply current =                1.8mA
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*
****************INPUT STAGE************** 
*
IOS 2 1 25.0P
*^Input offset current
CI1 1 0 3P
CI2 2 0 3P
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 1.0M
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 650
R4 6 50 650
*Fp2=28 MHZ
C4 5 6 4.372P 
*
***********COMMON MODE EFFECT***********
*
I2 99 50 800UA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 1E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.13
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.13
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 5 6 20E-3
R5 98 9 10MEG
VA3 9 11 0
*Fp1=18 HZ
C3 98 11 857.516P
*
***************POLE STAGE***************
*
*Fp=30 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 5.305E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 144.7M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 15 1
VA8 26 27 0
R16 27 28 50
V5  28 25 0.646V
D4  25 15 DX
V4  24 28 0.646V
D3  15 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.183E-3 VTO=-.65 IS=50E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

* ///////////////////////////////////////////////////////////////////
* /////////////////////////////////////////////////////////////
* LF441A Low Offset, Low Power JFET Input Operational Amplifier
* /////////////////////////////////////////////////////////////
*
* Connections:    Non-inverting input
*                 |   Inverting input
*                 |   |   Positive power supply
*                 |   |   |   Negative power supply
*                 |   |   |   |   Output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF441A_NS 1   2  99  50  28
*
* Features:
* Low input bias current =             10pA
* High bandwidth =                     1MHz
* High slew rate =                    1V/uS
* Low offset voltage (max) =          0.5mV
* Low supply current =                150uA
*
****************INPUT STAGE************** 
*
* Input offset current     
IOS 2 1 2.5P                  
CI1 1 50 2.5P
CI2 2 50 2.5P
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
IB1 4 7 48P
IB2 4 2 48P
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 3.956K
R4 6 50 3.956K
* Fp2=5.02 MHZ
C4 31 6 7P 
R20 31 5 1500
* Fz1=15.1 MHZ
*
***********COMMON MODE EFFECT***********
*
* Supply current    
I2 99 50 44UA                 
* Input offset voltage|
EOS 7 1 POLY(1) 16 49 5E-4 1 
R8 99 49 1.25E6
R9 49 50 1.25E6
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
D7  22 99 DX
D8  50 22 DX
*
**************SECOND STAGE**************
*
* Level shifter
EH 99 98 99 49 1              
F1 9 98 POLY(1) VA3 0 0 0 2E6
G1 98 9 5 6 20E-3
R5 98 9 10MEG
VA3 9 11 0
* Fp1=11.5 HZ
C3 98 11 1385P
*
***************POLE STAGE***************
*
* Fp3=159 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 POLY(2) 1 49 2 49 0 0.5E-8 0.5E-8
L2 98 17 5.1
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
* Supply current correction  
F6 50 99 POLY(1) V6 30U 1     
E1 99 23 99 15 1               
* Output resistance      
R16 24 23 675                
D5 26 24 DX
V6 26 22 0.63V
R17 23 25 250      
D6 25 27 DX
V7 22 27 0.63V
V5 22 30 6.35V
R19 21 30 1.2E6
D4 21 15 DX
V4 29 22 0.63V
R18 20 29 24K
D3 15 20 DX
* Output inductor     
L3 22 28 1U                  
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=9.201E-5 VTO=-2.33 IS=10E-12 N=3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

* ///////////////////////////////////////////////////////////////////
* ////////////////////////////////////////////////
* LF441B Low Power JFET Input Operational Amplifier
* ////////////////////////////////////////////////
*
* Connections:    Non-inverting input
*                 |   Inverting input
*                 |   |   Positive power supply
*                 |   |   |   Negative power supply
*                 |   |   |   |   Output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF441B_NS 1   2  99  50  28
*
* Features:
* Low input bias current =             10pA
* High bandwidth =                     1MHz
* High slew rate =                    1V/uS
* Low offset voltage (max) =            5mV
* Low supply current =                150uA
*
****************INPUT STAGE************** 
*
* Input offset current     
IOS 2 1 2.5P                  
CI1 1 50 2.5P
CI2 2 50 2.5P
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
IB1 4 7 48P
IB2 4 2 48P
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 3.956K
R4 6 50 3.956K
* Fp2=5.02 MHZ
C4 31 6 7P 
R20 31 5 1500
* Fz1=15.1 MHZ
*
***********COMMON MODE EFFECT***********
*
* Supply current    
I2 99 50 44UA                 
* Input offset voltage|
EOS 7 1 POLY(1) 16 49 5E-3 1 
R8 99 49 1.25E6
R9 49 50 1.25E6
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
D7  22 99 DX
D8  50 22 DX
*
**************SECOND STAGE**************
*
* Level shifter
EH 99 98 99 49 1              
F1 9 98 POLY(1) VA3 0 0 0 2E6
G1 98 9 5 6 20E-3
R5 98 9 10MEG
VA3 9 11 0
* Fp1=11.5 HZ
C3 98 11 1385P
*
***************POLE STAGE***************
*
* Fp3=159 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 POLY(2) 1 49 2 49 0 0.5E-8 0.5E-8
L2 98 17 5.1
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
* Supply current correction  
F6 50 99 POLY(1) V6 30U 1     
E1 99 23 99 15 1               
* Output resistance      
R16 24 23 675                
D5 26 24 DX
V6 26 22 0.63V
R17 23 25 250      
D6 25 27 DX
V7 22 27 0.63V
V5 22 30 6.35V
R19 21 30 1.2E6
D4 21 15 DX
V4 29 22 0.63V
R18 20 29 24K
D3 15 20 DX
* Output inductor     
L3 22 28 1U                  
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=9.201E-5 VTO=-2.33 IS=10E-12 N=3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

* ///////////////////////////////////////////////////////////////////
* //////////////////////////////////////////////////////
* LF442A Dual Low Power JFET Input Operational Amplifier
* //////////////////////////////////////////////////////
*
* Connections:    Non-inverting input
*                 |   Inverting input
*                 |   |   Positive power supply
*                 |   |   |   Negative power supply
*                 |   |   |   |   Output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF442A_NS 1   2  99  50  28
*
* Features:
* Low input bias current =             10pA
* High bandwidth =                     1MHz
* High slew rate =                    1V/uS
* Low offset voltage (max) =            1mV
* Low supply current =                150uA/Amplifier
*
* Note: Model is for single device only and simulated
*       supply current is 1/2 of total device current.
*
****************INPUT STAGE************** 
*
* Input offset current      
IOS 2 1 2.5P                
CI1 1 50 2.5P
CI2 2 50 2.5P
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
IB1 4 7 48P
IB2 4 2 48P
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 3.956K
R4 6 50 3.956K
* Fp2=5.02 MHZ
C4 31 6 7P 
R20 31 5 1500
* Fz1=15.1 MHZ
*
***********COMMON MODE EFFECT***********
*
* Supply current    
I2 99 50 44UA                 
* Input offset voltage| 
EOS 7 1 POLY(1) 16 49 1E-3 1  
R8 99 49 1.25E6
R9 49 50 1.25E6
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
D7  22 99 DX
D8  50 22 DX
*
**************SECOND STAGE**************
*
* Level shifter  
EH 99 98 99 49 1              
F1 9 98 POLY(1) VA3 0 0 0 2E6
G1 98 9 5 6 20E-3
R5 98 9 10MEG
VA3 9 11 0
* Fp1=11.5 HZ
C3 98 11 1385P
*
***************POLE STAGE***************
*
* Fp3=159 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 POLY(2) 1 49 2 49 0 0.5E-8 0.5E-8
L2 98 17 5.1
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
* Supply current correction  
F6 50 99 POLY(1) V6 30U 1    
E1 99 23 99 15 1               
* Output resistance        
R16 24 23 675               
D5 26 24 DX
V6 26 22 0.63V
R17 23 25 250      
D6 25 27 DX
V7 22 27 0.63V
V5 22 30 6.35V
R19 21 30 1.2E6
D4 21 15 DX
V4 29 22 0.63V
R18 20 29 24K
D3 15 20 DX
* Output inductor   
L3 22 28 1U                  
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=9.201E-5 VTO=-2.33 IS=10E-12 N=3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

* ///////////////////////////////////////////////////////////////////
* /////////////////////////////////////////////////////
* LF442B Dual Low Power JFET Input Operational Amplifier
* /////////////////////////////////////////////////////
*
* Connections:    Non-inverting input
*                 |   Inverting input
*                 |   |   Positive power supply
*                 |   |   |   Negative power supply
*                 |   |   |   |   Output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF442B_NS 1   2  99  50  28
*
* Features:
* Low input bias current =             10pA
* High bandwidth =                     1MHz
* High slew rate =                    1V/uS
* Low offset voltage (max) =            5mV
* Low supply current =                200uA/Amplifier
*
* Note: Model is for single device only and simulated
*       supply current is 1/2 of total device current.
*
****************INPUT STAGE************** 
*
* Input offset current      
IOS 2 1 2.5P                
CI1 1 50 2.5P
CI2 2 50 2.5P
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
IB1 4 7 48P
IB2 4 2 48P
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 3.956K
R4 6 50 3.956K
* Fp2=5.02 MHZ
C4 31 6 7P 
R20 31 5 1500
* Fz1=15.1 MHZ
*
***********COMMON MODE EFFECT***********
*
* Supply current    
I2 99 50 94UA                 
* Input offset voltage| 
EOS 7 1 POLY(1) 16 49 5E-3 1  
R8 99 49 1.25E6
R9 49 50 1.25E6
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
D7  22 99 DX
D8  50 22 DX
*
**************SECOND STAGE**************
*
* Level shifter  
EH 99 98 99 49 1              
F1 9 98 POLY(1) VA3 0 0 0 2E6
G1 98 9 5 6 20E-3
R5 98 9 10MEG
VA3 9 11 0
* Fp1=11.5 HZ
C3 98 11 1385P
*
***************POLE STAGE***************
*
* Fp3=159 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 POLY(2) 1 49 2 49 0 0.5E-8 0.5E-8
L2 98 17 5.1
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
* Supply current correction  
F6 50 99 POLY(1) V6 30U 1    
E1 99 23 99 15 1               
* Output resistance        
R16 24 23 675               
D5 26 24 DX
V6 26 22 0.63V
R17 23 25 250      
D6 25 27 DX
V7 22 27 0.63V
V5 22 30 6.35V
R19 21 30 1.2E6
D4 21 15 DX
V4 29 22 0.63V
R18 20 29 24K
D3 15 20 DX
* Output inductor   
L3 22 28 1U                  
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=9.201E-5 VTO=-2.33 IS=10E-12 N=3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

* ///////////////////////////////////////////////////////////////////
* //////////////////////////////////////////////////////
* LF444A Quad Low Power JFET Input Operational Amplifier   
* //////////////////////////////////////////////////////
*
* Connections:    Non-inverting input
*                 |   Inverting input
*                 |   |   Positive power supply
*                 |   |   |   Negative power supply
*                 |   |   |   |   Output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF444A_NS 1   2  99  50  28
*
* Features:
* Low input bias current =             10pA
* High bandwidth =                     1MHz
* High slew rate =                    1V/uS
* Low offset voltage (max) =            5mV
* Low supply current =                150uA/Amplifier
*
* Note: Model is for single device only and simulated
*       supply current is 1/4 of total device current.
*
****************INPUT STAGE************** 
*
* Input offset current      
IOS 2 1 2.5P                
CI1 1 50 2.5P
CI2 2 50 2.5P
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
IB1 4 7 48P
IB2 4 2 48P
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 3.956K
R4 6 50 3.956K
* Fp2=5.02 MHZ
C4 31 6 7P 
R20 31 5 1500
* Fz1=15.1 MHZ
*
***********COMMON MODE EFFECT***********
*
* Supply current  
I2 99 50 44UA                
* input offset voltage|  
EOS 7 1 POLY(1) 16 49 5E-3 1  
R8 99 49 1.25E6
R9 49 50 1.25E6
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
D7  22 99 DX
D8  50 22 DX
*
**************SECOND STAGE**************
*
* Level shifter     
EH 99 98 99 49 1             
F1 9 98 POLY(1) VA3 0 0 0 2E6
G1 98 9 5 6 20E-3
R5 98 9 10MEG
VA3 9 11 0
* Fp1=11.5 HZ
C3 98 11 1385P
*
***************POLE STAGE***************
*
* Fp3=159 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 POLY(2) 1 49 2 49 0 0.5E-8 0.5E-8
L2 98 17 5.1
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
* Supply current correction   
F6 50 99 POLY(1) V6 30U 1    
E1 99 23 99 15 1               
* Output resistance     
R16 24 23 675               
D5 26 24 DX
V6 26 22 0.63V
R17 23 25 187      
D6 25 27 DX
V7 22 27 0.63V
V5 22 30 6.35V
R19 21 30 1.2E6
D4 21 15 DX
V4 29 22 0.63V
R18 20 29 24K
D3 15 20 DX
* Output inductor   
L3 22 28 1U                  
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=9.201E-5 VTO=-2.33 IS=10E-12 N=3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

* ///////////////////////////////////////////////////////////////////
* /////////////////////////////////////////////////////
* LF444B Quad Low Power JFET Input Operational Amplifier   
* /////////////////////////////////////////////////////
*
* Connections:    Non-inverting input
*                 |   Inverting input
*                 |   |   Positive power supply
*                 |   |   |   Negative power supply
*                 |   |   |   |   Output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF444B_NS 1   2  99  50  28
*
* Features:
* Low input bias current =             10pA
* High bandwidth =                     1MHz
* High slew rate =                    1V/uS
* Low offset voltage (max) =           10mV
* Low supply current =                200uA/Amplifier
*
* Note: Model is for single device only and simulated
*       supply current is 1/4 of total device current.
*
****************INPUT STAGE************** 
*
* Input offset current      
IOS 2 1 2.5P                
CI1 1 50 2.5P
CI2 2 50 2.5P
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
IB1 4 7 48P
IB2 4 2 48P
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 3.956K
R4 6 50 3.956K
* Fp2=5.02 MHZ
C4 31 6 7P 
R20 31 5 1500
* Fz1=15.1 MHZ
*
***********COMMON MODE EFFECT***********
*
* Supply current  
I2 99 50 94UA                
* input offset voltage|  
EOS 7 1 POLY(1) 16 49 1E-2 1  
R8 99 49 1.25E6
R9 49 50 1.25E6
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
D7  22 99 DX
D8  50 22 DX
*
**************SECOND STAGE**************
*
* Level shifter     
EH 99 98 99 49 1             
F1 9 98 POLY(1) VA3 0 0 0 2E6
G1 98 9 5 6 20E-3
R5 98 9 10MEG
VA3 9 11 0
* Fp1=11.5 HZ
C3 98 11 1385P
*
***************POLE STAGE***************
*
* Fp3=159 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 POLY(2) 1 49 2 49 0 0.5E-8 0.5E-8
L2 98 17 5.1
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
* Supply current correction   
F6 50 99 POLY(1) V6 30U 1    
E1 99 23 99 15 1               
* Output resistance     
R16 24 23 675               
D5 26 24 DX
V6 26 22 0.63V
R17 23 25 187      
D6 25 27 DX
V7 22 27 0.63V
V5 22 30 6.35V
R19 21 30 1.2E6
D4 21 15 DX
V4 29 22 0.63V
R18 20 29 24K
D3 15 20 DX
* Output inductor   
L3 22 28 1U                  
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=9.201E-5 VTO=-2.33 IS=10E-12 N=3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

* ///////////////////////////////////////////////////////////////////
*//////////////////////////////////////////////////////////
*LF451 Wide-Bandwidth JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF451_NS  1   2  99  50  28
*
*Features:
*Low supply current =                3.4mA(max)
*Wide bandwidth =                     4MHz
*High slew rate =                   13V/uS
*Low offset voltage =                 10mV
*
****************INPUT STAGE************** 
*
IOS 2 1 25P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=12 MHz
C4 5 6 3.31573E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 2.1MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 .3E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.13
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.13
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 1.0985E7
G1 98 9 5 6 1E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=40.3 HZ
C3 98 11 39.493P
*
***************POLE STAGE***************
*
*Fp3=42 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 3.7894E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 31.831M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 15 1
VA8 26 27 0
R16 27 28 35
V5  28 25 0.1V
D4  25 15 DX
V4  24 28 0.1V
D3  15 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=50E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes:
*
* 1. Input resistance (Rin) for these JFET op amps is 1TOhm.  Rin is
*    modeled by assuming the option GMIN=1TOhm.  If a different (non-
*    default) GMIN value is needed, users may recalculate as follows:
*    Rin=(R1||GMIN+R2||GMIN), where R1=R2,
*    to maintain a consistent Rin model.

* ///////////////////////////////////////////////////////////////////
*//////////////////////////////////////////////////////////
*LF453 Wide-Bandwidth Dual JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF453_NS  1   2  99  50  28
*
*Features:
*Low supply current =                6.5mA(max)
*Wide bandwidth =                     4MHz
*High slew rate =                   13V/uS
*Low offset voltage =                  5mV(max)
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*
****************INPUT STAGE************** 
*
IOS 2 1 25P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 20K
R4 6 50 20K
*Fp2=12 MHz
C4 5 6 3.31573E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 2.1MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 .3E-3 1
*Input offset voltage.^
R8 99 49 50K
R9 49 50 50K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.13
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.13
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 1.0985E7
G1 98 9 5 6 1E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=40.3 HZ
C3 98 11 39.493P
*
*
***************POLE STAGE***************
*
*Fp3=42 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 3.7894E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1E-8
L2 98 17 31.831M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 15 1
VA8 26 27 0
R16 27 28 35
V5  28 25 0.1V
D4  25 15 DX
V4  24 28 0.1V
D3  15 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-5 VTO=-2.00 IS=50E-12)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal* ///////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* /////////////////////////////////////////
* LM111 Voltage Comparator
* /////////////////////////////////////////
*
* Connections: 
*                Positive Input
*                | Negative Input
*                | | Output
*                | | |  Positive power supply
*                | | | | Negative Power supply
*                | | | | |  Ground or Emitter Output
*                | | | | |  |
.SUBCKT LM111_NS 3 2 1 8 4 104
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single 5V supply
* Very Low Input current
* Very Low Power Consumption
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
*----- input stage -----
vos  2 13 dc 0.0007
iee  8 10 dc 1e-4
rc_q1  11 4 1517.2
rc_q2  12 4 1517.2
re_q1  10 6 1000
re_q2  10 7 1000
q1  11 3 6 mq1
q2  12 13 7 mq2
*----- supply current -----
gsup  8 4 33 4 1
rsup  8 45 33333.3
dsup  45 4 mds
iis  4 33 dc 0.00395
ris  33 4 1 TC=-0.00379747, -3.55271e-20
*----- delay vs. overdrive -----
g1  4 25 12 11 10
rcl  25 4 10
dcl1  25 26 md0
dcl2  27 25 md0
vcl1  26 4 dc 9.4
vcl2  4 27 dc 9.4
g2  4 16 25 4 0.01
d3  16 18 md1
d4  17 16 md1
v1  18 4 dc 0
v2  4 17 dc 0
*----- inter stage -----
gb  4 20 12 11 100
rb  20 4 10
h1  22 4 poly(1) v1 0 1089.83 -4491.35
h2  4 21 poly(1) v2 0 1089.83 -4491.35  
db1  20 22 mdb1
db2  21 20 mdb1
gt  4 30 20 4 1e-5
rt  30 4 100k
ct  30 4 0.8116e-12
gc  4 35 30 4 0.003448
rc  35 4 1k
*----- output satge -----
go  104 40 35 4 -0.01
ro  104 40 10
eob  41 40 45 4 1
rr  1 104 1meg
co  40 104 10p
voe  42 104 dc -0.0477
qo  1 41 42 mqo
.model mq1 pnp bf=805.452 xtb=1.1526
.model mq2 pnp bf=861.069 xtb=1.1526
.model md0 d is=1e-10 rs=0.01
.model md1 d is=1e-12
.model mdb1 d
.model mds d is=1e-16
.model mqo npn bf=100 rc=13.4286 isc=1.8e-10
+ br=10 nr=0.95 cjs=5p cjc=1p tf=2n
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*//////////////////////////////////////////////////////////
*LM118 OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM118_NS    1   2  99  50  28
*
*Features:
*Internal frequency compensation
*High bandwidth =                    15MHz
*Minimum slew rate =                50V/uS
*Low bias current =                  250nA
*Wide supply range =         +-5V to +-20V
*
****************INPUT STAGE**************
*
IOS 2 1 6N
*^Input offset current
R1 1 3 1.5MEG
R2 3 2 1.5MEG
I1 4 50 100U
R3 99 5 517
R4 99 6 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=25 MHz
C4 5 6 6.1569P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4.9M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 4E-3 1
*Input offset voltage.^
R8 99 49 80.2K
R9 49 50 80.2K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 3.0967E-4 0 596.674E-3
*Fp1=115 Hz
R5 98 9 9.6877G
C3 98 9 1.4286P
*
************POLE/ZERO STAGE*************
*
*Fp=300 KHz, Fz=600 KHz
G2 98 13 9 49 1E-6
R10 98 13 1MEG
R11 98 14 1MEG
C6 14 13 2.6526E-13
*
***************POLE STAGE***************
*
*Fp=55 MHz
G3 98 15 13 49 1E-6
R12 98 15 1MEG
C5 98 15 2.8937E-15
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=3 KHz
G4 98 16 3 49 1E-8                    
L2 98 17 53.1M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
E1 99 23 99 15 1
R16 24 23 30
D5 26 24 DX
V6 26 22 .63V
R17 23 25 30
D6 25 27 DX
V7 22 27 .63V
C9 23 22 100P
V5 22 21 0.2V
D4 21 15 DX
V4 20 22 0.2V
D3 15 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=333.333)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM124 Low Power Quad OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM124_NS    1   2  99  50  28
*
*Features:
*Eliminates need for dual supplies
*Large DC voltage gain =             100dB
*High bandwidth =                     1MHz
*Low input offset voltage =            2mV
*Wide supply range =        +-1.5V to +-16V
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Output crossover distortion with dual supplies
*      is not modeled.
*
****************INPUT STAGE**************
*
IOS 2 1 3N
*^Input offset current
R1 1 3 500K
R2 3 2 500K
I1 99 4 100U
R3 5 50 517
R4 6 50 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=1.2 MHz
C4 5 6 128.27P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 75U
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 1E-3 1
*Input offset voltage.^
R8 99 49 60K
R9 49 50 60K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 0.635
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 9.8772E-4 0 .3459
*Fp1=7.86 Hz
R5 98 9 101.2433MEG
C3 98 9 200P
*
***************POLE STAGE***************
*
*Fp=2 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.9577E-14
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 5.6234E-8               

L2 98 17 15.9M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 300U 1
E1 99 23 99 15 1
R16 24 23 17.5
D5 26 24 DX
V6 26 22 .63V
R17 23 25 17.5
D6 25 27 DX
V7 22 27 .63V
V5 22 21 0.27V
D4 21 15 DX
V4 20 22 0.27V
D3 15 20 DX
L3 22 28 500P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=1.111E3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\            
* LM13600 Dual Operational Transconductance Amplifier                 
* \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\                 
*
*                  Amplifier Bias Input
*                   | Diode Bias
*                   | | Positive Input
*                   | | | Negative Input
*                   | | | | Output
*                   | | | | | Negative power supply
*                   | | | | | | Buffer Input
*                   | | | | | | | Buffer Output
*                   | | | | | | | | Positive power supply
*                   | | | | | | | | |
.SUBCKT LM13600_NS  1 2 3 4 5 6 7 8 11
*
* Features:
* gm adjustable over 6 decades.
* Excellent gm linearity.
* Linearizing diodes.
* Controlled impedance buffers.
* Wide supply range of +/-2V to +/-22V.
*
* Note:  This model is single-pole in nature and over-estimates
*       AC bandwidth and phase margin (stability) by over 2X.   
*       Although refinement may be possible in the future, please
*       use benchtesting to finalize AC circuit design.
* 
* Note: Model is for single device only and simulated
*       supply current is 1/2 of total device current.
*
******************************************************
* 
C1  6  4  4.8P
C2  3  6  4.8P
* Output capacitor 
C3  5  6  6.26P                                       
D1  2  4  DX
D2  2  3  DX
D3  11 21 DX
D4  21 22 DX
D5  1  26 DX
D6  26 27 DX
D7  5  29 DX
D8  28 5  DX
D10 31 25 DX
*  Clamp for -CMR 
D11 28 25 DX                                          
* Ios source 
F1  4  3  POLY(1)   V6 1E-10 5.129E-2 -1.189E4 1.123E9 
F2  11 5  V2        1.022
F3  25 6  V3        1.0
F4  5  6  V1        1.022
F5  30 6  V3        1.0
* Output impedance   
F6  5  0  POLY(2)   V3 V7 0 0 0 0 1                 
G1  0  33 5         0 .55E-3
I1  11 6  300U
Q1  24 32 31        QX1
Q2  23 3  31        QX2
Q3  11 7  30        QX1
Q4  11 30 8         QY
V1  22 24 0V
V2  22 23 0V
V3  27 6  0V
V4  11 29 1.4
V5  28 6  1.2
V6  4  32 0V
V7  33 0  0V
.MODEL QX1 NPN (IS=5E-16     BF=200 NE=1.15 ISE=.63E-16 IKF=1E-2)
.MODEL QX2 NPN (IS=5.125E-16 BF=200 NE=1.15 ISE=.63E-16 IKF=1E-2)
.MODEL QY  NPN (IS=6E-15     BF=140)
.MODEL DX  D   (IS=5E-16)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\            
* LM13700 Dual Operational Transconductance Amplifier                 
* \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\                 
*
*                   Amplifier Bias Input
*                   | Diode Bias
*                   | | Positive Input
*                   | | | Negative Input
*                   | | | | Output
*                   | | | | | Negative power supply
*                   | | | | | | Buffer Input
*                   | | | | | | | Buffer Output
*                   | | | | | | | | Positive power supply
*                   | | | | | | | | |
.SUBCKT LM13700_NS  1 2 3 4 5 6 7 8 11
*
* Features:
* gm adjustable over 6 decades.
* Excellent gm linearity.
* Linearizing diodes.
* Wide supply range of +/-2V to +/-22V.
*
* Note:  This model is single-pole in nature and over-estimates
*       AC bandwidth and phase margin (stability) by over 2X.   
*       Although refinement may be possible in the future, please
*       use benchtesting to finalize AC circuit design.
* 
* Note: Model is for single device only and simulated
*       supply current is 1/2 of total device current.
*
******************************************************
* 
C1  6  4  4.8P
C2  3  6  4.8P
* Output capacitor  
C3  5  6  6.26P                                       
D1  2  4  DX
D2  2  3  DX
D3  11 21 DX
D4  21 22 DX
D5  1  26 DX
D6  26 27 DX
D7  5  29 DX
D8  28 5  DX
D10 31 25 DX
* Clamp for -CMR  
D11 28 25 DX                                        
* Ios source 
F1  4  3  POLY(1)   V6 1E-10 5.129E-2 -1.189E4 1.123E9 
F2  11 5  V2        1.022
F3  25 6  V3        1.0
F4  5  6  V1        1.022
* Output impedance 
F5  5  0  POLY(2)   V3 V7 0 0 0 0 1                  
G1  0  33 5         0 .55E-3
I1  11 6  300U
Q1  24 32 31        QX1
Q2  23 3  31        QX2
Q3  11 7  30        QZ
Q4  11 30 8         QY
V1  22 24 0V
V2  22 23 0V
V3  27 6  0V
V4  11 29 1.4
V5  28 6  1.2
V6  4  32 0V
V7  33 0  0V
.MODEL QX1 NPN (IS=5E-16     BF=200 NE=1.15 ISE=.63E-16 IKF=1E-2)
.MODEL QX2 NPN (IS=5.125E-16 BF=200 NE=1.15 ISE=.63E-16 IKF=1E-2)
.MODEL QY  NPN (IS=6E-15     BF=50)
.MODEL QZ  NPN (IS=5E-16     BF=266)  
.MODEL DX  D   (IS=5E-16)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM158 DUAL OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM158_NS    1   2  99  50  28
*
*Features:
*Eliminates need for dual supplies
*Large DC voltage gain =             100dB
*High bandwidth =                     1MHz
*Low input offset voltage =            2mV
*Wide supply range =       +-1.5V to +-16V
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*      Output crossover distortion with dual supplies
*      is not modeled.
*
****************INPUT STAGE**************
*
IOS 2 1 5N
*^Input offset current
R1 1 3 500K
R2 3 2 500K
I1 99 4 100U
R3 5 50 517
R4 6 50 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=1.2 MHz
C4 5 6 128.27P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 75U
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 2E-3 1
*Input offset voltage.^
R8 99 49 60K
R9 49 50 60K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 .635
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 9.8772E-4 0 .3459
*Fp1=7.86 Hz
R5 98 9 101.2433MEG
C3 98 9 200P
*
***************POLE STAGE***************
*
*Fp=2 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.9577E-14
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 5.6234E-8               
L2 98 17 15.9M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 300U 1
E1 99 23 99 15 1
R16 24 23 17.5
D5 26 24 DX
V6 26 22 .63V
R17 23 25 17.5
D6 25 27 DX
V7 22 27 .63V
V5 22 21 0.27V
D4 21 15 DX
V4 20 22 0.27V
D3 15 20 DX
L3 22 28 500P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=1.111E3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM218 OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM218_NS    1   2  99  50  28
*
*Features:
*Internal frequency compensation
*High bandwidth =                    15MHz
*Minimum slew rate =                50V/uS
*Low bias current =                  250nA
*Wide supply range =         +-5V to +-20V
*
****************INPUT STAGE**************
*
IOS 2 1 6N
*^Input offset current
R1 1 3 1.5MEG
R2 3 2 1.5MEG
I1 4 50 100U
R3 99 5 517
R4 99 6 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=25 MHz
C4 5 6 6.1569P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4.9M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 4E-3 1
*Input offset voltage.^
R8 99 49 80.2K
R9 49 50 80.2K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 3.0967E-4 0 596.674E-3
*Fp1=115 Hz
R5 98 9 9.6877G
C3 98 9 1.4286P
*
************POLE/ZERO STAGE*************
*
*Fp=300 KHz, Fz=600 KHz
G2 98 13 9 49 1E-6
R10 98 13 1MEG
R11 98 14 1MEG
C6 14 13 2.6526E-13
*
***************POLE STAGE***************
*
*Fp=55 MHz
G3 98 15 13 49 1E-6
R12 98 15 1MEG
C5 98 15 2.8937E-15
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=3 KHz
G4 98 16 3 49 1E-8                    
L2 98 17 53.1M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
E1 99 23 99 15 1
R16 24 23 30
D5 26 24 DX
V6 26 22 .63V
R17 23 25 30
D6 25 27 DX
V7 22 27 .63V
C9 23 22 100P
V5 22 21 0.2V
D4 21 15 DX
V4 20 22 0.2V
D3 15 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=333.333)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* *//////////////////////////////////////////////////////////
*LM224 Low Power Quad OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM224_NS    1   2  99  50  28
*
*Features:
*Eliminates need for dual supplies
*Large DC voltage gain =             100dB
*High bandwidth =                     1MHz
*Low input offset voltage =            2mV
*Wide supply range =        +-1.5V to +-16V
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Output crossover distortion with dual supplies
*      is not modeled.
*
****************INPUT STAGE**************
*
IOS 2 1 3N
*^Input offset current
R1 1 3 500K
R2 3 2 500K
I1 99 4 100U
R3 5 50 517
R4 6 50 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=1.2 MHz
C4 5 6 128.27P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 75U
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 2E-3 1
*Input offset voltage.^
R8 99 49 60K
R9 49 50 60K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 .635
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 9.8772E-4 0 .3459
*Fp1=7.86 Hz
R5 98 9 101.2433MEG
C3 98 9 200P
*
***************POLE STAGE***************
*
*Fp=2 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.9577E-14
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 5.6234E-8               
L2 98 17 15.9M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 300U 1
E1 99 23 99 15 1
R16 24 23 17.5
D5 26 24 DX
V6 26 22 .63V
R17 23 25 17.5
D6 25 27 DX
V7 22 27 .63V
V5 22 21 0.27V
D4 21 15 DX
V4 20 22 0.27V
D3 15 20 DX
L3 22 28 500P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=1.111E3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM258 DUAL OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM258_NS    1   2  99  50  28
*
*Features:
*Eliminates need for dual supplies
*Large DC voltage gain =             100dB
*High bandwidth =                     1MHz
*Low input offset voltage =            2mV
*Wide supply range =       +-1.5V to +-16V
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*      Output crossover distortion with dual supplies
*      is not modeled.
*
****************INPUT STAGE**************
*
IOS 2 1 5N
*^Input offset current
R1 1 3 500K
R2 3 2 500K
I1 99 4 100U
R3 5 50 517
R4 6 50 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=1.2 MHz
C4 5 6 128.27P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 75U
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 2E-3 1
*Input offset voltage.^
R8 99 49 60K
R9 49 50 60K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 .635
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 9.8772E-4 0 .3459
*Fp1=7.86 Hz
R5 98 9 101.2433MEG
C3 98 9 200P
*
***************POLE STAGE***************
*
*Fp=2 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.9577E-14
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 5.6234E-8               
L2 98 17 15.9M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 300U 1
E1 99 23 99 15 1
R16 24 23 17.5
D5 26 24 DX
V6 26 22 .63V
R17 23 25 17.5
D6 25 27 DX
V7 22 27 .63V
V5 22 21 0.27V
D4 21 15 DX
V4 20 22 0.27V
D3 15 20 DX
L3 22 28 500P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=1.111E3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM2902 QUAD OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM2902_NS   1   2  99  50  28
*
*Features:
*Eliminates need for dual supplies
*Large DC voltage gain =             100dB
*High bandwidth =       1MHz
*Low input offset voltage =            2mV
*Wide supply range =        +-1.5V to +-16V
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Output crossover distortion with dual supplies
*      is not modeled.
*
****************INPUT STAGE**************
*
IOS 2 1 5N
*^Input offset current
R1 1 3 500K
R2 3 2 500K
I1 99 4 100U
R3 5 50 517
R4 6 50 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=1.2 MHz
C4 5 6 128.27P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 75U
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 2E-3 1
*Input offset voltage.^
R8 99 49 60K
R9 49 50 60K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 .635
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 9.8772E-4 0 .3459
*Fp1=7.86 Hz
R5 98 9 101.2433MEG
C3 98 9 200P
*
***************POLE STAGE***************
*
*Fp=2 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.9577E-14
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 5.6234E-8
L2 98 17 15.9M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 300U 1
E1 99 23 99 15 1
R16 24 23 17.5
D5 26 24 DX
V6 26 22 .63V
R17 23 25 17.5
D6 25 27 DX
V7 22 27 .63V
V5 22 21 0.27V
D4 21 15 DX
V4 20 22 0.27V
D3 15 20 DX
L3 22 28 500P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=1.111E3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM2904 DUAL OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM2904_NS   1   2  99  50  28
*
*Features:
*Eliminates need for dual supplies
*Large DC voltage gain =              100dB
*High bandwidth =                      1MHz
*Low input offset voltage =             2mV
*Wide supply range =        +-1.5V to +-16V
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*      Output crossover distortion with dual supplies
*      is not modeled.
*
****************INPUT STAGE**************
*
IOS 2 1 5N
*^Input offset current
R1 1 3 500K
R2 3 2 500K
I1 99 4 100U
R3 5 50 517
R4 6 50 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=1.2 MHz
C4 5 6 128.27P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 75U
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 2E-3 1
*Input offset voltage.^
R8 99 49 60K
R9 49 50 60K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 .635
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 9.8772E-4 0 .3459
*Fp1=7.86 Hz
R5 98 9 101.2433MEG
C3 98 9 200P
*
***************POLE STAGE***************
*
*Fp=2 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.9577E-14
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 5.6234E-8
L2 98 17 15.9M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 300U 1
E1 99 23 99 15 1
R16 24 23 17.5
D5 26 24 DX
V6 26 22 .63V
R17 23 25 17.5
D6 25 27 DX
V7 22 27 .63V
V5 22 21 0.27V
D4 21 15 DX
V4 20 22 0.27V
D3 15 20 DX
L3 22 28 500P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=1.111E3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM318 OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM318_NS    1   2  99  50  28
*
*Features:
*Internal frequency compensation
*High bandwidth =                    15MHz
*Minimum slew rate =                50V/uS
*Low bias current =                  250nA
*Wide supply range =         +-5V to +-20V
*
****************INPUT STAGE**************
*
IOS 2 1 30N
*^Input offset current
R1 1 3 1.5MEG
R2 3 2 1.5MEG
I1 4 50 100U
R3 99 5 517
R4 99 6 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=25 MHz
C4 5 6 6.1569P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4.9M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 4E-3 1
*Input offset voltage.^
R8 99 49 80.2K
R9 49 50 80.2K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 3.0967E-4 0 596.674E-3
*Fp1=115 Hz
R5 98 9 9.6877G
C3 98 9 1.4286P
*
************POLE/ZERO STAGE*************
*
*Fp=300 KHz, Fz=600 KHz
G2 98 13 9 49 1E-6
R10 98 13 1MEG
R11 98 14 1MEG
C6 14 13 2.6526E-13
*
***************POLE STAGE***************
*
*Fp=55 MHz
G3 98 15 13 49 1E-6
R12 98 15 1MEG
C5 98 15 2.8937E-15
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=3 KHz
G4 98 16 3 49 1E-8                    
L2 98 17 53.1M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
E1 99 23 99 15 1
R16 24 23 30
D5 26 24 DX
V6 26 22 .63V
R17 23 25 30
D6 25 27 DX
V7 22 27 .63V
C9 23 22 100P
V5 22 21 0.2V
D4 21 15 DX
V4 20 22 0.2V
D3 15 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=333.333)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM324 Low Power Quad OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM324_NS    1   2  99  50  28
*
*Features:
*Eliminates need for dual supplies
*Large DC voltage gain =             100dB
*High bandwidth =                     1MHz
*Low input offset voltage =            2mV
*Wide supply range =        +-1.5V to +-16V
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Output crossover distortion with dual supplies
*      is not modeled.
*
****************INPUT STAGE**************
*
IOS 2 1 5N
*^Input offset current
R1 1 3 500K
R2 3 2 500K
I1 99 4 100U
R3 5 50 517
R4 6 50 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=1.2 MHz
C4 5 6 128.27P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 75U
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 2E-3 1
*Input offset voltage.^
R8 99 49 60K
R9 49 50 60K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 .635
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 9.8772E-4 0 .3459
*Fp1=7.86 Hz
R5 98 9 101.2433MEG
C3 98 9 200P
*
***************POLE STAGE***************
*
*Fp=2 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.9577E-14
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 5.6234E-8               
L2 98 17 15.9M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 300U 1
E1 99 23 99 15 1
R16 24 23 17.5
D5 26 24 DX
V6 26 22 .63V
R17 23 25 17.5
D6 25 27 DX
V7 22 27 .63V
V5 22 21 0.27V
D4 21 15 DX
V4 20 22 0.27V
D3 15 20 DX
L3 22 28 500P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=1.111E3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM358 DUAL OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM358_NS    1   2  99  50  28
*
*Features:
*Eliminates need for dual supplies
*Large DC voltage gain =             100dB
*High bandwidth =                     1MHz
*Low input offset voltage =            2mV
*Wide supply range =       +-1.5V to +-16V
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*      Output crossover distortion with dual supplies
*      is not modeled.
*
****************INPUT STAGE**************
*
IOS 2 1 5N
*^Input offset current
R1 1 3 500K
R2 3 2 500K
I1 99 4 100U
R3 5 50 517
R4 6 50 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=1.2 MHz
C4 5 6 128.27P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 75U
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 2E-3 1
*Input offset voltage.^
R8 99 49 60K
R9 49 50 60K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 .635
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 9.8772E-4 0 .3459
*Fp1=7.86 Hz
R5 98 9 101.2433MEG
C3 98 9 200P
*
***************POLE STAGE***************
*
*Fp=2 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.9577E-14
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 5.6234E-8               
L2 98 17 15.9M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 300U 1
E1 99 23 99 15 1
R16 24 23 17.5
D5 26 24 DX
V6 26 22 .63V
R17 23 25 17.5
D6 25 27 DX
V7 22 27 .63V
V5 22 21 0.27V
D4 21 15 DX
V4 20 22 0.27V
D3 15 20 DX
L3 22 28 500P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=1.111E3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM359 DUAL HIGH-SPEED CURRENT MODE OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
* Connections:      I_IN(+)
*                   | COMMON
*                   | | I_IN(-)
*                   | | |   Output
*                   | | | |   VCC
*                   | | | | | Comp.
*                   | | | | | | ISET(out)  
*                   | | | | | | | ISET(in)
*                   | | | | | | | |
.SUBCKT LM359_NS    1 2 3 4 5 6 7 8 
Q1 1 1 2 QINMOD
Q2 3 1 2 QINMOD
Q3 6 3 2 QINMOD
Q4 6 41 5 QPMOD
RL1 5 6 120K  
FA1 41 5 VSNS2 2e-2  
CMP1 6 2 13e-12   
EA1 35 39 6 2 1.0 
R_XT 35 19 1e4 
RSER 19 36 100 
C_XT 36 2 3e-13 
Q5 5 19 11 QOUT1 
Q6 5 11 12 QBG 10  
RSC 12 4 10  
Q15 4 18 2 QBG 10  
FB1 2 18 VSNS1 0.09 
Q18 6 24 2 QINMOD  
RQ18 24 25 100
EQ18 25 2 12 4 1.7
EPSR2 39 2 47 2 1.0 
EPSR1 46 2 5 2 1.0  
CBG 46 47 1e-3 
RBG 47 2 10K 
DO1 5 13 DMOD1
VSNS1 13 14 DC 0  
RSET1 14 7 500  
DO2 16 2 DMOD1
VSNS2 15 16 DC 0   
RSET2 8 15 500  
RPWR 5 2 3.3K  
.MODEL DMOD1 D
.MODEL QPMOD PNP (BF=100)
.MODEL QINMOD NPN (BF=100 RE=5 RC=100) 
.MODEL QOUT1 NPN (BF=100 RC=50)   
.MODEL QBG NPN (BF=100 RC=10)     
.ENDS 
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* //////////////////////////////////////////
* LM4250 Programmable Operational Amplifier
* //////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |   Quiescent Current Set
*                   |   |   |   |   |   |
.SUBCKT LM4250_NS   3   2   6   4   7   8   
*
* Features:
* +/-1V to +/-18V power supply operation
* Input offset current (Iset=1uA) =      3nA
* Low offset voltage (typ) =             2mV
* Slew rate =                         .2V/uS
* Gain-bandwidth product =            230kHz 
* Max supply current (Iset=10uA) =     100uA
* Short circuit protected
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
* Input capacitors.
CI1   3  4  2P
CI2   2  4  2P
* Primary pole=939.2mHz.
C3    98 20 169.3N
* Secondary pole=276kHz.
C4    13 14 75.3P
C6    4  9  3P
* Third pole=795kHz.
C7    98 19 200E-15
D1    10 8  DX
D2    7  6  DX
D3    4  7  DX
D4    4  26 DX
D5    26 7  DX
D6    20 24 DX
D7    25 20 DX
D8    22 0  DX
D9    0  21 DX
D10   7  27 DX
D11   27 6  DX
* Determines dc CMRR.
ECMRR 1  3  16        49 1.0
EH    97 98 6         49 1.0
EN    0  96 0         4  1.0
EP    97 0  6         0  1.0
E1    97 18 6         19 1.0
F1    6  0  VA2       1
F2    0  4  VA3       1
F3    23 0  VA1       1
F4    6  9  V1        1.0
F5    6  4  POLY(2)   V1 V5 0 8.0 0 0 1
* Sets -Isc 
F6    4 26  POLY(1)   VA1 -1E-2 -1
* Sets +Isc
F7    27 6  POLY(1)   VA1 -1.2E-2 1
G1    98 20 14        13 1.0
G2    98 19 20        49 1U
G4    98 16 POLY(2) 3 49 2 49 0 1.581E-7 1.581E-7
G5    15 4  6         4  0.0333
* CMRR zero.
L2    16 17 73.1M
* IS of QX1/QX2 and R1/R2 determines Vos.
Q1    13 1  11        QX1
Q2    14 2  12        QX2
R1    9  11 9.6K
R2    9  12 10K
R3    14 4  3.83K
R4    13 4  3.83K
R5    98 20 1E6
R8    6  49 1E8
R9    49 4  1E8
R12   98 19 1E6
R13   98 17 1K
* Output resistance.
R22   28 7  581
VA1   18 28 0V
VA2   21 23 0V
VA3   23 22 0V
V1    6  10 0V
V2    97 24 1.5V
V3    25 96 1.5V
V5    4  15 0V
.MODEL QX1 PNP (IS=4.625E-16 BF=270 VAF=60 IKF=1E-3 NE=1.15 ISE=.63E-16)
.MODEL QX2 PNP (IS=5E-16 BF=300 VAF=60 IKF=1E-3 NE=1.15 ISE=.63E-16)
.MODEL DX D(IS=5E-15)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6118 Fast Settling Dual OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6118_NS   1   2  99  50  28
*
*Features:
*Low offset voltage =   .2mV
*High bandwidth =      17MHz
*Slew rate (Av=-1) = 140V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*
****************INPUT STAGE**************
*
IOS 2 1 20N
*^Input offset current
CI1 1 0 2.5P
CI2 2 0 2.5P
R1  1 3 3.125G
R2  3 2 3.125G
I1 99 4 40U
R43 45 4 1.25K
R44 46 4 1.25K
Q1  5 2 45 QX
Q2  6 7 46 QX
R3 50 5 2.54K
R4 50 6 2.54K
*Fp2=30 MHz
C4 5 6 1.0433P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 2.71M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 .2E-3 1
*Input offset voltage.^
R8 99 49 71.4K
R9 49 50 71.4K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 5E-3 0 5.056
*Fp1=38.24 Hz
R5 98 9 100MEG
C3 98 9 41.62P
*
***************POLE STAGE***************
*
*Fp=110 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1.4469E-15
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=6 KHz
G4 98 16 3 49 1E-8
L2 98 17 26.526M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
E1 99 23 99 15 1
R16 24 23 10
D5 26 24 DY
V6 26 22 .63V
R17 23 25 10
D6 25 27 DY
C9 23 22 .001U
V7 22 27 .63V
V5 22 21 .63V
D4 21 15 DX
V4 20 22 .63V
D3 15 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-25)
.MODEL QX PNP(BF=100)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

* //////////////////////////////////////
* LM6121/LM6221/LM6321 High Speed Buffer
* //////////////////////////////////////
*
* Connections:      Input
*                   | Positive power supply
*                   | | Output
*                   | | | Negative power supply
*                   | | | |
.SUBCKT LM6121_NS   2 6 7 8
*
* Features:
* +5V to +/-18V power supply operation
* Input current =                        1uA
* Low offset voltage =                  15mV
* High Slew rate =                   800V/uS
* Wide bandwidth =                     50MHz
* Peak output current =                350mA
* Short circuit and thermal limiting
*
* SPECIAL NOTE ABOUT CONVERGENCE
* This circuit, although otherwise simple makes some demands upon a good
* circuit simulator so that gain accuracy and AC specs are not compromised.
* This model shows good convergence using PSPICE ver. 5.01 or later products.
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*       - Temperature effects are not modeled.
*       - Add 'NOREUSE' to the .OPTIONS statement when
*         .STEP or .MC statements are used in the simulation.
*       - The effect of AC coupled loads on slew rate and bandwidth
*         is not modeled. Model parameters default to a 1K ohm load.
*
* Input capacitor.
CIN 2  0  3.5P
* Primary internal pole capacitor.
C1  16 0  381P
* Secondary internal pole capacitor.
C2  24 27 1.723P
C3  24 0  .5743P
* Filter for load resistor sensor.
C4  28 0  10P
D1  16 19 DX
D2  20 31 DX
D3  16 20 DX
D4  17 16 DX
D5  18 16 DX
D6  32 18 DX
D7  0  33 DX
D8  34 0  DX
D9  8  7  DX
D10 8  36 DX
D11 36 7  DX
D12 7  37 DX
D13 37 6  DX
D14 7  6  DX
* E1, E2, E4 adjust gain for delta Vs.
E1  25 0  POLY(1) 6 8 .9326 2.25E-3
E2  12 0  POLY(1) 6 8 3.516E-1 5.39E-2 -1.692E-3 2.065E-5
E3  21 0  POLY(1) 28 0 9.1839E-1 2.5364E-4 -2.0965E-7 5.7624E-11
E4  23 0  POLY(2) 24 0 25 0 0 0 0 0 1
E5  31 0  6       0  1.0
E6  0  32 0       8  1.0
* F1, F2 adjust slew rate for load and Vs.
F1  20 31 POLY(2) VC VSR 0 1 -472M
F2  32 18 POLY(2) VC VSR 0 -1 -472M
F3  0  13 POLY(1) VL 1E-9 0 1
* F4 senses load current.
F4  0  30 POLY(2) VS VR 0 0 0 0 1
* F5, F6, F7 simulate load current from +/-Vs.
F5  6  0  VSP     1.0
F6  0  8  VSN     1.0
F7  35 0  POLY(2) VL VRI 0 1 -1
* F8, F9 determines Isc.
F8  8  36 POLY(2) VL VRI -350M -1 1
F9  37 6  POLY(2) VL VRI -350M 1 -1
* G1 adjusts internal gain.
G1  11 0  POLY(3) 10 24 12 0 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.1
G2  26 0  POLY(1) 28 0 6.6474E-1 1.1761E-3 -1.2316E-6 4.407E-10
G3  24 0  16      0  1M
G4  13 0  POLY(1) 13 0 0 0 1
G5  15 0  POLY(2) 15 0 13 0 0 0 0 0 1
* G6 senses output voltage.
G6  0  14 POLY(1) 7 0 2.5E-6 0 1
G7  14 0  POLY(1) 14 0 0 0 1
G8  15 0  14      0  -1.0
* G9 output proportional to dc load resistor (defalts to 1k with ac load).
G9  28 0  15      0  -1U
G10 29 0  POLY(1) 6 8 -1.4626E-1 4.2552E-2 4.0888E-5 -6.2241E-6
* Load capacitor sensor.
H1  27 0  POLY(2) VL VRI 0 -15 15
* Input bias current.
IB  2  8  1U
* Supply current.
IQ  6  8  12.65MA
* Input resistance.
RIN 10 0  5E6
R1  11 0  1K
R2  12 0  1E6
R3  25 0  1E6
R4  13 0  1T
R5  15 0  1T
R6  21 0  1E6
R7  6  8  11.2K
R8  24 0  1K
* Output resistor.
R9  23 22 4.7
R10 27 0  1E6
R11 14 0  1T
R13 28 0  1E6
R14 7  38 1K
VC  11 16 0V
VL  22 7  0V
* Input offset voltage.
VOS 2  10 15M
VR  0  26 0V
VRI 38 0  0V
VS  0  29 0V
VSN 35 34 0V
VSP 33 35 0V
VSR 30 0  0V
V1  31 19 2.135V
V2  17 32 2.135V
.MODEL DX D(IS=5E-14 TT=1E-10 CJO=1E-12)
.ENDS
*$

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6132A OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6132A_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Offset voltage (max) = 6mV           
* Input current = 170nA            
* Slew rate = 27V/uS                       
* Gain-bandwidth product = 17MHZ          
* Low supply current = 600uA               
*
* NOTE: - This model is for a single device only and the simulated
*         supply current is for one op amp only.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*       - In the next revision, the following will be modelled
*       - Voltage dependent (Vin or Vcc) slew rate
*       - Gain/phase variation vs output Z
*
CI1 1  50 2P
CI2 2  50 2P
*
* 53Hz pole capacitor
C3 98 9 0.15N
*
C4  6  5  .493P
C5  98 15 2F
C7 98 11 20F
*
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 11 33 DX
D12 34 11 DX
D14 31 32 DX 
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 2M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
E2  18 7  32    99 1E-3 
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.5E-9 3.5E-9
I1 99 4 18U
I2 99 50 319U
* Load dependent pole
L1 22 28 300N
*
* CMR lead
L2  16 17 7.95M
M1  5  2  4  99 MX
M2  6  18 4  99 MX
R3  5  50 1.20K
R4  6  50 1.20K
R5  98 9  1E7
R8  99 49 133.3K
R9  49 50 133.3K
R12 98 11 1E6
R13 98 17 1K
*
* -Rout
R16 23 24 62
* +Rout
R17 23 25 138
*
* +Isc slope control
R18 20 29 12K
* -Isc slope control
R19 21 30 12K
*
R21 98 15 1E6
R22 22 28 900
R23 32 97 100K    
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.61V
V3  10 96 0.61V
V4  29 22 .21V
V5  22 30 .21V
V6  26 22 0.61V
V7  22 27 0.61V
V8 31 50 4V
V9 34 96 .34
V10 97 33 .34
*
.MODEL  DA D    (IS=110E-9)
.MODEL  DB D    (IS=113.4E-9)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-.6 KP=4.2E-4 GAMMA=1.1)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6132B OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6132B_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Offset voltage (max) = 6mV           
* Input current = 170nA            
* Slew rate = 27V/uS                       
* Gain-bandwidth product = 10MHZ          
* Low supply current = 360uA               
*
* NOTE: - This model is for a single device only and the simulated
*         supply current is for one op amp only.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*       - In the next revision, the following will be modelled
*       - Voltage dependent (Vin or Vcc) slew rate
*       - Gain/phase variation vs output Z
*
CI1 1  50 2P
CI2 2  50 2P
*
* 53Hz pole capacitor
C3 98 9 0.15N
*
C4  6  5  .493P
C5  98 15 2F
C7 98 11 20F
*
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 11 33 DX
D12 34 11 DX
D14 31 32 DX 
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 6M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
E2  18 7  32    99 1E-3 
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.5E-9 3.5E-9
I1 99 4 18U
I2 99 50 319U
* Load dependent pole
L1 22 28 300N
*
* CMR lead
L2  16 17 7.95M
M1  5  2  4  99 MX
M2  6  18 4  99 MX
R3  5  50 1.20K
R4  6  50 1.20K
R5  98 9  1E7
R8  99 49 133.3K
R9  49 50 133.3K
R12 98 11 1E6
R13 98 17 1K
*
* -Rout
R16 23 24 62
* +Rout
R17 23 25 138
*
* +Isc slope control
R18 20 29 12K
* -Isc slope control
R19 21 30 12K
*
R21 98 15 1E6
R22 22 28 900
R23 32 97 100K    
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.61V
V3  10 96 0.61V
V4  29 22 .21V
V5  22 30 .21V
V6  26 22 0.61V
V7  22 27 0.61V
V8 31 50 4V
V9 34 96 .34
V10 97 33 .34
*
.MODEL  DA D    (IS=110E-9)
.MODEL  DB D    (IS=113.4E-9)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-.6 KP=4.2E-4 GAMMA=1.1)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6142A OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6142A_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) = 1mV           
* Input current = 170nA            
* Slew rate = 27V/uS                       
* Gain-bandwidth product = 17MHZ          
* Low supply current = 600uA               
*
* NOTE: - This model is for a single device only and the simulated
*         supply current is for one op amp only.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*       - In the next revision, the following will be modelled
*       - Voltage dependent (Vin or Vcc) slew rate
*       - Gain/phase variation vs output Z
*
CI1 1  50 2P
CI2 2  50 2P
*
* 53Hz pole capacitor
C3  98 9  0.30N
*
C4  6  5  .493P
C7  98 11 3.54F
*
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 11 33 DX
D12 34 11 DX
D14 31 32 DX 
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 1M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
E2  18 7  32    99 1E-3 
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4  23U
I2  99 50 627U
* Load dependent pole
L1 22 28 300N
*
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MX
M2  6  18 4     99 MX
R3  5  50 3.60K
R4  6  50 3.60K
R5  98 9  1E7
R8  99 49 133.3K
R9  49 50 133.3K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 10
* +Rout
R17 23 25 18
* +Isc slope control
R18 20 29 12K
* -Isc slope control
R19 21 30 12K
R21 98 15 1E6
R22 22 28 900
R23 32 97 100K    
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.625V
V3  10 96 0.625V
V4  29 22 -.186V
V5  22 30 -.186V
V6  26 22 0.63V
V7  22 27 0.63V
V8 31 50 4V
V9 34 96 .346
V10 97 33 .346
*
.MODEL  DA D    (IS=170E-9)
.MODEL  DB D    (IS=173E-9)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-.6 KP=4.2E-4 GAMMA=1.1)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6142B OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6142B_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) = 1mV           
* Input current = 170nA            
* Slew rate = 27V/uS                       
* Gain-bandwidth product = 17MHZ          
* Low supply current = 600uA               
*
* NOTE: - This model is for a single device only and the simulated
*         supply current is for one op amp only.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*       - In the next revision, the following will be modelled
*       - Voltage dependent (Vin or Vcc) slew rate
*       - Gain/phase variation vs output Z
*
CI1 1  50 2P
CI2 2  50 2P
*
* 53Hz pole capacitor
C3  98 9  0.30N
*
C4  6  5  .493P
C7  98 11 3.54F
*
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 11 33 DX
D12 34 11 DX
D14 31 32 DX 
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 2.5M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
E2  18 7  32    99 1E-3 
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4  23U
I2  99 50 627U
* Load dependent pole
L1 22 28 300N
*
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MX
M2  6  18 4     99 MX
R3  5  50 3.60K
R4  6  50 3.60K
R5  98 9  1E7
R8  99 49 133.3K
R9  49 50 133.3K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 10
* +Rout
R17 23 25 18
* +Isc slope control
R18 20 29 12K
* -Isc slope control
R19 21 30 12K
R21 98 15 1E6
R22 22 28 900
R23 32 97 100K    
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.625V
V3  10 96 0.625V
V4  29 22 -.186V
V5  22 30 -.186V
V6  26 22 0.63V
V7  22 27 0.63V
V8 31 50 4V
V9 34 96 .346
V10 97 33 .346
*
.MODEL  DA D    (IS=170E-9)
.MODEL  DB D    (IS=173E-9)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-.6 KP=4.2E-4 GAMMA=1.1)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*/////////////////////////////////////////////////
*LM6152A  Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |      inverting input
*                   |      |      positive power supply
*                   |      |      |       negative power supply
*                   |      |      |       |      output
*                   |      |      |       |      |
*                   |      |      |       |      |
.SUBCKT LM6152A_NS  3      2      4       5      6
*
*Features
*Rail to Rail Output Swing  
*Greater than Rail to Rail Input CMVR
*Low Supply Current
* 
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.004000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=4.66e-05)
FIN1 18 5 VTEMP 0.97
FIN2 19 5 VTEMP 1.03
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 500000
RD2 19 11 500000
* Diff. Input Resistance
RCM 11 10 2.75e+06
* Common Mode Input Resistance
FCMR 10 57 VCMX 19.9526
* Low Freq. CMRR
FPSR 10 57 VPSX 56.3677
* Low Freq. PSRR
RSLOPE 4 5 100000
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.00135
* Quiescent Supply Current
ETEMP 27 28 32 33 0.196331
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00228762)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.0015)
RCM1 39 41 199.526
CCM 41 10 1.59155e-09
* CMRR vs. Freq.
RPSR1 44 45 281.838
CPSR 45 10 1.59155e-09
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 1475.22
C2 57 10 8.84306e-13
ECMP 40 97 26 10 0
ECMN 95 50 26 10 0
G2 58 10 57 10 3e-05
R2 58 10 22.5954
GO2 59 10 58 10 214
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0
ENEG 75 50 26 10 0.1
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 6.2e-05
GSINK 72 75 33 34 0.000169
* Output Current Settings
ROO 81 86 2.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS 
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*/////////////////////////////////////////////////
*LM6152B  Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |      inverting input
*                   |      |      positive power supply
*                   |      |      |       negative power supply
*                   |      |      |       |      output
*                   |      |      |       |      |
*                   |      |      |       |      |
.SUBCKT LM6152B_NS  3      2      4       5      6
*
*Features
*Rail to Rail Output Swing  
*Greater than Rail to Rail Input CMVR
*Low Supply Current
* 
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.010000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=4e-05)
FIN1 18 5 VTEMP 0.97
FIN2 19 5 VTEMP 1.03
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 500000
RD2 19 11 500000
* Diff. Input Resistance
RCM 11 10 2.75e+06
* Common Mode Input Resistance
FCMR 10 57 VCMX 19.9526
* Low Freq. CMRR
FPSR 10 57 VPSX 56.3677
* Low Freq. PSRR
RSLOPE 4 5 100000
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.00135
* Quiescent Supply Current
ETEMP 27 28 32 33 0.196331
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00210981)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.0015)
RCM1 39 41 199.526
CCM 41 10 1.59155e-09
* CMRR vs. Freq.
RPSR1 44 45 281.838
CPSR 45 10 1.59155e-09
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 1475.22
C2 57 10 8.84306e-13
ECMP 40 97 26 10 0
ECMN 95 50 26 10 0
G2 58 10 57 10 3e-05
R2 58 10 22.5954
GO2 59 10 58 10 214
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0
ENEG 75 50 26 10 0.1
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 6.2e-05
GSINK 72 75 33 34 0.000169
* Output Current Settings
ROO 81 86 2.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS 
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6161 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6161_NS   1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =      50MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 1.5P
CI2 2 0 1.5P
R1 1 3 162.5K
R2 3 2 162.5K
I1 4 50 1M
R3 99 5 651.7
R4 99 6 651.7
Q1 5 2 45 QX
Q2 6 7 46 QX
R43 45 4 600
R44 46 4 600
*Fp2=200 MHz
C4 5 6 6.1054E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 5E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.335
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.155
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA1 0 0 0 20
G1 98 9 POLY(1) 5 6 0 2.9E-3 0 5.062E-4
*Fp1=23.52 KHz
R5 98 9 1MEG
C3 98 9 6.7668P
*
***************POLE STAGE***************
*
*Fp=203 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.84E-16
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=200 KHz
G4 98 16 3 49 1.9952E-8
L2 98 17 795.77U
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 15 1
R16 24 23 10
D5 26 24 DY
V6 26 22 .63V
R17 23 25 10
D6 25 27 DY
C9 23 22 500P
V7 22 27 .63V
V5 22 21 .63V
D4 21 15 DX
V4 20 22 .63V
D3 15 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-25)
.MODEL QX NPN(BF=250)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6162 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6162_NS   1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =     100MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 2P
CI2 2 0 2P
R1 1 3 90K
R2 3 2 90K
I1 4 50 1M
R3 99 5 351.7
R4 99 6 351.7
Q1 5 2 45 QX
Q2 6 7 46 QX
R43 45 4 300
R44 46 4 300
*Fp2=230 MHz
C4 5 6 9.8376E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 3E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.43
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.23
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA1 0 0 0 .85
G1 98 9 POLY(1) 5 6 0 6.5E-3 0 8.646E-3
*Fp1=17.935 KHz
R5 98 9 1MEG
C3 98 9 8.874P
*
***************POLE STAGE***************
*
*Fp=230 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 6.9198E-16
*
***************POLE STAGE***************
*
*Fp=250 MHz
G5 98 18 15 49 1E-6
R15 98 18 1MEG
C6 98 18 6.3662E-16
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 1E-8
L2 98 17 15.915E-3
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 18 1
R16 24 23 10
D5 26 24 DX
V6 26 22 .63V
R17 23 25 10
D6 25 27 DX
C9 23 22 200P
V7 22 27 .63V
V5 22 21 .23V
D4 21 18 DX
V4 20 22 .23V
D3 18 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=227.3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6164 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6164_NS   1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =     175MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 3P
CI2 2 0 3P
R1 1 3 50K
R2 3 2 50K
I1 4 50 1M
R3 99 5 201.7
R4 99 6 201.7
Q1 5 2 45 QX
Q2 6 7 46 QX
R43 45 4 150
R44 46 4 150
*Fp2=190 MHz
C4 5 6 2.0765P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 2E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.43
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.23
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA1 0 0 0 3.4
G1 98 9 POLY(1) 5 6 0 9.0E-3 0 10.6E-3
*Fp1=25.1 KHz
R5 98 9 1MEG
C3 98 9 6.3408P
*
***************POLE STAGE***************
*
*Fp=190 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 8.3766E-16
*
***************POLE STAGE***************
*
*Fp=203 MHz
G5 98 18 15 49 1E-6
R15 98 18 1MEG
C6 98 18 7.8401E-16
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=3 KHz
G4 98 16 3 49 5.6234E-9
L2 98 17 53.052E-3
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 18 1
R16 24 23 10
D5 26 24 DX
V6 26 22 .63V
R17 23 25 10
D6 25 27 DX
C9 23 22 500P
V7 22 27 .63V
V5 22 21 .23V
D4 21 18 DX
V4 20 22 .23V
D3 18 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=200)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6165 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6165_NS   1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =     725MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 6P
CI2 2 0 6P
R1 1 3 10K
R2 3 2 10K
I1 4 50 1M
R3 99 5 51.7
R4 99 6 51.7
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=120 MHz
C4 5 6 12.827P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 1E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.43
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.23
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(2) VA1 VA3 0 0 0 0 0 0 4.25 0 0 4.978143E5
G1 98 9 POLY(1) 5 6 0 38.0E-3
*Fp1=25.1 KHz
R5 98 9 1MEG
VA3 9 11 0
C3 98 11 3.897P
*
***************POLE STAGE***************
*
*Fp=120 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1.3263E-15
*
***************POLE STAGE***************
*
*Fp=124 MHz
G5 98 18 15 49 1E-6
R15 98 18 1MEG
C6 98 18 1.2835E-15
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 7.94328E-9
L2 98 17 15.915E-3
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 18 1
R16 24 23 10
D5 26 24 DX
V6 26 22 .63V
R17 23 25 10
D6 25 27 DX
C9 23 22 500P
V7 22 27 .63V
V5 22 21 .25V
D4 21 18 DX
V4 20 22 .25V
D3 18 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=200)
*
.ENDS
*$

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*/////////////////////////////////////////
*LM6171A Operational Amplifier Macro-Model
*/////////////////////////////////////////
*
*Connections       non-inverting input
*                  | inverting input
*                  | |  positive power supply
*                  | | |  negative power supply
*                  | | | |  output
*                  | | | | |
.SUBCKT LM6171A_NS 3 2 4 5 6
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* +/-15V Operation
* Unity Gain Stable
* Offset voltage (max) =             3mV
* Gain-bandwidth product =           100 MHz 
* Supply current =                   2.5mA
* Slew rate =                        3600V/uS
* Open Loop gain =                   90dB
********************************************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.006000e+03
.MODEL MRAX RES (TC1=-1.1e-05)
FIN1 18 5 VTEMP 0.985
FIN2 19 5 VTEMP 1.015
CIN1 2 10 1e-12
CIN2 3 10 1e-12
RD1 18 11 2.45e+06
RD2 19 11 2.45e+06
RCM 11 10 3.8775e+07
FCMR 10 57 VCMX 3.16228
FPSR 10 57 VPSX 63.2456
RSLOPE 4 5 33333.3
GPWR 4 5 26 10 0.0016
ETEMP 27 28 32 33 0.178427
RIB 32 33 MRIB 1K
.MODEL MRIB RES (TC1=0.00389579)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.002)
RCM1 39 41 10
CCM 41 10 2.65258e-11
RPSR1 44 45 100
CPSR 45 10 1.59155e-10
ELIMN 10 52 26 10 91.8926
RDM 57 10 23.5073
C2 57 10 4.78743e-11
ECMP 40 97 26 10 2
ECMN 95 50 26 10 2
G2 58 10 57 10 0.00378
R2 58 10 11.254
GO2 59 10 58 10 35
EPOS 40 74 26 10 1.4
ENEG 75 50 26 10 1.5
GSOURCE 74 73 33 34 0.00135
GSINK 72 75 33 34 0.00135
ROO 81 86 13
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS
*$

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*/////////////////////////////////////////
*LM6171B Operational Amplifier Macro-Model
*/////////////////////////////////////////
*
*Connections       non-inverting input
*                  | inverting input
*                  | |  positive power supply
*                  | | |  negative power supply
*                  | | | |  output
*                  | | | | |
.SUBCKT LM6171B_NS 3 2 4 5 6
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* +/-15V Operation
* Unity Gain Stable
* Offset voltage (max) =             6mV
* Gain-bandwidth product =           100 MHz 
* Supply current =                   2.5mA
* Slew rate =                        3600V/uS
* Open Loop gain =                   90dB
**************************************************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.012000e+03
.MODEL MRAX RES (TC1=-1.1e-05)
FIN1 18 5 VTEMP 0.985
FIN2 19 5 VTEMP 1.015
CIN1 2 10 1e-12
CIN2 3 10 1e-12
RD1 18 11 2.45e+06
RD2 19 11 2.45e+06
RCM 11 10 3.8775e+07
FCMR 10 57 VCMX 3.16228
FPSR 10 57 VPSX 63.2456
RSLOPE 4 5 33333.3
GPWR 4 5 26 10 0.0016
ETEMP 27 28 32 33 0.178427
RIB 32 33 MRIB 1K
.MODEL MRIB RES (TC1=0.00389579)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.002)
RCM1 39 41 10
CCM 41 10 2.65258e-11
RPSR1 44 45 100
CPSR 45 10 1.59155e-10
ELIMN 10 52 26 10 91.8926
RDM 57 10 23.5073
C2 57 10 4.78743e-11
ECMP 40 97 26 10 2
ECMN 95 50 26 10 2
G2 58 10 57 10 0.00378
R2 58 10 11.254
GO2 59 10 58 10 35
EPOS 40 74 26 10 1.4
ENEG 75 50 26 10 1.5
GSOURCE 74 73 33 34 0.00135
GSINK 72 75 33 34 0.00135
ROO 81 86 13
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*/////////////////////////////////////////////////
*LM6172  Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |      inverting input
*                   |      |      positive power supply
*                   |      |      |       negative power supply
*                   |      |      |       |      output
*                   |      |      |       |      |
*                   |      |      |       |      |
.SUBCKT LM6172_NS   3      2      4       5      6
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* +/-15V Operation
* Unity Gain Stable
* Offset voltage (max) =             3mV
* Gain-bandwidth product =           100 MHz 
* Supply current =                   2.3mA
* Slew rate =                        3000V/uS
********************************************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.005990e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=-1.1e-05)
FIN1 18 5 VTEMP 0.991667
FIN2 19 5 VTEMP 1.00833
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 2.45e+06
RD2 19 11 2.45e+06
* Diff. Input Resistance
RCM 11 10 3.8775e+07
* Common Mode Input Resistance
FCMR 10 57 VCMX 3.16228
* Low Freq. CMRR
FPSR 10 57 VPSX 63.2456
* Low Freq. PSRR
RSLOPE 4 5 33333.3
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.0014
* Quiescent Supply Current
ETEMP 27 28 32 33 0.173718
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00445322)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.002)
RCM1 39 41 10
CCM 41 10 2.65258e-11
* CMRR vs. Freq.
RPSR1 44 45 100
CPSR 45 10 1.59155e-10
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 29.6192
C2 57 10 3.79954e-11
ECMP 40 97 26 10 2
ECMN 95 50 26 10 2
G2 58 10 57 10 0.003
R2 58 10 11.254
GO2 59 10 58 10 35
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 1.4
ENEG 75 50 26 10 1.5
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 0.00107
GSINK 72 75 33 34 0.00105
* Output Current Settings
ROO 81 86 13
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS 
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* User Notes about what the CFA models can do:
*Supply voltage dependant input offset voltage (Vos). 
*Temperature dependant input offset voltage (TCVos). 
*Supply voltage dependant input bias current (Ib+ & Ib- PSR). 
*Temperature dependant input bias current (TCIb+ & TCIb-). 
*Input voltage dependant input bias current (Ib- CMRR). 
*Non-inverting input resistance.  
*Asymmetrical output swing. 
*Output short circuit current (Isc). 
*Supply voltage dependant supply current. 
*Quiescent and dynamic supply current. 
*Input voltage dependant input slew rate. 
*Input voltage dependant output slew rate. 
*Multiple poles and zeros in open-loop transimpedance (Zt). 
*Supply voltage dependant input buffer impedance. 
*Supply voltage dependant open-loop voltage gain (Avol). 
*Feedback resistance dependant bandwidth. 
*Accurate small-signal pulse response. 
*Large-signal pulse response. 
*DC and AC common mode rejection ratio (CMRR). 
*DC and AC power supply rejection ratio (PSRR). 
*White and 1/f voltage noise (en). 
*White and 1/f current noise (in). 
*********************Modeled but not tested*****************
*Asymmetrical output slew rate. 
*Input common mode input range. 
*Supply voltage dependant input slew rate. 
***************************Not modeled**********************
*Third-order large signal effects.
*Self heating effects.

*//////////////////////////////////////////////////////////
*LM6181 CURRENT FEEDBACK OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6181_NS   1   2  99  50  40
*
*Features:                          (TYP.)
*High bandwidth =                   100MHz
*High slew rate =                 2000V/uS
*Current Feedback Topology
*NOTE:  Due to the addition of PSRR effects, model must be operated
*       with symetrical supply voltages.  To avoid this limitation 
*       and disable the PSRR effects, see EOS below.
*
****************INPUT STAGE************** 
*
GI1 99  5 POLY(1) 99 50 243.75U 2.708E-6
GI2  4 50 POLY(1) 99 50 243.75U 2.708E-6
FI1 99  5 VA3 100
FI2  4 50 VA4 100
Q1  50  3 5 QPN
Q2  99  3 4 QNN 
GR1  5  6 5 6 2.38E-4
*^4.2K noiseless resistor
C1   6 99 .468P
GR2  4  7 4 7 2.38E-4
*^4.2K noiseless resistor
C2   7 50 .468P
GR3 99  8 99 8 1.58E-3
*^633ohm noiseless resistor
V1  99 10 .3
RE1 10 30 130
D1  30  8 DX
GR4 50  9 50 9 1.58E-3
*^633ohm noiseless resistor
V2  11 50 .3
RE2 11 31 150
D2   9 31 DX
Q3   8  6 2 QNI
Q4   9  7 2 QPI
DS1  3 12 DY
VA3 12  5 0
DS2 13  3 DY
VA4  4 13 0
GR6  1 99 1 99 5E-8
*^20MEG noiseless resistor
GR7  1 50 1 50 5E-8
*^20MEG noiseless resistor
GB1  1 99 POLY(2) 99 50 56  0 -1.2E-6 4E-8 1E-3
FN1  1  0 V18 1
GB2 99  2 POLY(3) 99 50 1 49 55 0 18.5E-6 -1.5E-7 -1E-7 -1E-6
FN2  2  0 V17 1
EOS  3  1 POLY(5) 99 50 45  0 47 0 57 0 59 61 -2.8E-3 9.3E-5 1 1 1 1
*To run on asymetrical supplies, change to 0.................^.^
CIN1 1  0 2P
CIN2 2  0 3.75P
*
**************SECOND STAGE**************
*
I3  99 50 4.47M
R8  99 49 7.19K
R9  49 50 7.19K
V3  99 16 1.7
D3  15 16 DX
D4  17 15 DX
V4  17 50 2.0
EH  99 98 99 49 1
G1  98 15 POLY(2) 99 8 50 9 0 1.58E-3 1.58E-3
*Fp1 = 27.96 KHz
R5  98 15 2.372MEG
C3  98 15 2.4P
* 
***************POLE STAGE*************** 
*
*Fp=250MHz
G2  98 20 15 49 1E-3
R14 98 20 1K
C4  98 20 .692P
*
***************POLE STAGE*************** 
*
*Fp=250 MHz
G3  98 21 20 49 1E-3
R15 98 21 1K
C5  98 21 .692P
*
***************POLE STAGE*************** 
*
*Fp=275 MHz
G4  98 22 21 49 1E-3
R16 98 22 1K
C6  98 22 .5787P
*
***************POLE STAGE*************** 
*
*Fp=500 MHz
G5  98 23 22 49 1E-3
R17 98 23 1K
C7  98 23 .3183P
*
***************PSRR STAGE***************
*
G10  0 45 99 0 1.413E-4
L3  44 45 26.53U
R25 44  0 10
G11  0 47 50 0 1.413E-4
L4  46 47 2.27364U
R26 46  0 10
*
************THERMAL EFFECTS*************
*
I12  0 55 1
R27  0 55 10  TC=3.453E-3,7.93E-5
I13  0 56 1E-3
R28  0 56 1.5 TC=9.303E-4,8.075E-5
I14  0 57 1E-3
R29  0 57 3.34 TC=3.111E-3
*
************* NOISE SOURCES*************
*
V15 58  0 .1
D9  58 59 DN
R30 59  0 726.4
V16 60  0 .1
D10 60 61 DN
R31 61  0 726.4
V17 62  0 0
R32 62  0 73.6
V18 63  0 0
R33 63  0 1840
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 35 VA8 1
D7  36 35 DX
VA7 99 36 0
D8  35 99 DX
E1  99 37 99 23 1
VA8 37 38 0
R35 38 40 50
V5  33 40 5.3V
D5  23 33 DX
V6  40 34 5.3V
D6  34 23 DX
CF1 40  2 2.1P
*
***************MODELS USED**************
*
.MODEL QNI NPN(IS=1E-14 BF=10E4 VAF=62.9 KF=6.7E-14)
.MODEL QPI PNP(IS=1E-14 BF=10E4 VAF=62.9 KF=6.7E-14)
.MODEL QNN NPN(IS=1E-14 BF=10E4 VAF=62.9 KF=4.13E-13)
.MODEL QPN PNP(IS=1E-14 BF=10E4 VAF=62.9 KF=4.13E-13)
.MODEL DX  D(IS=1E-15)
.MODEL DY  D(IS=1E-17)
.MODEL DN  D(KF=1.667E-9 AF=1 XTI=0 EG=.3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6218 Fast Settling Dual OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6218_NS   1   2  99  50  28
*
*Features:
*Low offset voltage =   .2mV
*High bandwidth =      17MHz
*Slew rate (Av=-1) = 140V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*
****************INPUT STAGE**************
*
IOS 2 1 20N
*^Input offset current
CI1 1 0 2.5P
CI2 2 0 2.5P
R1  1 3 3.125G
R2  3 2 3.125G
I1 99 4 40U
R43 45 4 1.25K
R44 46 4 1.25K
Q1  5 2 45 QX
Q2  6 7 46 QX
R3 50 5 2.54K
R4 50 6 2.54K
*Fp2=30 MHz
C4 5 6 1.0433P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 2.71M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 .2E-3 1
*Input offset voltage.^
R8 99 49 71.4K
R9 49 50 71.4K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 POLY(1) 5 6 0 5E-3 0 5.056
*Fp1=38.24 Hz
R5 98 9 100MEG
C3 98 9 41.62P
*
***************POLE STAGE***************
*
*Fp=110 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1.4469E-15
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=6 KHz
G4 98 16 3 49 1E-8
L2 98 17 26.526M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
E1 99 23 99 15 1
R16 24 23 10
D5 26 24 DY
V6 26 22 .63V
R17 23 25 10
D6 25 27 DY
C9 23 22 .001U
V7 22 27 .63V
V5 22 21 .63V
D4 21 15 DX
V4 20 22 .63V
D3 15 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-25)
.MODEL QX PNP(BF=100)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6261 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6261_NS   1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =      50MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 1.5P
CI2 2 0 1.5P
R1 1 3 162.5K
R2 3 2 162.5K
I1 4 50 1M
R3 99 5 651.7
R4 99 6 651.7
Q1 5 2 45 QX
Q2 6 7 46 QX
R43 45 4 600
R44 46 4 600
*Fp2=200 MHz
C4 5 6 6.1054E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 5E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.335
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.155
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA1 0 0 0 20
G1 98 9 POLY(1) 5 6 0 2.9E-3 0 5.062E-4
*Fp1=23.52 KHz
R5 98 9 1MEG
C3 98 9 6.7668P
****************POLE STAGE***************
*
*Fp=203 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.84E-16
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=200 KHz
G4 98 16 3 49 1.9952E-8
L2 98 17 795.77U
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 15 1
R16 24 23 10
D5 26 24 DY
V6 26 22 .63V
R17 23 25 10
D6 25 27 DY
C9 23 22 500P
V7 22 27 .63V
V5 22 21 .63V
D4 21 15 DX
V4 20 22 .63V
D3 15 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-25)
.MODEL QX NPN(BF=250)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6262 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6262_NS   1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =     100MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 2P
CI2 2 0 2P
R1 1 3 90K
R2 3 2 90K
I1 4 50 1M
R3 99 5 351.7
R4 99 6 351.7
Q1 5 2 45 QX
Q2 6 7 46 QX
R43 45 4 300
R44 46 4 300
*Fp2=230 MHz
C4 5 6 9.8376E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 3E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.43
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.23
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA1 0 0 0 .85
G1 98 9 POLY(1) 5 6 0 6.5E-3 0 8.646E-3
*Fp1=17.935 KHz
R5 98 9 1MEG
C3 98 9 8.874P
*
***************POLE STAGE***************
*
*Fp=230 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 6.9198E-16
*
***************POLE STAGE***************
*
*Fp=250 MHz
G5 98 18 15 49 1E-6
R15 98 18 1MEG
C6 98 18 6.3662E-16
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 1E-8
L2 98 17 15.915E-3
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 18 1
R16 24 23 10
D5 26 24 DX
V6 26 22 .63V
R17 23 25 10
D6 25 27 DX
C9 23 22 200P
V7 22 27 .63V
V5 22 21 .23V
D4 21 18 DX
V4 20 22 .23V
D3 18 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=227.3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6264 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6264_NS   1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =     175MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 3P
CI2 2 0 3P
R1 1 3 50K
R2 3 2 50K
I1 4 50 1M
R3 99 5 201.7
R4 99 6 201.7
Q1 5 2 45 QX
Q2 6 7 46 QX
R43 45 4 150
R44 46 4 150
*Fp2=190 MHz
C4 5 6 2.0765P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 2E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.43
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.23
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA1 0 0 0 3.4
G1 98 9 POLY(1) 5 6 0 9.0E-3 0 10.6E-3
*Fp1=25.1 KHz
R5 98 9 1MEG
C3 98 9 6.3408P
*
***************POLE STAGE***************
*
*Fp=190 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 8.3766E-16
*
***************POLE STAGE***************
*
*Fp=203 MHz
G5 98 18 15 49 1E-6
R15 98 18 1MEG
C6 98 18 7.8401E-16
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=3 KHz
G4 98 16 3 49 5.6234E-9
L2 98 17 53.052E-3
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 18 1
R16 24 23 10
D5 26 24 DX
V6 26 22 .63V
R17 23 25 10
D6 25 27 DX
C9 23 22 500P
V7 22 27 .63V
V5 22 21 .23V
D4 21 18 DX
V4 20 22 .23V
D3 18 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=200)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6265 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6265_NS   1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =     725MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 6P
CI2 2 0 6P
R1 1 3 10K
R2 3 2 10K
I1 4 50 1M
R3 99 5 51.7
R4 99 6 51.7
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=120 MHz
C4 5 6 12.827P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 1E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.43
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.23
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(2) VA1 VA3 0 0 0 0 0 0 4.25 0 0 4.978143E5
G1 98 9 POLY(1) 5 6 0 38.0E-3
*Fp1=25.1 KHz
R5 98 9 1MEG
VA3 9 11 0
C3 98 11 3.897P
*
***************POLE STAGE***************
*
*Fp=120 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1.3263E-15
*
***************POLE STAGE***************
*
*Fp=124 MHz
G5 98 18 15 49 1E-6
R15 98 18 1MEG
C6 98 18 1.2835E-15
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 7.94328E-9
L2 98 17 15.915E-3
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 18 1
R16 24 23 10
D5 26 24 DX
V6 26 22 .63V
R17 23 25 10
D6 25 27 DX
C9 23 22 500P
V7 22 27 .63V
V5 22 21 .25V
D4 21 18 DX
V4 20 22 .25V
D3 18 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=200)
*
.ENDS
*$

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6310 CURRENT FEEDBACK OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
* Connections:     Non-Inverting Input
*                  | Inverting Input
*                  | | Output
*                  | | | +Vcc
*                  | | | | -Vee
*                  | | | | | Vdis_bar
*                  | | | | | |
.SUBCKT LM6310_NS 3 2 6 7 4 8
*Features
* This is a Low-Cost, Low-Power, 110MHz, Monolithic
* Current Feedback Op Amp with Disable
*
* DISABLE/BIAS BLOCK
*
R1 7 8 20.0K
C3 8 0 1.00P
R2 8 10 5.00K
Q1 7 10 15 QINN
R3 7 12 100
V1 12 13 1.50
Q2 13 14 15 QINN
D1 10 11 DDV
D2 11 10 DDV 0.11
R4 11 14 2.00K
R5 14 16 2.00K
R6 7 16 20.0K
R7 16 17 20.0K
C4 15 0 336F
I1 15 4 150U
C5 17 0 101F
V2 17 4 3.00
*
R8 7 20 20.0K
D3 20 21 DQ 1.88
G1 21 0 POLY(1) 7 12 0 10.0M
D4 22 21 DQ 1.88
Q3 22 20 7 QINP 3.00
I2 22 4 176U
R9 7 23 625
D5 23 22 DDV 0.28
C6 22 0 1.00P
*
C1 7 0 1.00P
C2 4 0 1.00P
G2 7 4 POLY(1) 7 23 0 4.13M
G3 7 30 POLY(1) 7 23 0 1.54M
C7 30 0 751F
G4 34 4 POLY(1) 7 23 0 1.46M
C8 34 0 751F
*
* INPUT STAGE
*
G5 3 0 POLY(3) 7 23 62 0 63 0 0 20.3U 1.00M 1.00M
C9 3 0 1.00P
E1 3 32 POLY(2) 60 0 61 0 -1.50M 1.00 1.00
D6 30 31 DQ 0.25
Q4 4 32 31 QINP
Q5 7 32 33 QINN
D7 33 34 DQ 0.25
G6 41 0 POLY(3) 7 23 64 0 65 0 0 36.4U 1.00M 1.00M
Q6 41 30 42 QINN
D8 42 2 DQ 0.25
C10 2 0 3.50P
D9 2 43 DQ 0.25
Q7 44 34 43 QINP
*
* GAIN STAGE
*
R10 7 40 550
C11 7 40 1.80P
V3 40 41 1.90
C12 41 47 580F
C13 41 51 430F
V4 7 46 750M
D10 51 46 DOR
G7 7 47 POLY(2) 7 40 7 47 0 3.83M 208N
G8 7 51 POLY(1) 7 40 0 9.03M
C14 51 0 950F
*
V5 44 45 1.90
R11 45 4 550
C15 45 4 1.80P
C16 44 47 505F
C17 44 50 270F
D11 48 47 DOR
V6 48 4 1.30
G9 47 4 POLY(2) 45 4 47 4 0 3.91M 2.14U
G10 50 4 POLY(1) 45 4 0 3.18M
C18 50 0 515F
*
* OUTPUT STAGE
*
C19 47 0 904F
Q8 7 47 50 QOUTN1
D12 51 52 DDV 1.67
Q9 4 50 52 QOUTP1
Q10 7 51 6 QOUTN2
C20 6 0 1.00P
C21 6 53 403F
E2 53 0 POLY(2) 3 0 7 23 0 1.00 0 0 -9.09
Q11 4 52 6 QOUTP2
*
* NOISE SOURCES
*
I3 61 60 DC 26.8U
D13 60 0 DN1
D14 0 61 DN1
*
I4 63 62 DC 56.9U
D15 62 0 DN2
D16 0 63 DN2
*
I5 65 64 DC 46.9U
D17 64 0 DN3
D18 0 65 DN3
*
* MODELS
*
.MODEL DDV D IS=0.287F N=2.00 RS=274M CJO=354F M=500M VJ=798M TT=30.4P
.MODEL DN1 D IS=0.166F KF=4.48F AF=1.00
.MODEL DN2 D IS=0.166F KF=20.6F AF=1.00
.MODEL DN3 D IS=0.166F KF=87.6F AF=1.00
.MODEL DOR D TT=100N
.MODEL DQ D IS=0.165F RS=561M CJO=159F M=495M VJ=797M TT=19.2P
*
.MODEL QINN NPN
+ IS =4.242E-17 BF =3.239E+02 NF =1.000E+00 VAF=2.115E+01
+ IKF=6.322E-03 ISE=7.591E-18 NE =1.197E+00 BR =3.355E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=1.018E-02 ISC=6.091E-20
+ NC =1.700E+00 RB =3.146E+02 IRB=0.000E+00 RBM=1.086E+02
+ RE =2.185E+00 RC =3.022E+01 CJE=4.079E-14 VJE=7.973E-01
+ MJE=4.950E-01 TF =2.078E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.529E-02 CJC=5.906E-14 VJC=8.046E-01 MJC=4.931E-01
+ XCJC=1.04E-01 TR =1.620E-10 CJS=6.743E-13 MJS=0.000E+00
+ VJS=5.723E-01 FC =9.765E-01
*
.MODEL QOUTN1 NPN
+ IS =2.636E-16 BF =3.239E+02 NF =1.000E+00 VAF=8.457E+01
+ IKF=3.060E-02 ISE=3.674E-17 NE =1.197E+00 BR =3.868E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=4.928E-02 ISC=2.045E-19
+ NC =1.700E+00 RB =5.467E+01 IRB=0.000E+00 RBM=1.212E+01
+ RE =4.515E-01 RC =1.999E+01 CJE=1.974E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.901E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=7.403E-02 CJC=1.883E-13 VJC=8.046E-01 MJC=4.931E-01
+ XCJC=1.57E-01 TR =5.184E-10 CJS=3.540E-13 VJS=5.723E-01
+ MJS=4.105E-01 FC =9.765E-01
*
.MODEL QOUTN2 NPN
+ IS =9.456E-16 BF =3.239E+02 NF =1.000E+00 VAF=8.457E+01
+ IKF=1.098E-01 ISE=1.318E-16 NE =1.197E+00 BR =3.989E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=1.767E-01 ISC=6.688E-19
+ NC =1.700E+00 RB =6.524E+01 IRB=0.000E+00 RBM=5.338E+01
+ RE =1.013E+01 RC =4.303E+00 CJE=7.082E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.866E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.655E-01 CJC=6.056E-13 VJC=8.046E-01 MJC=4.931E-01
+ XCJC=1.76E-01 TR =8.748E-10 CJS=8.651E-13 VJS=5.723E-01
+ MJS=4.105E-01 FC =9.765E-01
*
.MODEL QINP PNP
+ IS =4.242E-17 BF =7.165E+01 NF =1.000E+00 VAF=1.720E+01
+ IKF=4.832E-03 ISE=1.639E-16 NE =1.366E+00 BR =1.658E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=3.394E-02 ISC=9.789E-19
+ NC =1.634E+00 RB =1.620E+02 IRB=0.000E+00 RBM=7.750E+01
+ RE =2.382E+00 RC =3.386E+01 CJE=4.079E-14 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.263E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.306E-02 CJC=9.356E-14 VJC=7.130E-01 MJC=4.200E-01
+ XCJC=1.04E-01 TR =6.577E-10 CJS=6.743E-13 VJS=6.691E-01
+ MJS=0.000E+00 FC =8.803E-01
*
.MODEL QOUTP1 PNP
+ IS =2.399E-16 BF =7.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=3.509E-02 ISE=1.190E-15 NE =1.366E+00 BR =1.946E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=2.464E-01 ISC=6.685E-18
+ NC =1.634E+00 RB =1.542E+01 IRB=0.000E+00 RBM=3.788E+00
+ RE =3.281E-01 RC =1.420E+01 CJE=2.962E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.051E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=9.481E-02 CJC=4.131E-13 VJC=7.130E-01 MJC=4.200E-01
+ XCJC=1.70E-01 TR =1.388E-09 CJS=9.092E-13 VJS=6.691E-01
+ MJS=3.950E-01 FC =8.803E-01
*
.MODEL QOUTP2 PNP
+ IS =1.147E-15 BF =7.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=1.678E-01 ISE=5.690E-15 NE =1.366E+00 BR =1.961E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=1.178E+00 ISC=3.188E-17
+ NC =1.634E+00 RB =5.323E+01 IRB=0.000E+00 RBM=5.079E+01
+ RE =1.069E+01 RC =3.177E+00 CJE=1.416E-12 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.042E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=4.534E-01 CJC=1.918E-12 VJC=7.130E-01 MJC=4.200E-01
+ XCJC=1.76E-01 TR =1.973E-09 CJS=3.054E-12 VJS=6.691E-01
+ MJS=3.950E-01 FC =8.803E-01
*
.ENDS 
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*/////////////////////////////////////////////////
*LM6311 Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
*
* Connections:     Non-Inverting Input
*                  | Inverting
*                  | | Output
*                  | | | +Vcc
*                  | | | | -Vee
*                  | | | | | External Compensation
*                  | | | | | | 
*                  | | | | | | 
.SUBCKT LM6311_NS 3 2 6 7 4 5 
*Features
*   This is an Ultra Low Noise, Wideband Monolithic Voltage
*   Feedback Op Amp with Current Supply Adjust and External
*   Compensation.
*
*
* BIAS CIRCUITRY
*
R1 7 10 100
Q1 10 12 11 QINN1
D1 11 12 DZ
R2 11 8 1.00K
C1 8 0 1.00P
R3 8 4 1.00G
R4 7 12 100K
D2 12 13 DZ
D3 13 4 DZ
*
G1 0 14 POLY(3) 12 4  7 10 0 14 -226M 294M -10.0 1.00M
D4 0 14 DY
*
G2 7 20 POLY(2) 14 0 7 20 -442N 2.56U 1.39U
C2 20 0 800F
G7 7 34 POLY(2) 14 0 7 34 -442N 2.56U 1.39U
C5 34 0 800F
*
G4 21 4 POLY(2) 14 0 21 4 9.27U 5.43U 400N
C4 21 0 400F
G9 36 4 POLY(2) 14 0 36 4 9.27U 5.43U 400N
C7 36 0 400F
*
* INPUT STAGE
*
C3 2 0 1.00P
G3 2 0 POLY(2) 50 0 51 0 0 100U 100U
Q2 4 2 20 QINP2
Q3 7 2 21 QINN1
V1 7 22 DC 1.00
Q4 22 20 23 QINN1
Q5 24 21 23 QINP2
V2 24 4 DC 1.00
*
Q6 31 34 23 QINN2
Q7 32 36 23 QINP1
Q8 7 35 36 QINN2
Q9 4 35 34 QINP1
G8 35 0 POLY(2) 52 0 53 0 0 100U 100U
E1 3 35 POLY(2) 54 0 55 0 1.55M 1.00 1.00
C6 3 0 1.00P
*
* GAIN STAGE
*
D5 7 30 DY
G5 30 31 POLY(1) 30 31 0 1.00
R5 7 31 450
V3 7 40 DC 1.75
D7 41 40 DX
C8 7 41 7.00P
G10 7 41 POLY(3) 7 41 7 31 30 31 0 574N 2.22M 250M 0 4.78U 538U
C11 31 43 400F
G12 7 43 POLY(1) 7 31 0 2.22M
C12 43 0 800F
*
G6 32 33 POLY(1) 32 33 0 1.00
D6 33 4 DY
R6 32 4 450
D8 42 41 DX
V4 42 4 DC 1.75
C10 41 4 7.00P
G11 41 4 POLY(3) 41 4 32 4 32 33 0 1.33U 2.22M 250M 0 11.1U 1.25M
C13 32 44 800F
G13 44 4 POLY(1) 32 4 0 8.00M
C14 44 0 400F
*
C9 5 0 1.00P
R7 5 41 25.0
*
* OUTPUT STAGE
*
Q10 4 41 43 QOUTP1 2.00
Q11 7 41 44 QOUTN1 2.00
Q12 7 43 6 QOUTN2
C15 6 0 1.00P
Q13 4 44 6 QOUTP2
D9 41 6 DY
D10 6 41 DY
*
* NOISE BLOCKS
*
G14 51 50 POLY(1) 14 0 8.09U 4.05U
D11 50 0 DN1
D12 0 51 DN1
*
G15 53 52 POLY(1) 14 0 8.09U 4.05U
D13 52 0 DN2
D14 0 53 DN2
*
G16 55 54 POLY(1) 14 0 2.71U 1.35U
D15 54 0 DN3
D16 0 55 DN3
*
* MODELS
*
.MODEL DN1 D IS=0.166F KF=19.6U AF=3.00
.MODEL DN2 D IS=0.166F KF=18.2U AF=3.00
.MODEL DN3 D IS=0.166F KF=1.07F AF=1.00
.MODEL DX D TT=100N
.MODEL DY D IS=4.11E-16 RS=1.00
.MODEL DZ D IS=3.07E-17 RS=1.00
*
.MODEL QINN1 NPN
+ IS =5.800E-16 BF =3.239E+02  NF =1.000E+00 VAF=4.229E+01
+ IKF=6.700E-02 ISE=8.000E-17  NE =1.197E+00 BR =4.003E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.000E-01 ISC=4.000E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RE =2.100E-01 RC =1.000E+01  CJE=4.300E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.862E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.651E-01 PTF=0.000E+00  CJC=3.500E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.778E-01 TR =7.000E-10 CJS=1.600E-12
+ VJS=5.723E-01 MJS=0.000E+00  FC =9.765E-01
*
.MODEL QINN2 NPN
+ IS =5.800E-16 BF =2.939E+02  NF =1.000E+00 VAF=3.279E+01
+ IKF=6.700E-02 ISE=8.000E-17  NE =1.197E+00 BR =4.003E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.000E-01 ISC=4.000E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RE =2.100E-01 RC =1.000E+01  CJE=4.300E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.862E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.651E-01 PTF=0.000E+00  CJC=3.500E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.778E-01 TR =7.000E-10 CJS=1.600E-12
+ VJS=5.723E-01 MJS=0.000E+00  FC =9.765E-01
*
.MODEL QOUTN1 NPN
+ IS =3.954E-16 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=4.590E-02 ISE=5.512E-17  NE =1.197E+00 BR =3.957E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=7.392E-02 ISC=2.867E-19
+ NC =1.700E+00 RB =3.645E+01  IRB=0.000E+00 RBM=8.077E+00
+ RE =3.010E-01 RC =2.438E+01  CJE=2.962E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.875E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.110E-01 PTF=0.000E+00  CJC=2.608E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.704E-01 TR =5.832E-10 CJS=4.115E-13
+ VJS=5.723E-01 MJS=4.105E-01  FC =9.765E-01
*
.MODEL QOUTN2 NPN
+ IS =1.880E-15 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=2.182E-01 ISE=2.620E-16  NE =1.197E+00 BR =4.090E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=3.513E-01 ISC=1.229E-18
+ NC =1.700E+00 RB =7.668E+00  IRB=0.000E+00 RBM=1.699E+00
+ RE =5.063E+00 RC =3.371E+00  CJE=1.408E-12 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.838E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.278E-01 PTF=0.000E+00  CJC=1.095E-12 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.930E-01 TR =1.296E-09 CJS=1.217E-12
+ VJS=5.723E-01 MJS=4.105E-01  FC =9.765E-01
*
.MODEL QINP1 PNP
+ IS =3.500E-16 BF =7.165E+01  NF =1.000E+00 VAF=1.720E+01
+ IKF=4.120E-02 ISE=1.750E-15  NE =1.366E+00 BR =1.970E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=3.600E-01 ISC=9.877E-18
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=1.915E+00
+ RE =2.260E-01 RC =1.500E+01  CJE=4.300E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.032E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.374E-01 PTF=0.000E+00  CJC=5.600E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.778E-01 TR =1.605E-09 CJS=1.600E-12
+ VJS=6.691E-01 MJS=0.000E+00  FC =8.803E-01
*
.MODEL QINP2 PNP
+ IS =3.500E-16 BF =6.565E+01  NF =1.000E+00 VAF=1.370E+01
+ IKF=4.120E-02 ISE=1.750E-15  NE =1.366E+00 BR =1.970E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=3.600E-01 ISC=9.877E-18
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=1.915E+00
+ RE =2.260E-01 RC =1.500E+01  CJE=4.300E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.032E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.374E-01 PTF=0.000E+00  CJC=5.600E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.778E-01 TR =1.605E-09 CJS=1.600E-12
+ VJS=6.691E-01 MJS=0.000E+00  FC =8.803E-01
*
.MODEL QOUTP1 PNP
+ IS =2.399E-16 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=3.509E-02 ISE=1.190E-15  NE =1.366E+00 BR =1.946E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=2.464E-01 ISC=6.685E-18
+ NC =1.634E+00 RB =1.542E+01  IRB=0.000E+00 RBM=3.788E+00
+ RE =3.281E-01 RC =1.420E+01  CJE=2.962E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.051E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=9.481E-02 PTF=0.000E+00  CJC=4.131E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.704E-01 TR =1.388E-09 CJS=9.092E-13
+ VJS=6.691E-01 MJS=3.950E-01  FC =8.803E-01
*
.MODEL QOUTP2 PNP
+ IS =1.140E-15 BF =1.401E+02  NF =1.000E+00 VAF=3.439E+01
+ IKF=1.668E-01 ISE=5.655E-15  NE =1.366E+00 BR =2.009E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=1.171E+00 ISC=3.141E-17
+ NC =1.634E+00 RB =3.245E+00  IRB=0.000E+00 RBM=7.970E-01
+ RE =5.069E+00 RC =5.381E+00  CJE=1.408E-12 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.013E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=4.506E-01 PTF=0.000E+00  CJC=1.734E-12 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.929E-01 TR =2.704E-09 CJS=2.020E-12
+ VJS=6.691E-01 MJS=3.950E-01  FC =8.803E-01
*
.ENDS 
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*/////////////////////////////////////////////////
*LM6317 Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
* Connections:     Non-Inverting
*                  |  Inverting
*                  |  |  Output
*                  |  |  |  +Vcc
*                  |  |  |  |  -Vcc
*                  |  |  |  |  |
.SUBCKT LM6317_NS 3  2  6  7  4
*Features
*   This is a High Speed, Unity Gain Stable Monolithic Voltage
*   Feedback Op Amp.

*
* INVERTING BUFFER
*
R1 7 10 318
R2 11 4 214
G1 7 12 POLY(2) 7 4 7 10 -58.71U 19.57U 3.145M
C1 12 0 481F
Q1 11 2 12 QINP
C3 2 0 500F
Q2 10 2 13 QINN
C2 13 0 247F
G2 13 4 POLY(2) 7 4 11 4 -16.66U 5.554U 2.921M
*
R3 7 14 433
V1 14 15 1.62
Q3 15 12 16 QINN
R5 16 21 150
Q4 17 13 16 QINP
V2 17 18 1.57
R4 18 4 433
*
* NON-INVERTING BUFFER
*
R6 7 19 437
V3 19 20 1.64
Q5 20 24 21 QINN
Q6 22 26 21 QINP
V4 22 23 1.62
R7 23 4 437
G3 7 24 POLY(2) 7 4 7 27 -59.29U 19.43U 3.145M
C5 24 0 481F
Q7 28 25 24 QINP
C4 25 0 500F
Q8 27 25 26 QINN
C6 26 0 247F
G4 26 4 POLY(2) 7 4 28 4 -17.09U 5.697U 2.912M
R8 7 27 318
E1 3 25 POLY(1) 40 0 500U 2.49
G5 3 0 POLY(1) 41 0 180N 262U
R9 28 4 214
*
* CURRENT MIRROR GAIN BLOCKS
*
V5 7 29 2.10
D1 31 29 DX
C7 20 31 431F
C8 20 6 1.80P
C9 22 6 1.80P
C10 22 31 476F
D2 30 31 DX
V6 30 4 2.10
G6 7 31 POLY(1) 7 19 0 6.865M
R10 31 0 167K
C11 31 0 475F
G7 31 4 POLY(1) 23 4 0 6.865M
G8 7 32 POLY(1) 7 19 0 2.288M
C12 32 0 1.5P
G9 35 4 POLY(1) 23 4 0 2.288M
C13 35 0 1.5P
*
* OUTPUT STAGE
*
D3 32 33 DY
Q9 4 31 33 QOUTP1
Q10 7 31 34 QOUTN1
D4 34 35 DY
Q11 7 32 36 QOUTN1
Q12 4 31 36 QOUTP1
Q13 7 31 37 QOUTN1
Q14 4 35 37 QOUTP1
Q15 7 36 38 QOUTN2
R11 38 6 10.0
C14 6 0 3.20P
R12 6 39 10.0
Q16 4 37 39 QOUTP2
*
* NOISE BLOCKS
*
R13 40 0 122
R14 40 0 122
R15 41 0 122
R16 41 0 122
*
* MODELS
*
.Model DX D TT=200N
.Model DY D IS=0.395F
.Model DZ D IS=0.240F
*
.MODEL QINN NPN
+ IS =0.166F    BF =3.239E+02 NF =1.000E+00 VAF=8.457E+01
+ IKF=2.462E-02 ISE=2.956E-17 NE =1.197E+00 BR =3.719E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=3.964E-02 ISC=1.835E-19
+ NC =1.700E+00 RB =118       IRB=0.000E+00 RBM=65.1
+ RC =2.645E+01 CJE=1.632E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.948E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.955E-02 PTF=0.000E+00 CJC=1.720E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=589M     TR =4.212E-10 CJS=629F
+ MJS=0         KF =1.00P     AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QOUTN1 NPN
+ IS =3.954E-16 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=4.590E-02 ISE=5.512E-17  NE =1.197E+00 BR =3.719E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=7.392E-02 ISC=3.087E-19
+ NC =1.700E+00 RB =3.645E+01  IRB=0.000E+00 RBM=8.077E+00
+ RC =2.702E+01 CJE=2.962E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.904E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.110E-01 PTF=0.000E+00  CJC=2.846E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.562E-01 TR =5.832E-10 CJS=5.015E-13
+ VJS=5.723E-01 MJS=4.105E-01  KF =1.00P     AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QOUTN2 NPN
+ IS =9.386E-16 BF =3.239E+02 NF =1.000E+00 VAF=8.457E+01
+ IKF=1.089E-01 ISE=1.308E-16 NE =1.197E+00 BR =3.960E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=1.754E-01 ISC=6.787E-19
+ NC =1.700E+00 RB =15.4      IRB=0.000E+00 RBM=3.4
+ RC =1.857E+01 CJE=7.030E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.874E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.635E-01 PTF=0.000E+00 CJC=6.172E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=171M     TR =1.069E-09 CJS=1.028E-12
+ VJS=5.723E-01 MJS=4.105E-01 KF =1.00P     AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QINP PNP
+ IS =0.166F    BF =7.165E+01 NF =1.000E+00 VAF=20.0
+ IKF=1.882E-02 ISE=6.380E-16 NE =1.366E+00 BR =1.833E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=1.321E-01 ISC=3.666E-18
+ NC =1.634E+00 RB =78.8      IRB=0.000E+00 RBM=57.6
+ RC =3.739E+01 CJE=1.588E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.156E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=5.084E-02 PTF=0.000E+00 CJC=2.725E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=741M     TR =7.500E-11 CJS=515F
+ MJS=0         KF =1.00P     AF =1.000E+00
+ FC =8.803E-01
*
.MODEL QOUTP1 PNP
+ IS =2.399E-16 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=3.509E-02 ISE=1.190E-15  NE =1.366E+00 BR =1.900E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=2.464E-01 ISC=6.745E-18
+ NC =1.634E+00 RB =1.542E+01  IRB=0.000E+00 RBM=4.059E+00
+ RC =4.174E+01 CJE=2.962E-13  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.107E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=9.481E-02 PTF=0.000E+00  CJC=4.508E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.562E-01 TR =9.500E-11 CJS=1.045E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =1.00P     AF =1.000E+00
+ FC =8.803E-01
*
.MODEL QOUTP2 PNP
+ IS =5.693E-16 BF =7.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=8.328E-02 ISE=2.824E-15 NE =1.366E+00 BR =1.948E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=5.848E-01 ISC=1.586E-17
+ NC =1.634E+00 RB =6.5       IRB=0.000E+00 RBM=1.7
+ RC =1.767E+01 CJE=7.030E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.073E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=2.250E-01 PTF=0.000E+00 CJC=9.776E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=171M     TR =1.450E-10 CJS=1.637E-12
+ VJS=6.691E-01 MJS=3.950E-01 KF =1.00P     AF =1.000E+00
+ FC =8.803E-01
*
.ENDS
 *$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6361 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6361_NS   1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =      50MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 1.5P
CI2 2 0 1.5P
R1 1 3 162.5K
R2 3 2 162.5K
I1 4 50 1M
R3 99 5 651.7
R4 99 6 651.7
Q1 5 2 45 QX
Q2 6 7 46 QX
R43 45 4 600
R44 46 4 600
*Fp2=200 MHz
C4 5 6 6.1054E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 5E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.335
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.155
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA1 0 0 0 20
G1 98 9 POLY(1) 5 6 0 2.9E-3 0 5.062E-4
*Fp1=23.52 KHz
R5 98 9 1MEG
C3 98 9 6.7668P
*
***************POLE STAGE***************
*
*Fp=203 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.84E-16
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=200 KHz
G4 98 16 3 49 1.9952E-8
L2 98 17 795.77U
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 15 1
R16 24 23 10
D5 26 24 DY
V6 26 22 .63V
R17 23 25 10
D6 25 27 DY
C9 23 22 500P
V7 22 27 .63V
V5 22 21 .63V
D4 21 15 DX
V4 20 22 .63V
D3 15 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-25)
.MODEL QX NPN(BF=250)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6362 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6362_NS   1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =     100MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 2P
CI2 2 0 2P
R1 1 3 90K
R2 3 2 90K
I1 4 50 1M
R3 99 5 351.7
R4 99 6 351.7
Q1 5 2 45 QX
Q2 6 7 46 QX
R43 45 4 300
R44 46 4 300
*Fp2=230 MHz
C4 5 6 9.8376E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 3E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.43
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.23
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA1 0 0 0 .85
G1 98 9 POLY(1) 5 6 0 6.5E-3 0 8.646E-3
*Fp1=17.935 KHz
R5 98 9 1MEG
C3 98 9 8.874P
*
***************POLE STAGE***************
*
*Fp=230 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 6.9198E-16
*
***************POLE STAGE***************
*
*Fp=250 MHz
G5 98 18 15 49 1E-6
R15 98 18 1MEG
C6 98 18 6.3662E-16
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 1E-8
L2 98 17 15.915E-3
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 18 1
R16 24 23 10
D5 26 24 DX
V6 26 22 .63V
R17 23 25 10
D6 25 27 DX
C9 23 22 200P
V7 22 27 .63V
V5 22 21 .23V
D4 21 18 DX
V4 20 22 .23V
D3 18 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=227.3)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6364 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6364_NS   1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =     175MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 3P
CI2 2 0 3P
R1 1 3 50K
R2 3 2 50K
I1 4 50 1M
R3 99 5 201.7
R4 99 6 201.7
Q1 5 2 45 QX
Q2 6 7 46 QX
R43 45 4 150
R44 46 4 150
*Fp2=190 MHz
C4 5 6 2.0765P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 2E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.43
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.23
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA1 0 0 0 3.4
G1 98 9 POLY(1) 5 6 0 9.0E-3 0 10.6E-3
*Fp1=25.1 KHz
R5 98 9 1MEG
C3 98 9 6.3408P
*
***************POLE STAGE***************
*
*Fp=190 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 8.3766E-16
*
***************POLE STAGE***************
*
*Fp=203 MHz
G5 98 18 15 49 1E-6
R15 98 18 1MEG
C6 98 18 7.8401E-16
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=3 KHz
G4 98 16 3 49 5.6234E-9
L2 98 17 53.052E-3
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 18 1
R16 24 23 10
D5 26 24 DX
V6 26 22 .63V
R17 23 25 10
D6 25 27 DX
C9 23 22 500P
V7 22 27 .63V
V5 22 21 .23V
D4 21 18 DX
V4 20 22 .23V
D3 18 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=200)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM6365 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM6365_NS   1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =     725MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 6P
CI2 2 0 6P
R1 1 3 10K
R2 3 2 10K
I1 4 50 1M
R3 99 5 51.7
R4 99 6 51.7
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=120 MHz
C4 5 6 12.827P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 1E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.43
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.23
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(2) VA1 VA3 0 0 0 0 0 0 4.25 0 0 4.978143E5
G1 98 9 POLY(1) 5 6 0 38.0E-3
*Fp1=25.1 KHz
R5 98 9 1MEG
VA3 9 11 0
C3 98 11 3.897P
*
***************POLE STAGE***************
*
*Fp=120 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1.3263E-15
*
***************POLE STAGE***************
*
*Fp=124 MHz
G5 98 18 15 49 1E-6
R15 98 18 1MEG
C6 98 18 1.2835E-15
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=10 KHz
G4 98 16 3 49 7.94328E-9
L2 98 17 15.915E-3
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 18 1
R16 24 23 10
D5 26 24 DX
V6 26 22 .63V
R17 23 25 10
D6 25 27 DX
C9 23 22 500P
V7 22 27 .63V
V5 22 21 .25V
D4 21 18 DX
V4 20 22 .25V
D3 18 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=200)
*
.ENDS
*$

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com


*/////////////////////////////////////////////////
*LM7121   Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |      inverting input
*                   |      |      positive power supply
*                   |      |      |       negative power supply
*                   |      |      |       |      output
*                   |      |      |       |      |
*                   |      |      |       |      |
.SUBCKT LM7121_NS   3      2      4       5      6
*
*Features
*Stable with unlimited capacitive loads  
*Bandwidth  235MHz
*Slew Rate  1280V/usec
*
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
* ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.016000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=0.00012)
FIN1 18 5 VTEMP 0.996154
FIN2 19 5 VTEMP 1.00385
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 1e+06
RD2 19 11 1e+06
* Diff. Input Resistance
RCM 11 10 9.5e+06
* Common Mode Input Resistance
FCMR 10 57 VCMX 12.5893
* Low Freq. CMRR
FPSR 10 57 VPSX 100.237
* Low Freq. PSRR
RSLOPE 4 5 100000
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.005
* Quiescent Supply Current
ETEMP 27 28 32 33 0.135842
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00222401)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.0015)
RCM1 39 41 125.893
CCM 41 10 5.30516e-11
* CMRR vs. Freq.
RPSR1 44 45 501.187
CPSR 45 10 5.30516e-11
* PSRR vs. Freq.
* ELIMN 10 52 26 10 99.3
RDM 57 10 96.4111
C2 57 10 4.28254e-12
ECMP 40 97 26 10 1.5
ECMN 95 50 26 10 1.5
G2 58 10 57 10 0.00128
R2 58 10 8.10332
GO2 59 10 58 10 4
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 1
ENEG 75 50 26 10 1.1
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 0.0007
GSINK 72 75 33 34 0.00055
* Output Current Settings
*ROO 81 86   25.5 
ROO  81   86  10
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
*Variable Slew Rate vs. Differential Input
EDAA1  750  10  3   2   1.0
RADD1   750   760  1K
VADD1  760  10  DC  0
FADD1  10  751  VADD1  1.0
DADD1  752  751  DMOD1
RADD2   752  10  1K
DADD2  751   753  DMOD1
RADD3  753  10  1K
ELIMN   712   52   26   10   15.3
EXLIMN   10    712    10     752  18.0
ELIMP   51 711 26 10   15.3
EXLIMP    711    10    753  10  18.0
.ENDS 
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*////////////////////////////////////////
*LM7131A Operational Amplifier Macro-Model
*////////////////////////////////////////
*
* connections:  non-inverting input
*                  |      inverting input
*                  |      |      positive power supply
*                  |      |      |       negative power supply
*                  |      |      |       |      output
*                  |      |      |       |      |
*                  |      |      |       |      |
.SUBCKT LM7131A_NS 3      2      4       5      6
*
*Features
*Internal Frequency Compensation
*High Gain Bandwidth            70MHz
*Single Supply Operation
*******INPUT STAGE*********
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD1
DIN2 18 4 DMOD1
DIN3 5 19 DMOD1
DIN4 19 4 DMOD1
*******INTERNAL BIAS SECTIONS*********
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
*******TEMP. DRIFT  EFFECTS *********
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD1
DTB 28 29 DMOD1
VTEMP 29 10 DC 0
*******CMRR and PSRR SECTIONS*********
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
*******INTERNAL GAIN STAGE*********
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 98 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
*******OUTPUT STAGE*********
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
*******CURRENT BALANCE SECTION*********
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
*******VARIABLE SECTION*********
FIN1 18 5 VTEMP 0.999975
FIN2 19 5 VTEMP 1.00002
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* C-M Input Capacitance
RD1 18 11 5e+06
RD2 19 11 5e+06
* Diff.  Input Resistance
RCM 11 10 7.5e+06
* C-M.  Input Resistance
GOS 10 57 31 32 0.002
* Input Offset Voltage
FCMR 10 57 VCMX 10
*Low Freq. CMRR
FPSR 10 57 VPSX 632.456
*Low Freq. PSRR
RSLOPE 4 5 7194.24
*Slope of  Supply Current vs. Supp. Voltage
GPWR 4 5 26 10 0.006383
*Quiescent Power Diss.
ETEMP 27 28 32 33 0.101048
RVOS 31 32 MRVOS 1K
.MODEL MRVOS RES (TC1=0.02)
*Temp. Co. of Offset Voltage
RIB 32 33 MRIB 1K
.MODEL MRIB RES (TC1=0.000704658)
*Temp. Co. of Input Bias Current
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=0)
RCM1 39 41 316.228
CCM 41 10 1.59155e-11
* CMRR vs. Freq.
RPSR1 44 45 316.228
CPSR 45 10 7.95775e-11
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 531.565
C2 57 557 6.30418e-12
RZERO  557  10   500
ECMP 40 97 26 10 1.5
ECMN 95 50 26 10 0.5
G2 58 10 57 10 0.00012
R2 58 10 15.677
GO2 59 10 58 10 1
*Slew-Rate and AC Resp. Settings
EPOS 40 74 26 10 0.2
ENEG 75 50 26 10 0.15
*Output Voltage Swing Settings
GSOURCE 74 73 33 34 0.00065
GSINK 72 75 33 34 0.0004
*Output Current Sink/Source Settings
ROO 81 86 7.5
*Output Resistance Setting
.MODEL DMOD1 D
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
.ENDS 
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*////////////////////////////////////////
*LM7131B Operational Amplifier Macro-Model
*////////////////////////////////////////
*
* connections:  non-inverting input
*                  |      inverting input
*                  |      |      positive power supply
*                  |      |      |       negative power supply
*                  |      |      |       |      output
*                  |      |      |       |      |
*                  |      |      |       |      |
.SUBCKT LM7131B_NS 3      2      4       5      6
*
*Features
*Internal Frequency Compensation
*High Gain Bandwidth            70MHz
*Single Supply Operation
*******INPUT STAGE*********
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD1
DIN2 18 4 DMOD1
DIN3 5 19 DMOD1
DIN4 19 4 DMOD1
*******INTERNAL BIAS SECTIONS*********
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
*******TEMP. DRIFT  EFFECTS *********
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD1
DTB 28 29 DMOD1
VTEMP 29 10 DC 0
********CMRR and PSRR SECTIONS*********
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
*******INTERNAL GAIN STAGE*********
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 98 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
*******OUTPUT STAGE*********
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
*******CURRENT BALANCE SECTION*********
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
*******VARIABLE SECTION*********
FIN1 18 5 VTEMP 0.999975
FIN2 19 5 VTEMP 1.00002
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* C-M Input Capacitance
RD1 18 11 5e+06
RD2 19 11 5e+06
* Diff.  Input Resistance
RCM 11 10 7.5e+06
* C-M.  Input Resistance
GOS 10 57 31 32 0.007
* Input Offset Voltage
FCMR 10 57 VCMX 10
*Low Freq. CMRR
FPSR 10 57 VPSX 632.456
*Low Freq. PSRR
RSLOPE 4 5 7194.24
*Slope of  Supply Current vs. Supp. Voltage
GPWR 4 5 26 10 0.006383
*Quiescent Power Diss.
ETEMP 27 28 32 33 0.101048
RVOS 31 32 MRVOS 1K
.MODEL MRVOS RES (TC1=0.02)
*Temp. Co. of Offset Voltage
RIB 32 33 MRIB 1K
.MODEL MRIB RES (TC1=0.000704658)
*Temp. Co. of Input Bias Current
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=0)
RCM1 39 41 316.228
CCM 41 10 1.59155e-11
* CMRR vs. Freq.
RPSR1 44 45 316.228
CPSR 45 10 7.95775e-11
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 531.565
C2 57 557 6.30418e-12
RZERO  557  10   500
ECMP 40 97 26 10 1.5
ECMN 95 50 26 10 0.5
G2 58 10 57 10 0.00012
R2 58 10 15.677
GO2 59 10 58 10 1
*Slew-Rate and AC Resp. Settings
EPOS 40 74 26 10 0.2
ENEG 75 50 26 10 0.15
*Output Voltage Swing Settings
GSOURCE 74 73 33 34 0.00065
GSINK 72 75 33 34 0.0004
*Output Current Sink/Source Settings
ROO 81 86 7.5
*Output Resistance Setting
.MODEL DMOD1 D
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
.ENDS 
*
*$

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*/////////////////////////////////////////////////
*LM7171A  Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |      inverting input
*                   |      |      positive power supply
*                   |      |      |       negative power supply
*                   |      |      |       |      output
*                   |      |      |       |      |
*                   |      |      |       |      |
.SUBCKT LM7171A_NS  3      2      4       5      6
*
*Features
*Very High Slew Rate  
*Wide Unity-Gain-Bandwidth Product
*High CMRR
**************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.001880e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=-7e-05)
FIN1 18 5 VTEMP 0.983333
FIN2 19 5 VTEMP 1.01667
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 2.5e+06
RD2 19 11 2.5e+06
* Diff. Input Resistance
RCM 11 10 4.375e+07
* Common Mode Input Resistance
FCMR 10 57 VCMX 5.62341
* Low Freq. CMRR
FPSR 10 57 VPSX 63.2456
* Low Freq. PSRR
RSLOPE 4 5 25000
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.0053
* Quiescent Supply Current
ETEMP 27 28 32 33 0.15005
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00452056)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.0015)
RCM1 39 41 17.7828
CCM 41 10 1.59155e-12
* CMRR vs. Freq.
RPSR1 44 45 100
CPSR 45 10 5.30516e-12
* PSRR vs. Freq.
ELIMN 10 52 26 10 95.8517
RDM 57 10 37.3815
C2 57 10 1.64512e-11
ECMP 40 97 26 10 1.7
ECMN 95 50 26 10 1.7
G2 58 10 57 10 0.00435
R2 58 10 6.1497
GO2 59 10 58 10 10
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 1.4
ENEG 75 50 26 10 1.6
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 0.0014
GSINK 72 75 33 34 0.00133
* Output Current Settings
ROO 81 86 12.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS
*$

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com

*/////////////////////////////////////////////////
*LM7171B  Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |      inverting input
*                   |      |      positive power supply
*                   |      |      |       negative power supply
*                   |      |      |       |      output
*                   |      |      |       |      |
*                   |      |      |       |      |
.SUBCKT LM7171B_NS  3      2      4       5      6
*
*Features
*Very High Slew Rate  
*Wide Unity-Gain-Bandwidth Product
*High CMRR
**************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.005860e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=-7e-05)
FIN1 18 5 VTEMP 0.983333
FIN2 19 5 VTEMP 1.01667
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 2.5e+06
RD2 19 11 2.5e+06
* Diff. Input Resistance
RCM 11 10 4.375e+07
* Common Mode Input Resistance
FCMR 10 57 VCMX 5.62341
* Low Freq. CMRR
FPSR 10 57 VPSX 63.2456
* Low Freq. PSRR
RSLOPE 4 5 25000
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.0053
* Quiescent Supply Current
ETEMP 27 28 32 33 0.15005
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00452056)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.0015)
RCM1 39 41 17.7828
CCM 41 10 1.59155e-12
* CMRR vs. Freq.
RPSR1 44 45 100
CPSR 45 10 5.30516e-12
* PSRR vs. Freq.
ELIMN 10 52 26 10 95.8517
RDM 57 10 37.3815
C2 57 10 1.64512e-11
ECMP 40 97 26 10 1.7
ECMN 95 50 26 10 1.7
G2 58 10 57 10 0.00435
R2 58 10 6.1497
GO2 59 10 58 10 10
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 1.4
ENEG 75 50 26 10 1.6
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 0.0014
GSINK 72 75 33 34 0.00133
* Output Current Settings
ROO 81 86 12.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS 
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  Appshelp@galaxy.nsc.com
*/////////////////////////////////////////////////
*LM7301   Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |      inverting input
*                   |      |      positive power supply
*                   |      |      |       negative power supply
*                   |      |      |       |      output
*                   |      |      |       |      |
*                   |      |      |       |      |
.SUBCKT LM7301_NS   3      2      4       5      6
*
*Features
*Greater than Rail-to-Rail Input  
*Wide Supply Range  1.8 to 32 Volts
*Rail-to-Rail Output Swing
**************************************
* 
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.012000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=4e-06)
FIN1 18 5 VTEMP 0.996111
FIN2 19 5 VTEMP 1.00389
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+06
RD2 19 11 5e+06
* Diff. Input Resistance
RCM 11 10 3.65e+07
* Common Mode Input Resistance
FCMR 10 57 VCMX 22.3872
* Low Freq. CMRR
FPSR 10 57 VPSX 11.2468
* Low Freq. PSRR
RSLOPE 4 5 1.25e+06
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.000716
* Quiescent Supply Current
ETEMP 27 28 32 33 0.240625
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00163946)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.002)
RCM1 39 41 223.872
CCM 41 10 7.95775e-11
* CMRR vs. Freq.
RPSR1 44 45 56.2341
CPSR 45 10 1.59155e-10
* PSRR vs. Freq.
ELIMN 10 52 26 10 100.087
RDM 57 10 2285.1
C2 57 10 8.70612e-12
ECMP 40 97 26 10 0.4
ECMN 95 50 26 10 0.4
G2 58 10 57 10 1.27e-06
R2 58 10 344.581
GO2 59 10 58 10 64
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0
ENEG 75 50 26 10 0.1
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 0.000115
GSINK 72 75 33 34 9.8e-05
* Output Current Settings
ROO 81 86 47.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-12)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-12)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS LM7301
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LM741 OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM741_NS    1   2  99  50  28
*
*Features:
*Improved performance over industry standards
*Plug-in replacement for LM709,LM201,MC1439,748
*Input and output overload protection
*
****************INPUT STAGE**************
*
IOS 2 1 20N
*^Input offset current
R1 1 3 250K
R2 3 2 250K
I1 4 50 100U
R3 5 99 517
R4 6 99 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=2.55 MHz
C4 5 6 60.3614P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 1.6MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 1E-3 1
*Input offset voltage.^
R8 99 49 40K
R9 49 50 40K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 1.63
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 5 6 2.1E-3
*Fp1=5 Hz
R5 98 9 95.493MEG
C3 98 9 333.33P
*
***************POLE STAGE***************
*
*Fp=30 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 5.3052E-15
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=300 Hz
G4 98 16 3 49 3.1623E-8
L2 98 17 530.5M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 450U 1
E1 99 23 99 15 1
R16 24 23 25
D5 26 24 DX
V6 26 22 0.65V
R17 23 25 25
D6 25 27 DX
V7 22 27 0.65V
V5 22 21 0.18V
D4 21 15 DX
V4 20 22 0.18V
D3 15 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=625)
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ////////////////////////////////////////////////////////
* LMC6001A Precision CMOS Single Operational Amplifier
* ////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6001A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           350uV
* Ultra low input current =             25fA
* Slew rate =                        1.5V/uS
* Gain-bandwidth product =            1.3MHz 
* Supply current =                     450uA
*
* NOTE: This CMOS electrometer simulates guaranteed (100% tested)
*       input offset voltage (VOS) & input bias current (IB)
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.634 Hz pole capacitor
C3  98 9  9.715N
* 1.1 MHz pole capacitor
C4  6  5  13.95P
* 4.98 MHz pole capacitor
C5  98 15 31.9F
* Drain-substrate capacitor
C6  50 4  3P
* 28.6 MHz pole capacitor
C7  98 11 5.62F
DP1 1  99 DA
DP2 50 1  DD
DP3 2  99 DB
DP4 50 2  DC
D1  9  8  DX
D2  10 9  DX
D3  18 20 DX
D4  21 18 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 350U 1
EP  97 0  99    0  1.0
E1  97 19 99    18 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
G5  98 18 15    49 1U
I1  99 4  33.46U
I2  99 50 366.5U
* Load dependent pole 
L1  22 28 80.4U
* CMR lead inductor
L2  16 17 73.1M
* 3.30 MHz lead inductor
L3  98 3  48.2M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.18K
R4  6  50 5.18K
R5  98 9  1E7
R8  99 49 50K
R9  49 50 50K
R10 18 3  1E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 70.7
* +Rout
R17 23 25 80.3
* +Isc slope control
R18 20 29 64K
* -Isc slope control
R19 21 30 130K
R21 98 15 1E6
R22 22 28 636
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.713V
V3  10 96 0.710V
V4  29 22 1.170V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
* Input bias and offset current differences
.MODEL  DA D    (IS=425FA)
.MODEL  DB D    (IS=425FA)
.MODEL  DC D    (IS=405FA)
.MODEL  DD D    (IS=400FA)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.456 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ////////////////////////////////////////////////////
* LMC6001B Precision CMOS Single Operational Amplifier
* ////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6001B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current (max) =      100fA
* Slew rate =                        1.5V/uS
* Gain-bandwidth product =            1.3MHz 
* Supply current =                     450uA
*
* NOTE: This CMOS electrometer simulates guaranteed (100% tested)
*       input offset voltage (VOS) & input bias current (IB)
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.634 Hz pole capacitor
C3  98 9  9.715N
* 1.1 MHz pole capacitor
C4  6  5  13.95P
* 4.98 MHz pole capacitor
C5  98 15 31.9F
* Drain-substrate capacitor
C6  50 4  3P
* 28.6 MHz pole capacitor
C7  98 11 5.62F
DP1 1  99 DA
DP2 50 1  DD
DP3 2  99 DB
DP4 50 2  DC
D1  9  8  DX
D2  10 9  DX
D3  18 20 DX
D4  21 18 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 800U 1
EP  97 0  99    0  1.0
E1  97 19 99    18 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
G5  98 18 15    49 1U
I1  99 4  33.46U
I2  99 50 366.5U
* Load dependent pole 
L1  22 28 80.4U
* CMR lead inductor
L2  16 17 73.1M
* 3.30 MHz lead inductor
L3  98 3  48.2M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.18K
R4  6  50 5.18K
R5  98 9  1E7
R8  99 49 50K
R9  49 50 50K
R10 18 3  1E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 70.7
* +Rout
R17 23 25 80.3
* +Isc slope control
R18 20 29 64K
* -Isc slope control
R19 21 30 130K
R21 98 15 1E6
R22 22 28 636
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.713V
V3  10 96 0.710V
V4  29 22 1.170V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
* Input bias and offset current differences
.MODEL  DA D    (IS=500FA)
.MODEL  DB D    (IS=500FA)
.MODEL  DC D    (IS=405FA)
.MODEL  DD D    (IS=400FA)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.456 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* //////////////////////////////////////////////////
* LMC6022 Low Power CMOS Dual Operational Amplifier
* //////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6022_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             9mV
* Ultra low input current =             40fA
* Slew rate =                        .11V/uS
* Gain-bandwidth product =            350kHz 
* Low supply current =                  43uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 89.2E-3 Hz pole capacitor  
C3  98 9  178.2N                               
* 604.1 kHz pole capacitor 
C4  6  5  1.68P                                 
* 1.98 MHz pole capacitor    
C5  98 15 80F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 15.8F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 9M 1                   
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 37.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 1E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.750V
V3  10 96 0.742V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* //////////////////////////////////////////////////
* LMC6024 Low Power CMOS Quad Operational Amplifier
* //////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6024_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             9mV
* Ultra low input current =             40fA
* Slew rate =                        .11V/uS
* Gain-bandwidth product =            350kHz 
* Low supply current =                  40uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 89.2E-3 Hz pole capacitor  
C3  98 9  178.2N                               
* 604.1 kHz pole capacitor 
C4  6  5  1.68P                                 
* 1.98 MHz pole capacitor    
C5  98 15 80F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 15.8F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 9M 1                   
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 34.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 1E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.750V
V3  10 96 0.742V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ////////////////////////////////////////
* LMC6032 CMOS Dual Operational Amplifier
* ////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6032_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             9mV
* Ultra low input current =              2fA
* Slew rate =                        1.1V/uS
* Gain-bandwidth product =           1.4 MHz 
* Low supply current =                 375uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  11.35N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 9M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4  48.19U
I2  99 50 308.1U
* Load dependent pole
L1  22 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.47K
R4  6  50 5.47K
R5  98 9  1E7
R8  99 49 133.3K
R9  49 50 133.3K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 900
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.721V
V3  10 96 0.721V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.45 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ////////////////////////////////////////
* LMC6034 CMOS Quad Operational Amplifier
* ////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6034_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             9mV
* Ultra low input current =              2fA
* Slew rate =                        1.1V/uS
* Gain-bandwidth product =           1.4 MHz 
* Low supply current =                 375uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  11.35N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 9M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4  48.19U
I2  99 50 308.1U
* Load dependent pole
L1  22 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.47K
R4  6  50 5.47K
R5  98 9  1E7
R8  99 49 133.3K
R9  49 50 133.3K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 900
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.721V
V3  10 96 0.721V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.45 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*/////////////////////////////////////////////////
*LMC6035   Dual OP-AMP Macro-Model
*/////////////////////////////////////////////////
*
* connections:      Non-inverting input
*                   |      Inverting input
*                   |      |      Positive power supply
*                   |      |      |       Negative power supply
*                   |      |      |       |      Output
*                   |      |      |       |      |
*                   |      |      |       |      |
.SUBCKT LMC6035_NS  3      2      4       5      6
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features
*Wide Operating Range = 2V to 15.5V
*Ultra Low Input Current = 20fA 
*Rail-to-Rail Output Swing @ 600 ohms and 100kohms
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
**************************************
*
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.010000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=4.6e-06)
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+12
RD2 19 11 5e+12
* Diff. Input Resistance
RCM 11 10 9.75e+13
* Common Mode Input Resistance
FCMR 10 57 VCMX 31.6228
* Low Freq. CMRR
FPSR 10 57 VPSX 251.785
* Low Freq. PSRR
RSLOPE 4 5 100000
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.000348
* Quiescent Supply Current
ETEMP 27 28 32 33 0.63633
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=-0.00169523)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.001)
RCM1 39 41 31622.8
CCM 41 10 2.27364e-10
* CMRR vs. Freq.
RPSR1 44 45 39.8107
CPSR 45 10 3.1831e-11
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 1025.26
C2 57 10 7.12728e-11
ECMP 40 97 26 10 0.8
ECMN 95 50 26 10 0.4
G2 58 10 57 10 1.12e-06
R2 58 10 870.855
GO2 59 10 58 10 1000
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0
ENEG 75 50 26 10 -0.05
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 8e-05
GSINK 72 75 33 34 6e-05
* Output Current Settings
ROO 81 86 5.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS 
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*/////////////////////////////////////////////////
*LMC6036   Quad OP-AMP Macro-Model
*/////////////////////////////////////////////////
*
* connections:      Non-inverting input
*                   |      Inverting input
*                   |      |      Positive power supply
*                   |      |      |       Negative power supply
*                   |      |      |       |      Output
*                   |      |      |       |      |
*                   |      |      |       |      |
.SUBCKT LMC6036_NS  3      2      4       5      6
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features
*Wide Operating Range = 2V to 15.5V
*Ultra Low Input Current = 20fA 
*Rail-to-Rail Output Swing @ 600 ohms and 100kohms
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
**************************************
*
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.010000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=4.6e-06)
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+12
RD2 19 11 5e+12
* Diff. Input Resistance
RCM 11 10 9.75e+13
* Common Mode Input Resistance
FCMR 10 57 VCMX 31.6228
* Low Freq. CMRR
FPSR 10 57 VPSX 251.785
* Low Freq. PSRR
RSLOPE 4 5 100000
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.000348
* Quiescent Supply Current
ETEMP 27 28 32 33 0.63633
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=-0.00169523)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.001)
RCM1 39 41 31622.8
CCM 41 10 2.27364e-10
* CMRR vs. Freq.
RPSR1 44 45 39.8107
CPSR 45 10 3.1831e-11
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 1025.26
C2 57 10 7.12728e-11
ECMP 40 97 26 10 0.8
ECMN 95 50 26 10 0.4
G2 58 10 57 10 1.12e-06
R2 58 10 870.855
GO2 59 10 58 10 1000
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0
ENEG 75 50 26 10 -0.05
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 8e-05
GSINK 72 75 33 34 6e-05
* Output Current Settings
ROO 81 86 5.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS 
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* //////////////////////////////////////////////////////
* LMC6041A CMOS Single Micropower Operational Amplifier
* //////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6041A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             3mV
* Ultra low input current =              2fA
* Slew rate =                        .02V/uS
* Gain-bandwidth product =             75kHz 
* Low supply current =                  14uA
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 75E-3 Hz pole capacitor
C3  98 9  212N
* 170.3 kHz pole capacitor
C4  6  5  17.2P
* 1.0 MHz pole capacitor
C5  98 15 228.5F
* Drain-substrate capacitor
C6  50 4  10P
* 1.0 MHz pole capacitor
C7  98 11 110.7F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 3M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 8.89E-8 8.89E-8
I1  99 4  2.054U
I2  99 50 11.9U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 148M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 26.3K
R4  6  50 26.3K
R5  98 9  1E7
R8  99 49 1.5E6
R9  49 50 1.5E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.707V
V3  10 96 0.696V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* /////////////////////////////////////////////////////
* LMC6041B CMOS Single Micropower Operational Amplifier
* /////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6041B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =              2fA
* Slew rate =                        .02V/uS
* Gain-bandwidth product =             75kHz 
* Low supply current =                  14uA
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 75E-3 Hz pole capacitor
C3  98 9  212N
* 170.3 kHz pole capacitor
C4  6  5  17.2P
* 1.0 MHz pole capacitor
C5  98 15 228.5F
* Drain-substrate capacitor
C6  50 4  10P
* 1.0 MHz pole capacitor
C7  98 11 110.7F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 6M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 8.89E-8 8.89E-8
I1  99 4  2.054U
I2  99 50 11.9U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 148M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 26.3K
R4  6  50 26.3K
R5  98 9  1E7
R8  99 49 1.5E6
R9  49 50 1.5E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.707V
V3  10 96 0.696V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ////////////////////////////////////////////////////
* LMC6042A CMOS Dual Micropower Operational Amplifier
* ////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6042A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             3mV
* Ultra low input current =              2fA
* Slew rate =                        .02V/uS
* Gain-bandwidth product =             75kHz 
* Low supply current =                  10uA
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 75E-3 Hz pole capacitor
C3  98 9  212N
* 170.3 kHz pole capacitor
C4  6  5  17.2P
* 1.0 MHz pole capacitor
C5  98 15 228.5F
* Drain-substrate capacitor
C6  50 4  10P
* 1.0 MHz pole capacitor
C7  98 11 110.7F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 3M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 8.89E-8 8.89E-8
I1  99 4  2.054U
I2  99 50 6.9U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 148M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 26.3K
R4  6  50 26.3K
R5  98 9  1E7
R8  99 49 1.5E6
R9  49 50 1.5E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.707V
V3  10 96 0.696V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////
* LMC6042B CMOS Dual Micropower Operational Amplifier
* ///////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6042B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =              2fA
* Slew rate =                        .02V/uS
* Gain-bandwidth product =             75kHz 
* Low supply current =                  10uA
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 75E-3 Hz pole capacitor
C3  98 9  212N
* 170.3 kHz pole capacitor
C4  6  5  17.2P
* 1.0 MHz pole capacitor
C5  98 15 228.5F
* Drain-substrate capacitor
C6  50 4  10P
* 1.0 MHz pole capacitor
C7  98 11 110.7F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 6M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 8.89E-8 8.89E-8
I1  99 4  2.054U
I2  99 50 6.9U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 148M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 26.3K
R4  6  50 26.3K
R5  98 9  1E7
R8  99 49 1.5E6
R9  49 50 1.5E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.707V
V3  10 96 0.696V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ////////////////////////////////////////////////////
* LMC6044A CMOS Quad Micropower Operational Amplifier
* ////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6044A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             3mV
* Ultra low input current =              2fA
* Slew rate =                        .02V/uS
* Gain-bandwidth product =             75kHz 
* Low supply current =                  10uA
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 75E-3 Hz pole capacitor
C3  98 9  212N
* 170.3 kHz pole capacitor
C4  6  5  17.2P
* 1.0 MHz pole capacitor
C5  98 15 228.5F
* Drain-substrate capacitor
C6  50 4  10P
* 1.0 MHz pole capacitor
C7  98 11 110.7F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 3M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 8.89E-8 8.89E-8
I1  99 4  2.054U
I2  99 50 6.9U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 148M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 26.3K
R4  6  50 26.3K
R5  98 9  1E7
R8  99 49 1.5E6
R9  49 50 1.5E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.707V
V3  10 96 0.696V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com


* ///////////////////////////////////////////////////
* LMC6044B CMOS Quad Micropower Operational Amplifier
* ///////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6044B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =              2fA
* Slew rate =                        .02V/uS
* Gain-bandwidth product =             75kHz 
* Low supply current =                  10uA
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 75E-3 Hz pole capacitor
C3  98 9  212N
* 170.3 kHz pole capacitor
C4  6  5  17.2P
* 1.0 MHz pole capacitor
C5  98 15 228.5F
* Drain-substrate capacitor
C6  50 4  10P
* 1.0 MHz pole capacitor
C7  98 11 110.7F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 6M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 8.89E-8 8.89E-8
I1  99 4  2.054U
I2  99 50 6.9U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 148M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 26.3K
R4  6  50 26.3K
R5  98 9  1E7
R8  99 49 1.5E6
R9  49 50 1.5E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.707V
V3  10 96 0.696V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////////
* LMC6061A Precision CMOS Single Micropower Operational Amplifier
* ///////////////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6061A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           350uV
* Ultra low input current =             10fA
* Slew rate =                       .035V/uS
* Gain-bandwidth product =            100kHz 
* Low supply current =                  20uA
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 25.5E-3 kHz pole capacitor
C3  98 9  623.7N
* 522 kHz pole capacitor   
C4  6  5  1.95P
* 522 kHz pole capacitor   
C5  98 15 304.6F
* Drain-substrate capacitor
C6  50 4  23P
* 522 kHz pole capacitor   
C7  98 11 303.8F
C8  22 28 39.7P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
EOS 7  1  POLY(1) 16 49 350U 1
* Input offset voltage -|
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
I1  99 4  3.678U
I2  99 50 14.4U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 485M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.25E6
R9  49 50 1.25E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 67.4
* +Rout
R17 23 25 97.4
* +Isc slope control
R18 20 29 24K
* -Isc slope control
R19 21 30 125K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.738V
V3  10 96 0.742V
V4  29 22 1.678V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.39 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////////////
* LMC6061B Precision CMOS Single Micropower Operational Amplifier
* ///////////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6061B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current =             10fA
* Slew rate =                       .035V/uS
* Gain-bandwidth product =            100kHz 
* Low supply current =                  20uA
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 25.5E-3 kHz pole capacitor
C3  98 9  623.7N
* 522 kHz pole capacitor   
C4  6  5  1.95P
* 522 kHz pole capacitor   
C5  98 15 304.6F
* Drain-substrate capacitor
C6  50 4  23P
* 522 kHz pole capacitor   
C7  98 11 303.8F
C8  22 28 39.7P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
EOS 7  1  POLY(1) 16 49 800U 1
* Input offset voltage -|
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
I1  99 4  3.678U
I2  99 50 14.4U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 485M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.25E6
R9  49 50 1.25E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 67.4
* +Rout
R17 23 25 97.4
* +Isc slope control
R18 20 29 24K
* -Isc slope control
R19 21 30 125K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.738V
V3  10 96 0.742V
V4  29 22 1.678V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.39 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com


* /////////////////////////////////////////////////////////////////
* LMC6062A Precision CMOS Dual Micropower Operational Amplifier
* /////////////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6062A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           350uV
* Ultra low input current =             10fA
* Slew rate =                       .035V/uS
* Gain-bandwidth product =            100kHz 
* Low supply current =                  16uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 25.5E-3 kHz pole capacitor
C3  98 9  623.7N
* 522 kHz pole capacitor   
C4  6  5  1.95P
* 522 kHz pole capacitor   
C5  98 15 304.6F
* Drain-substrate capacitor
C6  50 4  23P
* 522 kHz pole capacitor   
C7  98 11 303.8F
C8  22 28 39.7P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
EOS 7  1  POLY(1) 16 49 350U 1
* Input offset voltage -|
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
I1  99 4  3.678U
I2  99 50 10.4U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 485M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.25E6
R9  49 50 1.25E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 67.4
* +Rout
R17 23 25 97.4
* +Isc slope control
R18 20 29 24K
* -Isc slope control
R19 21 30 125K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.738V
V3  10 96 0.742V
V4  29 22 1.678V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.39 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* /////////////////////////////////////////////////////////////
* LMC6062B Precision CMOS Dual Micropower Operational Amplifier
* /////////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6062B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current =             10fA
* Slew rate =                       .035V/uS
* Gain-bandwidth product =            100kHz 
* Low supply current =                  16uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 25.5E-3 kHz pole capacitor
C3  98 9  623.7N
* 522 kHz pole capacitor   
C4  6  5  1.95P
* 522 kHz pole capacitor   
C5  98 15 304.6F
* Drain-substrate capacitor
C6  50 4  23P
* 522 kHz pole capacitor   
C7  98 11 303.8F
C8  22 28 39.7P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
EOS 7  1  POLY(1) 16 49 800U 1
* Input offset voltage -|
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
I1  99 4  3.678U
I2  99 50 10.4U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 485M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.25E6
R9  49 50 1.25E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 67.4
* +Rout
R17 23 25 97.4
* +Isc slope control
R18 20 29 24K
* -Isc slope control
R19 21 30 125K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.738V
V3  10 96 0.742V
V4  29 22 1.678V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.39 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* /////////////////////////////////////////////////////////////////
* LMC6064A Precision CMOS Quad Micropower Operational Amplifier
* /////////////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6064A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           350uV
* Ultra low input current =             10fA
* Slew rate =                       .035V/uS
* Gain-bandwidth product =            100kHz 
* Low supply current =                  16uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 25.5E-3 kHz pole capacitor
C3  98 9  623.7N
* 522 kHz pole capacitor   
C4  6  5  1.95P
* 522 kHz pole capacitor   
C5  98 15 304.6F
* Drain-substrate capacitor
C6  50 4  23P
* 522 kHz pole capacitor   
C7  98 11 303.8F
C8  22 28 39.7P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
EOS 7  1  POLY(1) 16 49 350U 1
* Input offset voltage -|
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
I1  99 4  3.678U
I2  99 50 10.4U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 485M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.25E6
R9  49 50 1.25E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 67.4
* +Rout
R17 23 25 97.4
* +Isc slope control
R18 20 29 24K
* -Isc slope control
R19 21 30 125K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.738V
V3  10 96 0.742V
V4  29 22 1.678V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.39 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* /////////////////////////////////////////////////////////////
* LMC6064B Precision CMOS Quad Micropower Operational Amplifier
* /////////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6064B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current =             10fA
* Slew rate =                       .035V/uS
* Gain-bandwidth product =            100kHz 
* Low supply current =                  16uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 25.5E-3 kHz pole capacitor
C3  98 9  623.7N
* 522 kHz pole capacitor   
C4  6  5  1.95P
* 522 kHz pole capacitor   
C5  98 15 304.6F
* Drain-substrate capacitor
C6  50 4  23P
* 522 kHz pole capacitor   
C7  98 11 303.8F
C8  22 28 39.7P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
EOS 7  1  POLY(1) 16 49 800U 1
* Input offset voltage -|
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
I1  99 4  3.678U
I2  99 50 10.4U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 485M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.25E6
R9  49 50 1.25E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 67.4
* +Rout
R17 23 25 97.4
* +Isc slope control
R18 20 29 24K
* -Isc slope control
R19 21 30 125K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.738V
V3  10 96 0.742V
V4  29 22 1.678V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.39 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ////////////////////////////////////////////////////////
* LMC6081A Precision CMOS Single Operational Amplifier
* ////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6081A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           350uV
* Ultra low input current =             10fA
* Slew rate =                        1.5V/uS
* Gain-bandwidth product =            1.3MHz 
* Supply current =                     450uA
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.634 Hz pole capacitor
C3  98 9  9.715N
* 1.1 MHz pole capacitor
C4  6  5  13.95P
* 4.98 MHz pole capacitor
C5  98 15 31.9F
* Drain-substrate capacitor
C6  50 4  3P
* 28.6 MHz pole capacitor
C7  98 11 5.62F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  18 20 DX
D4  21 18 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 350U 1
EP  97 0  99    0  1.0
E1  97 19 99    18 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
G5  98 18 15    49 1U
I1  99 4  33.46U
I2  99 50 366.5U
* Load dependent pole 
L1  22 28 80.4U
* CMR lead inductor
L2  16 17 73.1M
* 3.30 MHz lead inductor
L3  98 3  48.2M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.18K
R4  6  50 5.18K
R5  98 9  1E7
R8  99 49 50K
R9  49 50 50K
R10 18 3  1E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 70.7
* +Rout
R17 23 25 80.3
* +Isc slope control
R18 20 29 64K
* -Isc slope control
R19 21 30 130K
R21 98 15 1E6
R22 22 28 636
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.713V
V3  10 96 0.710V
V4  29 22 1.170V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.456 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ////////////////////////////////////////////////////
* LMC6081B Precision CMOS Single Operational Amplifier
* ////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6081B_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current =             10fA
* Slew rate =                        1.5V/uS
* Gain-bandwidth product =            1.3MHz 
* Supply current =                     450uA
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.634 Hz pole capacitor
C3  98 9  9.715N
* 1.1 MHz pole capacitor
C4  6  5  13.95P
* 4.98 MHz pole capacitor
C5  98 15 31.9F
* Drain-substrate capacitor
C6  50 4  3P
* 28.6 MHz pole capacitor
C7  98 11 5.62F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  18 20 DX
D4  21 18 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 800U 1
EP  97 0  99    0  1.0
E1  97 19 99    18 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
G5  98 18 15    49 1U
I1  99 4  33.46U
I2  99 50 366.5U
* Load dependent pole 
L1  22 28 80.4U
* CMR lead inductor
L2  16 17 73.1M
* 3.30 MHz lead inductor
L3  98 3  48.2M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.18K
R4  6  50 5.18K
R5  98 9  1E7
R8  99 49 50K
R9  49 50 50K
R10 18 3  1E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 70.7
* +Rout
R17 23 25 80.3
* +Isc slope control
R18 20 29 64K
* -Isc slope control
R19 21 30 130K
R21 98 15 1E6
R22 22 28 636
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.713V
V3  10 96 0.710V
V4  29 22 1.170V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.456 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* //////////////////////////////////////////////////////
* LMC6082A Precision CMOS Dual Operational Amplifier
* //////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6082A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           350uV
* Ultra low input current =             10fA
* Slew rate =                        1.5V/uS
* Gain-bandwidth product =            1.3MHz 
* Supply current =                     450uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.634 Hz pole capacitor
C3  98 9  9.715N
* 1.1 MHz pole capacitor
C4  6  5  13.95P
* 4.98 MHz pole capacitor
C5  98 15 31.9F
* Drain-substrate capacitor
C6  50 4  3P
* 28.6 MHz pole capacitor
C7  98 11 5.62F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  18 20 DX
D4  21 18 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 350U 1
EP  97 0  99    0  1.0
E1  97 19 99    18 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
G5  98 18 15    49 1U
I1  99 4  33.46U
I2  99 50 366.5U
* Load dependent pole 
L1  22 28 80.4U
* CMR lead inductor
L2  16 17 73.1M
* 3.30 MHz lead inductor
L3  98 3  48.2M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.18K
R4  6  50 5.18K
R5  98 9  1E7
R8  99 49 50K
R9  49 50 50K
R10 18 3  1E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 70.7
* +Rout
R17 23 25 80.3
* +Isc slope control
R18 20 29 64K
* -Isc slope control
R19 21 30 130K
R21 98 15 1E6
R22 22 28 636
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.713V
V3  10 96 0.710V
V4  29 22 1.170V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.456 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* //////////////////////////////////////////////////
* LMC6082B Precision CMOS Dual Operational Amplifier
* //////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6082B_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current =             10fA
* Slew rate =                        1.5V/uS
* Gain-bandwidth product =            1.3MHz 
* Supply current =                     450uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.634 Hz pole capacitor
C3  98 9  9.715N
* 1.1 MHz pole capacitor
C4  6  5  13.95P
* 4.98 MHz pole capacitor
C5  98 15 31.9F
* Drain-substrate capacitor
C6  50 4  3P
* 28.6 MHz pole capacitor
C7  98 11 5.62F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  18 20 DX
D4  21 18 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 800U 1
EP  97 0  99    0  1.0
E1  97 19 99    18 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
G5  98 18 15    49 1U
I1  99 4  33.46U
I2  99 50 366.5U
* Load dependent pole 
L1  22 28 80.4U
* CMR lead inductor
L2  16 17 73.1M
* 3.30 MHz lead inductor
L3  98 3  48.2M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.18K
R4  6  50 5.18K
R5  98 9  1E7
R8  99 49 50K
R9  49 50 50K
R10 18 3  1E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 70.7
* +Rout
R17 23 25 80.3
* +Isc slope control
R18 20 29 64K
* -Isc slope control
R19 21 30 130K
R21 98 15 1E6
R22 22 28 636
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.713V
V3  10 96 0.710V
V4  29 22 1.170V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.456 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* //////////////////////////////////////////////////////
* LMC6084A Precision CMOS Quad Operational Amplifier
* //////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6084A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           350uV
* Ultra low input current =             10fA
* Slew rate =                        1.5V/uS
* Gain-bandwidth product =            1.3MHz 
* Supply current =                     450uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.634 Hz pole capacitor
C3  98 9  9.715N
* 1.1 MHz pole capacitor
C4  6  5  13.95P
* 4.98 MHz pole capacitor
C5  98 15 31.9F
* Drain-substrate capacitor
C6  50 4  3P
* 28.6 MHz pole capacitor
C7  98 11 5.62F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  18 20 DX
D4  21 18 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 350U 1
EP  97 0  99    0  1.0
E1  97 19 99    18 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
G5  98 18 15    49 1U
I1  99 4  33.46U
I2  99 50 366.5U
* Load dependent pole 
L1  22 28 80.4U
* CMR lead inductor
L2  16 17 73.1M
* 3.30 MHz lead inductor
L3  98 3  48.2M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.18K
R4  6  50 5.18K
R5  98 9  1E7
R8  99 49 50K
R9  49 50 50K
R10 18 3  1E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 70.7
* +Rout
R17 23 25 80.3
* +Isc slope control
R18 20 29 64K
* -Isc slope control
R19 21 30 130K
R21 98 15 1E6
R22 22 28 636
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.713V
V3  10 96 0.710V
V4  29 22 1.170V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.456 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* //////////////////////////////////////////////////
* LMC6084B Precision CMOS Quad Operational Amplifier
* //////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6084B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current =             10fA
* Slew rate =                        1.5V/uS
* Gain-bandwidth product =            1.3MHz 
* Supply current =                     450uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.634 Hz pole capacitor
C3  98 9  9.715N
* 1.1 MHz pole capacitor
C4  6  5  13.95P
* 4.98 MHz pole capacitor
C5  98 15 31.9F
* Drain-substrate capacitor
C6  50 4  3P
* 28.6 MHz pole capacitor
C7  98 11 5.62F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  18 20 DX
D4  21 18 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 800U 1
EP  97 0  99    0  1.0
E1  97 19 99    18 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
G5  98 18 15    49 1U
I1  99 4  33.46U
I2  99 50 366.5U
* Load dependent pole 
L1  22 28 80.4U
* CMR lead inductor
L2  16 17 73.1M
* 3.30 MHz lead inductor
L3  98 3  48.2M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.18K
R4  6  50 5.18K
R5  98 9  1E7
R8  99 49 50K
R9  49 50 50K
R10 18 3  1E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 70.7
* +Rout
R17 23 25 80.3
* +Isc slope control
R18 20 29 64K
* -Isc slope control
R19 21 30 130K
R21 98 15 1E6
R22 22 28 636
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.713V
V3  10 96 0.710V
V4  29 22 1.170V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.456 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6462A CMOS Dual OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6462A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             150fA
*Slew rate =                        0.02V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 6.9U
M1   5  2 4 99 MOSFET
R3   5 50 3.79K
M2   6  7 4 99 MOSFET
R4   6 50 3.79K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DC
DP3  2 99 DB
DP4 50  2 DC
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2 50 99 6.8U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 0.5E-3 1
*Offset voltage..........
R8  99 49 250K
R9  49 50 250K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
**********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  97 98 99 49 1
G1  98 29 18 49 5.6667E-6
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
GN3 98 115 40 49 1U
RN21 98 115 1MEG
EN1 97 123 99 115 1
RN17 123 125 180
RN16 123 124 130
DN6 125 127 DX
DN5 126 124 DX
VN7 28 127 0.63
VN6 126 28 0.63
DN3 115 120 DX
RN18 120 129 350K
VN4 129 28 .27
DN4 121 115 DX
RN19 130 121 350K
VN5 28 130 .27
ENP 97 0 99 0 1
ENN 0 96 0 50 1
DN7 28 99 DX
DN8 50 28 DX
*
*
G6  38 40 49 29 16.667E-3
R16 38 40 2.3886K
V4  30 40 .77
D5  30 97 DX
V5  40 31 .77
D6  96 31 DX
*Fp1=7.96 Hz
C3  29 39 280P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=1.075E-12)
.MODEL DB D(IS=1.15E-12)
.MODEL DC D(IS=1E-12)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6462B CMOS Dual OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6462B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             150fA
*Slew rate =                        0.02V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 6.9U
M1   5  2 4 99 MOSFET
R3   5 50 3.79K
M2   6  7 4 99 MOSFET
R4   6 50 3.79K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DC
DP3  2 99 DB
DP4 50  2 DC
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2 50 99 6.8U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 3.0E-3 1
*Offset voltage..........
R8  99 49 250K
R9  49 50 250K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
**********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  97 98 99 49 1
G1  98 29 18 49 5.6667E-6
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
GN3 98 115 40 49 1U
RN21 98 115 1MEG
EN1 97 123 99 115 1
RN17 123 125 180
RN16 123 124 130
DN6 125 127 DX
DN5 126 124 DX
VN7 28 127 0.63
VN6 126 28 0.63
DN3 115 120 DX
RN18 120 129 350K
VN4 129 28 .27
DN4 121 115 DX
RN19 130 121 350K
VN5 28 130 .27
ENP 97 0 99 0 1
ENN 0 96 0 50 1
DN7 28 99 DX
DN8 50 28 DX
*
*
G6  38 40 49 29 16.667E-3
R16 38 40 2.3886K
V4  30 40 .77
D5  30 97 DX
V5  40 31 .77
D6  96 31 DX
*Fp1=7.96 Hz
C3  29 39 280P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=1.075E-12)
.MODEL DB D(IS=1.15E-12)
.MODEL DC D(IS=1E-12)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6464A CMOS Quad OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6464A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             150fA
*Slew rate =                        0.02V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 6.9U
M1   5  2 4 99 MOSFET
R3   5 50 3.79K
M2   6  7 4 99 MOSFET
R4   6 50 3.79K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DC
DP3  2 99 DB
DP4 50  2 DC
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2 50 99 6.8U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 0.5E-3 1
*Offset voltage..........
R8  99 49 250K
R9  49 50 250K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
**********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  97 98 99 49 1
G1  98 29 18 49 5.6667E-6
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
GN3 98 115 40 49 1U
RN21 98 115 1MEG
EN1 97 123 99 115 1
RN17 123 125 180
RN16 123 124 130
DN6 125 127 DX
DN5 126 124 DX
VN7 28 127 0.63
VN6 126 28 0.63
DN3 115 120 DX
RN18 120 129 350K
VN4 129 28 .27
DN4 121 115 DX
RN19 130 121 350K
VN5 28 130 .27
ENP 97 0 99 0 1
ENN 0 96 0 50 1
DN7 28 99 DX
DN8 50 28 DX
*
*
G6  38 40 49 29 16.667E-3
R16 38 40 2.3886K
V4  30 40 .77
D5  30 97 DX
V5  40 31 .77
D6  96 31 DX
*Fp1=7.96 Hz
C3  29 39 280P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=1.075E-12)
.MODEL DB D(IS=1.15E-12)
.MODEL DC D(IS=1E-12)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6464B CMOS Quad OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6464B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             150fA
*Slew rate =                        0.02V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 6.9U
M1   5  2 4 99 MOSFET
R3   5 50 3.79K
M2   6  7 4 99 MOSFET
R4   6 50 3.79K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DC
DP3  2 99 DB
DP4 50  2 DC
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2 50 99 6.8U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 3.0E-3 1
*Offset voltage..........
R8  99 49 250K
R9  49 50 250K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
**********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  97 98 99 49 1
G1  98 29 18 49 5.6667E-6
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
GN3 98 115 40 49 1U
RN21 98 115 1MEG
EN1 97 123 99 115 1
RN17 123 125 180
RN16 123 124 130
DN6 125 127 DX
DN5 126 124 DX
VN7 28 127 0.63
VN6 126 28 0.63
DN3 115 120 DX
RN18 120 129 350K
VN4 129 28 .27
DN4 121 115 DX
RN19 130 121 350K
VN5 28 130 .27
ENP 97 0 99 0 1
ENN 0 96 0 50 1
DN7 28 99 DX
DN8 50 28 DX
*
*
G6  38 40 49 29 16.667E-3
R16 38 40 2.3886K
V4  30 40 .77
D5  30 97 DX
V5  40 31 .77
D6  96 31 DX
*Fp1=7.96 Hz
C3  29 39 280P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=1.075E-12)
.MODEL DB D(IS=1.15E-12)
.MODEL DC D(IS=1E-12)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com


*//////////////////////////////////////////////////////////
*LMC6482A CMOS Dual OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:       non-inverting input
*                    |   inverting input
*                    |   |   positive power supply
*                    |   |   |   negative power supply
*                    |   |   |   |   output
*                    |   |   |   |   |
*                    |   |   |   |   |
.SUBCKT LMC6482A_NS  1   2  99  50  40
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             10fA
*Slew rate =                        1.2V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 17U
M1   5  2 4 99 MOSFET
R3   5 50 5.651K
M2   6  7 4 99 MOSFET
R4   6 50 5.651K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DB
DP3  2 99 DB
DP4 50  2 DA
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2  99 50 420.5U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 .75E-3 1
*Offset voltage..........^
R8  99 49 40K
R9  49 50 40K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  99 98 99 49 1
G1  98 29 18 49 5.6667E-6 
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
G6  38 40 49 29 16.667E-3  
R16 38 40 2.3886K  
V4  30 40 .77
D5  30 99 DX
V5  40 31 .77
D6  50 31 DX
*Fp1=2.343 Hz
C3  29 39 17P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=2E-14)
.MODEL DB D(IS=1E-14)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6484A CMOS Quad OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:       non-inverting input
*                    |   inverting input
*                    |   |   positive power supply
*                    |   |   |   negative power supply
*                    |   |   |   |   output
*                    |   |   |   |   |
*                    |   |   |   |   |
.SUBCKT LMC6484A_NS  1   2  99  50  40
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             10fA
*Slew rate =                        1.2V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 17U
M1   5  2 4 99 MOSFET
R3   5 50 5.651K
M2   6  7 4 99 MOSFET
R4   6 50 5.651K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DB
DP3  2 99 DB
DP4 50  2 DA
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2  99 50 420.5U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 .75E-3 1
*Offset voltage..........^
R8  99 49 40K
R9  49 50 40K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  99 98 99 49 1
G1  98 29 18 49 5.6667E-6 
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
G6  38 40 49 29 16.667E-3  
R16 38 40 2.3886K  
V4  30 40 .77
D5  30 99 DX
V5  40 31 .77
D6  50 31 DX
*Fp1=2.343 Hz
C3  29 39 17P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=2E-14)
.MODEL DB D(IS=1E-14)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6492A CMOS Dual OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:       non-inverting input
*                    |   inverting input
*                    |   |   positive power supply
*                    |   |   |   negative power supply
*                    |   |   |   |   output
*                    |   |   |   |   |
*                    |   |   |   |   |
.SUBCKT LMC6492A_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             10fA
*Slew rate =                        1.2V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 17U
M1   5  2 4 99 MOSFET
R3   5 50 5.651K
M2   6  7 4 99 MOSFET
R4   6 50 5.651K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DX
DP3  2 99 DB
DP4 50  2 DX
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2  99 50 420.5U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 3.0E-3 1
*Offset voltage..........
R8  99 49 40K
R9  49 50 40K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  99 98 99 49 1
G1  98 29 18 49 5.6667E-6 
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
GN3 98 115 40 49 1U
RN21 98 115 1MEG
EN1 97 123 99 115 1
RN17 123 125 180
RN16 123 124 130
DN6 125 127 DX
DN5 126 124 DX
VN7 28 127 0.63
VN6 126 28 0.63
DN3 115 120 DX
RN18 120 129 350K
VN4 129 28 .27
DN4 121 115 DX
RN19 130 121 350K
VN5 28 130 .27
ENP 97 0 99 0 1
ENN 0 96 0 50 1
DN7 28 99 DX
DN8 50 28 DX
*
*
G6  38 40 49 29 16.667E-3
R16 38 40 2.3886K
V4  30 40 .77
D5  30 97 DX
V5  40 31 .77
D6  96 31 DX
*Fp1=7.96 Hz
C3  29 39 280P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=1.1E-13)
.MODEL DB D(IS=1.15E-13)
.MODEL DC D(IS=1E-13)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6492B CMOS Dual OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:       non-inverting input
*                    |   inverting input
*                    |   |   positive power supply
*                    |   |   |   negative power supply
*                    |   |   |   |   output
*                    |   |   |   |   |
*                    |   |   |   |   |
.SUBCKT LMC6492B_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             10fA
*Slew rate =                        1.2V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 17U
M1   5  2 4 99 MOSFET
R3   5 50 5.651K
M2   6  7 4 99 MOSFET
R4   6 50 5.651K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DX
DP3  2 99 DB
DP4 50  2 DX
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2  99 50 420.5U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 6.0E-3 1
*Offset voltage..........
R8  99 49 40K
R9  49 50 40K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  99 98 99 49 1
G1  98 29 18 49 5.6667E-6 
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
GN3 98 115 40 49 1U
RN21 98 115 1MEG
EN1 97 123 99 115 1
RN17 123 125 180
RN16 123 124 130
DN6 125 127 DX
DN5 126 124 DX
VN7 28 127 0.63
VN6 126 28 0.63
DN3 115 120 DX
RN18 120 129 350K
VN4 129 28 .27
DN4 121 115 DX
RN19 130 121 350K
VN5 28 130 .27
ENP 97 0 99 0 1
ENN 0 96 0 50 1
DN7 28 99 DX
DN8 50 28 DX
*
*
G6  38 40 49 29 16.667E-3
R16 38 40 2.3886K
V4  30 40 .77
D5  30 97 DX
V5  40 31 .77
D6  96 31 DX
*Fp1=7.96 Hz
C3  29 39 280P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=1.1E-13)
.MODEL DB D(IS=1.15E-13)
.MODEL DC D(IS=1E-13)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6494A CMOS Quad OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:       non-inverting input
*                    |   inverting input
*                    |   |   positive power supply
*                    |   |   |   negative power supply
*                    |   |   |   |   output
*                    |   |   |   |   |
*                    |   |   |   |   |
.SUBCKT LMC6494A_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             10fA
*Slew rate =                        1.2V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 17U
M1   5  2 4 99 MOSFET
R3   5 50 5.651K
M2   6  7 4 99 MOSFET
R4   6 50 5.651K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DX
DP3  2 99 DB
DP4 50  2 DX
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2  99 50 420.5U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 3.0E-3 1
*Offset voltage..........
R8  99 49 40K
R9  49 50 40K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  99 98 99 49 1
G1  98 29 18 49 5.6667E-6 
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
GN3 98 115 40 49 1U
RN21 98 115 1MEG
EN1 97 123 99 115 1
RN17 123 125 180
RN16 123 124 130
DN6 125 127 DX
DN5 126 124 DX
VN7 28 127 0.63
VN6 126 28 0.63
DN3 115 120 DX
RN18 120 129 350K
VN4 129 28 .27
DN4 121 115 DX
RN19 130 121 350K
VN5 28 130 .27
ENP 97 0 99 0 1
ENN 0 96 0 50 1
DN7 28 99 DX
DN8 50 28 DX
*
*
G6  38 40 49 29 16.667E-3
R16 38 40 2.3886K
V4  30 40 .77
D5  30 97 DX
V5  40 31 .77
D6  96 31 DX
*Fp1=7.96 Hz
C3  29 39 280P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=1.1E-13)
.MODEL DB D(IS=1.15E-13)
.MODEL DC D(IS=1E-13)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6494B CMOS Quad OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:       non-inverting input
*                    |   inverting input
*                    |   |   positive power supply
*                    |   |   |   negative power supply
*                    |   |   |   |   output
*                    |   |   |   |   |
*                    |   |   |   |   |
.SUBCKT LMC6494B_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             10fA
*Slew rate =                        1.2V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 17U
M1   5  2 4 99 MOSFET
R3   5 50 5.651K
M2   6  7 4 99 MOSFET
R4   6 50 5.651K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DX
DP3  2 99 DB
DP4 50  2 DX
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2  99 50 420.5U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 6.0E-3 1
*Offset voltage..........
R8  99 49 40K
R9  49 50 40K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  99 98 99 49 1
G1  98 29 18 49 5.6667E-6 
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
GN3 98 115 40 49 1U
RN21 98 115 1MEG
EN1 97 123 99 115 1
RN17 123 125 180
RN16 123 124 130
DN6 125 127 DX
DN5 126 124 DX
VN7 28 127 0.63
VN6 126 28 0.63
DN3 115 120 DX
RN18 120 129 350K
VN4 129 28 .27
DN4 121 115 DX
RN19 130 121 350K
VN5 28 130 .27
ENP 97 0 99 0 1
ENN 0 96 0 50 1
DN7 28 99 DX
DN8 50 28 DX
*
*
G6  38 40 49 29 16.667E-3
R16 38 40 2.3886K
V4  30 40 .77
D5  30 97 DX
V5  40 31 .77
D6  96 31 DX
*Fp1=7.96 Hz
C3  29 39 280P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=1.1E-13)
.MODEL DB D(IS=1.15E-13)
.MODEL DC D(IS=1E-13)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*
*$


*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* //////////////////////////////////////////////////
* LMC6572A Low Power CMOS Dual Operational Amplifier
* //////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6572A_NS 1   2  99  50  28
*
* USER WARNING:  Ultra-low input bias current REQUIRES that
*                                       SPICE option GMIN=1E-16 or smaller!
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             3mV
* Ultra low input current =             20fA
* Slew rate =                        .09V/uS
* Gain-bandwidth product =            220kHz 
* Low supply current =                  40uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 60E-3 Hz pole capacitor  
C3  98 9  247N                               
* 400 kHz pole capacitor 
C4  6  5  4.75P                                 
* 1.3 MHz pole capacitor    
C5  98 15 120F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 7.6F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  11 8  DX
D2  10 11 DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 3M 1                    
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 37.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 37.6K
R4  6  50 37.6K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 2.081E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.790V
V3  10 96 0.782V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-1.74 KP=7.0547E-4)
.ENDS
*$


*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* //////////////////////////////////////////////////
* LMC6572B Low Power CMOS Dual Operational Amplifier
* //////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6572B_NS 1   2  99  50  28
*
* USER WARNING:  Ultra-low input bias current REQUIRES that
*                                       SPICE option GMIN=1E-16 or smaller!
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             7mV
* Ultra low input current =             20fA
* Slew rate =                        .09V/uS
* Gain-bandwidth product =            220kHz 
* Low supply current =                  40uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 60E-3 Hz pole capacitor  
C3  98 9  247N                               
* 400 kHz pole capacitor 
C4  6  5  4.75P                                 
* 1.3 MHz pole capacitor    
C5  98 15 120F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 7.6F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  11 8  DX
D2  10 11 DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 7M 1                    
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 37.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 37.6K
R4  6  50 37.6K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 2.081E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.790V
V3  10 96 0.782V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-1.74 KP=7.0547E-4)
.ENDS
*$

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* //////////////////////////////////////////////////
* LMC6574A Low Power CMOS Quad Operational Amplifier
* //////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6574A_NS 1   2  99  50  28
*
* USER WARNING:  Ultra-low input bias current REQUIRES that
*                                       SPICE option GMIN=1E-16 or smaller!
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             3mV
* Ultra low input current =             20fA
* Slew rate =                        .09V/uS
* Gain-bandwidth product =            220kHz 
* Low supply current =                  40uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 60E-3 Hz pole capacitor  
C3  98 9  247N                               
* 400 kHz pole capacitor 
C4  6  5  4.75P                                 
* 1.3 MHz pole capacitor    
C5  98 15 120F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 7.6F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  11 8  DX
D2  10 11 DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 3M 1                    
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 37.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 37.6K
R4  6  50 37.6K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 2.081E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.790V
V3  10 96 0.782V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-1.74 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* /////////////////////////////////////////////////
* LMC6574B Low Power CMOS Quad Operational Amplifier
* /////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6574B_NS 1   2  99  50  28
*
* USER WARNING:  Ultra-low input bias current REQUIRES that
*                                       SPICE option GMIN=1E-16 or smaller!
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             7mV
* Ultra low input current =             20fA
* Slew rate =                        .09V/uS
* Gain-bandwidth product =            220kHz 
* Low supply current =                  40uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 60E-3 Hz pole capacitor  
C3  98 9  247N                               
* 400 kHz pole capacitor 
C4  6  5  4.75P                                 
* 1.3 MHz pole capacitor    
C5  98 15 120F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 7.6F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  11 8  DX
D2  10 11 DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 7M 1                    
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 37.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 37.6K
R4  6  50 37.6K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 2.081E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.790V
V3  10 96 0.782V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-1.74 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6582A CMOS DUAL OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6582A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) = 1mV@5V
* Slew rate = 1.2V/uS
* Gain-bandwidth product = 1.2 MHz 
* Amplifier shut-down
* Power is for one amplifier
*
* NOTE: - Model is for single device only and simulated.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  5.85N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
COUT 28 0 10P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  29 22 DX
D4  22 30 DX
D5  22 26 DX
D6  27 22 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 31 32 DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 1M 1
EP  97 0  99    0  1.0
E1  97 23 99    15 1.0
E2  18  7 32    97 1E-3
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4 11.5U
I2  99 50 680U
* Load dependent pole
L1 19 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4  99 MPX
M2  6  18 4  99 MPX
R3  5  50 3.60K
R4  6  50 3.60K
R5  98 9  1E7
R8  99 49 25K
R9  49 50 25K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 55
* +Rout
R17 23 25 55
* +Isc slope control
R18 15 20 1MEG
* -Isc slope control
R19 21 15 400K
R21 98 15 1E6
R22 19 28 900
R23 32 97 100K
VA1 22 19 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.66V
V3  10 96 0.66V
V4  20 29 0.13V
V5  30 21 0.13V
V6  24 26 0.63V
V7  27 25 0.63V
V8 31 96 3.6V 
*
.MODEL DA D    (IS=250E-15)
.MODEL DB D    (IS=175E-15)
.MODEL DX D    (IS=100E-15)
.MODEL MPX PMOS (VTO=-.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MN1 NMOS (VTO=.6 KP=7.0547E-4 GAMMA=1.1)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6582B CMOS DUAL OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6582B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) = 3mV@5V
* Slew rate = 1.2V/uS
* Gain-bandwidth product = 1.2 MHz 
* Amplifier shut-down
* Power is for one amplifier
*
* NOTE: - Model is for single device only and simulated.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  5.85N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
COUT 28 0 10P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  29 22 DX
D4  22 30 DX
D5  22 26 DX
D6  27 22 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 31 32 DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 3M 1
EP  97 0  99    0  1.0
E1  97 23 99    15 1.0
E2  18  7 32    97 1E-3
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4 11.5U
I2  99 50 680U
* Load dependent pole
L1 19 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4  99 MPX
M2  6  18 4  99 MPX
R3  5  50 3.60K
R4  6  50 3.60K
R5  98 9  1E7
R8  99 49 25K
R9  49 50 25K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 55
* +Rout
R17 23 25 55
* +Isc slope control
R18 15 20 1MEG
* -Isc slope control
R19 21 15 400K
R21 98 15 1E6
R22 19 28 900
R23 32 97 100K
VA1 22 19 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.66V
V3  10 96 0.66V
V4  20 29 0.13V
V5  30 21 0.13V
V6  24 26 0.63V
V7  27 25 0.63V
V8 31 96 3.6V 
*
.MODEL DA D    (IS=250E-15)
.MODEL DB D    (IS=175E-15)
.MODEL DX D    (IS=100E-15)
.MODEL MPX PMOS (VTO=-.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MN1 NMOS (VTO=.6 KP=7.0547E-4 GAMMA=1.1)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6584A CMOS QUAD OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6584A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) = 1mV@5V
* Slew rate = 1.2V/uS
* Gain-bandwidth product = 1.2 MHz 
* Amplifier shut-down
* Power is for one amplifier
*
* NOTE: - Model is for single device only and simulated.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  5.85N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
COUT 28 0 10P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  29 22 DX
D4  22 30 DX
D5  22 26 DX
D6  27 22 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 31 32 DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 1M 1
EP  97 0  99    0  1.0
E1  97 23 99    15 1.0
E2  18  7 32    97 1E-3
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4 11.5U
I2  99 50 680U
* Load dependent pole
L1 19 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4  99 MPX
M2  6  18 4  99 MPX
R3  5  50 3.60K
R4  6  50 3.60K
R5  98 9  1E7
R8  99 49 25K
R9  49 50 25K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 55
* +Rout
R17 23 25 55
* +Isc slope control
R18 15 20 1MEG
* -Isc slope control
R19 21 15 400K
R21 98 15 1E6
R22 19 28 900
R23 32 97 100K
VA1 22 19 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.66V
V3  10 96 0.66V
V4  20 29 0.13V
V5  30 21 0.13V
V6  24 26 0.63V
V7  27 25 0.63V
V8 31 96 3.6V 
*
.MODEL DA D    (IS=250E-15)
.MODEL DB D    (IS=175E-15)
.MODEL DX D    (IS=100E-15)
.MODEL MPX PMOS (VTO=-.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MN1 NMOS (VTO=.6 KP=7.0547E-4 GAMMA=1.1)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6584B CMOS QUAD OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6584B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) = 3mV@5V
* Slew rate = 1.2V/uS
* Gain-bandwidth product = 1.2 MHz 
* Amplifier shut-down
* Power is for one amplifier
*
* NOTE: - Model is for single device only and simulated.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  5.85N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
COUT 28 0 10P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  29 22 DX
D4  22 30 DX
D5  22 26 DX
D6  27 22 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 31 32 DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 3M 1
EP  97 0  99    0  1.0
E1  97 23 99    15 1.0
E2  18  7 32    97 1E-3
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4 11.5U
I2  99 50 680U
* Load dependent pole
L1 19 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4  99 MPX
M2  6  18 4  99 MPX
R3  5  50 3.60K
R4  6  50 3.60K
R5  98 9  1E7
R8  99 49 25K
R9  49 50 25K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 55
* +Rout
R17 23 25 55
* +Isc slope control
R18 15 20 1MEG
* -Isc slope control
R19 21 15 400K
R21 98 15 1E6
R22 19 28 900
R23 32 97 100K
VA1 22 19 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.66V
V3  10 96 0.66V
V4  20 29 0.13V
V5  30 21 0.13V
V6  24 26 0.63V
V7  27 25 0.63V
V8 31 96 3.6V 
*
.MODEL DA D    (IS=250E-15)
.MODEL DB D    (IS=175E-15)
.MODEL DX D    (IS=100E-15)
.MODEL MPX PMOS (VTO=-.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MN1 NMOS (VTO=.6 KP=7.0547E-4 GAMMA=1.1)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////
* LMC660 CMOS Quad Operational Amplifier
* ///////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC660A_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             3mV
* Ultra low input current =              2fA
* Slew rate =                        1.1V/uS
* Gain-bandwidth product =           1.4 MHz 
* Low supply current =                 375uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  11.35N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 3M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4  48.19U
I2  99 50 308.1U
* Load dependent pole
L1  22 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.47K
R4  6  50 5.47K
R5  98 9  1E7
R8  99 49 133.3K
R9  49 50 133.3K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 900
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.721V
V3  10 96 0.721V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.45 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* /////////////////////////////////////////
* LMC660B CMOS Quad Operational Amplifier
* /////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC660B_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =              2fA
* Slew rate =                        1.1V/uS
* Gain-bandwidth product =           1.4 MHz 
* Low supply current =                 375uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  11.35N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 6M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4  48.19U
I2  99 50 308.1U
* Load dependent pole
L1  22 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.47K
R4  6  50 5.47K
R5  98 9  1E7
R8  99 49 133.3K
R9  49 50 133.3K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 900
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.721V
V3  10 96 0.721V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.45 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////
* LMC662 CMOS Dual Operational Amplifier
* ///////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC662A_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             3mV
* Ultra low input current =              2fA
* Slew rate =                        1.1V/uS
* Gain-bandwidth product =           1.4 MHz 
* Low supply current =                 375uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  11.35N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 3M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4  48.19U
I2  99 50 308.1U
* Load dependent pole
L1  22 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.47K
R4  6  50 5.47K
R5  98 9  1E7
R8  99 49 133.3K
R9  49 50 133.3K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 900
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.721V
V3  10 96 0.721V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.45 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-appsp@galaxy.nsc.com

* /////////////////////////////////////////
* LMC662 CMOS Dual Operational Amplifier
* /////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC662_NS   1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =              2fA
* Slew rate =                        1.1V/uS
* Gain-bandwidth product =           1.4 MHz 
* Low supply current =                 375uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  11.35N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 6M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4  48.19U
I2  99 50 308.1U
* Load dependent pole
L1  22 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.47K
R4  6  50 5.47K
R5  98 9  1E7
R8  99 49 133.3K
R9  49 50 133.3K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 900
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.721V
V3  10 96 0.721V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.45 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal.

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6681A CMOS Single OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |   Shutdown
*                   |   |   |   |   |   |
.SUBCKT LMC6681A_NS 1   2  99  50  28  33
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) = 1mV@5V
* Slew rate = 1.2V/uS
* Gain-bandwidth product = 1.2 MHz 
* Amplifier shut-down
*
* NOTE: - Model is for single device only and simulated.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  5.85N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
COUT 28 0 10P
CSD1 41 40 100P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  29 22 DX
D4  22 30 DX
D5  22 26 DX
D6  27 22 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 31 32 DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 1M 1
EP  97 0  99    0  1.0
E1  97 23 99    15 1.0
E2 18 7 32 97 1E-3
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
G5  99 4  39 45 11.5U
G6  99 50 39 45 340U
* Load dependent pole
L1 19 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MPX
M2  6  18 4     99 MPX
M3 41 33 40 40 MN1
M4 45 41 39 39 MP2
M5 45 41 40 40 MN3 
R3  5  50 3.60K
R4  6  50 3.60K
R5  98 9  1E7
R8  42 44 25K
R9  44 50 25K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 55
* +Rout
R17 23 25 55
* +Isc slope control
R18 15 20 1MEG
* -Isc slope control
R19 21 15 400K
R21 98 15 1E6
R22 19 28 900
R23 32 97 100K
R24 99 49 10MEG
R25 49 50 10MEG
R26 33 50 20MEG
R27 39 41 250K
S1 99 42 41 49 SX 
S2 22 36 41 49 SX
VA1 36 19 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.66V
V3  10 96 0.66V
V4  20 29 0.13V
V5  30 21 0.13V
V6  24 26 0.63V
V7  27 25 0.63V
V8 31 96 3.6V 
V9 39 49 1
V10 49 40 1
*
.MODEL DA D    (IS=250E-15)
.MODEL DB D    (IS=175E-15)
.MODEL DX D    (IS=100E-15)
.MODEL MPX PMOS (VTO=-.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MN1 NMOS (VTO=.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MP2 PMOS (VTO=0, KP=7.0547E-4)
.MODEL MN3 NMOS (VTO=0, KP=7.0547E-4)
.MODEL SX VSWITCH (RON=1, ROFF=1E+8, VON=0.01, VOFF=-0.01)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6681B CMOS Single OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |   Shutdown
*                   |   |   |   |   |   |
.SUBCKT LMC6681B_NS 1   2  99  50  28  33
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) = 3mV@5V
* Slew rate = 1.2V/uS
* Gain-bandwidth product = 1.2 MHz 
* Amplifier shut-down
*
* NOTE: - Model is for single device only and simulated.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  5.85N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
COUT 28 0 10P
CSD1 41 40 100P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  29 22 DX
D4  22 30 DX
D5  22 26 DX
D6  27 22 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 31 32 DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 3M 1
EP  97 0  99    0  1.0
E1  97 23 99    15 1.0
E2 18 7 32 97 1E-3
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
G5  99 4  39 45 11.5U
G6  99 50 39 45 340U
* Load dependent pole
L1 19 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MPX
M2  6  18 4     99 MPX
M3 41 33 40 40 MN1
M4 45 41 39 39 MP2
M5 45 41 40 40 MN3 
R3  5  50 3.60K
R4  6  50 3.60K
R5  98 9  1E7
R8  42 44 25K
R9  44 50 25K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 55
* +Rout
R17 23 25 55
* +Isc slope control
R18 15 20 1MEG
* -Isc slope control
R19 21 15 400K
R21 98 15 1E6
R22 19 28 900
R23 32 97 100K
R24 99 49 10MEG
R25 49 50 10MEG
R26 33 50 20MEG
R27 39 41 250K
S1 99 42 41 49 SX 
S2 22 36 41 49 SX
VA1 36 19 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.66V
V3  10 96 0.66V
V4  20 29 0.13V
V5  30 21 0.13V
V6  24 26 0.63V
V7  27 25 0.63V
V8 31 96 3.6V 
V9 39 49 1
V10 49 40 1
*
.MODEL DA D    (IS=250E-15)
.MODEL DB D    (IS=175E-15)
.MODEL DX D    (IS=100E-15)
.MODEL MPX PMOS (VTO=-.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MN1 NMOS (VTO=.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MP2 PMOS (VTO=0, KP=7.0547E-4)
.MODEL MN3 NMOS (VTO=0, KP=7.0547E-4)
.MODEL SX VSWITCH (RON=1, ROFF=1E+8, VON=0.01, VOFF=-0.01)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6682A CMOS DUAL OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |   Shutdown
*                   |   |   |   |   |   |
.SUBCKT LMC6682A_NS 1   2  99  50  28  33
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) = 1mV@5V
* Slew rate = 1.2V/uS
* Gain-bandwidth product = 1.2 MHz 
* Amplifier shut-down
* Power is for one amplifier
*
* NOTE: - Model is for single device only and simulated.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  5.85N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
COUT 28 0 10P
CSD1 41 40 100P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  29 22 DX
D4  22 30 DX
D5  22 26 DX
D6  27 22 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 31 32 DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 1M 1
EP  97 0  99    0  1.0
E1  97 23 99    15 1.0
E2 18 7 32 97 1E-3
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
G5  99 4  39 45 11.5U
G6  99 50 39 45 340U
* Load dependent pole
L1 19 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MPX
M2  6  18 4     99 MPX
M3 41 33 40 40 MN1
M4 45 41 39 39 MP2
M5 45 41 40 40 MN3 
R3  5  50 3.60K
R4  6  50 3.60K
R5  98 9  1E7
R8  42 44 25K
R9  44 50 25K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 55
* +Rout
R17 23 25 55
* +Isc slope control
R18 15 20 1MEG
* -Isc slope control
R19 21 15 400K
R21 98 15 1E6
R22 19 28 900
R23 32 97 100K
R24 99 49 10MEG
R25 49 50 10MEG
R26 33 50 20MEG
R27 39 41 250K
S1 99 42 41 49 SX 
S2 22 36 41 49 SX
VA1 36 19 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.66V
V3  10 96 0.66V
V4  20 29 0.13V
V5  30 21 0.13V
V6  24 26 0.63V
V7  27 25 0.63V
V8 31 96 3.6V 
V9 39 49 1
V10 49 40 1
*
.MODEL DA D    (IS=250E-15)
.MODEL DB D    (IS=175E-15)
.MODEL DX D    (IS=100E-15)
.MODEL MPX PMOS (VTO=-.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MN1 NMOS (VTO=.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MP2 PMOS (VTO=0, KP=7.0547E-4)
.MODEL MN3 NMOS (VTO=0, KP=7.0547E-4)
.MODEL SX VSWITCH (RON=1, ROFF=1E+8, VON=0.01, VOFF=-0.01)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6682B CMOS DUAL OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |   Shutdown
*                   |   |   |   |   |   |
.SUBCKT LMC6682B_NS 1   2  99  50  28  33
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) = 3mV@5V
* Slew rate = 1.2V/uS
* Gain-bandwidth product = 1.2 MHz 
* Amplifier shut-down
* Power is for one amplifier
*
* NOTE: - Model is for single device only and simulated.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  5.85N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
COUT 28 0 10P
CSD1 41 40 100P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  29 22 DX
D4  22 30 DX
D5  22 26 DX
D6  27 22 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 31 32 DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 3M 1
EP  97 0  99    0  1.0
E1  97 23 99    15 1.0
E2 18 7 32 97 1E-3
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
G5  99 4  39 45 11.5U
G6  99 50 39 45 340U
* Load dependent pole
L1 19 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MPX
M2  6  18 4     99 MPX
M3 41 33 40 40 MN1
M4 45 41 39 39 MP2
M5 45 41 40 40 MN3 
R3  5  50 3.60K
R4  6  50 3.60K
R5  98 9  1E7
R8  42 44 25K
R9  44 50 25K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 55
* +Rout
R17 23 25 55
* +Isc slope control
R18 15 20 1MEG
* -Isc slope control
R19 21 15 400K
R21 98 15 1E6
R22 19 28 900
R23 32 97 100K
R24 99 49 10MEG
R25 49 50 10MEG
R26 33 50 20MEG
R27 39 41 250K
S1 99 42 41 49 SX 
S2 22 36 41 49 SX
VA1 36 19 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.66V
V3  10 96 0.66V
V4  20 29 0.13V
V5  30 21 0.13V
V6  24 26 0.63V
V7  27 25 0.63V
V8 31 96 3.6V 
V9 39 49 1
V10 49 40 1
*
.MODEL DA D    (IS=250E-15)
.MODEL DB D    (IS=175E-15)
.MODEL DX D    (IS=100E-15)
.MODEL MPX PMOS (VTO=-.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MN1 NMOS (VTO=.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MP2 PMOS (VTO=0, KP=7.0547E-4)
.MODEL MN3 NMOS (VTO=0, KP=7.0547E-4)
.MODEL SX VSWITCH (RON=1, ROFF=1E+8, VON=0.01, VOFF=-0.01)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6684A CMOS QUAD OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |   Shutdown
*                   |   |   |   |   |   |
.SUBCKT LMC6684A_NS 1   2  99  50  28  33
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) = 1mV@5V
* Slew rate = 1.2V/uS
* Gain-bandwidth product = 1.2 MHz 
* Amplifier shut-down
* Power is for one amplifier
*
* NOTE: - Model is for single device only and simulated.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  5.85N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
COUT 28 0 10P
CSD1 41 40 100P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  29 22 DX
D4  22 30 DX
D5  22 26 DX
D6  27 22 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 31 32 DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 1M 1
EP  97 0  99    0  1.0
E1  97 23 99    15 1.0
E2 18 7 32 97 1E-3
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
G5  99 4  39 45 11.5U
G6  99 50 39 45 340U
* Load dependent pole
L1 19 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MPX
M2  6  18 4     99 MPX
M3 41 33 40 40 MN1
M4 45 41 39 39 MP2
M5 45 41 40 40 MN3 
R3  5  50 3.60K
R4  6  50 3.60K
R5  98 9  1E7
R8  42 44 25K
R9  44 50 25K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 55
* +Rout
R17 23 25 55
* +Isc slope control
R18 15 20 1MEG
* -Isc slope control
R19 21 15 400K
R21 98 15 1E6
R22 19 28 900
R23 32 97 100K
R24 99 49 10MEG
R25 49 50 10MEG
R26 33 50 20MEG
R27 39 41 250K
S1 99 42 41 49 SX 
S2 22 36 41 49 SX
VA1 36 19 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.66V
V3  10 96 0.66V
V4  20 29 0.13V
V5  30 21 0.13V
V6  24 26 0.63V
V7  27 25 0.63V
V8 31 96 3.6V 
V9 39 49 1
V10 49 40 1
*
.MODEL DA D    (IS=250E-15)
.MODEL DB D    (IS=175E-15)
.MODEL DX D    (IS=100E-15)
.MODEL MPX PMOS (VTO=-.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MN1 NMOS (VTO=.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MP2 PMOS (VTO=0, KP=7.0547E-4)
.MODEL MN3 NMOS (VTO=0, KP=7.0547E-4)
.MODEL SX VSWITCH (RON=1, ROFF=1E+8, VON=0.01, VOFF=-0.01)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC6684B CMOS QUAD OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |   Shutdown
*                   |   |   |   |   |   |
.SUBCKT LMC6684B_NS 1   2  99  50  28  33
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) = 3mV@5V
* Slew rate = 1.2V/uS
* Gain-bandwidth product = 1.2 MHz 
* Amplifier shut-down
* Power is for one amplifier
*
* NOTE: - Model is for single device only and simulated.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  5.85N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
COUT 28 0 10P
CSD1 41 40 100P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  29 22 DX
D4  22 30 DX
D5  22 26 DX
D6  27 22 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
D11 31 32 DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 3M 1
EP  97 0  99    0  1.0
E1  97 23 99    15 1.0
E2 18 7 32 97 1E-3
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
G5  99 4  39 45 11.5U
G6  99 50 39 45 340U
* Load dependent pole
L1 19 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MPX
M2  6  18 4     99 MPX
M3 41 33 40 40 MN1
M4 45 41 39 39 MP2
M5 45 41 40 40 MN3 
R3  5  50 3.60K
R4  6  50 3.60K
R5  98 9  1E7
R8  42 44 25K
R9  44 50 25K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 55
* +Rout
R17 23 25 55
* +Isc slope control
R18 15 20 1MEG
* -Isc slope control
R19 21 15 400K
R21 98 15 1E6
R22 19 28 900
R23 32 97 100K
R24 99 49 10MEG
R25 49 50 10MEG
R26 33 50 20MEG
R27 39 41 250K
S1 99 42 41 49 SX 
S2 22 36 41 49 SX
VA1 36 19 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.66V
V3  10 96 0.66V
V4  20 29 0.13V
V5  30 21 0.13V
V6  24 26 0.63V
V7  27 25 0.63V
V8 31 96 3.6V 
V9 39 49 1
V10 49 40 1
*
.MODEL DA D    (IS=250E-15)
.MODEL DB D    (IS=175E-15)
.MODEL DX D    (IS=100E-15)
.MODEL MPX PMOS (VTO=-.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MN1 NMOS (VTO=.6 KP=7.0547E-4 GAMMA=1.1)
.MODEL MP2 PMOS (VTO=0, KP=7.0547E-4)
.MODEL MN3 NMOS (VTO=0, KP=7.0547E-4)
.MODEL SX VSWITCH (RON=1, ROFF=1E+8, VON=0.01, VOFF=-0.01)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

**/////////////////////////////////////////////////
*LMC6762A  CMOS Comparator Macro-Model
*/////////////////////////////////////////////////
*
* connections:       non-inverting input
*                    |      inverting input
*                    |      |      output
*                    |      |      |      positive power supply
*                    |      |      |      |      negative power supply
*                    |      |      |      |      |
*                    |      |      |      |      |
.SUBCKT LMC6762A_NS  3      2      6      4      5
*
*Features
*Low Power Consumption
*Wide Range of Supply
*4us Propagation delay at 100mv Overdrive
*
*----- input satge -----
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+10
RD2 19 11 5e+10
* Diff. Input Resistance
RCM 11 10 9.975e+12
* Common Mode Input Resistance
*----- supply current ------
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
RSLOPE 4 5 1e+12
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.000006
* Quiescent Supply Current
*----- VOS bridge -----
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
RAX 122 10 MRAX 1.009000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=0)
*----- delay stage -----
RX8 40 815 10K
RY8 815 50 5K
RBA8 815 50 5K
RBB8 815 811 1K
EIN8 810 811 3 2 -1
EVOSS 814 811 122 121 1
*===
RCA8 40 812 1K
RCB8 40 813 1K
DDA8 812 813 DDEL1
DDB8 813 812 DDEL2
* Delay Time Settings
CDB8 813 812 10P
RCDB8 813 812 1MEG
FSET8 809 50 VSENS1 1
CCC 809 50 5P
QDN1 812 810 809 NPNX
QDN2 813 814 809 NPNX
.MODEL NPNX NPN (BF=100 RE=25)
.MODEL DDEL1 D (IS=1e-6 TT=5.2U N=1.4 )
.MODEL DDEL2 D (IS=4e-6 TT=2.5U N=0.8 )
GDM 10 57 812 813 1
*----- start-up -----
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
*----- temp. Coef. ----- 
FSET 10 31 VSENS1 1.0
RVOS 31 32 1K
RIB 32 33 MRIB 1K 
.MODEL MRIB RES (TC1=0.0036363)
RISC 33 34 MRISC 1K 
.MODEL MRISC RES (TC1=0)
R001 34 10 1K
*----- CMRR -----
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
RCM1 39 41 1778.28
CCM 41 10 1.59155e-10
* CMRR vs. Freq.
*----- PSRR -----
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
RPSR1 44 45 1000
CPSR 45 10 1.59155e-10
* PSRR vs. Freq.
*----- IB temp. -----
FTEMP 10 27 VSENS1 1.0
ETEMP 27 28 32 33 0.6184
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
*----- Out Curr. sense & set -----
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
*----- comm. input sense -----
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
ECMP 40 97 26 10 0.2
ECMN 95 50 26 10 0.1
*----- inter-stage -----
GOS 10 57 122 121 1.0
GOSD 10 57 11 0 0.14m
FCMR 10 57 VCMX 1200
* Low Freq. CMRR
FPSR 10 57 VPSX 1450
* Low Freq. PSRR
FCXX 57 10 VCXX 100
RDM 57 10 72552
C2 57 10 1.09683e-14
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 129.3
ELIMN 10 52 26 10 199.3
*
G2 58 10 57 10 1.0e-06
R2 58 10 13.7832
GO2 59 10 58 10 18
* Avol and Slew-Rate Settings
RO2 59 10 1K
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
*----- output stage -----
GO3 10 71 59 10 1
RO3 71 10 1
RDN2 710 71 100
RDP 720 72 100
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
RNO 78 81 1
RPO 79 81 1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
C1 58 59 1e-10
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
EPOS 40 74 26 10 0.05
ENEG 75 50 26 10 0.04
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 0.00032
GSINK 72 75 33 34 0.00045
* Output Current Settings
ROO 81 86 20
.MODEL DMOD1 D
.MODEL DMOD2 D (IS=1e-17)
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
RA 73 40 10e6
RB 72 50 10e6
RC 72 73 10e6
RD 10 57 10e6
RE 24 10 10e6
RF 93 10 10e6
*
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*/////////////////////////////////////////////////
*LMC6762B  CMOS Comparator Macro-Model
*/////////////////////////////////////////////////
*
* connections:       non-inverting input
*                    |      inverting input
*                    |      |      output
*                    |      |      |      positive power supply
*                    |      |      |      |      negative power supply
*                    |      |      |      |      |
*                    |      |      |      |      |
.SUBCKT LMC6762B_NS  3      2      6      4      5
*
*Features
*Low Power Consumption
*Wide Range of Supply
*4us Propagation delay at 100mv Overdrive
* 
*----- input satge -----
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+10
RD2 19 11 5e+10
* Diff. Input Resistance
RCM 11 10 9.975e+12
* Common Mode Input Resistance
*----- supply current ------
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
RSLOPE 4 5 1e+12
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.000006
* Quiescent Supply Current
*----- VOS bridge -----
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
RAX 122 10 MRAX 1.027e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=0)
*----- delay stage -----
RX8 40 815 10K
RY8 815 50 5K
RBA8 815 50 5K
RBB8 815 811 1K
EIN8 810 811 3 2 -1
EVOSS 814 811 122 121 1
*===
RCA8 40 812 1K
RCB8 40 813 1K
DDA8 812 813 DDEL1
DDB8 813 812 DDEL2
* Delay Time Settings
CDB8 813 812 10P
RCDB8 813 812 1MEG
FSET8 809 50 VSENS1 1
CCC 809 50 5P
QDN1 812 810 809 NPNX
QDN2 813 814 809 NPNX
.MODEL NPNX NPN (BF=100 RE=25)
.MODEL DDEL1 D (IS=1e-6 TT=5.2U N=1.4 )
.MODEL DDEL2 D (IS=4e-6 TT=2.5U N=0.8 )
GDM 10 57 812 813 1
*----- start-up -----
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
*----- temp. Coef. ----- 
FSET 10 31 VSENS1 1.0
RVOS 31 32 1K
RIB 32 33 MRIB 1K 
.MODEL MRIB RES (TC1=0.0036363)
RISC 33 34 MRISC 1K 
.MODEL MRISC RES (TC1=0)
R001 34 10 1K
*----- CMRR -----
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
RCM1 39 41 1778.28
CCM 41 10 1.59155e-10
* CMRR vs. Freq.
*----- PSRR -----
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
RPSR1 44 45 1000
CPSR 45 10 1.59155e-10
* PSRR vs. Freq.
*----- IB temp. -----
FTEMP 10 27 VSENS1 1.0
ETEMP 27 28 32 33 0.6184
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
*----- Out Curr. sense & set -----
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
*----- comm. input sense -----
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
ECMP 40 97 26 10 0.2
ECMN 95 50 26 10 0.1
*----- inter-stage -----
GOS 10 57 122 121 1.0
GOSD 10 57 11 0 0.14m
FCMR 10 57 VCMX 1200
* Low Freq. CMRR
FPSR 10 57 VPSX 1450
* Low Freq. PSRR
FCXX 57 10 VCXX 100
RDM 57 10 72552
C2 57 10 1.09683e-14
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 129.3
ELIMN 10 52 26 10 199.3
*
G2 58 10 57 10 1.0e-06
R2 58 10 13.7832
GO2 59 10 58 10 18
* Avol and Slew-Rate Settings
RO2 59 10 1K
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
*----- output stage -----
GO3 10 71 59 10 1
RO3 71 10 1
RDN2 710 71 100
RDP 720 72 100
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
RNO 78 81 1
RPO 79 81 1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
C1 58 59 1e-10
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
EPOS 40 74 26 10 0.05
ENEG 75 50 26 10 0.04
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 0.00032
GSINK 72 75 33 34 0.00045
* Output Current Settings
ROO 81 86 20
.MODEL DMOD1 D
.MODEL DMOD2 D (IS=1e-17)
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
RA 73 40 10e6
RB 72 50 10e6
RC 72 73 10e6
RD 10 57 10e6
RE 24 10 10e6
RF 93 10 10e6
*
.ENDS 
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*/////////////////////////////////////////////////
*LMC6772A  CMOS Comparator Macro-Model
*/////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |      inverting input
*                   |      |      output
*                   |      |      |      positive power supply
*                   |      |      |      |      negative power supply
*                   |      |      |      |      |
*                   |      |      |      |      |
.SUBCKT LMC6772A_NS 3      2      6      4      5
*
*Features
*Open Drain Output
*Low Power Consumption
*Wide Range of Supply
*5us Response Time at 5V and 100mv Overdrive
*
*----- input satge -----
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+10
RD2 19 11 5e+10
* Diff. Input Resistance
RCM 11 10 9.975e+12
* Common Mode Input Resistance
*----- supply current ------
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
RSLOPE 4 5 1e+12
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.000006
* Quiescent Supply Current
*----- VOS bridge -----
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
RAX 122 10 MRAX 1.00930e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=0)
*----- delay stage -----
RX8 40 815 10K
RY8 815 50 5K
RBA8 815 50 5K
RBB8 815 811 1K
EIN8 810 811 3 2 -1
EVOSS 814 811 122 121 1
*===
RCA8 40 812 1K
RCB8 40 813 1K
DDA8 812 813 DDEL1
DDB8 813 812 DDEL2
* Delay Time Settings
CDB8 813 812 10P
RCDB8 813 812 1MEG
FSET8 809 50 VSENS1 1
CCC 809 50 5P
QDN1 812 810 809 NPNX
QDN2 813 814 809 NPNX
.MODEL NPNX NPN (BF=100 RE=25)
.MODEL DDEL2 D (IS=1e-6 TT=9.5U N=4.0)
.MODEL DDEL1 D (IS=4e-6 TT=12.0U N=4.5)
GDM 10 57 812 813 1
*----- start-up -----
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
*----- temp. Coef. ----- 
FSET 10 31 VSENS1 1.0
RVOS 31 32 1K
RIB 32 33 MRIB 1K 
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.0036363)
RISC 33 34 MRISC 1K 
.MODEL MRISC RES (TC1=0)
R001 34 10 1K
*----- CMRR -----
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
RCM1 39 41 1778.28
CCM 41 10 1.59155e-10
* CMRR vs. Freq.
*----- PSRR -----
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
RPSR1 44 45 1000
CPSR 45 10 1.59155e-10
* PSRR vs. Freq.
*----- IB temp. -----
FTEMP 10 27 VSENS1 1.0
ETEMP 27 28 32 33 0.6184
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
*----- Out Curr. sense & set -----
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
*----- comm. input sense -----
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
ECMP 40 97 26 10 0.2
ECMN 95 50 26 10 0.1
*----- inter-stage -----
GOS 10 57 122 121 1.0
GOSD 10 57 11 0 0.14m
FCMR 10 57 VCMX 1000
* Low Freq. CMRR
FPSR 10 57 VPSX 1600
* Low Freq. PSRR
FCXX 57 10 VCXX 100
RDM 57 10 7255.2
C2 57 10 1.09683e-13
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
ELIMN 10 52 26 10 99.3
*
G2 58 10 57 10 1.0e-05
R2 58 10 13.7832
GO2 59 10 58 10 10
* Avol and Slew-Rate Settings
RO2 59 10 1K
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
*----- output stage -----
GO3 10 71 59 10 1
RO3 71 10 1
RDP 720 72 100
RPO 79 81 28
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
C1 58 59 1e-10
VOON 77 50 DC 0
QNP 77 72 79 PNP1
VOX 86 6 DC 0
VOOP 40 76 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
ENEG 75 50 26 10 0.04
* Output Voltage Swing Settings
GSINK 72 75 33 34 0.00045
* Output Current Settings
ROO 81 86 0.1
.MODEL DMOD1 D
.MODEL DMOD2 D (IS=1e-17)
.MODEL PNP1 PNP (BF=100 IS=1e-13)
RA 73 40 10e6
RB 72 50 10e6
RC 72 73 10e6
RD 10 57 10e6
RE 24 10 10e6
RF 93 10 10e6
*
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*/////////////////////////////////////////////////
*LMC6772B  CMOS Comparator Macro-Model
*/////////////////////////////////////////////////
*
* connections:       non-inverting input
*                    |      inverting input
*                    |      |      output
*                    |      |      |      positive power supply
*                    |      |      |      |      negative power supply
*                    |      |      |      |      |
*                    |      |      |      |      |
.SUBCKT LMC6772B_NS  3      2      6      4      5
*
*Features
*Open Drain Output
*Low Power Consumption
*Wide Range of Supply
*5us Response Time at 5V and 100mv Overdrive
*
*----- input satge -----
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+10
RD2 19 11 5e+10
* Diff. Input Resistance
RCM 11 10 9.975e+12
* Common Mode Input Resistance
*----- supply current ------
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
RSLOPE 4 5 1e+12
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.000006
* Quiescent Supply Current
*----- VOS bridge -----
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
RAX 122 10 MRAX 1.0280e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=0)
*----- delay stage -----
RX8 40 815 10K
RY8 815 50 5K
RBA8 815 50 5K
RBB8 815 811 1K
EIN8 810 811 3 2 -1
EVOSS 814 811 122 121 1
*===
RCA8 40 812 1K
RCB8 40 813 1K
DDA8 812 813 DDEL1
DDB8 813 812 DDEL2
* Delay Time Settings
CDB8 813 812 10P
RCDB8 813 812 1MEG
FSET8 809 50 VSENS1 1
CCC 809 50 5P
QDN1 812 810 809 NPNX
QDN2 813 814 809 NPNX
.MODEL NPNX NPN (BF=100 RE=25)
.MODEL DDEL2 D (IS=1e-6 TT=9.5U N=4.0)
.MODEL DDEL1 D (IS=4e-6 TT=12.0U N=4.5)
GDM 10 57 812 813 1
*----- start-up -----
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
*----- temp. Coef. ----- 
FSET 10 31 VSENS1 1.0
RVOS 31 32 1K
RIB 32 33 MRIB 1K 
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.0036363)
RISC 33 34 MRISC 1K 
.MODEL MRISC RES (TC1=0)
R001 34 10 1K
*----- CMRR -----
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
RCM1 39 41 1778.28
CCM 41 10 1.59155e-10
* CMRR vs. Freq.
*----- PSRR -----
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
RPSR1 44 45 1000
CPSR 45 10 1.59155e-10
* PSRR vs. Freq.
*----- IB temp. -----
FTEMP 10 27 VSENS1 1.0
ETEMP 27 28 32 33 0.6184
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
*----- Out Curr. sense & set -----
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
*----- comm. input sense -----
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
ECMP 40 97 26 10 0.2
ECMN 95 50 26 10 0.1
*----- inter-stage -----
GOS 10 57 122 121 1.0
GOSD 10 57 11 0 0.14m
FCMR 10 57 VCMX 1000
* Low Freq. CMRR
FPSR 10 57 VPSX 1600
* Low Freq. PSRR
FCXX 57 10 VCXX 100
RDM 57 10 7255.2
C2 57 10 1.09683e-13
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
ELIMN 10 52 26 10 99.3
*
G2 58 10 57 10 1.0e-05
R2 58 10 13.7832
GO2 59 10 58 10 10
* Avol and Slew-Rate Settings
RO2 59 10 1K
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
*----- output stage -----
GO3 10 71 59 10 1
RO3 71 10 1
RDP 720 72 100
RPO 79 81 28
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
C1 58 59 1e-10
VOON 77 50 DC 0
QNP 77 72 79 PNP1
VOX 86 6 DC 0
VOOP 40 76 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
ENEG 75 50 26 10 0.04
* Output Voltage Swing Settings
GSINK 72 75 33 34 0.00045
* Output Current Settings
ROO 81 86 0.1
.MODEL DMOD1 D
.MODEL DMOD2 D (IS=1e-17)
.MODEL PNP1 PNP (BF=100 IS=1e-13)
RA 73 40 10e6
RB 72 50 10e6
RC 72 73 10e6
RD 10 57 10e6
RE 24 10 10e6
RF 93 10 10e6
*
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*////////////////////////////////////////////////////////////////////
* LMC6953  PCI Local Bus Power Supervisor  Macro-Model
* Rev:  9/10/96 ABG
*////////////////////////////////////////////////////////////////////
*
* Connections          Power Ground
*		       |   Ground (Common)
*	               |   |   3.3V Input
*                      |   |   |   RESET #    
*                      |   |   |   |   5V Input	
*                      |   |   |   |   |   C_EXT			
*                      |   |   |   |   |   |   MR#		
*                      |   |   |   |   |   |   |   VDD
.SUBCKT   LMC6953_NS   1   2   3   4   5   6   7   8
* Features:
* Compliant to PCI Spec. Rev. 2.1
* Under and Over Voltage Detection for 3.3V and 5V
* Power Failure Detection
* Manual Reset Input
* Guaranteed RESET Assetion at VDD=1.1V
* Adjustable Rest Delay
* Open-Drain Output
*////////////////////////////////////////////////////////////////////
*
* CAUTION: Set ITL5=0  for improved convergence 
*
*////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*////////////////////////////////////////////////////////////////////
*
** Voltage-Sense Input Resistors  
R_5V   5  2   35K
R_33V   3  2  35K
** Manual Reset Input
R_VMR  7  2  1e9
** Power Dissipation
R_ICC   8    2   R_ICCMOD   1
.MODEL  R_ICCMOD  RES  (R=6.25K  TC1=-0.0012)
*** Ground Connections
RG1A   1  2   1e-3
RG1B   1  2   1e-3
**  Connect 1C1_A  5V Window Comp.
E_5V    a3    2    5    2   1.0 
**  Connect 1C1_B  3.3V Window Comp.
E_3V    b3    2    3   2   1.0 
** Connect  M_Gate: Controls Reset Timer
E_a4_1   m11  2  a4  2  1.0
E_b4_1   m12  2   b4  2  1.0
E_7_1   m13   2   7  2  1.0
**  Connect  N_Gate:  Controls  Reset Output
E_a4_2   n11  2   a4  2   1.0
E_b4_2   n12  2   b4   2  1.0
E_7_2   n13  2   7  2   0.2 
E_p4   n14   2   p4    2  1.0 
** Add Delay Section
E_n4   q3   2  n4   2   1.0
** Add  RESET Output MOS Device
G_q5x2    2    q50    q5   2   1e-3
R_MOS1    2    q50    5K
F_VDD        2    q50    VA1_T    1.0
F_START    2     q50     VA1_R    -3.0
MN1   4   q50   2  2   MN1MOD  M=10
.MODEL MN1MOD NMOS  (LEVEL=1 W=25u   L=1u  VTO=0.5   GAMMA=0.01)  
** Add Timer Section
E_m5    p50  2  m5   2   5.0
MN2  6   p50   2  2   MN2MOD  M=100
.MODEL MN2MOD NMOS  (LEVEL=1 W=25u   L=1u  VTO=0.5 )
DCLMP   6    8  DMOD3
.MODEL DMOD3  D  (RS=10)
I_TIMER    8   6   1.25e-7
** Timer Comparator
E_6   p3  2   6  2  1.0
** Add  Power Out Short  Delay Comp.
E_5x3   s3   2    5   3    -1.0
R_VTEST   s4   s40   1K   
VTEST   s40   2  DC  0   
** Add Start-Up Circuit
E_8_1   r3   2    8    2    1.0
** Add VDD Enable Circuit
E_8_2  t3   2    8    2    1.0
**  Begin Macro Block 1C1_A.FLT  **
RX1_A 	a3 	a16 	10
RX2_A 	a3 	2 	1E9
CX1_A 	a16 	2 	10E-12
IA1_A 	2 	a10 	DC 	1E-3
CA1_A 	a10 	2 	1E-13
DA1_A 	a10 	a11 	DMOD1_A
DA2_A 	a10 	a15 	DMOD1_A
DB1_A 	a10 	a12 	DMOD1_A
VA1_A 	a11 	a13 	DC 	0
EA2_A 	a17 	2 	a13 	2 	-1
FY1_A 	2 	a4 	VB1_A 	100
RY1_A 	a4 	2 	10
CY1_A 	a4 	2 	10E-12
VRY_A 	a19 	2 	DC 	1.0
EY2_A 	a18 	a19 	a4 	2 	-1.0
RY2_A 	a18 	a5 	10
RY3_A 	a5 	2 	1E9
.MODEL  DMOD1_A  D  (RS=1)
***** Variables ***
RA1_A 	a10 	2 	1E8
EA1_A 	a13 	2 	a3 	2 	10
VB1_A 	a12 	2 	DC 	44
VH_A 	a15 	a17 	DC 	100
** Begin Macro block IC1_B.FLT **
RX1_B 	b3 	b16 	10
RX2_B 	b3 	2 	1E9
CX1_B 	b16 	2 	10E-12
IA1_B 		2 	b10 	DC 	1E-3
CA1_B 	b10 	2 	1E-13
DA1_B 	b10 	b11 	DMOD1_B
DA2_B 	b10 	b15 	DMOD1_B
DB1_B 	b10 	b12 	DMOD1_B
VA1_B 	b11 	b13 	DC 	0
EA2_B 	b17 	2 	b13 	2 	-1
FY1_B 	2 	b4 	VB1_B 	100
RY1_B 	b4 	2 	10
CY1_B 	b4 	2 	10E-12
VRY_B 	b19 	2 	DC 	1.0
EY2_B 	b18 	b19 	b4 	2 	-1.0
RY2_B 	b18 	b5 	10
RY3_B 	b5 	2 	1E9
.MODEL  DMOD1_B  D  (RS=1)
***** Variables ***
RA1_B 	b10 	2 	1E8
EA1_B 	b13 	2 	b3 	2 	10
VB1_B 	b12 	2 	DC 	26.5
VH_B 	b15 	b17 	DC 	66
**  Begin Macro Block M_GATE.FLT **
RX11A_M 	m11 	2 	1E9
RX11B_M 	m11 	2 	1E9
RX12A_M 	m12 	2 	1E9
RX12B_M 	m12 	2 	1E9
RX13A_M 	m13 	2 	1E9
RX13B_M 	m13 	2 	1E9
IA1_M 	2 	m30 	DC 	1E-3
RIA1_M 	m30 	2 	1E6
CIA1_M 	m30 	2 	1E-12
VA1_M 	m30 	m33 	DC 	0
DB_M 	m30 	m32 	DMOD1_M
VB1_M 	m32 	2 	DC 	0.5
DA1_M 	m33 	m21 	DMOD1_M
EA1_M 	m21 	2 	m11 	2 	1.0
DA2_M 	m33 	m22 	DMOD1_M
EA2_M 	m22 	2 	m12 	2 	1.0
DA3_M 	m33 	m23 	DMOD1_M
EA3_M 	m23 	2 	m13 	2 	1.0
FY1_M 	2 	m4 	VB1_M 	100
RY1_M 	m4 	2 	10
CY1_M 	m4 	2 	10E-12
VRY_M 	m36 	2 	DC 	1.0
EY2_M 	m38 	m36 	m4 	2 	-1.0
RY2_M 	m38 	m5 	10
CY3_M 	m5 	2 	1E-12
.MODEL  DMOD1_M  D  (RS=1)
** Begin Macro Block N_GATE **
RX11A_N 	n11 	2 	1E9
RX11B_N 	n11 	2 	1E9
RX12A_N 	n12 	2 	1E9
RX12B_N 	n12 	2 	1E9
RX13A_N 	n13 	2 	1E9
RX13B_N 	n13 	2 	1E9
RX14A_N 	n14 	2 	1E9
RX14B_N 	n14 	2 	1E9
IA1_N 	2 	n30 	DC 	1E-3
RIA1_N 	n30 	2 	1E6
CIA1_N 	n30 	2 	1E-12
VA1_N 	n30 	n33 	DC 	0
DB_N 	n30 	n32 	DMOD1_N
VB1_N 	n32 	2 	DC 	0.5
DA1_N 	n33 	n21 	DMOD1_N
EA1_N 	n21 	2 	n11 	2 	1.0
DA2_N 	n33 	n22 	DMOD1_N
EA2_N 	n22 	2 	n12 	2 	1.0
DA3_N 	n33 	n23 	DMOD1_N
EA3_N 	n23 	2 	n13 	2 	1.0
DA4_N 	n33 	n24 	DMOD1_N
EA4_N 	n24 	2 	n14 	2 	1.0
FY1_N 	2 	n4 	VB1_N 	100
RY1_N 	n4 	2 	10
CY1_N 	n4 	2 	10E-12
VRY_N 	n36 	2 	DC 	1.0
EY2_N 	n38 	n36 	n4 	2 	-1.0
RY2_N 	n38 	n5 	10
CY3_N 	n5 	2 	1E-12
.MODEL  DMOD1_N  D  (RS=1)
**  Begin Macro Block 1A2_Q.FLT  **
RX1_Q 	q3 	q16 	10
RX2_Q 	q3 	2 	1E9
CX1_Q 	q16 	2 	10E-12
DD1_Q 	q35 	q36 	DMOD1_Q
DD2_Q 	q37 	q35 	DMOD1_Q
VP1_Q 	q36 	2 	9.4
VN1_Q 	q37 	2 	-9.4
CDD_Q 	q35 	2 	10E-12
IA1_Q 	2 	q10 	DC 	1E-3
*FIA1_Q 	2 	q10    VSTART  1.0
RA1_Q 	q10 	2 	1E6
CA1_Q 	q10 	2 	1E-12
DA1_Q 	q10 	q11 	DMOD1_Q
DB1_Q 	q10 	q12 	DMOD1_Q
EA1_Q 	q11 	q13 	q35 	2 	1
VA1_Q 	q13 	2 	DC 	0
VB1_Q 	q12 	2 	DC 	0
FY1_Q 	2 	q4 	VB1_Q 	100
RY1_Q 	q4 	2 	10
CY1_Q 	q4 	2 	10E-12
VRY_Q 	q19 	2 	DC 	1.0
EY2_Q 	q17 	q19 	q4 	2 	-1.0
RY2_Q 	q17 	q5 	10
RY3_Q 	q5 	2 	1E9
.MODEL  DMOD1_Q  D  (RS=1)
*** Variables 
IDD_Q 	q35 	2 	DC 	6.35E-4
GDD_Q 	2 	q35 	q16 	2 	12.7E-4
** Short Delay Signal
FDD_TEST     2     q35       VTEST    -7.5
**  Begin Macro Block 1A1_P.FLT  **
RX1_P 	p3 	p16 	10
RX2_P 	p3 	2 	1E9
CX1_P 	p16 	2 	10E-12
IA1_P 	2 	p10 	DC 	1E-3
RA1_P 	p10 	2 	10E6
CA1_P 	p10 	2 	1E-12
DA1_P 	p10 	p11 	DMOD1_P
DB1_P 	p10 	p12 	DMOD1_P
EA1_P 	p11 	p13 	p3 	2 	10
VA1_P 	p13 	2 	DC 	0
VB1_P 	p12 	2 	DC 	12.5
FY1_P 	2 	p4 	VB1_P 	100
RY1_P 	p4 	2 	10
CY1_P 	p4 	2 	10E-12
VRY_P 	p19 	2 	DC 	1.0
EY2_P 	p17 	p19 	p4 	2 	-1.0
RY2_P 	p17 	p5 	10
RY3_P 	p5 	2 	1E9
.MODEL  DMOD1_P  D  (RS=1)
**  Begin Macro Block 1A1_S.FLT **
RX1_S 	s3 	s16 	10
RX2_S 	s3 	2 	1E9
CX1_S 	s16 	2 	10E-12
IA1_S 	2 	s10 	DC 	1E-3
RA1_S 	s10 	2 	10E6
CA1_S 	s10 	2 	1E-12
DA1_S 	s10 	s11 	DMOD1_S
DB1_S 	s10 	s12 	DMOD1_S
EA1_S 	s11 	s13 	s3 	2 	10
VA1_S 	s13 	2 	DC 	0
VB1_S 	s12 	2 	DC 	3
FY1_S 	2 	s4 	VB1_S 	100
RY1_S 	s4 	2 	10
CY1_S 	s4 	2 	10E-12
VRY_S 	s19 	2 	DC 	1.0
EY2_S 	s17 	s19 	s4 	2 	-1.0
RY2_S 	s17 	s5 	10
RY3_S 	s5 	2 	1E9
.MODEL  DMOD1_S  D  (RS=1)
**  Begin Macro Block 1A1_R.FLT  **
RX1_R 	r3 	r16 	10
RX2_R 	r3 	2 	1E9
CX1_R 	r16 	2 	10E-12
IA1_R 		2 	r10 	DC 	1E-3
RA1_R 	r10 	2 	10E6
CA1_R 	r10 	2 	1E-12
DA1_R 	r10 	r11 	DMOD1_R
DB1_R 	r10 	r12 	DMOD1_R
EA1_R 	r11 	r13 	r3 	2 	10
VA1_R 	r13 	2 	DC 	0
VB1_R 	r12 	2 	DC 	10
FY1_R 	2 	r4 	VB1_R 	1
RY1_R 	r4 	r40 	1000
VSTART     r40   2  DC  0
CY1_R 	r4 	2 	10E-12
VRY_R 	r19 	2 	DC 	1.0
EY2_R 	r17 	r19 	r4 	2 	-1.0
RY2_R 	r17 	r5 	10
RY3_R 	r5 	2 	1E9
.MODEL  DMOD1_R  D  (RS=100)
**  Begin Macro Block 1A1_T.FLT **
RX1_T 	t3 	t16 	10
RX2_T 	t3 	2 	1E9
CX1_T 	t16 	2 	10E-12
IA1_T 		2 	t10 	DC 	1E-3
RA1_T 	t10 	2 	10E6
CA1_T 	t10 	2 	1E-12
DA1_T 	t10 	t11 	DMOD1_T
DB1_T 	t10 	t12 	DMOD1_T
EA1_T 	t11 	t13 	t3 	2 	10
VA1_T 	t13 	2 	DC 	0
VB1_T 	t12 	2 	DC 	44
FY1_T 	2 	t4 	VB1_T 	100
RY1_T 	t4 	2 	10
CY1_T 	t4 	2 	10E-12
VRY_T 	t19 	2 	DC 	1.0
EY2_T 	t17 	t19 	t4 	2 	-1.0
RY2_T 	t17 	t5 	10
RY3_T 	t5 	2 	1E9
.MODEL  DMOD1_T  D  (RS=1)
*****
.ENDS  LMC6953
*$


*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC7101A CMOS OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC7101A_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             2pA
*Slew rate =                        1.2V/uS
*
*NOTE: Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 17U
M1   5  2 4 99 MOSFET
R3   5 50 5.651K
M2   6  7 4 99 MOSFET
R4   6 50 5.651K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DC
DP3  2 99 DB
DP4 50  2 DC
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2  99 50 420.5U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 4E-3 1
*Offset voltage..........
R8  99 49 40K
R9  49 50 40K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  99 98 99 49 1
G1  98 29 18 49 5.6667E-6
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
**New output stage below
*(Change EH to go to 97 too)
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
GN3 98 115 40 49 1U
RN21 98 115 1MEG
EN1 97 123 99 115 1
RN17 123 125 130
RN16 123 124 180
DN6 125 127 DX
DN5 126 124 DX
VN7 28 127 0.63
VN6 126 28 0.63
DN3 115 120 DX
RN18 120 129 180K
VN4 129 28 2.6
DN4 121 115 DX
RN19 130 121 140K
VN5 28 130 2.6
ENP 97 0 99 0 1
ENN 0 96 0 50 1
DN7 28 99 DX
DN8 50 28 DX
*
*
G6  38 40 49 29 16.667E-3
R16 38 40 2.3886K
V4  30 40 .77
D5  30 97 DX
V5  40 31 .77
D6  96 31 DX
*Fp1=7.96 Hz
C3  29 39 17P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=1.3E-11)
.MODEL DB D(IS=1.2E-11)
.MODEL DC D(IS=1.0E-11)
.MODEL DX D(IS=1.0E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*$


*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*//////////////////////////////////////////////////////////
*LMC7101B CMOS OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC7101B_NS 1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             1pA
*Slew rate =                        1.2V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 17U
M1   5  2 4 99 MOSFET
R3   5 50 5.651K
M2   6  7 4 99 MOSFET
R4   6 50 5.651K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DC
DP3  2 99 DB
DP4 50  2 DC
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2  99 50 420.5U
*^Quiescent current              
EOS  7  1 POLY(1) 16 49 7E-3 1
*Offset voltage..........
R8  99 49 40K
R9  49 50 40K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  97 98 99 49 1
G1  98 29 18 49 5.6667E-6 
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*OLD output stage.  Kept for reference only
*
*F6  99 50 VA7 1
*^Dynamic supply current
*F5  99 35 VA8 1
*D3  36 35 DX
*VA7 99 36 0
*D4  35 99 DX
*E1  99 37 99 49 1
*VA8 37 38 0
*G6  38 40 49 29 16.667E-3
*R16 38 40 2.3886K
*V4  30 40 .77
*D5  30 99 DX
*V5  40 31 .77
*D6  50 31 DX
*Fp1=2.343 Hz
*C3  29 39 17P
*R6  39 40 1K
*
*New output stage below
*(Change EH to go to 97 too)
*(OUTPUT NODE CHANGED TO 28)
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
GN3 98 115 40 49 1U
RN21 98 115 1MEG
EN1 97 123 99 115 1
RN17 123 125 130
RN16 123 124 180
DN6 125 127 DX
DN5 126 124 DX
VN7 28 127 0.63
VN6 126 28 0.63
DN3 115 120 DX
RN18 120 129 180K
VN4 129 28 2.6
DN4 121 115 DX
RN19 130 121 140K
VN5 28 130 2.6
ENP 97 0 99 0 1
ENN 0 96 0 50 1
DN7 28 99 DX
DN8 50 28 DX
*
*
G6  38 40 49 29 16.667E-3
R16 38 40 2.3886K
V4  30 40 .77
D5  30 97 DX
V5  40 31 .77
D6  96 31 DX
*Fp1=7.96 Hz
C3  29 39 17P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=1.3E-11)
.MODEL DB D(IS=1.2E-11)
.MODEL DC D(IS=1.0E-11)
.MODEL DX D(IS=1.0E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*/////////////////////////////////////////////////
*LMC7111A  Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |      inverting input
*                   |      |      positive power supply
*                   |      |      |       negative power supply
*                   |      |      |       |      output
*                   |      |      |       |      |
*                   |      |      |       |      |
.SUBCKT LMC7111A_NS 3      2      4       5      6
*
*Features
*Tiny SOT23-5 Package  
*Wide Common Mode Input Range
*50 KHz Gain-Bandwidth at 5V
*
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.006000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=4e-06)
FIN1 18 5 VTEMP 0.99
FIN2 19 5 VTEMP 1.01
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+11
RD2 19 11 5e+11
* Diff. Input Resistance
RCM 11 10 9.75e+12
* Common Mode Input Resistance
FCMR 10 57 VCMX 56.2341
* Low Freq. CMRR
FPSR 10 57 VPSX 200
* Low Freq. PSRR
RSLOPE 4 5 2e+06
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 1.75e-05
* Quiescent Supply Current
ETEMP 27 28 32 33 0.553186
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.000554971)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.001)
RCM1 39 41 177.828
CCM 41 10 1.59155e-09
* CMRR vs. Freq.
RPSR1 44 45 316.228
CPSR 45 10 1.59155e-09
* PSRR vs. Freq.
ELIMN 10 52 26 10 124.3
RDM 57 10 1813.8
C2 57 10 8.77467e-10
ECMP 40 97 26 10 0.5
ECMN 95 50 26 10 0
G2 58 10 57 10 2e-08
R2 58 10 27566.4
GO2 59 10 58 10 500
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0
ENEG 75 50 26 10 0.2
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 7e-05
GSINK 72 75 33 34 7e-05
* Output Current Settings
ROO 81 86 27.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS 
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*/////////////////////////////////////////////////
*LMC7111B  Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |      inverting input
*                   |      |      positive power supply
*                   |      |      |       negative power supply
*                   |      |      |       |      output
*                   |      |      |       |      |
*                   |      |      |       |      |
.SUBCKT LM7111B_NS  3      2      4       5      6
*
*Features
*Tiny SOT23-5 Package  
*Wide Common Mode Input Range
*50 KHz Gain-Bandwidth at 5V
*
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.014000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=4e-06)
FIN1 18 5 VTEMP 0.99
FIN2 19 5 VTEMP 1.01
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+11
RD2 19 11 5e+11
* Diff. Input Resistance
RCM 11 10 9.75e+12
* Common Mode Input Resistance
FCMR 10 57 VCMX 56.2341
* Low Freq. CMRR
FPSR 10 57 VPSX 200
* Low Freq. PSRR
RSLOPE 4 5 2e+06
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 1.75e-05
* Quiescent Supply Current
ETEMP 27 28 32 33 0.553186
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.000554971)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.001)
RCM1 39 41 177.828
CCM 41 10 1.59155e-09
* CMRR vs. Freq.
RPSR1 44 45 316.228
CPSR 45 10 1.59155e-09
* PSRR vs. Freq.
ELIMN 10 52 26 10 124.3
RDM 57 10 1813.8
C2 57 10 8.77467e-10
ECMP 40 97 26 10 0.5
ECMN 95 50 26 10 0
G2 58 10 57 10 2e-08
R2 58 10 27566.4
GO2 59 10 58 10 500
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0
ENEG 75 50 26 10 0.2
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 7e-05
GSINK 72 75 33 34 7e-05
* Output Current Settings
ROO 81 86 27.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS 
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LMC7211A CMOS Comparator Macro-Model
*/////////////////////////////////////////
*
* Connections       Non-nverting input
*                   | Inverting input
*                   | |  Output
*                   | | |  Positive power supply
*                   | | | |  Negative power supply
*                   | | | | |
.SUBCKT LMC7211A_NS 3 2 6 4 5
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail input common mode voltage range
* Rail-to-rail output swing
* Offset voltage (max) =           5mV
* Low supply current =             7uA
* Ultra low input current =        20fA
* Overdrive response =             4us (100mV)
*----- input satge -----
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
CIN1 2 10 1e-12
CIN2 3 10 1e-12
RD1 18 11 5e+10
RD2 19 11 5e+10
RCM 11 10 9.975e+12
*----- supply current ------
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
RSLOPE 4 5 1e+12
GPWR 4 5 26 10 0.00001
*----- VOS bridge -----
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
RAX 122 10 MRAX 1.010000e+03
.MODEL MRAX RES (TC1=0)
*----- delay stage -----
RX8 40 815 10K
RY8 815 50 5K
RBA8 815 50 5K
RBB8 815 811 1K
EIN8 810 811 3 2 -1
EVOSS 814 811 122 121 1
*===
RCA8 40 812 1K
RCB8 40 813 1K
DDA8 812 813 DDEL1
DDB8 813 812 DDEL2
CDB8 813 812 10P
RCDB8 813 812 1MEG
FSET8 809 50 VSENS1 1
CCC 809 50 5P
QDN1 812 810 809 NPNX
QDN2 813 814 809 NPNX
.MODEL NPNX NPN (BF=100 RE=25)
.MODEL DDEL1 D (IS=1e-6 TT=4.1U N=0.30 )
.MODEL DDEL2 D (IS=4e-6 TT=2.7U N=0.30 )
GDM 10 57 812 813 1
*----- start-up -----
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
*----- temp. Coef. ----- 
FSET 10 31 VSENS1 1.0
RVOS 31 32 1K
RIB 32 33 MRIB 1K 
.MODEL MRIB RES (TC1=0.0029713)
RISC 33 34 MRISC 1K 
.MODEL MRISC RES (TC1=0)
R001 34 10 1K
*----- CMRR -----
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
RCM1 39 41 1e6
CCM 41 10 1.59155e-10
*----- PSRR -----
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
RPSR1 44 45 1e6
CPSR 45 10 1.59155e-10
*----- IB temp. -----
FTEMP 10 27 VSENS1 1.0
ETEMP 27 28 32 33 0.63633
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
*----- Out Curr. sense & set -----
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
*----- comm. input sense -----
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
ECMP 40 97 26 10 0.2
ECMN 95 50 26 10 0.1
*----- inter-stage -----
GOS 10 57 122 121 1.0
FCMR 10 57 VCMX 1000
FPSR 10 57 VPSX 1000
FCXX 57 10 VCXX 100
RDM 57 10 72552
C2 57 10 1.09683e-14
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
ELIMN 10 52 26 10 99.3
*
G2 58 10 57 10 1.6e-06
R2 58 10 13.7832
GO2 59 10 58 10 22
RO2 59 10 1K
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
*----- output stage -----
GO3 10 71 59 10 1
RO3 71 10 1
RDN2 710 71 100
RDP 720 72 100
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
RNO 78 81 1
RPO 79 81 1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
C1 58 59 1e-10
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
EPOS 40 74 26 10 0.0
ENEG 75 50 26 10 0.1
GSOURCE 74 73 33 34 0.00032
GSINK 72 75 33 34 0.00045
ROO 81 86 27.5
.MODEL DMOD1 D
.MODEL DMOD2 D (IS=1e-17)
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
RA 73 40 10e6
RB 72 50 10e6
RC 72 73 10e6
RD 10 57 10e6
RE 24 10 10e6
RF 93 10 10e6
*
.ENDS
*
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LMC7211B CMOS Comparator Macro-Model
*/////////////////////////////////////////
*
* Connections       Non-nverting input
*                   | Inverting input
*                   | |  Output
*                   | | |  Positive power supply
*                   | | | |  Negative power supply
*                   | | | | |
.SUBCKT LMC7211B_NS 3 2 6 4 5
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail Input Common mode Voltage Range
* Rail-to-rail output swing
* Low offset voltage (max) =             15mV
* Ultra low input current =              20fA
* Low supply current =                   7uA
* Overdrive response =                   4us (100mV)
*----- input satge -----
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
CIN1 2 10 1e-12
CIN2 3 10 1e-12
RD1 18 11 5e+10
RD2 19 11 5e+10
RCM 11 10 9.975e+12
*----- supply current ------
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
RSLOPE 4 5 1e+12
GPWR 4 5 26 10 0.00001
*----- VOS bridge -----
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
RAX 122 10 MRAX 1.030000e+03
.MODEL MRAX RES (TC1=0)
*----- delay stage -----
RX8 40 815 10K
RY8 815 50 5K
RBA8 815 50 5K
RBB8 815 811 1K
EIN8 810 811 3 2 -1
EVOSS 814 811 122 121 1
*===
RCA8 40 812 1K
RCB8 40 813 1K
DDA8 812 813 DDEL1
DDB8 813 812 DDEL2
CDB8 813 812 10P
RCDB8 813 812 1MEG
FSET8 809 50 VSENS1 1
CCC 809 50 5P
QDN1 812 810 809 NPNX
QDN2 813 814 809 NPNX
.MODEL NPNX NPN (BF=100 RE=25)
.MODEL DDEL1 D (IS=1e-6 TT=4.1U N=0.30 )
.MODEL DDEL2 D (IS=4e-6 TT=2.7U N=0.30 )
GDM 10 57 812 813 1
*----- start-up -----
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
*----- temp. Coef. ----- 
FSET 10 31 VSENS1 1.0
RVOS 31 32 1K
RIB 32 33 MRIB 1K 
.MODEL MRIB RES (TC1=0.0029713)
RISC 33 34 MRISC 1K 
.MODEL MRISC RES (TC1=0)
R001 34 10 1K
*----- CMRR -----
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
RCM1 39 41 1e6
CCM 41 10 1.59155e-10
*----- PSRR -----
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
RPSR1 44 45 1e6
CPSR 45 10 1.59155e-10
*----- IB temp. -----
FTEMP 10 27 VSENS1 1.0
ETEMP 27 28 32 33 0.63633
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
*----- Out Curr. sense & set -----
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
*----- comm. input sense -----
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
ECMP 40 97 26 10 0.2
ECMN 95 50 26 10 0.1
*----- inter-stage -----
GOS 10 57 122 121 1.0
FCMR 10 57 VCMX 1000
FPSR 10 57 VPSX 1000
FCXX 57 10 VCXX 100
RDM 57 10 72552
C2 57 10 1.09683e-14
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
ELIMN 10 52 26 10 99.3
*
G2 58 10 57 10 1.6e-06
R2 58 10 13.7832
GO2 59 10 58 10 22
RO2 59 10 1K
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
*----- output stage -----
GO3 10 71 59 10 1
RO3 71 10 1
RDN2 710 71 100
RDP 720 72 100
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
RNO 78 81 1
RPO 79 81 1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
C1 58 59 1e-10
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
EPOS 40 74 26 10 0.0
ENEG 75 50 26 10 0.1
GSOURCE 74 73 33 34 0.00032
GSINK 72 75 33 34 0.00045
ROO 81 86 27.5
.MODEL DMOD1 D
.MODEL DMOD2 D (IS=1e-17)
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
RA 73 40 10e6
RB 72 50 10e6
RC 72 73 10e6
RD 10 57 10e6
RE 24 10 10e6
RF 93 10 10e6
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LMC7215 CMOS Comparator Macro-Model
*Rev:  7/29/96  ABG
*/////////////////////////////////////////
*
* Connections          Non-nverting input
*                      |  Inverting input
*                      |  |  Output
*                      |  |  |  Positive power supply
*                      |  |  |  |  Negative power supply
*                      |  |  |  |  |
.SUBCKT LMC7215_NS     3  2  6  4  5
* Features:
* Operates from single supply
* Greater than Rail-to-rail input common mode voltage range
* Wide supply range
* Rail-to-rail output swing
* Offset voltage (max) = 6mV
* Low supply current =             .7uA
* High Output Drive Current 
********************************************
*
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO  MODEL INPUT BIAS CURRENT.
*
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
******************************
*----- input stage -----
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
CIN1 2 10 1e-12
CIN2 3 10 1e-12
RD1 18 11 5e+11  
RD2 19 11 5e+11
RCM 11 10 9.975e+12
*----- supply current ------
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
RSLOPE 4 5 1e+12
GPWR 4 5 26 10 9.5e-7  
*----- VOS  -----
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
*RAX 122 10 MRAX 1.003e3
RAX 122 10 MRAX 1.0105e3
.MODEL MRAX RES (TC1=4e-6)  
*----- delay stage -----
RX8 40 815 10K
RY8 815 50 5K
RBA8 815 50 5K
RBB8 815 811 1K
EIN8 810 811 3 2  -10   
EVOSS 814  811a 122 121  5    
V_F   811a  811  0
RCA8 40 812  0.1K  
RCB8 40 813   0.1K 
DDA8 812 813 DDEL1
DDB8 813 812 DDEL2
CDB8 813 812 10P
RCDB8 813 812 1MEG
FSET8 809 50 VSENS1   10 
GSET8x   809  50   4    5    0.02e-3
****************
CCC 809 50 5P
QDN1 812 810 809 NPNX
QDN2 813 814 809 NPNX
.MODEL NPNX NPN (BF=100 RE=50)
.MODEL  DDEL1  D ( RS=1  TT=50U N=0.7 )
.MODEL DDEL2 D ( RS=1  TT=50U N=0.7 )
GDM 10 57 812 813  0.1  
*----- start-up -----
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
*----- Temp. Coef. ----- 
FSET 10 31 VSENS1 1.0
RVOS 31 32 1K
RIB 32 33 MRIB 1K 
.MODEL MRIB RES (TC1=0.0029713)
RISC 33 34 MRISC 1K 
.MODEL MRISC RES (TC1=0)
R001 34 10 1K
*----- CMRR -----
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
RCM1 39 41 1e6
CCM 41 10 1.59155e-10
*----- PSRR -----
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
RPSR1 44 45 1e6
CPSR 45 10 1.59155e-10
*----- IB temp. -----
FTEMP 10 27 VSENS1 1.0
ETEMP 27 28 32 33 0.632  
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
*----- Out Curr. Sense & Set -----
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
*----- Input CM-Range Set -----
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
ECMP 40 97 26 10 -5e-1
ECMN 95 50 26 10   0.1
*----- Gain-stage -----
GOS 10 57 122 121 1.0
FCMR 10 57 VCMX 1000
FPSR 10 57 VPSX 1000
FCXX 57 10 VCXX 100
RDM 57 10 2091   
C2 57 10  6.59e-12   
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
ELIMN 10 52 26 10 4.16e2  
G2 58 10 57 10 6e-6  
R2 58 10 79.7  
GO2 59 10 58 10 1e4  
RO2 59 10 1K
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
*----- Output Stage -----
GO3 10 71 59 10 1
RO3 71 10 5 
RDN2 710 71 100
RDP 720 72 100
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
RNO 78 81 1
RPO 79 81 1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
C1 58 59 1e-10
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
*****************
MN1  79  350  77  77  MNMOD
E_MN1  350  77  10  71  1.0
MP1  78 360 76  76 MPMOD
E_MP1    76  360  71  10  1.0
*****************
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
EPOS 40 74 26 10 0.0
ENEG 75 50 26 10 0.1
GSOURCE 74 73 33 34 3.8e-4
GSINK 72 75 33 34  3.5e-4  
ROO 81 86  30
.MODEL DMOD1 D
.MODEL DMOD2 D (IS=1e-17)
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
.MODEL MNMOD  NMOS  VTO=0.5  W=40u  L=1u
.MODEL MPMOD PMOS  VTO=-0.5  W=40u  L=1u
RA 73 40 10e6
RB 72 50 10e6
RC 72 73 10e6
RD 10 57 10e6
RE 24 10 10e6
RF 93 10 10e6
E_TEST   100a   5   814  810   1.0
R_TEST  100a   5    1K
*
.ENDS  LMC7215
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////////////
*LMC7221A  CMOS Comparator Macro-Model
*/////////////////////////////////////////////////
*
* connections:       non-inverting input
*                    |      inverting input
*                    |      |      output
*                    |      |      |      positive power supply
*                    |      |      |      |      negative power supply
*                    |      |      |      |      |
*                    |      |      |      |      |
.SUBCKT LMC7221A_NS  3      2      6      4      5
*
*Features
*Open Drain Output
*Low Power Consumption
*Wide Range of Supply
*7us Response Time at 5V
*
*----- input satge -----
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+10
RD2 19 11 5e+10
* Diff. Input Resistance
RCM 11 10 9.975e+12
* Common Mode Input Resistance
*----- supply current ------
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
RSLOPE 4 5 1e+12
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.000007
* Quiescent Supply Current
*----- VOS bridge -----
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
RAX 122 10 MRAX 1.00930e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=0)
*----- delay stage -----
RX8 40 815 10K
RY8 815 50 5K
RBA8 815 50 5K
RBB8 815 811 1K
EIN8 810 811 3 2 -1
EVOSS 814 811 122 121 1
*===
RCA8 40 812 1K
RCB8 40 813 1K
DDA8 812 813 DDEL1
DDB8 813 812 DDEL2
* Delay Time Settings
CDB8 813 812 10P
RCDB8 813 812 1MEG
FSET8 809 50 VSENS1 1
CCC 809 50 5P
QDN1 812 810 809 NPNX
QDN2 813 814 809 NPNX
.MODEL NPNX NPN (BF=100 RE=25)
.MODEL DDEL2 D (IS=1e-6 TT=9.5U N=4.0)
.MODEL DDEL1 D (IS=4e-6 TT=12.0U N=4.5)
GDM 10 57 812 813 1
*----- start-up -----
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
*----- temp. Coef. ----- 
FSET 10 31 VSENS1 1.0
RVOS 31 32 1K
RIB 32 33 MRIB 1K 
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.0036363)
RISC 33 34 MRISC 1K 
.MODEL MRISC RES (TC1=0)
R001 34 10 1K
*----- CMRR -----
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
RCM1 39 41 1778.28
CCM 41 10 1.59155e-10
* CMRR vs. Freq.
*----- PSRR -----
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
RPSR1 44 45 1000
CPSR 45 10 1.59155e-10
* PSRR vs. Freq.
*----- IB temp. -----
FTEMP 10 27 VSENS1 1.0
ETEMP 27 28 32 33 0.6184
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
*----- Out Curr. sense & set -----
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
*----- comm. input sense -----
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
ECMP 40 97 26 10 0.2
ECMN 95 50 26 10 0.1
*----- inter-stage -----
GOS 10 57 122 121 1.0
GOSD 10 57 11 0 0.14m
FCMR 10 57 VCMX 1000
* Low Freq. CMRR
FPSR 10 57 VPSX 1600
* Low Freq. PSRR
FCXX 57 10 VCXX 100
RDM 57 10 7255.2
C2 57 10 1.09683e-13
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
ELIMN 10 52 26 10 99.3
*
G2 58 10 57 10 1.0e-05
R2 58 10 13.7832
GO2 59 10 58 10 10
* Avol and Slew-Rate Settings
RO2 59 10 1K
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
*----- output stage -----
GO3 10 71 59 10 1
RO3 71 10 1
RDP 720 72 100
RPO 79 81 28
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
C1 58 59 1e-10
VOON 77 50 DC 0
QNP 77 72 79 PNP1
VOX 86 6 DC 0
VOOP 40 76 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
ENEG 75 50 26 10 0.04
* Output Voltage Swing Settings
GSINK 72 75 33 34 0.00045
* Output Current Settings
ROO 81 86 0.1
.MODEL DMOD1 D
.MODEL DMOD2 D (IS=1e-17)
.MODEL PNP1 PNP (BF=100 IS=1e-13)
RA 73 40 10e6
RB 72 50 10e6
RC 72 73 10e6
RD 10 57 10e6
RE 24 10 10e6
RF 93 10 10e6
*
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////////////
*LMC7221B  CMOS Comparator Macro-Model
*/////////////////////////////////////////////////
*
* connections:       non-inverting input
*                    |      inverting input
*                    |      |      output
*                    |      |      |      positive power supply
*                    |      |      |      |      negative power supply
*                    |      |      |      |      |
*                    |      |      |      |      |
.SUBCKT LMC7221B_NS  3      2      6      4      5
*
*Features
*Open Drain Output
*Low Power Consumption
*Wide Range of Supply
*7us Response Time at 5V
*
*----- input satge -----
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+10
RD2 19 11 5e+10
* Diff. Input Resistance
RCM 11 10 9.975e+12
* Common Mode Input Resistance
*----- supply current ------
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
RSLOPE 4 5 1e+12
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.000007
* Quiescent Supply Current
*----- VOS bridge -----
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
RAX 122 10 MRAX 1.0280e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=0)
*----- delay stage -----
RX8 40 815 10K
RY8 815 50 5K
RBA8 815 50 5K
RBB8 815 811 1K
EIN8 810 811 3 2 -1
EVOSS 814 811 122 121 1
*===
RCA8 40 812 1K
RCB8 40 813 1K
DDA8 812 813 DDEL1
DDB8 813 812 DDEL2
* Delay Time Settings
CDB8 813 812 10P
RCDB8 813 812 1MEG
FSET8 809 50 VSENS1 1
CCC 809 50 5P
QDN1 812 810 809 NPNX
QDN2 813 814 809 NPNX
.MODEL NPNX NPN (BF=100 RE=25)
.MODEL DDEL2 D (IS=1e-6 TT=9.5U N=4.0)
.MODEL DDEL1 D (IS=4e-6 TT=12.0U N=4.5)
GDM 10 57 812 813 1
*----- start-up -----
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
*----- temp. Coef. ----- 
FSET 10 31 VSENS1 1.0
RVOS 31 32 1K
RIB 32 33 MRIB 1K 
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.0036363)
RISC 33 34 MRISC 1K 
.MODEL MRISC RES (TC1=0)
R001 34 10 1K
*----- CMRR -----
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
RCM1 39 41 1778.28
CCM 41 10 1.59155e-10
* CMRR vs. Freq.
*----- PSRR -----
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
RPSR1 44 45 1000
CPSR 45 10 1.59155e-10
* PSRR vs. Freq.
*----- IB temp. -----
FTEMP 10 27 VSENS1 1.0
ETEMP 27 28 32 33 0.6184
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
*----- Out Curr. sense & set -----
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
*----- comm. input sense -----
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
ECMP 40 97 26 10 0.2
ECMN 95 50 26 10 0.1
*----- inter-stage -----
GOS 10 57 122 121 1.0
GOSD 10 57 11 0 0.14m
FCMR 10 57 VCMX 1000
* Low Freq. CMRR
FPSR 10 57 VPSX 1600
* Low Freq. PSRR
FCXX 57 10 VCXX 100
RDM 57 10 7255.2
C2 57 10 1.09683e-13
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
ELIMN 10 52 26 10 99.3
*
G2 58 10 57 10 1.0e-05
R2 58 10 13.7832
GO2 59 10 58 10 10
* Avol and Slew-Rate Settings
RO2 59 10 1K
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
*----- output stage -----
GO3 10 71 59 10 1
RO3 71 10 1
RDP 720 72 100
RPO 79 81 28
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
C1 58 59 1e-10
VOON 77 50 DC 0
QNP 77 72 79 PNP1
VOX 86 6 DC 0
VOOP 40 76 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
ENEG 75 50 26 10 0.04
* Output Voltage Swing Settings
GSINK 72 75 33 34 0.00045
* Output Current Settings
ROO 81 86 0.1
.MODEL DMOD1 D
.MODEL DMOD2 D (IS=1e-17)
.MODEL PNP1 PNP (BF=100 IS=1e-13)
RA 73 40 10e6
RB 72 50 10e6
RC 72 73 10e6
RD 10 57 10e6
RE 24 10 10e6
RF 93 10 10e6
*
.ENDS
*$
*/////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LMC7225 CMOS Comparator Macro-Model
*/////////////////////////////////////////
*
* Connections          Non-nverting input
*                      |  Inverting input
*                      |  |  Output
*                      |  |  |  Positive power supply
*                      |  |  |  |  Negative power supply
*                      |  |  |  |  |
.SUBCKT LMC7225_NS     3  2  6  4  5
* Features:
* Open Drain Output
* Operates from single supply
* Greater than Rail-to-rail input common mode voltage range
* Wide supply range
* Rail-to-rail output swing
* Offset voltage (max)  = 6mV
* Low supply current =             .7uA
* High Output Drive Current 
********************************************
*
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO  MODEL INPUT BIAS CURRENT.
*
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LMC7225 CMOS Comparator Macro-Model
* CMOS Comparator with Open-Drain Output
*Rev:  7/29/96  ABG
*/////////////////////////////////////////
*----- Input Stage -----
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
CIN1 2 10 1e-12
CIN2 3 10 1e-12
RD1 18 11 5e+11  
RD2 19 11 5e+11  
RCM 11 10 9.975e+12
*----- Supply Current ------
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
RSLOPE 4 5 1e+12
GPWR 4 5 26 10 9.5e-7  
*----- VOS  -----
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
*RAX 122 10 MRAX 1.003e3
RAX 122 10 MRAX 1.0105e3
.MODEL MRAX RES (TC1=4e-6)  
*----- delay stage -----
RX8 40 815 10K
RY8 815 50 5K
RBA8 815 50 5K
RBB8 815 811 1K
EIN8 810 811 3 2  -10   
EVOSS 814  811a 122 121  5  
V_F   811a  811  0
RCA8 40 812  0.1K  
RCB8 40 813   0.1K 
DDA8 812 813 DDEL1
DDB8 813 812 DDEL2
CDB8 813 812 10P
RCDB8 813 812 1MEG
* FSET8 809 50 VSENS1  0.5 
FSET8 809 50 VSENS1   10 
GSET8x   809  50   4    5    0.02e-3
****************
CCC 809 50 5P
QDN1 812 810 809 NPNX
QDN2 813 814 809 NPNX
.MODEL NPNX NPN (BF=100 RE=50)
.MODEL DDEL1 D ( RS=1  TT=50U N=0.7 )
.MODEL DDEL2 D ( RS=1  TT=50U N=0.7 )
GDM 10 57 812 813  0.1  
*----- Start-Up -----
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
*----- Temp. Coef. ----- 
FSET 10 31 VSENS1 1.0
RVOS 31 32 1K
RIB 32 33 MRIB 1K 
.MODEL MRIB RES (TC1=0.0029713)
RISC 33 34 MRISC 1K 
.MODEL MRISC RES (TC1=0)
R001 34 10 1K
*----- CMRR -----
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
RCM1 39 41 1e6
CCM 41 10 1.59155e-10
*----- PSRR -----
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
RPSR1 44 45 1e6
CPSR 45 10 1.59155e-10
*----- IB Temp.Effects-----
FTEMP 10 27 VSENS1 1.0
ETEMP 27 28 32 33 0.632 
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
*----- Out Current Sense & Set -----
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
*----- Input CM Range Set  -----
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
ECMP 40 97 26 10 -5e-1 
ECMN 95 50 26 10   0.1
*----- Gain - Stage -----
GOS 10 57 122 121 1.0
FCMR 10 57 VCMX 1000
FPSR 10 57 VPSX 1000
FCXX 57 10 VCXX 100
RDM 57 10 2091   
C2 57 10  6.59e-12   
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
ELIMN 10 52 26 10 4.16e2 
G2 58 10 57 10 6e-6  
R2 58 10 79.7  
GO2 59 10 58 10 1e4 
RO2 59 10 1K
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
*----- Output Stage -----
GO3 10 71 59 10 1
RO3 71 10  5
*RDN2 710 71 100
RDP 720 72 100
*DDN1 73 74 DMOD1
*DDN2 73 710 DMOD1
*RNO 78 81 1
RPO 79 81 1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
C1 58 59 1e-10
*VOOP 40 76 DC 0
VOON 77 50 DC 0
*QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
*****************
MN1  79  350  77  77  MNMOD
E_MN1  350  77  10  71  1.0
** MP1  78 360 76  76 MPMOD
** E_MP1    76  360  71  10  1.0
*****************
VOX 86 6 DC 0
*RNT 76 81 100MEG
RPT 81 77 1MEG
*EPOS 40 74 26 10 0.0
ENEG 75 50 26 10 0.0 
*GSOURCE 74 73 33 34  0 
GSINK 72 75 33 34  3.5e-4  
ROO 81 86  30 
.MODEL DMOD1 D
.MODEL DMOD2 D (IS=1e-17)
.MODEL NPN1 NPN (BF=0 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
.MODEL MNMOD  NMOS  VTO=0.5  W=40u  L=1u
.MODEL MPMOD PMOS  VTO=-0.5  W=40u  L=1u
RA 73 40 10e6
RB 72 50 10e6
RC 72 73 10e6
RD 10 57 10e6
RE 24 10 10e6
RF 93 10 10e6
E_TEST   100a   5   814  810   1.0
R_TEST  100a   5    1K
*
.ENDS  LMC7225
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* /////////////////////////////////////////////////////
* LPC660A Low Power CMOS Quad Operational Amplifier
* /////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LPC660A_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             3mV
* Ultra low input current =             40fA
* Slew rate =                        .11V/uS
* Gain-bandwidth product =            350kHz 
* Low supply current =                  40uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 89.2E-3 Hz pole capacitor  
C3  98 9  178.2N                               
* 604.1 kHz pole capacitor 
C4  6  5  1.68P                                 
* 1.98 MHz pole capacitor    
C5  98 15 80F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 15.8F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 3M 1                   
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 34.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 1E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.750V
V3  10 96 0.742V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* /////////////////////////////////////////////////
* LPC660B Low Power CMOS Quad Operational Amplifier
* /////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LPC660B_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =             40fA
* Slew rate =                        .11V/uS
* Gain-bandwidth product =            350kHz 
* Low supply current =                  40uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 89.2E-3 Hz pole capacitor  
C3  98 9  178.2N                               
* 604.1 kHz pole capacitor 
C4  6  5  1.68P                                 
* 1.98 MHz pole capacitor    
C5  98 15 80F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 15.8F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 6M 1                   
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 34.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 1E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.750V
V3  10 96 0.742V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////////
* LPC661A Low Power CMOS Single Operational Amplifier
* ///////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LPC661A_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             3mV
* Ultra low input current =             40fA
* Slew rate =                        .11V/uS
* Gain-bandwidth product =            350kHz 
* Low supply current =                  58uA
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 89.2E-3 Hz pole capacitor  
C3  98 9  178.2N                               
* 604.1 kHz pole capacitor 
C4  6  5  1.68P                                 
* 1.98 MHz pole capacitor    
C5  98 15 80F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 15.8F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 3M 1                   
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 49.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 1E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.750V
V3  10 96 0.742V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* ///////////////////////////////////////////////////
* LPC661B Low Power CMOS Single Operational Amplifier
* ///////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LPC661B_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =             40fA
* Slew rate =                        .11V/uS
* Gain-bandwidth product =            350kHz 
* Low supply current =                  58uA
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 89.2E-3 Hz pole capacitor  
C3  98 9  178.2N                               
* 604.1 kHz pole capacitor 
C4  6  5  1.68P                                 
* 1.98 MHz pole capacitor    
C5  98 15 80F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 15.8F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 6M 1                   
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 49.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 1E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.750V
V3  10 96 0.742V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* /////////////////////////////////////////////////////
* LPC662A Low Power CMOS Dual Operational Amplifier
* /////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LPC662A_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             3mV
* Ultra low input current =             40fA
* Slew rate =                        .11V/uS
* Gain-bandwidth product =            350kHz 
* Low supply current =                  43uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 89.2E-3 Hz pole capacitor  
C3  98 9  178.2N                               
* 604.1 kHz pole capacitor 
C4  6  5  1.68P                                 
* 1.98 MHz pole capacitor    
C5  98 15 80F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 15.8F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 3M 1                   
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 37.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 1E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.750V
V3  10 96 0.742V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.  

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the 
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

* /////////////////////////////////////////////////
* LPC662B Low Power CMOS Dual Operational Amplifier
* /////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LPC662B_NS  1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =             40fA
* Slew rate =                        .11V/uS
* Gain-bandwidth product =            350kHz 
* Low supply current =                  43uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 89.2E-3 Hz pole capacitor  
C3  98 9  178.2N                               
* 604.1 kHz pole capacitor 
C4  6  5  1.68P                                 
* 1.98 MHz pole capacitor    
C5  98 15 80F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 15.8F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 6M 1                   
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 37.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 1E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.750V
V3  10 96 0.742V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*$
*//////////////////////////////////////////////////////////
*LF400/A Fast-Settling JFET-Input OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:    non-inverting input
*                 |   inverting input
*                 |   |   positive power supply
*                 |   |   |   negative power supply
*                 |   |   |   |   output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF400_NS     1   2  99  50  28
*
*Features:
*Fast settling time (.01%) =         400nS
*High bandwidth =                      16MHz
*High slew rate =                       60V/uS
*Low offset voltage =                    .5mV
*NOTE: High current output not modeled.
*
****************INPUT STAGE************** 
*
IOS 2 1 50P
*^Input offset current
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 1.0M
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 2K
R4 6 50 2K
*Fp2=100MHz
C4 5 6 3.9789E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 10MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 .5E-3 1
*Input offset voltage.^
R8 99 49 40K
R9 49 50 40K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 3.13
D1 9 8 DX
D2 10 9 DX
V3 10 50 3.13
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA3 0 0 0 6.887E6
G1 98 9 5 6 2.74E-3
R5 98 9 100MEG
VA3 9 11 0
*Fp1=54.6 HZ
C3 98 11 29.149P
*
***************POLE STAGE***************
*
*Fp3=100 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1.5915E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 3 49 1.0E-8
L2 98 17 144.7M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
F5  99 23 VA8 1
D5  21 23 DX
VA7 99 21 0
D6  23 99 DX
E1  99 26 99 15 1
VA8 26 27 0
R16 27 28 40
V5  28 25 .396V
D4  25 15 DX
V4  24 28 .396V
D3  15 24 DX
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=1.25E-4 VTO=-2.00 IS=100E-12)
*
.ENDS
*
* ////////////////////////////////////////////////
* LF441 Low Power JFET Input Operational Amplifier
* ////////////////////////////////////////////////
*
* Connections:    Non-inverting input
*                 |   Inverting input
*                 |   |   Positive power supply
*                 |   |   |   Negative power supply
*                 |   |   |   |   Output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF441_NS     1   2  99  50  28
*
* Features:
* Low input bias current =             10pA
* High bandwidth =                     1MHz
* High slew rate =                    1V/uS
* Low offset voltage (max) =            5mV
* Low supply current =                150uA
*
****************INPUT STAGE************** 
*
* Input offset current     
IOS 2 1 2.5P                  
CI1 1 50 2.5P
CI2 2 50 2.5P
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
IB1 4 7 48P
IB2 4 2 48P
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 3.956K
R4 6 50 3.956K
* Fp2=5.02 MHZ
C4 31 6 7P 
R20 31 5 1500
* Fz1=15.1 MHZ
*
***********COMMON MODE EFFECT***********
*
* Supply current    
I2 99 50 44UA                 
* Input offset voltage|
EOS 7 1 POLY(1) 16 49 5E-3 1 
R8 99 49 1.25E6
R9 49 50 1.25E6
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
D7  22 99 DX
D8  50 22 DX
*
**************SECOND STAGE**************
*
* Level shifter
EH 99 98 99 49 1              
F1 9 98 POLY(1) VA3 0 0 0 2E6
G1 98 9 5 6 20E-3
R5 98 9 10MEG
VA3 9 11 0
* Fp1=11.5 HZ
C3 98 11 1385P
*
***************POLE STAGE***************
*
* Fp3=159 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 POLY(2) 1 49 2 49 0 0.5E-8 0.5E-8
L2 98 17 5.1
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
* Supply current correction  
F6 50 99 POLY(1) V6 30U 1     
E1 99 23 99 15 1               
* Output resistance      
R16 24 23 675                
D5 26 24 DX
V6 26 22 0.63V
R17 23 25 250      
D6 25 27 DX
V7 22 27 0.63V
V5 22 30 6.35V
R19 21 30 1.2E6
D4 21 15 DX
V4 29 22 0.63V
R18 20 29 24K
D3 15 20 DX
* Output inductor     
L3 22 28 1U                  
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=9.201E-5 VTO=-2.33 IS=10E-12 N=3)
*
.ENDS
*
* /////////////////////////////////////////////////////
* LF442 Dual Low Power JFET Input Operational Amplifier
* /////////////////////////////////////////////////////
*
* Connections:    Non-inverting input
*                 |   Inverting input
*                 |   |   Positive power supply
*                 |   |   |   Negative power supply
*                 |   |   |   |   Output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF442_NS     1   2  99  50  28
*
* Features:
* Low input bias current =             10pA
* High bandwidth =                     1MHz
* High slew rate =                    1V/uS
* Low offset voltage (max) =            5mV
* Low supply current =                200uA/Amplifier
*
* Note: Model is for single device only and simulated
*       supply current is 1/2 of total device current.
*
****************INPUT STAGE************** 
*
* Input offset current      
IOS 2 1 2.5P                
CI1 1 50 2.5P
CI2 2 50 2.5P
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
IB1 4 7 48P
IB2 4 2 48P
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 3.956K
R4 6 50 3.956K
* Fp2=5.02 MHZ
C4 31 6 7P 
R20 31 5 1500
* Fz1=15.1 MHZ
*
***********COMMON MODE EFFECT***********
*
* Supply current    
I2 99 50 94UA                 
* Input offset voltage| 
EOS 7 1 POLY(1) 16 49 5E-3 1  
R8 99 49 1.25E6
R9 49 50 1.25E6
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
D7  22 99 DX
D8  50 22 DX
*
**************SECOND STAGE**************
*
* Level shifter  
EH 99 98 99 49 1              
F1 9 98 POLY(1) VA3 0 0 0 2E6
G1 98 9 5 6 20E-3
R5 98 9 10MEG
VA3 9 11 0
* Fp1=11.5 HZ
C3 98 11 1385P
*
***************POLE STAGE***************
*
* Fp3=159 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 POLY(2) 1 49 2 49 0 0.5E-8 0.5E-8
L2 98 17 5.1
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
* Supply current correction  
F6 50 99 POLY(1) V6 30U 1    
E1 99 23 99 15 1               
* Output resistance        
R16 24 23 675               
D5 26 24 DX
V6 26 22 0.63V
R17 23 25 250      
D6 25 27 DX
V7 22 27 0.63V
V5 22 30 6.35V
R19 21 30 1.2E6
D4 21 15 DX
V4 29 22 0.63V
R18 20 29 24K
D3 15 20 DX
* Output inductor   
L3 22 28 1U                  
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=9.201E-5 VTO=-2.33 IS=10E-12 N=3)
*
.ENDS
*
* /////////////////////////////////////////////////////
* LF444 Quad Low Power JFET Input Operational Amplifier   
* /////////////////////////////////////////////////////
*
* Connections:    Non-inverting input
*                 |   Inverting input
*                 |   |   Positive power supply
*                 |   |   |   Negative power supply
*                 |   |   |   |   Output
*                 |   |   |   |   |
*                 |   |   |   |   |
.SUBCKT LF444_NS     1   2  99  50  28
*
* Features:
* Low input bias current =             10pA
* High bandwidth =                     1MHz
* High slew rate =                    1V/uS
* Low offset voltage (max) =           10mV
* Low supply current =                200uA/Amplifier
*
* Note: Model is for single device only and simulated
*       supply current is 1/4 of total device current.
*
****************INPUT STAGE************** 
*
* Input offset current      
IOS 2 1 2.5P                
CI1 1 50 2.5P
CI2 2 50 2.5P
R1 1 3 1E12
R2 3 2 1E12
I1 99 4 100U
IB1 4 7 48P
IB2 4 2 48P
J1 5 2 4 JX
J2 6 7 4 JX
R3 5 50 3.956K
R4 6 50 3.956K
* Fp2=5.02 MHZ
C4 31 6 7P 
R20 31 5 1500
* Fz1=15.1 MHZ
*
***********COMMON MODE EFFECT***********
*
* Supply current  
I2 99 50 94UA                
* input offset voltage|  
EOS 7 1 POLY(1) 16 49 1E-2 1  
R8 99 49 1.25E6
R9 49 50 1.25E6
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 2.63
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.63
D7  22 99 DX
D8  50 22 DX
*
**************SECOND STAGE**************
*
* Level shifter     
EH 99 98 99 49 1             
F1 9 98 POLY(1) VA3 0 0 0 2E6
G1 98 9 5 6 20E-3
R5 98 9 10MEG
VA3 9 11 0
* Fp1=11.5 HZ
C3 98 11 1385P
*
***************POLE STAGE***************
*
* Fp3=159 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 1E-15
*
*********COMMON-MODE ZERO STAGE*********
*
G4 98 16 POLY(2) 1 49 2 49 0 0.5E-8 0.5E-8
L2 98 17 5.1
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
* Supply current correction   
F6 50 99 POLY(1) V6 30U 1    
E1 99 23 99 15 1               
* Output resistance     
R16 24 23 675               
D5 26 24 DX
V6 26 22 0.63V
R17 23 25 187      
D6 25 27 DX
V7 22 27 0.63V
V5 22 30 6.35V
R19 21 30 1.2E6
D4 21 15 DX
V4 29 22 0.63V
R18 20 29 24K
D3 15 20 DX
* Output inductor   
L3 22 28 1U                  
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL JX PJF(BETA=9.201E-5 VTO=-2.33 IS=10E-12 N=3)
*
.ENDS
*
*//////////////////////////////////////////////////////////
*LH4161 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LH4161_NS      1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =      50MHz
*High slew rate =    300V/uS
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 1.5P
CI2 2 0 1.5P
R1 1 3 162.5K
R2 3 2 162.5K
I1 4 50 1M
R3 99 5 651.7
R4 99 6 651.7
Q1 5 2 45 QX
Q2 6 7 46 QX
R43 45 4 600
R44 46 4 600
*Fp2=200 MHz
C4 5 6 6.1054E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 .5E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.335
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.155
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA1 0 0 0 20
G1 98 9 POLY(1) 5 6 0 2.9E-3 0 5.062E-4
*Fp1=23.52 KHz
R5 98 9 1MEG
C3 98 9 6.7668P
*
***************POLE STAGE***************
*
*Fp=203 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.84E-16
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=200 KHz
G4 98 16 3 49 1.9952E-8
L2 98 17 795.77U
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 15 1
R16 24 23 10
D5 26 24 DY
V6 26 22 .63V
R17 23 25 10
D6 25 27 DY
C9 23 22 500P
V7 22 27 .63V
V5 22 21 .63V
D4 21 15 DX
V4 20 22 .63V
D3 15 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-25)
.MODEL QX NPN(BF=250)
*
.ENDS
*//////////////////////////////////////////////////////////
*LH4162 High Speed OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LH4162_NS      1   2  99  50  28
*
*Features:
*Low supply current =    5mA
*High bandwidth =      50MHz
*High slew rate =    300V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*
****************INPUT STAGE**************
*
IOS 2 1 150N
*^Input offset current
CI1 1 0 1.5P
CI2 2 0 1.5P
R1 1 3 162.5K
R2 3 2 162.5K
I1 4 50 1M
R3 99 5 651.7
R4 99 6 651.7
Q1 5 2 45 QX
Q2 6 7 46 QX
R43 45 4 600
R44 46 4 600
*Fp2=200 MHz
C4 5 6 6.1054E-13
*
***********COMMON MODE EFFECT***********
*
I2 99 50 4M
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 5E-3 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.335
D1 9 8 DX
D2 10 9 DX
V3 10 50 2.155
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
F1 9 98 POLY(1) VA1 0 0 0 20
G1 98 9 POLY(1) 5 6 0 2.9E-3 0 5.062E-4
*Fp1=23.52 KHz
R5 98 9 1MEG
C3 98 9 6.7668P
*
***************POLE STAGE***************
*
*Fp=203 MHz
G3 98 15 9 49 1E-6
R12 98 15 1MEG
C5 98 15 7.84E-16
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=200 KHz
G4 98 16 3 49 1.9952E-8
L2 98 17 795.77U
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
VA1 99 93 0
E1 93 23 99 15 1
R16 24 23 10
D5 26 24 DY
V6 26 22 .63V
R17 23 25 10
D6 25 27 DY
C9 23 22 500P
V7 22 27 .63V
V5 22 21 .63V
D4 21 15 DX
V4 20 22 .63V
D3 15 20 DX
L3 22 28 100P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-25)
.MODEL QX NPN(BF=250)
*
.ENDS
*//////////////////////////////////////////////////////////
*LM607/LM607A/LM607B OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM607_NS       1   2  99  50  28
*
*Features:
*Low Vos =                            25 uV
*High gain =                         134 dB
*High unity gain freq. =             1.8MHz
*High slew rate =                    .7V/uS
*Wide supply range =          +-3V to +-18V
*
*NOTE:  Noise is not modeled.
*
****************INPUT STAGE**************
*
IOS 2 1 500P
*^Input offset current
R1 1 3 1MEG
R2 3 2 1MEG
I1 4 50 100U
R3 5 99 517
R4 6 99 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=14 MHz
C4 5 6 10.994P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 900UA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 15E-6 1
*Input offset voltage.^
R8 99 49 2MEG
R9 49 50 2MEG
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.83
D1 9 8 DX
D2 10 9 DX
V3 10 50 1.83
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 5 6 2E-3
*Fp1=.14 Hz
R5 98 9 5.116G
C3 98 9 222.222P
*
************POLE/ZERO STAGE*************
*
*Fp=500 KHz, Fz=800 KHz
G2 98 13 9 49 1E-6
R10 98 13 1MEG
R11 98 14 1.666MEG
C5 14 13 1.194E-13
*
***************POLE STAGE***************
*
*Fp=14 MHz
G3 98 15 13 49 1E-6
R12 98 15 1MEG
C6 98 15 1.1368E-14
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=200 Hz
G4 98 16 3 49 1E-10
L2 98 17 795.8M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 80U 1
E1 99 23 99 15 1
R16 24 23 50
D5 26 24 DX
V6 26 22 0.65V
R17 23 25 50
D6 25 27 DX
V7 22 27 0.65V
V5 22 21 0.145V
D4 21 15 DX
V4 20 22 0.145V
D3 15 20 DX
L3 22 28 500P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=5.0E4)
*
.ENDS
*//////////////////////////////////////////////////////////
*LM627 PRECISION OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM627_NS       1   2  99  50  28
*
*Features:
*Low Vos =                            25 uV
*High gain =                         134 dB
*High unity gain freq. =             14 MHz
*High slew rate =                   4.5V/uS
*Wide supply range =        +-3.5V to +-18V
*
*NOTE:  Noise is not modeled.
*
****************INPUT STAGE**************
*
IOS 2 1 2N
*^Input offset current
R1 1 3 10G
R2 3 2 10G
I1 4 50 100U
R3 5 99 517
R4 6 99 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=25.3 MHz
C4 5 6 6.084P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 2.9MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 15E-6 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.83
D1 9 8 DX
D2 10 9 DX
V3 10 50 1.83
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 5 6 2.1E-3
*Fp1=1.49 Hz
R5 98 9 4.807G
C3 98 9 22.2222P
*
************POLE/ZERO STAGE*************
*
*Fp=300 KHz, Fz=1 MHz
G2 98 13 9 49 1E-6
R10 98 13 1MEG
R11 98 14 428.571K
C5 14 13 3.7136E-13
*
***************POLE STAGE***************
*
*Fp=30 MHz
G3 98 15 13 49 1E-6
R12 98 15 1MEG
C6 98 15 5.305E-15
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=300 Hz
G4 98 16 3 49 1E-10
L2 98 17 530.5M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 220U 1
E1 99 23 99 15 1
R16 24 23 50
D5 26 24 DX
V6 26 22 0.63V
R17 23 25 50
D6 25 27 DX
V7 22 27 0.63V
V5 22 21 1.4V
D4 21 15 DX
V4 20 22 1.4V
D3 15 20 DX
L3 22 28 500P
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=1.6667E4)
*
.ENDS
*//////////////////////////////////////////////////////////
*LM637 PRECISION OPERATIONAL AMPLIFIER MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LM637_NS       1   2  99  50  28
*
*Features:
*Low Vos =                            25 uV
*High gain =                         134 dB
*High unity gain freq. =             65 MHz
*High slew rate =                    14V/uS
*Wide supply range =        +-3.5V to +-18V
*
*NOTE:  Noise is not modeled.
*
****************INPUT STAGE**************
*
IOS 2 1 2N
*^Input offset current
R1 1 3 10G
R2 3 2 10G
I1 4 50 100U
R3 5 99 517
R4 6 99 517
Q1 5 2 4 QX
Q2 6 7 4 QX
*Fp2=50 MHz
C4 5 6 3.0784P
*
***********COMMON MODE EFFECT***********
*
I2 99 50 2.9MA
*^Quiescent supply current
EOS 7 1 POLY(1) 16 49 15E-6 1
*Input offset voltage.^
R8 99 49 80K
R9 49 50 80K
*
*********OUTPUT VOLTAGE LIMITING********
V2 99 8 1.83
D1 9 8 DX
D2 10 9 DX
V3 10 50 1.83
*
**************SECOND STAGE**************
*
EH 99 98 99 49 1
G1 98 9 5 6 3.7E-3
F1 9 98 POLY(1) VA3 0 0 0 9.24E7
*Fp1=10 Hz
R5 98 9 2.7056G
C3 98 11 5.8824P
VA3 9 11 0
*
************POLE/ZERO STAGE*************
*
*Fp=300 KHz, Fz=450 KHz
G2 98 13 9 49 1E-6
R10 98 13 1MEG
R11 98 14 2MEG
C6 14 13 1.768E-13
*
***************POLE STAGE****************
*
*Fp=50 MHz
G3 98 15 13 49 1E-6
R12 98 15 1MEG
C5  98 15 3.1831E-15
*
***************POLE STAGE****************
*
*Fp=80 MHz
G5 98 18 15 49 1E-6
R14 98 18 1MEG
C7  98 18 1.9894E-15
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=2 KHz
G4 98 16 3 49 1E-10
L2 98 17 79.6M
R13 17 16 1K
*
**************OUTPUT STAGE**************
*
F6 50 99 POLY(1) V6 200U 1
E1 99 23 99 18 1
R16 24 23 50
D5 26 24 DX
V6 26 22 0.61V
R17 23 25 50
D6 25 27 DX
V7 22 27 0.61V
V5 22 21 1.4V
D4 21 18 DX
V4 20 22 1.4V
D3 18 20 DX
L3 22 28 .02U
RL3 22 28 100K
*
***************MODELS USED**************
*
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=1.67E4)
*
.ENDS
* //////////////////////////////////////////
* LM4250C Programmable Operational Amplifier
* //////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |   Quiescent Current Set
*                   |   |   |   |   |   |
.SUBCKT LM4250C_NS     3   2   6   4   7   8   
*
* Features:
* +/-1V to +/-18V power supply operation
* Input offset current (Iset=1uA) =      3nA
* Low offset voltage (typ) =             2mV
* Slew rate =                         .2V/uS
* Gain-bandwidth product =            230kHz 
* Max supply current (Iset=10uA) =     100uA
* Short circuit protected
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
* Input capacitors.
CI1   3  4  2P
CI2   2  4  2P
* Primary pole=939.2mHz.
C3    98 20 169.3N
* Secondary pole=276kHz.
C4    13 14 75.3P
C6    4  9  3P
* Third pole=795kHz.
C7    98 19 200E-15
D1    10 8  DX
D2    7  6  DX
D3    4  7  DX
D4    4  26 DX
D5    26 7  DX
D6    20 24 DX
D7    25 20 DX
D8    22 0  DX
D9    0  21 DX
D10   7  27 DX
D11   27 6  DX
* Determines dc CMRR.
ECMRR 1  3  16        49 1.0
EH    97 98 6         49 1.0
EN    0  96 0         4  1.0
EP    97 0  6         0  1.0
E1    97 18 6         19 1.0
F1    6  0  VA2       1
F2    0  4  VA3       1
F3    23 0  VA1       1
F4    6  9  V1        1.0
F5    6  4  POLY(2)   V1 V5 0 8.0 0 0 1
* Sets -Isc 
F6    4 26  POLY(1)   VA1 -1E-2 -1
* Sets +Isc
F7    27 6  POLY(1)   VA1 -1.2E-2 1
G1    98 20 14        13 1.0
G2    98 19 20        49 1U
G4    98 16 POLY(2) 3 49 2 49 0 1.581E-7 1.581E-7
G5    15 4  6         4  0.0333
* CMRR zero.
L2    16 17 73.1M
* IS of QX1/QX2 and R1/R2 determines Vos.
Q1    13 1  11        QX1
Q2    14 2  12        QX2
R1    9  11 9.6K
R2    9  12 10K
R3    14 4  3.83K
R4    13 4  3.83K
R5    98 20 1E6
R8    6  49 1E8
R9    49 4  1E8
R12   98 19 1E6
R13   98 17 1K
* Output resistance.
R22   28 7  581
VA1   18 28 0V
VA2   21 23 0V
VA3   23 22 0V
V1    6  10 0V
V2    97 24 1.5V
V3    25 96 1.5V
V5    4  15 0V
.MODEL QX1 PNP (IS=4.625E-16 BF=270 VAF=60 IKF=1E-3 NE=1.15 ISE=.63E-16)
.MODEL QX2 PNP (IS=5E-16 BF=300 VAF=60 IKF=1E-3 NE=1.15 ISE=.63E-16)
.MODEL DX D(IS=5E-15)
.ENDS
*//////////////////////////////////////////////////////////
*LM63101 CURRENT FEEDBACK OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
* Connections:  Non-Inverting Input
*               | Inverting Input
*               | | Output
*               | | | +Vcc
*               | | | | -Vee
*               | | | | | Vdis_bar
*               | | | | | |
.SUBCKT LM6310I_NS 3 2 6 7 4 8
*Features
* This is a Low-Cost, Low-Power, 110MHz, Monolithic
* Current Feedback Op Amp with Disable
*
* DISABLE/BIAS BLOCK
*
R1 7 8 20.0K
C3 8 0 1.00P
R2 8 10 5.00K
Q1 7 10 15 QINN
R3 7 12 100
V1 12 13 1.50
Q2 13 14 15 QINN
D1 10 11 DDV
D2 11 10 DDV 0.11
R4 11 14 2.00K
R5 14 16 2.00K
R6 7 16 20.0K
R7 16 17 20.0K
C4 15 0 336F
I1 15 4 150U
C5 17 0 101F
V2 17 4 3.00
*
R8 7 20 20.0K
D3 20 21 DQ 1.88
G1 21 0 POLY(1) 7 12 0 10.0M
D4 22 21 DQ 1.88
Q3 22 20 7 QINP 3.00
I2 22 4 176U
R9 7 23 625
D5 23 22 DDV 0.28
C6 22 0 1.00P
*
C1 7 0 1.00P
C2 4 0 1.00P
G2 7 4 POLY(1) 7 23 0 4.13M
G3 7 30 POLY(1) 7 23 0 1.54M
C7 30 0 751F
G4 34 4 POLY(1) 7 23 0 1.46M
C8 34 0 751F
*
* INPUT STAGE
*
G5 3 0 POLY(3) 7 23 62 0 63 0 0 20.3U 1.00M 1.00M
C9 3 0 1.00P
E1 3 32 POLY(2) 60 0 61 0 -1.50M 1.00 1.00
D6 30 31 DQ 0.25
Q4 4 32 31 QINP
Q5 7 32 33 QINN
D7 33 34 DQ 0.25
G6 41 0 POLY(3) 7 23 64 0 65 0 0 36.4U 1.00M 1.00M
Q6 41 30 42 QINN
D8 42 2 DQ 0.25
C10 2 0 3.50P
D9 2 43 DQ 0.25
Q7 44 34 43 QINP
*
* GAIN STAGE
*
R10 7 40 550
C11 7 40 1.80P
V3 40 41 1.90
C12 41 47 580F
C13 41 51 430F
V4 7 46 750M
D10 51 46 DOR
G7 7 47 POLY(2) 7 40 7 47 0 3.83M 208N
G8 7 51 POLY(1) 7 40 0 9.03M
C14 51 0 950F
*
V5 44 45 1.90
R11 45 4 550
C15 45 4 1.80P
C16 44 47 505F
C17 44 50 270F
D11 48 47 DOR
V6 48 4 1.30
G9 47 4 POLY(2) 45 4 47 4 0 3.91M 2.14U
G10 50 4 POLY(1) 45 4 0 3.18M
C18 50 0 515F
*
* OUTPUT STAGE
*
C19 47 0 904F
Q8 7 47 50 QOUTN1
D12 51 52 DDV 1.67
Q9 4 50 52 QOUTP1
Q10 7 51 6 QOUTN2
C20 6 0 1.00P
C21 6 53 403F
E2 53 0 POLY(2) 3 0 7 23 0 1.00 0 0 -9.09
Q11 4 52 6 QOUTP2
*
* NOISE SOURCES
*
I3 61 60 DC 26.8U
D13 60 0 DN1
D14 0 61 DN1
*
I4 63 62 DC 56.9U
D15 62 0 DN2
D16 0 63 DN2
*
I5 65 64 DC 46.9U
D17 64 0 DN3
D18 0 65 DN3
*
* MODELS
*
.MODEL DDV D IS=0.287F N=2.00 RS=274M CJO=354F M=500M VJ=798M TT=30.4P
.MODEL DN1 D IS=0.166F KF=4.48F AF=1.00
.MODEL DN2 D IS=0.166F KF=20.6F AF=1.00
.MODEL DN3 D IS=0.166F KF=87.6F AF=1.00
.MODEL DOR D TT=100N
.MODEL DQ D IS=0.165F RS=561M CJO=159F M=495M VJ=797M TT=19.2P
*
.MODEL QINN NPN
+ IS =4.242E-17 BF =3.239E+02 NF =1.000E+00 VAF=2.115E+01
+ IKF=6.322E-03 ISE=7.591E-18 NE =1.197E+00 BR =3.355E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=1.018E-02 ISC=6.091E-20
+ NC =1.700E+00 RB =3.146E+02 IRB=0.000E+00 RBM=1.086E+02
+ RE =2.185E+00 RC =3.022E+01 CJE=4.079E-14 VJE=7.973E-01
+ MJE=4.950E-01 TF =2.078E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.529E-02 CJC=5.906E-14 VJC=8.046E-01 MJC=4.931E-01
+ XCJC=1.04E-01 TR =1.620E-10 CJS=6.743E-13 MJS=0.000E+00
+ VJS=5.723E-01 FC =9.765E-01
*
.MODEL QOUTN1 NPN
+ IS =2.636E-16 BF =3.239E+02 NF =1.000E+00 VAF=8.457E+01
+ IKF=3.060E-02 ISE=3.674E-17 NE =1.197E+00 BR =3.868E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=4.928E-02 ISC=2.045E-19
+ NC =1.700E+00 RB =5.467E+01 IRB=0.000E+00 RBM=1.212E+01
+ RE =4.515E-01 RC =1.999E+01 CJE=1.974E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.901E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=7.403E-02 CJC=1.883E-13 VJC=8.046E-01 MJC=4.931E-01
+ XCJC=1.57E-01 TR =5.184E-10 CJS=3.540E-13 VJS=5.723E-01
+ MJS=4.105E-01 FC =9.765E-01
*
.MODEL QOUTN2 NPN
+ IS =9.456E-16 BF =3.239E+02 NF =1.000E+00 VAF=8.457E+01
+ IKF=1.098E-01 ISE=1.318E-16 NE =1.197E+00 BR =3.989E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=1.767E-01 ISC=6.688E-19
+ NC =1.700E+00 RB =6.524E+01 IRB=0.000E+00 RBM=5.338E+01
+ RE =1.013E+01 RC =4.303E+00 CJE=7.082E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.866E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.655E-01 CJC=6.056E-13 VJC=8.046E-01 MJC=4.931E-01
+ XCJC=1.76E-01 TR =8.748E-10 CJS=8.651E-13 VJS=5.723E-01
+ MJS=4.105E-01 FC =9.765E-01
*
.MODEL QINP PNP
+ IS =4.242E-17 BF =7.165E+01 NF =1.000E+00 VAF=1.720E+01
+ IKF=4.832E-03 ISE=1.639E-16 NE =1.366E+00 BR =1.658E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=3.394E-02 ISC=9.789E-19
+ NC =1.634E+00 RB =1.620E+02 IRB=0.000E+00 RBM=7.750E+01
+ RE =2.382E+00 RC =3.386E+01 CJE=4.079E-14 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.263E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.306E-02 CJC=9.356E-14 VJC=7.130E-01 MJC=4.200E-01
+ XCJC=1.04E-01 TR =6.577E-10 CJS=6.743E-13 VJS=6.691E-01
+ MJS=0.000E+00 FC =8.803E-01
*
.MODEL QOUTP1 PNP
+ IS =2.399E-16 BF =7.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=3.509E-02 ISE=1.190E-15 NE =1.366E+00 BR =1.946E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=2.464E-01 ISC=6.685E-18
+ NC =1.634E+00 RB =1.542E+01 IRB=0.000E+00 RBM=3.788E+00
+ RE =3.281E-01 RC =1.420E+01 CJE=2.962E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.051E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=9.481E-02 CJC=4.131E-13 VJC=7.130E-01 MJC=4.200E-01
+ XCJC=1.70E-01 TR =1.388E-09 CJS=9.092E-13 VJS=6.691E-01
+ MJS=3.950E-01 FC =8.803E-01
*
.MODEL QOUTP2 PNP
+ IS =1.147E-15 BF =7.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=1.678E-01 ISE=5.690E-15 NE =1.366E+00 BR =1.961E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=1.178E+00 ISC=3.188E-17
+ NC =1.634E+00 RB =5.323E+01 IRB=0.000E+00 RBM=5.079E+01
+ RE =1.069E+01 RC =3.177E+00 CJE=1.416E-12 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.042E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=4.534E-01 CJC=1.918E-12 VJC=7.130E-01 MJC=4.200E-01
+ XCJC=1.76E-01 TR =1.973E-09 CJS=3.054E-12 VJS=6.691E-01
+ MJS=3.950E-01 FC =8.803E-01
*
.ENDS
*/////////////////////////////////////////////////
*LM6311 Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
*
* Connections:  Non-Inverting Input
*               | Inverting
*               | | Output
*               | | | +Vcc
*               | | | | -Vee
*               | | | | | External Compensation
*               | | | | | | 
*               | | | | | | 
.SUBCKT LM6311I_NS 3 2 6 7 4 5 
*Features
*   This is an Ultra Low Noise, Wideband Monolithic Voltage
*   Feedback Op Amp with Current Supply Adjust and External
*   Compensation.
*
*
* BIAS CIRCUITRY
*
R1 7 10 100
Q1 10 12 11 QINN1
D1 11 12 DZ
R2 11 8 1.00K
C1 8 0 1.00P
R3 8 4 1.00G
R4 7 12 100K
D2 12 13 DZ
D3 13 4 DZ
*
G1 0 14 POLY(3) 12 4  7 10 0 14 -226M 294M -10.0 1.00M
D4 0 14 DY
*
G2 7 20 POLY(2) 14 0 7 20 -442N 2.56U 1.39U
C2 20 0 800F
G7 7 34 POLY(2) 14 0 7 34 -442N 2.56U 1.39U
C5 34 0 800F
*
G4 21 4 POLY(2) 14 0 21 4 9.27U 5.43U 400N
C4 21 0 400F
G9 36 4 POLY(2) 14 0 36 4 9.27U 5.43U 400N
C7 36 0 400F
*
* INPUT STAGE
*
C3 2 0 1.00P
G3 2 0 POLY(2) 50 0 51 0 0 100U 100U
Q2 4 2 20 QINP2
Q3 7 2 21 QINN1
V1 7 22 DC 1.00
Q4 22 20 23 QINN1
Q5 24 21 23 QINP2
V2 24 4 DC 1.00
*
Q6 31 34 23 QINN2
Q7 32 36 23 QINP1
Q8 7 35 36 QINN2
Q9 4 35 34 QINP1
G8 35 0 POLY(2) 52 0 53 0 0 100U 100U
E1 3 35 POLY(2) 54 0 55 0 1.55M 1.00 1.00
C6 3 0 1.00P
*
* GAIN STAGE
*
D5 7 30 DY
G5 30 31 POLY(1) 30 31 0 1.00
R5 7 31 450
V3 7 40 DC 1.75
D7 41 40 DX
C8 7 41 7.00P
G10 7 41 POLY(3) 7 41 7 31 30 31 0 574N 2.22M 250M 0 4.78U 538U
C11 31 43 400F
G12 7 43 POLY(1) 7 31 0 2.22M
C12 43 0 800F
*
G6 32 33 POLY(1) 32 33 0 1.00
D6 33 4 DY
R6 32 4 450
D8 42 41 DX
V4 42 4 DC 1.75
C10 41 4 7.00P
G11 41 4 POLY(3) 41 4 32 4 32 33 0 1.33U 2.22M 250M 0 11.1U 1.25M
C13 32 44 800F
G13 44 4 POLY(1) 32 4 0 8.00M
C14 44 0 400F
*
C9 5 0 1.00P
R7 5 41 25.0
*
* OUTPUT STAGE
*
Q10 4 41 43 QOUTP1 2.00
Q11 7 41 44 QOUTN1 2.00
Q12 7 43 6 QOUTN2
C15 6 0 1.00P
Q13 4 44 6 QOUTP2
D9 41 6 DY
D10 6 41 DY
*
* NOISE BLOCKS
*
G14 51 50 POLY(1) 14 0 8.09U 4.05U
D11 50 0 DN1
D12 0 51 DN1
*
G15 53 52 POLY(1) 14 0 8.09U 4.05U
D13 52 0 DN2
D14 0 53 DN2
*
G16 55 54 POLY(1) 14 0 2.71U 1.35U
D15 54 0 DN3
D16 0 55 DN3
*
* MODELS
*
.MODEL DN1 D IS=0.166F KF=19.6U AF=3.00
.MODEL DN2 D IS=0.166F KF=18.2U AF=3.00
.MODEL DN3 D IS=0.166F KF=1.07F AF=1.00
.MODEL DX D TT=100N
.MODEL DY D IS=4.11E-16 RS=1.00
.MODEL DZ D IS=3.07E-17 RS=1.00
*
.MODEL QINN1 NPN
+ IS =5.800E-16 BF =3.239E+02  NF =1.000E+00 VAF=4.229E+01
+ IKF=6.700E-02 ISE=8.000E-17  NE =1.197E+00 BR =4.003E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.000E-01 ISC=4.000E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RE =2.100E-01 RC =1.000E+01  CJE=4.300E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.862E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.651E-01 PTF=0.000E+00  CJC=3.500E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.778E-01 TR =7.000E-10 CJS=1.600E-12
+ VJS=5.723E-01 MJS=0.000E+00  FC =9.765E-01
*
.MODEL QINN2 NPN
+ IS =5.800E-16 BF =2.939E+02  NF =1.000E+00 VAF=3.279E+01
+ IKF=6.700E-02 ISE=8.000E-17  NE =1.197E+00 BR =4.003E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.000E-01 ISC=4.000E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RE =2.100E-01 RC =1.000E+01  CJE=4.300E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.862E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.651E-01 PTF=0.000E+00  CJC=3.500E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.778E-01 TR =7.000E-10 CJS=1.600E-12
+ VJS=5.723E-01 MJS=0.000E+00  FC =9.765E-01
*
.MODEL QOUTN1 NPN
+ IS =3.954E-16 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=4.590E-02 ISE=5.512E-17  NE =1.197E+00 BR =3.957E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=7.392E-02 ISC=2.867E-19
+ NC =1.700E+00 RB =3.645E+01  IRB=0.000E+00 RBM=8.077E+00
+ RE =3.010E-01 RC =2.438E+01  CJE=2.962E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.875E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.110E-01 PTF=0.000E+00  CJC=2.608E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.704E-01 TR =5.832E-10 CJS=4.115E-13
+ VJS=5.723E-01 MJS=4.105E-01  FC =9.765E-01
*
.MODEL QOUTN2 NPN
+ IS =1.880E-15 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=2.182E-01 ISE=2.620E-16  NE =1.197E+00 BR =4.090E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=3.513E-01 ISC=1.229E-18
+ NC =1.700E+00 RB =7.668E+00  IRB=0.000E+00 RBM=1.699E+00
+ RE =5.063E+00 RC =3.371E+00  CJE=1.408E-12 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.838E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.278E-01 PTF=0.000E+00  CJC=1.095E-12 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.930E-01 TR =1.296E-09 CJS=1.217E-12
+ VJS=5.723E-01 MJS=4.105E-01  FC =9.765E-01
*
.MODEL QINP1 PNP
+ IS =3.500E-16 BF =7.165E+01  NF =1.000E+00 VAF=1.720E+01
+ IKF=4.120E-02 ISE=1.750E-15  NE =1.366E+00 BR =1.970E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=3.600E-01 ISC=9.877E-18
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=1.915E+00
+ RE =2.260E-01 RC =1.500E+01  CJE=4.300E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.032E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.374E-01 PTF=0.000E+00  CJC=5.600E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.778E-01 TR =1.605E-09 CJS=1.600E-12
+ VJS=6.691E-01 MJS=0.000E+00  FC =8.803E-01
*
.MODEL QINP2 PNP
+ IS =3.500E-16 BF =6.565E+01  NF =1.000E+00 VAF=1.370E+01
+ IKF=4.120E-02 ISE=1.750E-15  NE =1.366E+00 BR =1.970E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=3.600E-01 ISC=9.877E-18
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=1.915E+00
+ RE =2.260E-01 RC =1.500E+01  CJE=4.300E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.032E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.374E-01 PTF=0.000E+00  CJC=5.600E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.778E-01 TR =1.605E-09 CJS=1.600E-12
+ VJS=6.691E-01 MJS=0.000E+00  FC =8.803E-01
*
.MODEL QOUTP1 PNP
+ IS =2.399E-16 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=3.509E-02 ISE=1.190E-15  NE =1.366E+00 BR =1.946E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=2.464E-01 ISC=6.685E-18
+ NC =1.634E+00 RB =1.542E+01  IRB=0.000E+00 RBM=3.788E+00
+ RE =3.281E-01 RC =1.420E+01  CJE=2.962E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.051E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=9.481E-02 PTF=0.000E+00  CJC=4.131E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.704E-01 TR =1.388E-09 CJS=9.092E-13
+ VJS=6.691E-01 MJS=3.950E-01  FC =8.803E-01
*
.MODEL QOUTP2 PNP
+ IS =1.140E-15 BF =1.401E+02  NF =1.000E+00 VAF=3.439E+01
+ IKF=1.668E-01 ISE=5.655E-15  NE =1.366E+00 BR =2.009E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=1.171E+00 ISC=3.141E-17
+ NC =1.634E+00 RB =3.245E+00  IRB=0.000E+00 RBM=7.970E-01
+ RE =5.069E+00 RC =5.381E+00  CJE=1.408E-12 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.013E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=4.506E-01 PTF=0.000E+00  CJC=1.734E-12 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.929E-01 TR =2.704E-09 CJS=2.020E-12
+ VJS=6.691E-01 MJS=3.950E-01  FC =8.803E-01
*
.ENDS
*
*/////////////////////////////////////////////////
*LM6317 Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
* Connections:  Non-Inverting
*               |  Inverting
*               |  |  Output
*               |  |  |  +Vcc
*               |  |  |  |  -Vcc
*               |  |  |  |  |
.SUBCKT LM6317I_NS 3  2  6  7  4
*Features
*   This is a High Speed, Unity Gain Stable Monolithic Voltage
*   Feedback Op Amp.

*
* INVERTING BUFFER
*
R1 7 10 318
R2 11 4 214
G1 7 12 POLY(2) 7 4 7 10 -58.71U 19.57U 3.145M
C1 12 0 481F
Q1 11 2 12 QINP
C3 2 0 500F
Q2 10 2 13 QINN
C2 13 0 247F
G2 13 4 POLY(2) 7 4 11 4 -16.66U 5.554U 2.921M
*
R3 7 14 433
V1 14 15 1.62
Q3 15 12 16 QINN
R5 16 21 150
Q4 17 13 16 QINP
V2 17 18 1.57
R4 18 4 433
*
* NON-INVERTING BUFFER
*
R6 7 19 437
V3 19 20 1.64
Q5 20 24 21 QINN
Q6 22 26 21 QINP
V4 22 23 1.62
R7 23 4 437
G3 7 24 POLY(2) 7 4 7 27 -59.29U 19.43U 3.145M
C5 24 0 481F
Q7 28 25 24 QINP
C4 25 0 500F
Q8 27 25 26 QINN
C6 26 0 247F
G4 26 4 POLY(2) 7 4 28 4 -17.09U 5.697U 2.912M
R8 7 27 318
E1 3 25 POLY(1) 40 0 500U 2.49
G5 3 0 POLY(1) 41 0 180N 262U
R9 28 4 214
*
* CURRENT MIRROR GAIN BLOCKS
*
V5 7 29 2.10
D1 31 29 DX
C7 20 31 431F
C8 20 6 1.80P
C9 22 6 1.80P
C10 22 31 476F
D2 30 31 DX
V6 30 4 2.10
G6 7 31 POLY(1) 7 19 0 6.865M
R10 31 0 167K
C11 31 0 475F
G7 31 4 POLY(1) 23 4 0 6.865M
G8 7 32 POLY(1) 7 19 0 2.288M
C12 32 0 1.5P
G9 35 4 POLY(1) 23 4 0 2.288M
C13 35 0 1.5P
*
* OUTPUT STAGE
*
D3 32 33 DY
Q9 4 31 33 QOUTP1
Q10 7 31 34 QOUTN1
D4 34 35 DY
Q11 7 32 36 QOUTN1
Q12 4 31 36 QOUTP1
Q13 7 31 37 QOUTN1
Q14 4 35 37 QOUTP1
Q15 7 36 38 QOUTN2
R11 38 6 10.0
C14 6 0 3.20P
R12 6 39 10.0
Q16 4 37 39 QOUTP2
*
* NOISE BLOCKS
*
R13 40 0 122
R14 40 0 122
R15 41 0 122
R16 41 0 122
*
* MODELS
*
.Model DX D TT=200N
.Model DY D IS=0.395F
.Model DZ D IS=0.240F
*
.MODEL QINN NPN
+ IS =0.166F    BF =3.239E+02 NF =1.000E+00 VAF=8.457E+01
+ IKF=2.462E-02 ISE=2.956E-17 NE =1.197E+00 BR =3.719E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=3.964E-02 ISC=1.835E-19
+ NC =1.700E+00 RB =118       IRB=0.000E+00 RBM=65.1
+ RC =2.645E+01 CJE=1.632E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.948E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.955E-02 PTF=0.000E+00 CJC=1.720E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=589M     TR =4.212E-10 CJS=629F
+ MJS=0         KF =1.00P     AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QOUTN1 NPN
+ IS =3.954E-16 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=4.590E-02 ISE=5.512E-17  NE =1.197E+00 BR =3.719E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=7.392E-02 ISC=3.087E-19
+ NC =1.700E+00 RB =3.645E+01  IRB=0.000E+00 RBM=8.077E+00
+ RC =2.702E+01 CJE=2.962E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.904E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.110E-01 PTF=0.000E+00  CJC=2.846E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.562E-01 TR =5.832E-10 CJS=5.015E-13
+ VJS=5.723E-01 MJS=4.105E-01  KF =1.00P     AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QOUTN2 NPN
+ IS =9.386E-16 BF =3.239E+02 NF =1.000E+00 VAF=8.457E+01
+ IKF=1.089E-01 ISE=1.308E-16 NE =1.197E+00 BR =3.960E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=1.754E-01 ISC=6.787E-19
+ NC =1.700E+00 RB =15.4      IRB=0.000E+00 RBM=3.4
+ RC =1.857E+01 CJE=7.030E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.874E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.635E-01 PTF=0.000E+00 CJC=6.172E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=171M     TR =1.069E-09 CJS=1.028E-12
+ VJS=5.723E-01 MJS=4.105E-01 KF =1.00P     AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QINP PNP
+ IS =0.166F    BF =7.165E+01 NF =1.000E+00 VAF=20.0
+ IKF=1.882E-02 ISE=6.380E-16 NE =1.366E+00 BR =1.833E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=1.321E-01 ISC=3.666E-18
+ NC =1.634E+00 RB =78.8      IRB=0.000E+00 RBM=57.6
+ RC =3.739E+01 CJE=1.588E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.156E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=5.084E-02 PTF=0.000E+00 CJC=2.725E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=741M     TR =7.500E-11 CJS=515F
+ MJS=0         KF =1.00P     AF =1.000E+00
+ FC =8.803E-01
*
.MODEL QOUTP1 PNP
+ IS =2.399E-16 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=3.509E-02 ISE=1.190E-15  NE =1.366E+00 BR =1.900E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=2.464E-01 ISC=6.745E-18
+ NC =1.634E+00 RB =1.542E+01  IRB=0.000E+00 RBM=4.059E+00
+ RC =4.174E+01 CJE=2.962E-13  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.107E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=9.481E-02 PTF=0.000E+00  CJC=4.508E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.562E-01 TR =9.500E-11 CJS=1.045E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =1.00P     AF =1.000E+00
+ FC =8.803E-01
*
.MODEL QOUTP2 PNP
+ IS =5.693E-16 BF =7.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=8.328E-02 ISE=2.824E-15 NE =1.366E+00 BR =1.948E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=5.848E-01 ISC=1.586E-17
+ NC =1.634E+00 RB =6.5       IRB=0.000E+00 RBM=1.7
+ RC =1.767E+01 CJE=7.030E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.073E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=2.250E-01 PTF=0.000E+00 CJC=9.776E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=171M     TR =1.450E-10 CJS=1.637E-12
+ VJS=6.691E-01 MJS=3.950E-01 KF =1.00P     AF =1.000E+00
+ FC =8.803E-01
*
.ENDS
*//////////////////////////////////////////////////////////
*LM6685 Ultra fast Singel Latched Comparator
*//////////////////////////////////////////////////////////
* Connections:      
*               IN(+)
*               | IN (-)
*               | | OUT (+)
*               | | | V (+)
*               | | | | V (-)
*               | | | | |  OUT(-)
*               | | | | | | LATCH
*               | | | | | | | GND
*               | | | | | | | |          
.SUBCKT LM6685_NS  3 2 7 1 4 8 5 6 
rc1    1 11 513.6
rc2    1 12 513.6
iee    13 4 dc 0.1m
q1     11 2 13 mq1
q2     12 3 13 mq2
ecom1  50 51 2 6 0.5
ecom2  51 52 3 6 0.5
vcom   52 6 dc 0
rcom1  50 6 1meg
rlch   5 6 1meg
ilch   5 6 100u
glt    6 70 5 6 1m
rlt    70 6 1k
clt    70 6 0.5p
elch1  15 6 11 12 2
elch2  16 6 70 6 1.348
hlch   14 15 vcom 10
rlch1  14 17 1
vlch   18 16 dc 3.294
clch   19 6 0.2n
rlch2  19 6 1000meg
mos1   17 18 19 19 mmos1
rsup1  1 6 .402k
rsup2  6 4 .340k
gb     6 20 19 6 .1
rb     20 6 1.5k
ht1    22 27 vg1 32.8
ht2    26 21 vg2 32.8
vt1    27 6 dc 0.744
vt2    26 6 dc -0.744
db1    20 22 md1
db2    21 20 md1
gt     6 25 20 6 1m
rt     25 6 1k
ct     25 6 2.12p
gc     6 30 25 6 8
rc     30 6 1k
vc1    31 6 dc 9.5
vc2    6 32 dc 9.5
dc1    30 31 mdc1
dc2    32 30 mdc1
gd     6 35 30 6 1m
rd     35 6 1k
cd     35 6 .2p
g1     6 36 2 3 1
d1     37 6 md1
d2     6 38 md1
vg1    36 37 dc 0
vg2    38 36 dc 0
go1    6 40 35 6 .0432
ro1    40 6 1
vo1    41 40 dc -0.72
rl1    7 4 5k
qo1    6 41 7 mqo1
go2    6 60 35 6 -.0432
ro2    60 6 1
vo2    61 60 dc -0.72
rl2    8 4 5k
qo2    6 61 8 mqo1
.model mq1 npn is=1.0117e-14 bf=11.345 xti=3.005 xtb=1
.model mq2 npn is=1e-14 bf=11.658 xti=3 xtb=0.9
.model mmos1 nmos vto=1.4 kp=1000
.model md1 d n=0.9
.model mdc1 d n=.9
.model mqo1 npn bf=100 is=1e-12 xti=.1 eg=0.8
.ENDS
*
* /////////////////////////////////////////
* LMC660C/E CMOS Quad Operational Amplifier
* /////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC660_NS      1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =              2fA
* Slew rate =                        1.1V/uS
* Gain-bandwidth product =           1.4 MHz 
* Low supply current =                 375uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.4 Hz pole capacitor
C3  98 9  11.35N
* 2.95 MHz pole capacitor
C4  6  5  4.93P
* Drain-substrate capacitor
C6  50 4  10P
* 35 MHz pole capacitor
C7  98 11 4.54F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 6M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8
I1  99 4  48.19U
I2  99 50 308.1U
* Load dependent pole
L1  22 28 40.4U
* CMR lead
L2  16 17 7.95M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.47K
R4  6  50 5.47K
R5  98 9  1E7
R8  99 49 133.3K
R9  49 50 133.3K
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 900
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.721V
V3  10 96 0.721V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.45 KP=7.0547E-4)
.ENDS
*
* ////////////////////////////////////////////////////
* LMC6001I Precision CMOS Single Operational Amplifier
* ////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6001_NS     1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current (max) =      100fA
* Slew rate =                        1.5V/uS
* Gain-bandwidth product =            1.3MHz 
* Supply current =                     450uA
*
* NOTE: This CMOS electrometer simulates guaranteed (100% tested)
*       input offset voltage (VOS)   input bias current (IB)
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.634 Hz pole capacitor
C3  98 9  9.715N
* 1.1 MHz pole capacitor
C4  6  5  13.95P
* 4.98 MHz pole capacitor
C5  98 15 31.9F
* Drain-substrate capacitor
C6  50 4  3P
* 28.6 MHz pole capacitor
C7  98 11 5.62F
DP1 1  99 DA
DP2 50 1  DD
DP3 2  99 DB
DP4 50 2  DC
D1  9  8  DX
D2  10 9  DX
D3  18 20 DX
D4  21 18 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 800U 1
EP  97 0  99    0  1.0
E1  97 19 99    18 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
G5  98 18 15    49 1U
I1  99 4  33.46U
I2  99 50 366.5U
* Load dependent pole 
L1  22 28 80.4U
* CMR lead inductor
L2  16 17 73.1M
* 3.30 MHz lead inductor
L3  98 3  48.2M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.18K
R4  6  50 5.18K
R5  98 9  1E7
R8  99 49 50K
R9  49 50 50K
R10 18 3  1E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 70.7
* +Rout
R17 23 25 80.3
* +Isc slope control
R18 20 29 64K
* -Isc slope control
R19 21 30 130K
R21 98 15 1E6
R22 22 28 636
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.713V
V3  10 96 0.710V
V4  29 22 1.170V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
* Input bias and offset current differences
.MODEL  DA D    (IS=500FA)
.MODEL  DB D    (IS=500FA)
.MODEL  DC D    (IS=405FA)
.MODEL  DD D    (IS=400FA)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.456 KP=7.0547E-4)
.ENDS
*
* /////////////////////////////////////////////////////
* LMC6041I CMOS Single Micropower Operational Amplifier
* /////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6041_NS     1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =              2fA
* Slew rate =                        .02V/uS
* Gain-bandwidth product =             75kHz 
* Low supply current =                  14uA
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 75E-3 Hz pole capacitor
C3  98 9  212N
* 170.3 kHz pole capacitor
C4  6  5  17.2P
* 1.0 MHz pole capacitor
C5  98 15 228.5F
* Drain-substrate capacitor
C6  50 4  10P
* 1.0 MHz pole capacitor
C7  98 11 110.7F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 6M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 8.89E-8 8.89E-8
I1  99 4  2.054U
I2  99 50 11.9U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 148M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 26.3K
R4  6  50 26.3K
R5  98 9  1E7
R8  99 49 1.5E6
R9  49 50 1.5E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.707V
V3  10 96 0.696V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*
* ///////////////////////////////////////////////////
* LMC6042I CMOS Dual Micropower Operational Amplifier
* ///////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6042_NS     1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =              2fA
* Slew rate =                        .02V/uS
* Gain-bandwidth product =             75kHz 
* Low supply current =                  10uA
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 75E-3 Hz pole capacitor
C3  98 9  212N
* 170.3 kHz pole capacitor
C4  6  5  17.2P
* 1.0 MHz pole capacitor
C5  98 15 228.5F
* Drain-substrate capacitor
C6  50 4  10P
* 1.0 MHz pole capacitor
C7  98 11 110.7F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 6M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 8.89E-8 8.89E-8
I1  99 4  2.054U
I2  99 50 6.9U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 148M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 26.3K
R4  6  50 26.3K
R5  98 9  1E7
R8  99 49 1.5E6
R9  49 50 1.5E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.707V
V3  10 96 0.696V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*
* ///////////////////////////////////////////////////
* LMC6044I CMOS Quad Micropower Operational Amplifier
* ///////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6044_NS     1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =              2fA
* Slew rate =                        .02V/uS
* Gain-bandwidth product =             75kHz 
* Low supply current =                  10uA
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 75E-3 Hz pole capacitor
C3  98 9  212N
* 170.3 kHz pole capacitor
C4  6  5  17.2P
* 1.0 MHz pole capacitor
C5  98 15 228.5F
* Drain-substrate capacitor
C6  50 4  10P
* 1.0 MHz pole capacitor
C7  98 11 110.7F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 6M 1
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 8.89E-8 8.89E-8
I1  99 4  2.054U
I2  99 50 6.9U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 148M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 26.3K
R4  6  50 26.3K
R5  98 9  1E7
R8  99 49 1.5E6
R9  49 50 1.5E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 75
* +Rout
R17 23 25 70
* +Isc slope control
R18 20 29 144.6K
* -Isc slope control
R19 21 30 185K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.707V
V3  10 96 0.696V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=1.3E-14)
.MODEL  DB D    (IS=1.2E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*
* ///////////////////////////////////////////////////////////////
* LMC6061I Precision CMOS Single Micropower Operational Amplifier
* ///////////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6061_NS     1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current =             10fA
* Slew rate =                       .035V/uS
* Gain-bandwidth product =            100kHz 
* Low supply current =                  20uA
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 25.5E-3 kHz pole capacitor
C3  98 9  623.7N
* 522 kHz pole capacitor   
C4  6  5  1.95P
* 522 kHz pole capacitor   
C5  98 15 304.6F
* Drain-substrate capacitor
C6  50 4  23P
* 522 kHz pole capacitor   
C7  98 11 303.8F
C8  22 28 39.7P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
EOS 7  1  POLY(1) 16 49 800U 1
* Input offset voltage -|
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
I1  99 4  3.678U
I2  99 50 14.4U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 485M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.25E6
R9  49 50 1.25E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 67.4
* +Rout
R17 23 25 97.4
* +Isc slope control
R18 20 29 24K
* -Isc slope control
R19 21 30 125K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.738V
V3  10 96 0.742V
V4  29 22 1.678V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.39 KP=7.0547E-4)
.ENDS
*
* /////////////////////////////////////////////////////////////
* LMC6062I Precision CMOS Dual Micropower Operational Amplifier
* /////////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6062_NS     1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current =             10fA
* Slew rate =                       .035V/uS
* Gain-bandwidth product =            100kHz 
* Low supply current =                  16uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 25.5E-3 kHz pole capacitor
C3  98 9  623.7N
* 522 kHz pole capacitor   
C4  6  5  1.95P
* 522 kHz pole capacitor   
C5  98 15 304.6F
* Drain-substrate capacitor
C6  50 4  23P
* 522 kHz pole capacitor   
C7  98 11 303.8F
C8  22 28 39.7P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
EOS 7  1  POLY(1) 16 49 800U 1
* Input offset voltage -|
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
I1  99 4  3.678U
I2  99 50 10.4U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 485M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.25E6
R9  49 50 1.25E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 67.4
* +Rout
R17 23 25 97.4
* +Isc slope control
R18 20 29 24K
* -Isc slope control
R19 21 30 125K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.738V
V3  10 96 0.742V
V4  29 22 1.678V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.39 KP=7.0547E-4)
.ENDS
*
* /////////////////////////////////////////////////////////////
* LMC6064I Precision CMOS Quad Micropower Operational Amplifier
* /////////////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6064_NS     1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current =             10fA
* Slew rate =                       .035V/uS
* Gain-bandwidth product =            100kHz 
* Low supply current =                  16uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 25.5E-3 kHz pole capacitor
C3  98 9  623.7N
* 522 kHz pole capacitor   
C4  6  5  1.95P
* 522 kHz pole capacitor   
C5  98 15 304.6F
* Drain-substrate capacitor
C6  50 4  23P
* 522 kHz pole capacitor   
C7  98 11 303.8F
C8  22 28 39.7P
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
EOS 7  1  POLY(1) 16 49 800U 1
* Input offset voltage -|
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
I1  99 4  3.678U
I2  99 50 10.4U
* Load dependent pole
L1  22 28 15.6M
* CMRR zero
L2  16 17 485M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.25E6
R9  49 50 1.25E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 67.4
* +Rout
R17 23 25 97.4
* +Isc slope control
R18 20 29 24K
* -Isc slope control
R19 21 30 125K
R21 98 15 1E6
R22 22 28 7K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.738V
V3  10 96 0.742V
V4  29 22 1.678V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.39 KP=7.0547E-4)
.ENDS
*
* ////////////////////////////////////////////////////
* LMC6081I Precision CMOS Single Operational Amplifier
* ////////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6081_NS     1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current =             10fA
* Slew rate =                        1.5V/uS
* Gain-bandwidth product =            1.3MHz 
* Supply current =                     450uA
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.634 Hz pole capacitor
C3  98 9  9.715N
* 1.1 MHz pole capacitor
C4  6  5  13.95P
* 4.98 MHz pole capacitor
C5  98 15 31.9F
* Drain-substrate capacitor
C6  50 4  3P
* 28.6 MHz pole capacitor
C7  98 11 5.62F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  18 20 DX
D4  21 18 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 800U 1
EP  97 0  99    0  1.0
E1  97 19 99    18 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
G5  98 18 15    49 1U
I1  99 4  33.46U
I2  99 50 366.5U
* Load dependent pole 
L1  22 28 80.4U
* CMR lead inductor
L2  16 17 73.1M
* 3.30 MHz lead inductor
L3  98 3  48.2M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.18K
R4  6  50 5.18K
R5  98 9  1E7
R8  99 49 50K
R9  49 50 50K
R10 18 3  1E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 70.7
* +Rout
R17 23 25 80.3
* +Isc slope control
R18 20 29 64K
* -Isc slope control
R19 21 30 130K
R21 98 15 1E6
R22 22 28 636
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.713V
V3  10 96 0.710V
V4  29 22 1.170V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.456 KP=7.0547E-4)
.ENDS
*
* //////////////////////////////////////////////////
* LMC6082I Precision CMOS Dual Operational Amplifier
* //////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6082_NS     1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current =             10fA
* Slew rate =                        1.5V/uS
* Gain-bandwidth product =            1.3MHz 
* Supply current =                     450uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.634 Hz pole capacitor
C3  98 9  9.715N
* 1.1 MHz pole capacitor
C4  6  5  13.95P
* 4.98 MHz pole capacitor
C5  98 15 31.9F
* Drain-substrate capacitor
C6  50 4  3P
* 28.6 MHz pole capacitor
C7  98 11 5.62F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  18 20 DX
D4  21 18 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 800U 1
EP  97 0  99    0  1.0
E1  97 19 99    18 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
G5  98 18 15    49 1U
I1  99 4  33.46U
I2  99 50 366.5U
* Load dependent pole 
L1  22 28 80.4U
* CMR lead inductor
L2  16 17 73.1M
* 3.30 MHz lead inductor
L3  98 3  48.2M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.18K
R4  6  50 5.18K
R5  98 9  1E7
R8  99 49 50K
R9  49 50 50K
R10 18 3  1E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 70.7
* +Rout
R17 23 25 80.3
* +Isc slope control
R18 20 29 64K
* -Isc slope control
R19 21 30 130K
R21 98 15 1E6
R22 22 28 636
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.713V
V3  10 96 0.710V
V4  29 22 1.170V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.456 KP=7.0547E-4)
.ENDS
*
* //////////////////////////////////////////////////
* LMC6084I Precision CMOS Quad Operational Amplifier
* //////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6084_NS     1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =           800uV
* Ultra low input current =             10fA
* Slew rate =                        1.5V/uS
* Gain-bandwidth product =            1.3MHz 
* Supply current =                     450uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P
CI2 2  50 2P
* 1.634 Hz pole capacitor
C3  98 9  9.715N
* 1.1 MHz pole capacitor
C4  6  5  13.95P
* 4.98 MHz pole capacitor
C5  98 15 31.9F
* Drain-substrate capacitor
C6  50 4  3P
* 28.6 MHz pole capacitor
C7  98 11 5.62F
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  18 20 DX
D4  21 18 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage -|
EOS 7  1  POLY(1) 16 49 800U 1
EP  97 0  99    0  1.0
E1  97 19 99    18 1.0
* Sourcing load +Vs current
F1  99 0  VA2   1
* Sinking load -Vs current
F2  0  50 VA3   1
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR
G4  98 16 POLY(2) 1 49 2 49 0 1.26E-8 1.26E-8
G5  98 18 15    49 1U
I1  99 4  33.46U
I2  99 50 366.5U
* Load dependent pole 
L1  22 28 80.4U
* CMR lead inductor
L2  16 17 73.1M
* 3.30 MHz lead inductor
L3  98 3  48.2M
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 5.18K
R4  6  50 5.18K
R5  98 9  1E7
R8  99 49 50K
R9  49 50 50K
R10 18 3  1E6
R12 98 11 1E6
R13 98 17 1K
* -Rout
R16 23 24 70.7
* +Rout
R17 23 25 80.3
* +Isc slope control
R18 20 29 64K
* -Isc slope control
R19 21 30 130K
R21 98 15 1E6
R22 22 28 636
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.713V
V3  10 96 0.710V
V4  29 22 1.170V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=2.5E-14)
.MODEL  DB D    (IS=2.0E-14)
.MODEL  DX D    (IS=1.0E-14)
.MODEL  MX PMOS (VTO=-2.456 KP=7.0547E-4)
.ENDS
*
*//////////////////////////////////////////////////////////
*LMC6482 CMOS Dual OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6482_NS     1   2  99  50  40
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             10fA
*Slew rate =                        1.2V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 17U
M1   5  2 4 99 MOSFET
R3   5 50 5.651K
M2   6  7 4 99 MOSFET
R4   6 50 5.651K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DB
DP3  2 99 DB
DP4 50  2 DA
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2  99 50 420.5U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 .5E-3 1
*Offset voltage..........^
R8  99 49 40K
R9  49 50 40K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  99 98 99 49 1
G1  98 29 18 49 5.6667E-6 
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
G6  38 40 49 29 16.667E-3  
R16 38 40 2.3886K  
V4  30 40 .77
D5  30 99 DX
V5  40 31 .77
D6  50 31 DX
*Fp1=2.343 Hz
C3  29 39 17P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=2E-14)
.MODEL DB D(IS=1E-14)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*//////////////////////////////////////////////////////////
*LMC6484 CMOS Quad OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6484_NS     1   2  99  50  40
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             10fA
*Slew rate =                        1.2V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 17U
M1   5  2 4 99 MOSFET
R3   5 50 5.651K
M2   6  7 4 99 MOSFET
R4   6 50 5.651K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DB
DP3  2 99 DB
DP4 50  2 DA
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2  99 50 420.5U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 .5E-3 1
*Offset voltage..........^
R8  99 49 40K
R9  49 50 40K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  99 98 99 49 1
G1  98 29 18 49 5.6667E-6 
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
G6  38 40 49 29 16.667E-3  
R16 38 40 2.3886K  
V4  30 40 .77
D5  30 99 DX
V5  40 31 .77
D6  50 31 DX
*Fp1=2.343 Hz
C3  29 39 17P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=2E-14)
.MODEL DB D(IS=1E-14)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*//////////////////////////////////////////////////////////
*LMC6492 CMOS Dual OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6492_NS     1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             10fA
*Slew rate =                        1.2V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/2 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 17U
M1   5  2 4 99 MOSFET
R3   5 50 5.651K
M2   6  7 4 99 MOSFET
R4   6 50 5.651K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DX
DP3  2 99 DB
DP4 50  2 DX
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2  99 50 420.5U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 .5E-3 1
*Offset voltage..........
R8  99 49 40K
R9  49 50 40K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  99 98 99 49 1
G1  98 29 18 49 5.6667E-6 
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
GN3 98 115 40 49 1U
RN21 98 115 1MEG
EN1 97 123 99 115 1
RN17 123 125 180
RN16 123 124 130
DN6 125 127 DX
DN5 126 124 DX
VN7 28 127 0.63
VN6 126 28 0.63
DN3 115 120 DX
RN18 120 129 350K
VN4 129 28 .27
DN4 121 115 DX
RN19 130 121 350K
VN5 28 130 .27
ENP 97 0 99 0 1
ENN 0 96 0 50 1
DN7 28 99 DX
DN8 50 28 DX
*
*
G6  38 40 49 29 16.667E-3
R16 38 40 2.3886K
V4  30 40 .77
D5  30 97 DX
V5  40 31 .77
D6  96 31 DX
*Fp1=7.96 Hz
C3  29 39 280P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=1.1E-13)
.MODEL DB D(IS=1.15E-13)
.MODEL DC D(IS=1E-13)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*
*//////////////////////////////////////////////////////////
*LMC6494 CMOS Quad OP-AMP MACRO-MODEL
*//////////////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   |   negative power supply
*                   |   |   |   |   output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6494_NS     1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
*Features:
*Operates from single or dual supplies
*Rail-to-rail input and output swing
*Ultra low input current =             10fA
*Slew rate =                        1.2V/uS
*
*NOTE: Model is for single device only and simulated
*      supply current is 1/4 of total device current.
*      Noise is not modeled.
*      Asymmetrical gain is not modeled.
*
*****************INPUT STAGE************** 
*
I1  99  4 17U
M1   5  2 4 99 MOSFET
R3   5 50 5.651K
M2   6  7 4 99 MOSFET
R4   6 50 5.651K
*Fp2=5.9 MHz
C4   5  6 2.3868P
G0  98  9 6 5 4.4165E-2
R0  98  9 1K
DP1  1 99 DA
DP2 50  1 DX
DP3  2 99 DB
DP4 50  2 DX
*For accurate Ib , set GMIN<=1E-16 on .OPTIONS line.
*
***********COMMON MODE EFFECT***********
*
I2  99 50 420.5U
*^Quiescent current                   
EOS  7  1 POLY(1) 16 49 .5E-3 1
*Offset voltage..........
R8  99 49 40K
R9  49 50 40K
*
***************POLE STAGE*************** 
*
*Fp=13.3 MHz
G3  98 15 9 49 1E-3
R12 98 15 1K
C5  98 15 11.967P
*
************POLE/ZERO STAGE*************
*
*Fp=600 KHz, Fz= 1.4MHz
G5  98 18 15 49 1E-3
R14 98 18 1K
R15 98 19 750
C6  19 18 151.58P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=20 KHz
G4  98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-8
L2  98 17 7.958M
R13 17 16 1K
*
**************SECOND STAGE**************
*
EH  99 98 99 49 1
G1  98 29 18 49 5.6667E-6 
R5  98 29 100.37MEG
V2  99  8 1.56
D1  29  8 DX
D2  10 29 DX
V3  10 50 1.56
*
**************OUTPUT STAGE**************
*
F6  99 50 VA7 1
*^Dynamic supply current
F5  99 35 VA8 1
D3  36 35 DX
VA7 99 36 0
D4  35 99 DX
E1  99 37 99 49 1
VA8 37 38 0
GN3 98 115 40 49 1U
RN21 98 115 1MEG
EN1 97 123 99 115 1
RN17 123 125 180
RN16 123 124 130
DN6 125 127 DX
DN5 126 124 DX
VN7 28 127 0.63
VN6 126 28 0.63
DN3 115 120 DX
RN18 120 129 350K
VN4 129 28 .27
DN4 121 115 DX
RN19 130 121 350K
VN5 28 130 .27
ENP 97 0 99 0 1
ENN 0 96 0 50 1
DN7 28 99 DX
DN8 50 28 DX
*
*
G6  38 40 49 29 16.667E-3
R16 38 40 2.3886K
V4  30 40 .77
D5  30 97 DX
V5  40 31 .77
D6  96 31 DX
*Fp1=7.96 Hz
C3  29 39 280P
R6  39 40 1K
*
***************MODELS USED**************
*
.MODEL DA D(IS=1.1E-13)
.MODEL DB D(IS=1.15E-13)
.MODEL DC D(IS=1E-13)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS(VTO=0 KP=1.842E-3)
.ENDS
*
* //////////////////////////////////////////////////
* LMC6572 Low Power CMOS Dual Operational Amplifier
* //////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6572_NS     1   2  99  50  28
*
* USER WARNING:  Ultra-low input bias current REQUIRES that
*                                       SPICE option GMIN=1E-16 or smaller!
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             7mV
* Ultra low input current =             20fA
* Slew rate =                        .09V/uS
* Gain-bandwidth product =            220kHz 
* Low supply current =                  40uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 60E-3 Hz pole capacitor  
C3  98 9  247N                               
* 400 kHz pole capacitor 
C4  6  5  4.75P                                 
* 1.3 MHz pole capacitor    
C5  98 15 120F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 7.6F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  11 8  DX
D2  10 11 DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 7M 1                    
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 37.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 37.6K
R4  6  50 37.6K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 2.081E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.790V
V3  10 96 0.782V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-1.74 KP=7.0547E-4)
.ENDS
* /////////////////////////////////////////////////
* LMC6574 Low Power CMOS Quad Operational Amplifier
* /////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LMC6574_NS     1   2  99  50  28
*
* USER WARNING:  Ultra-low input bias current REQUIRES that
*                                       SPICE option GMIN=1E-16 or smaller!
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             7mV
* Ultra low input current =             20fA
* Slew rate =                        .09V/uS
* Gain-bandwidth product =            220kHz 
* Low supply current =                  40uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 60E-3 Hz pole capacitor  
C3  98 9  247N                               
* 400 kHz pole capacitor 
C4  6  5  4.75P                                 
* 1.3 MHz pole capacitor    
C5  98 15 120F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 7.6F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  11 8  DX
D2  10 11 DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 7M 1                    
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 37.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 37.6K
R4  6  50 37.6K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 2.081E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.790V
V3  10 96 0.782V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-1.74 KP=7.0547E-4)
.ENDS
* /////////////////////////////////////////////////
* LPC660I Low Power CMOS Quad Operational Amplifier
* /////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LPC660_NS      1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =             40fA
* Slew rate =                        .11V/uS
* Gain-bandwidth product =            350kHz 
* Low supply current =                  40uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/4 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 89.2E-3 Hz pole capacitor  
C3  98 9  178.2N                               
* 604.1 kHz pole capacitor 
C4  6  5  1.68P                                 
* 1.98 MHz pole capacitor    
C5  98 15 80F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 15.8F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 6M 1                   
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 34.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 1E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.750V
V3  10 96 0.742V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*
* ///////////////////////////////////////////////////
* LPC661I Low Power CMOS Single Operational Amplifier
* ///////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LPC661_NS      1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =             40fA
* Slew rate =                        .11V/uS
* Gain-bandwidth product =            350kHz 
* Low supply current =                  58uA
*
* NOTE: - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 89.2E-3 Hz pole capacitor  
C3  98 9  178.2N                               
* 604.1 kHz pole capacitor 
C4  6  5  1.68P                                 
* 1.98 MHz pole capacitor    
C5  98 15 80F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 15.8F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 6M 1                   
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 49.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 1E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.750V
V3  10 96 0.742V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*
* /////////////////////////////////////////////////
* LPC662I Low Power CMOS Dual Operational Amplifier
* /////////////////////////////////////////////////
*
* Connections:      Non-inverting input
*                   |   Inverting input
*                   |   |   Positive power supply
*                   |   |   |   Negative power supply
*                   |   |   |   |   Output
*                   |   |   |   |   |
*                   |   |   |   |   |
.SUBCKT LPC662_NS      1   2  99  50  28
* CAUTION:  SET .OPTIONS GMIN=1E-16 TO CORRECTLY MODEL INPUT BIAS CURRENT.
*
* Features:
* Operates from single supply
* Rail-to-rail output swing
* Low offset voltage (max) =             6mV
* Ultra low input current =             40fA
* Slew rate =                        .11V/uS
* Gain-bandwidth product =            350kHz 
* Low supply current =                  43uA/Amplifier
*
* NOTE: - Model is for single device only and simulated
*         supply current is 1/2 of total device current.
*       - Noise is not modeled.
*       - Asymmetrical gain is not modeled.
*
CI1 1  50 2P                                   
CI2 2  50 2P                                
* 89.2E-3 Hz pole capacitor  
C3  98 9  178.2N                               
* 604.1 kHz pole capacitor 
C4  6  5  1.68P                                 
* 1.98 MHz pole capacitor    
C5  98 15 80F                                  
* Drain-substrate capacitance
C6  50 4  5P                                   
* 10 MHz pole capacitor 
C7  98 11 15.8F                                 
DP1 1  99 DA
DP2 50 1  DX
DP3 2  99 DB
DP4 50 2  DX
D1  9  8  DX
D2  10 9  DX
D3  15 20 DX
D4  21 15 DX
D5  26 24 DX
D6  25 27 DX
D7  22 99 DX
D8  50 22 DX
D9  0  14 DX
D10 12 0  DX
EH  97 98 99    49 1.0
EN  0  96 0     50 1.0
* Input offset voltage--|      
EOS 7  1  POLY(1) 16 49 6M 1                   
EP  97 0  99    0  1.0
E1  97 19 99    15 1.0
* Sourcing load +Vs current 
F1  99 0  VA2   1                              
* Sinking load -Vs current
F2  0  50 VA3   1                              
F3  13 0  VA1   1
G1  98 9  5     6  0.1
G2  98 11 9     49 1U
G3  98 15 11    49 1U
* DC CMRR   
G4  98 16 POLY(2) 1 49 2 49 0 3.54E-8 3.54E-8 
I1  99 4  3.678U
I2  99 50 37.8U
* Load dependent pole  
L1  22 28 2.06M                              
* CMRR lead  
L2  16 17 79.2M                                
M1  5  2  4     99 MX
M2  6  7  4     99 MX
R3  5  50 78.2K
R4  6  50 78.2K
R5  98 9  1E7
R8  99 49 1.66E6
R9  49 50 1.66E6
R12 98 11 1E6
R13 98 17 1K
* -Rout  
R16 23 24 75                                   
* +Rout     
R17 23 25 70                                
* +Isc slope control      
R18 20 29 144.6K                             
* -Isc slope control 
R19 21 30 185K                                
R21 98 15 1E6
R22 22 28 4.54K
VA1 19 23 0V
VA2 14 13 0V
VA3 13 12 0V
V2  97 8  0.750V
V3  10 96 0.742V
V4  29 22 0.63V
V5  22 30 0.63V
V6  26 22 0.63V
V7  22 27 0.63V
.MODEL  DA D    (IS=5E-14)
.MODEL  DB D    (IS=4E-14)
.MODEL  DX D    (IS=1E-14)
.MODEL  MX PMOS (VTO=-2.19 KP=7.0547E-4)
.ENDS
*
*//////////////////////////////////////////////////////////////////////

* (C) National Semiconductor, Inc.

* Models developed and under copyright by:

* National Semiconductor, Inc.

*

*/////////////////////////////////////////////////////////////////////

* Legal Notice: This material is intended for free software support.

* The file may be copied, and distributed; however, reselling the

*  material is illegal

*

*////////////////////////////////////////////////////////////////////

* For ordering or technical information on these models, contact:

* National Semiconductor's Customer Response Center

*                 7:00 A.M.--7:00 P.M.  U.S. Central Time

*                                (800) 272-9959

* For Applications support, contact the Internet address:

*  amps-apps@galaxy.nsc.com

*/////////////////////////////////////////

*LMV821  Low Voltage  Rail-to-Rail Output  5MHz Op Amp

* MODEL FORMAT: PSPICE

* Rev:  03/20/98 -- ABG

*/////////////////////////////////////////

* Connections       non-inverting input

*                   |  inverting input

*                   |  |  positive power supply

*                   |  |  |  negative power supply

*                   |  |  |  |  output

*                   |  |  |  |  |

.SUBCKT  lmv821_NS  3  2  4  5  6

* Features:

* 2.7V and 5V Operation

* Low VOS:   3mV  max.

* Rail-to-Rail Output Swing

* Stable for AV = +1

*/////////////////////////////////////////

*************************************

EOX 120 10 31 32 2.0

RCX 120 121 1K

RDX 121 10 1K

RBX 120 122 1K

GOS 10 57 122 121 1.0

RVOS 31 32 1K

RINB 2 18 1000

RINA 3 19 1000

DIN1 5 18 DMOD2

DIN2 18 4 DMOD2

DIN3 5 19 DMOD2

DIN4 19 4 DMOD2

EXX 10 5 17 5 1.0

EEE 10 50 17 5 1.0

ECC 40 10 4 17 1.0

RAA 4 17 100MEG

RBB 17 5 100MEG

ISET 10 24 1e-3

DA1 24 23 DMOD1

RBAL 23 22 1000

ESUPP 22 21 4 5 1.0

VOFF 21 10 -1.25

DA2 24 25 DMOD1

VSENS1 25 26 DC 0

RSET 26 10 1K

CSET 26 10 1e-10

FSET 10 31 VSENS1 1.0

R001 34 10 1K

FTEMP 10 27 VSENS1 1.0

DTA 27 10 DMOD2

DTB 28 29 DMOD2

VTEMP 29 10 DC 0

ECMR 38 10 11 10 1.0

VCMX 38 39 DC 0

RCM2 41 10 1MEG

EPSR 42 10 4 10 1.0

CDC1 43 42 10U

VPSX 43 44 DC 0

RPSR2 45 10 1MEG

FCXX 57 10 VCXX 100

DCX1 98 97 DMOD1

DCX2 95 94 DMOD1

RCX1 99 98 100

RCX2 94 99 100

VCXX 99 96 DC 0

ECMX 96 10 11 10 1.0

DLIM1 52 57 DMOD1

DLIM2 57 51 DMOD1

ELIMP 51 10 26 10 99.3

GDM 10 57 3 2 1

C1 58 59 1e-10

DCLMP2 59 40 DMOD1

DCLMP1 50 59 DMOD1

RO2 59 10 1K

GO3 10 71 59 10 1

RO3 71 10 1

DDN1 73 74 DMOD1

DDN2 73 710 DMOD1

DDP1 75 72 DMOD1

DDP2 71 720 DMOD1

RDN2 710 71 100

RDP 720 72 100

VOOP 40 76 DC 0

VOON 77 50 DC 0

QNO 76 73 78 NPN1

QNP 77 72 79 PNP1

RNO 78 81 1

RPO 79 81 1

VOX 86 6 DC 0

RNT 76 81 100MEG

RPT 81 77 1MEG

FX 10 93 VOX 1.0

DFX1 93 91 DMOD1

VFX1 91 10 DC 0

DFX2 92 93 DMOD1

VFX2 10 92 DC 0

FPX 4 10 VFX1 1.0

FNX 10 5 VFX2 1.0

RAX 122 10 MRAX 1.003000e+03

*RAX 122 10 MRAX 1.008000e+03

.MODEL MRAX RES (TC1=2e-06)

FIN1 18 5 VTEMP 0.99375

FIN2 19 5 VTEMP 1.00625

CIN1 2 10 1e-12

CIN2 3 10 1e-12

RD1 18 11 5e+08

RD2 19 11 5e+08

RCM 11 10 9.75e+09

FCMR 10 57 VCMX 31.6228

FPSR 10 57 VPSX 112.468

RSLOPE 4 5 1e+12

GPWR 4 5 26 10 0.0003

ETEMP 27 28 32 33 0.261571

RIB 32 33 MRIB 1K

.MODEL MRIB RES (TC1=0.00198521)

RISC 33 34 MRISC 1K

.MODEL MRISC RES (TC1=-0.003)

RCM1 39 41 316.228

CCM 41 10 1.59155e-10

RPSR1 44 45 1778.28

CPSR 45 10 7.95775e-11

ELIMN 10 52 26 10 99.3

RDM 57 10 1911.22

C2 57 10 5.8103e-12

ECMP 40 97 26 10 1

ECMN 95 50 26 10 0.2

G2 58 10 57 10 2e-06

R2 58 10 261.612

GO2 59 10 58 10 200

EPOS 40 74 26 10 0

ENEG 75 50 26 10 0

*ENEG 75 50 26 10 0.1

GSOURCE 74 73 33 34 0.00045

GSINK 72 75 33 34 0.0004

ROO 81 86 17.5

.MODEL DMOD1 D

.MODEL DMOD2 D  (IS=1e-17)

.MODEL NPN1 NPN (BF=100 IS=1e-15)

.MODEL PNP1 PNP (BF=100 IS=1e-15)

.ENDS lmv821_NS

*//////////////////////////////////////////////////////////////////////

* (C) National Semiconductor, Inc.

* Models developed and under copyright by:

* National Semiconductor, Inc.

*

*/////////////////////////////////////////////////////////////////////

* Legal Notice: This material is intended for free software support.

* The file may be copied, and distributed; however, reselling the

*  material is illegal

*

*////////////////////////////////////////////////////////////////////

* For ordering or technical information on these models, contact:

* National Semiconductor's Customer Response Center

*                 7:00 A.M.--7:00 P.M.  U.S. Central Time

*                                (800) 272-9959

* For Applications support, contact the Internet address:

*  amps-apps@galaxy.nsc.com

*/////////////////////////////////////////

*LMV822  Dual Low Voltage  Rail-to-Rail Output  5MHz Op Amp

* MODEL FORMAT: PSPICE

* Rev:  03/20/98 -- ABG

*/////////////////////////////////////////

* Connections       non-inverting input

*                   |  inverting input

*                   |  |  positive power supply

*                   |  |  |  negative power supply

*                   |  |  |  |  output

*                   |  |  |  |  |

.SUBCKT  lmv822_NS  3  2  4  5  6

* Features:

* 2.7V and 5V Operation

* 5MHz Unity-Gain Bandwidth

* Low VOS:   3mV  max.

* Rail-to-Rail Output Swing

* Stable for AV = +1

*/////////////////////////////////////////

*************************************

EOX 120 10 31 32 2.0

RCX 120 121 1K

RDX 121 10 1K

RBX 120 122 1K

GOS 10 57 122 121 1.0

RVOS 31 32 1K

RINB 2 18 1000

RINA 3 19 1000

DIN1 5 18 DMOD2

DIN2 18 4 DMOD2

DIN3 5 19 DMOD2

DIN4 19 4 DMOD2

EXX 10 5 17 5 1.0

EEE 10 50 17 5 1.0

ECC 40 10 4 17 1.0

RAA 4 17 100MEG

RBB 17 5 100MEG

ISET 10 24 1e-3

DA1 24 23 DMOD1

RBAL 23 22 1000

ESUPP 22 21 4 5 1.0

VOFF 21 10 -1.25

DA2 24 25 DMOD1

VSENS1 25 26 DC 0

RSET 26 10 1K

CSET 26 10 1e-10

FSET 10 31 VSENS1 1.0

R001 34 10 1K

FTEMP 10 27 VSENS1 1.0

DTA 27 10 DMOD2

DTB 28 29 DMOD2

VTEMP 29 10 DC 0

ECMR 38 10 11 10 1.0

VCMX 38 39 DC 0

RCM2 41 10 1MEG

EPSR 42 10 4 10 1.0

CDC1 43 42 10U

VPSX 43 44 DC 0

RPSR2 45 10 1MEG

FCXX 57 10 VCXX 100

DCX1 98 97 DMOD1

DCX2 95 94 DMOD1

RCX1 99 98 100

RCX2 94 99 100

VCXX 99 96 DC 0

ECMX 96 10 11 10 1.0

DLIM1 52 57 DMOD1

DLIM2 57 51 DMOD1

ELIMP 51 10 26 10 99.3

GDM 10 57 3 2 1

C1 58 59 1e-10

DCLMP2 59 40 DMOD1

DCLMP1 50 59 DMOD1

RO2 59 10 1K

GO3 10 71 59 10 1

RO3 71 10 1

DDN1 73 74 DMOD1

DDN2 73 710 DMOD1

DDP1 75 72 DMOD1

DDP2 71 720 DMOD1

RDN2 710 71 100

RDP 720 72 100

VOOP 40 76 DC 0

VOON 77 50 DC 0

QNO 76 73 78 NPN1

QNP 77 72 79 PNP1

RNO 78 81 1

RPO 79 81 1

VOX 86 6 DC 0

RNT 76 81 100MEG

RPT 81 77 1MEG

FX 10 93 VOX 1.0

DFX1 93 91 DMOD1

VFX1 91 10 DC 0

DFX2 92 93 DMOD1

VFX2 10 92 DC 0

FPX 4 10 VFX1 1.0

FNX 10 5 VFX2 1.0

RAX 122 10 MRAX 1.006000e+03

.MODEL MRAX RES (TC1=2e-06)

FIN1 18 5 VTEMP 0.99375

FIN2 19 5 VTEMP 1.00625

CIN1 2 10 1e-12

CIN2 3 10 1e-12

RD1 18 11 5e+08

RD2 19 11 5e+08

RCM 11 10 9.75e+09

FCMR 10 57 VCMX 31.6228

FPSR 10 57 VPSX 112.468

RSLOPE 4 5 1e+12

GPWR 4 5 26 10 0.00025

ETEMP 27 28 32 33 0.261571

RIB 32 33 MRIB 1K

.MODEL MRIB RES (TC1=0.00198521)

RISC 33 34 MRISC 1K

.MODEL MRISC RES (TC1=-0.003)

RCM1 39 41 316.228

CCM 41 10 1.59155e-10

RPSR1 44 45 1778.28

CPSR 45 10 7.95775e-11

ELIMN 10 52 26 10 99.3

RDM 57 10 1911.22

C2 57 10 5.8103e-12

ECMP 40 97 26 10 1

ECMN 95 50 26 10 0.2

G2 58 10 57 10 2e-06

R2 58 10 261.612

GO2 59 10 58 10 200

EPOS 40 74 26 10 0

*ENEG 75 50 26 10 0.1

ENEG 75 50 26 10 0

GSOURCE 74 73 33 34 0.00045

GSINK 72 75 33 34 0.0004

ROO 81 86 17.5

.MODEL DMOD1 D

.MODEL DMOD2 D  (IS=1e-17)

.MODEL NPN1 NPN (BF=100 IS=1e-15)

.MODEL PNP1 PNP (BF=100 IS=1e-15)

.ENDS lmv822_NS

*//////////////////////////////////////////////////////////////////////

* (C) National Semiconductor, Inc.

* Models developed and under copyright by:

* National Semiconductor, Inc.

*

*/////////////////////////////////////////////////////////////////////

* Legal Notice: This material is intended for free software support.

* The file may be copied, and distributed; however, reselling the

*  material is illegal

*

*////////////////////////////////////////////////////////////////////

* For ordering or technical information on these models, contact:

* National Semiconductor's Customer Response Center

*                 7:00 A.M.--7:00 P.M.  U.S. Central Time

*                                (800) 272-9959

* For Applications support, contact the Internet address:

*  amps-apps@galaxy.nsc.com

*/////////////////////////////////////////

*LMV822  Quad Low Voltage  Rail-to-Rail Output  5MHz Op Amp

* MODEL FORMAT: PSPICE

* Rev:  03/20/98 -- ABG

*/////////////////////////////////////////

* Connections       non-inverting input

*                   |  inverting input

*                   |  |  positive power supply

*                   |  |  |  negative power supply

*                   |  |  |  |  output

*                   |  |  |  |  |

.SUBCKT  lmv824_NS  3  2  4  5  6

* Features:

* 2.7V and 5V Operation

* 5MHz Unity-Gain Bandwidth

* Low VOS:   3mV  max.

* Rail-to-Rail Output Swing

* Stable for AV = +1

*/////////////////////////////////////////

*************************************

EOX 120 10 31 32 2.0

RCX 120 121 1K

RDX 121 10 1K

RBX 120 122 1K

GOS 10 57 122 121 1.0

RVOS 31 32 1K

RINB 2 18 1000

RINA 3 19 1000

DIN1 5 18 DMOD2

DIN2 18 4 DMOD2

DIN3 5 19 DMOD2

DIN4 19 4 DMOD2

EXX 10 5 17 5 1.0

EEE 10 50 17 5 1.0

ECC 40 10 4 17 1.0

RAA 4 17 100MEG

RBB 17 5 100MEG

ISET 10 24 1e-3

DA1 24 23 DMOD1

RBAL 23 22 1000

ESUPP 22 21 4 5 1.0

VOFF 21 10 -1.25

DA2 24 25 DMOD1

VSENS1 25 26 DC 0

RSET 26 10 1K

CSET 26 10 1e-10

FSET 10 31 VSENS1 1.0

R001 34 10 1K

FTEMP 10 27 VSENS1 1.0

DTA 27 10 DMOD2

DTB 28 29 DMOD2

VTEMP 29 10 DC 0

ECMR 38 10 11 10 1.0

VCMX 38 39 DC 0

RCM2 41 10 1MEG

EPSR 42 10 4 10 1.0

CDC1 43 42 10U

VPSX 43 44 DC 0

RPSR2 45 10 1MEG

FCXX 57 10 VCXX 100

DCX1 98 97 DMOD1

DCX2 95 94 DMOD1

RCX1 99 98 100

RCX2 94 99 100

VCXX 99 96 DC 0

ECMX 96 10 11 10 1.0

DLIM1 52 57 DMOD1

DLIM2 57 51 DMOD1

ELIMP 51 10 26 10 99.3

GDM 10 57 3 2 1

C1 58 59 1e-10

DCLMP2 59 40 DMOD1

DCLMP1 50 59 DMOD1

RO2 59 10 1K

GO3 10 71 59 10 1

RO3 71 10 1

DDN1 73 74 DMOD1

DDN2 73 710 DMOD1

DDP1 75 72 DMOD1

DDP2 71 720 DMOD1

RDN2 710 71 100

RDP 720 72 100

VOOP 40 76 DC 0

VOON 77 50 DC 0

QNO 76 73 78 NPN1

QNP 77 72 79 PNP1

RNO 78 81 1

RPO 79 81 1

VOX 86 6 DC 0

RNT 76 81 100MEG

RPT 81 77 1MEG

FX 10 93 VOX 1.0

DFX1 93 91 DMOD1

VFX1 91 10 DC 0

DFX2 92 93 DMOD1

VFX2 10 92 DC 0

FPX 4 10 VFX1 1.0

FNX 10 5 VFX2 1.0

RAX 122 10 MRAX 1.006000e+03

.MODEL MRAX RES (TC1=2e-06)

FIN1 18 5 VTEMP 0.99375

FIN2 19 5 VTEMP 1.00625

CIN1 2 10 1e-12

CIN2 3 10 1e-12

RD1 18 11 5e+08

RD2 19 11 5e+08

RCM 11 10 9.75e+09

FCMR 10 57 VCMX 31.6228

FPSR 10 57 VPSX 112.468

RSLOPE 4 5 1e+12

GPWR 4 5 26 10 0.00025

ETEMP 27 28 32 33 0.261571

RIB 32 33 MRIB 1K

.MODEL MRIB RES (TC1=0.00198521)

RISC 33 34 MRISC 1K

.MODEL MRISC RES (TC1=-0.003)

RCM1 39 41 316.228

CCM 41 10 1.59155e-10

RPSR1 44 45 1778.28

CPSR 45 10 7.95775e-11

ELIMN 10 52 26 10 99.3

RDM 57 10 1911.22

C2 57 10 5.8103e-12

ECMP 40 97 26 10 1

ECMN 95 50 26 10 0.2

G2 58 10 57 10 2e-06

R2 58 10 261.612

GO2 59 10 58 10 200

EPOS 40 74 26 10 0

*ENEG 75 50 26 10 0.1

ENEG 75 50 26 10 0

GSOURCE 74 73 33 34 0.00045

GSINK 72 75 33 34 0.0004

ROO 81 86 17.5

.MODEL DMOD1 D

.MODEL DMOD2 D  (IS=1e-17)

.MODEL NPN1 NPN (BF=100 IS=1e-15)

.MODEL PNP1 PNP (BF=100 IS=1e-15)

.ENDS lmv824_NS

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LMC6442A CMOS Dual Micro-Power Op Amp Macro-Model
* Only One Channel Modeled
* MODEL FORMAT: PSPICE
* Rev:  9/23/97 -- ABG
*/////////////////////////////////////////
* Connections       non-inverting input
*                   |  inverting input
*                   |  |  positive power supply
*                   |  |  |  negative power supply
*                   |  |  |  |  output
*                   |  |  |  |  |
.SUBCKT  lmc6442a_NS   3  2  4  5  6
* CAUTION:  SET .OPTIONS GMIN=1E-15 TO MODEL INPUT BIAS CURRENT.
* Features:
* Output Swing within 30mV of +/- Supply Rails
* Stable for AV = +2 or AV= -1
*/////////////////////////////////////////
**************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.006000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=8e-07)
FIN1 18 5 VTEMP 0.95
FIN2 19 5 VTEMP 1.05
* Input Bias Currents
CIN1 2 10 3e-12
CIN2 3 10 3e-12
* Common Mode Input Capacitance
RD1 18 11 5e+12
RD2 19 11 5e+12
* Diff. Input Resistance
RCM 11 10 9.75e+13
* Common Mode Input Resistance
FCMR 10 57 VCMX 7.94328
* Low Freq. CMRR
FPSR 10 57 VPSX 63.2456
* Low Freq. PSRR
RSLOPE 4 5 1e+09
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 8.45e-07
* Quiescent Supply Current
ETEMP 27 28 32 33 0.654234
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00280777)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=0.001)
RCM1 39 41 251.189
CCM 41 10 1.59155e-09
* CMRR vs. Freq.
RPSR1 44 45 1000
CPSR 45 10 1.59155e-08
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 1813.8
C2 57 10 4.38734e-09
ECMP 40 97 26 10 0.9
ECMN 95 50 26 10 0.2
G2 58 10 57 10 4e-09
R2 58 10 137832
GO2 59 10 58 10 100
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0
**ENEG 75 50 26 10 0.1
ENEG 75 50 26 10 0
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 1e-05
GSINK 72 75 33 34 1e-05
* Output Current Settings
**ROO 81 86 197.5
ROO 81 86 97.5
**
.MODEL DMOD1 D
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
****************
.ENDS lmc6442a_NS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LMC6442B CMOS Dual Micro-Power Op Amp Macro-Model
* Only One Channel Modeled
* MODEL FORMAT: PSPICE
* Rev:  9/23/97 -- ABG
*/////////////////////////////////////////
* Connections       non-inverting input
*                   |  inverting input
*                   |  |  positive power supply
*                   |  |  |  negative power supply
*                   |  |  |  |  output
*                   |  |  |  |  |
.SUBCKT  lmc6442b_NS   3  2  4  5  6
* CAUTION:  SET .OPTIONS GMIN=1E-15 TO MODEL INPUT BIAS CURRENT.
* Features:
* Output Swing within 30mV of +/- Supply Rails
* Stable for AV = +2 or AV= -1
*/////////////////////////////////////////
**************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.014000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=8e-07)
FIN1 18 5 VTEMP 0.95
FIN2 19 5 VTEMP 1.05
* Input Bias Currents
CIN1 2 10 3e-12
CIN2 3 10 3e-12
* Common Mode Input Capacitance
RD1 18 11 5e+12
RD2 19 11 5e+12
* Diff. Input Resistance
RCM 11 10 9.75e+13
* Common Mode Input Resistance
FCMR 10 57 VCMX 7.94328
* Low Freq. CMRR
FPSR 10 57 VPSX 63.2456
* Low Freq. PSRR
RSLOPE 4 5 1e+09
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 8.45e-07
* Quiescent Supply Current
ETEMP 27 28 32 33 0.654234
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00280777)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=0.001)
RCM1 39 41 251.189
CCM 41 10 1.59155e-09
* CMRR vs. Freq.
RPSR1 44 45 1000
CPSR 45 10 1.59155e-08
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 1813.8
C2 57 10 4.38734e-09
ECMP 40 97 26 10 0.9
ECMN 95 50 26 10 0.2
G2 58 10 57 10 4e-09
R2 58 10 137832
GO2 59 10 58 10 100
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0
**ENEG 75 50 26 10 0.1
ENEG 75 50 26 10 0
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 1e-05
GSINK 72 75 33 34 1e-05
* Output Current Settings
**ROO 81 86 197.5
ROO 81 86 97.5
**
.MODEL DMOD1 D
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
****************
.ENDS lmc6442b_NS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LMV321  BICMOS  Low Voltage General Purpose Op Amp
* MODEL FORMAT: PSPICE
* Rev:  11/07/97 -- ABG
*/////////////////////////////////////////
* Connections       non-inverting input
*                   |  inverting input
*                   |  |  positive power supply
*                   |  |  |  negative power supply
*                   |  |  |  |  output
*                   |  |  |  |  |
.SUBCKT  lMV321_NS     3  2  4  5  6
* Features:
* 2.7V and 5V Operation
* Low Supply Current:  130uA at VCC=5V
* Stable for AV = +1
*/////////////////////////////////////////
**************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.014000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=1e-05)
FIN1 18 5 VTEMP 0.833333
FIN2 19 5 VTEMP 1.16667
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+08
RD2 19 11 5e+08
* Diff. Input Resistance
RCM 11 10 9.75e+09
* Common Mode Input Resistance
FCMR 10 57 VCMX 562.341
* Low Freq. CMRR
FPSR 10 57 VPSX 2000
* Low Freq. PSRR
RSLOPE 4 5 1e+12
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.00013
* Quiescent Supply Current
ETEMP 27 28 32 33 0.286906
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00283713)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.003)
RCM1 39 41 17782.8
CCM 41 10 5.30516e-12
* CMRR vs. Freq.
RPSR1 44 45 10000
CPSR 45 10 5.30516e-11
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 725.52
C2 57 10 1.09683e-10
ECMP 40 97 26 10 1
ECMN 95 50 26 10 0.2
G2 58 10 57 10 1e-06
R2 58 10 1378.32
GO2 59 10 58 10 100
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0.8
ENEG 75 50 26 10 0.01
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 0.0006
GSINK 72 75 33 34 0.0016
* Output Current Settings
ROO 81 86 8.5
.MODEL DMOD1 D
.MODEL DMOD2 D  (IS=1e-17)
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
.ENDS lmv321*//////////////////////////////////////////////////////////////////////_NS
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LMV358  BICMOS  Low Voltage General Purpose Op Amp
* MODEL FORMAT: PSPICE
* Rev:  11/07/97 -- ABG
*/////////////////////////////////////////
* Connections       non-inverting input
*                   |  inverting input
*                   |  |  positive power supply
*                   |  |  |  negative power supply
*                   |  |  |  |  output
*                   |  |  |  |  |
.SUBCKT  lmv358_NS     3  2  4  5  6
* Features:
* 2.7V and 5V Operation
* Low Supply Current:  105uA per Channel at VCC=5V
* Stable for AV = +1
* Note:  Model is for single device only and simulated
*	 supply current is 1/2 of the total device current.
*/////////////////////////////////////////
**************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.014000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=1e-05)
FIN1 18 5 VTEMP 0.833333
FIN2 19 5 VTEMP 1.16667
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+08
RD2 19 11 5e+08
* Diff. Input Resistance
RCM 11 10 9.75e+09
* Common Mode Input Resistance
FCMR 10 57 VCMX 562.341
* Low Freq. CMRR
FPSR 10 57 VPSX 2000
* Low Freq. PSRR
RSLOPE 4 5 1e+12
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.000105
* Quiescent Supply Current
ETEMP 27 28 32 33 0.286906
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00283713)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.003)
RCM1 39 41 17782.8
CCM 41 10 5.30516e-12
* CMRR vs. Freq.
RPSR1 44 45 10000
CPSR 45 10 5.30516e-11
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 725.52
C2 57 10 1.09683e-10
ECMP 40 97 26 10 1
ECMN 95 50 26 10 0.2
G2 58 10 57 10 1e-06
R2 58 10 1378.32
GO2 59 10 58 10 100
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0.8
ENEG 75 50 26 10 0.01
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 0.0006
GSINK 72 75 33 34 0.0016
* Output Current Settings
ROO 81 86 8.5
.MODEL DMOD1 D
.MODEL DMOD2 D  (IS=1e-17)
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
.ENDS lmv358*//////////////////////////////////////////////////////////////////////_NS
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LMV324  BICMOS  Low Voltage General Purpose Op Amp
* MODEL FORMAT: PSPICE
* Rev:  11/07/97 -- ABG
*/////////////////////////////////////////
* Connections       non-inverting input
*                   |  inverting input
*                   |  |  positive power supply
*                   |  |  |  negative power supply
*                   |  |  |  |  output
*                   |  |  |  |  |
.SUBCKT  lmv324_NS     3  2  4  5  6
* Features:
* 2.7V and 5V Operation
* Low Supply Current:  102.5uA per Channel at VCC=5V
* Stable for AV = +1
* Note:  Model is for single device only and simulated
*	 supply current is 1/4 of the total device current.
*/////////////////////////////////////////
**************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.014000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=1e-05)
FIN1 18 5 VTEMP 0.833333
FIN2 19 5 VTEMP 1.16667
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+08
RD2 19 11 5e+08
* Diff. Input Resistance
RCM 11 10 9.75e+09
* Common Mode Input Resistance
FCMR 10 57 VCMX 562.341
* Low Freq. CMRR
FPSR 10 57 VPSX 2000
* Low Freq. PSRR
RSLOPE 4 5 1e+12
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.000105
* Quiescent Supply Current
ETEMP 27 28 32 33 0.286906
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00283713)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.003)
RCM1 39 41 17782.8
CCM 41 10 5.30516e-12
* CMRR vs. Freq.
RPSR1 44 45 10000
CPSR 45 10 5.30516e-11
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 725.52
C2 57 10 1.09683e-10
ECMP 40 97 26 10 1
ECMN 95 50 26 10 0.2
G2 58 10 57 10 1e-06
R2 58 10 1378.32
GO2 59 10 58 10 100
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0.8
ENEG 75 50 26 10 0.01
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 0.0006
GSINK 72 75 33 34 0.0016
* Output Current Settings
ROO 81 86 8.5
.MODEL DMOD1 D
.MODEL DMOD2 D  (IS=1e-17)
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
.ENDS lmv324*//////////////////////////////////////////////////////////////////////_NS
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LMV331  Low Voltage General Purpose Comparator
* MODEL FORMAT: PSPICE
* Rev:  12/17/97 -- ABG
*/////////////////////////////////////////
* Connections       non-inverting input
*                   |  inverting input
*                   |  |  positive power supply
*                   |  |  |  negative power supply (ground)
*                   |  |  |  |  output
*                   |  |  |  |  |
.SUBCKT  lmv331_NS    3  2  8  4  1
* Features:
* 2.7V and 5V Single-Supply Operation
* Low Supply Current:  60uA at VCC=5V
* Input Common-mode Range Includes Ground
*/////////////////////////////////////////
**************************************
vos  2 13 dc 0.0063
iee  8 10 dc 5e-4
rc_q1  11 4 303.44
rc_q2  12 4 303.44
re_q1  10 6 200
re_q2  10 7 200
q1  11 3 6 mq1
q2  12 13 7 mq2
gsup  8 4 33 4 1
** Sets Icc
rsup  8 45 750000
dsup  45 4 mds
iis  4 33 dc -0.000446667
ris  33 4 1 TC=-0.000373134, 0
g1  4 25 12 11 10
rcl  25 4 10
dcl1  25 26 md0
dcl2  27 25 md0
vcl1  26 4 dc 9.4
vcl2  4 27 dc 9.4
g2  4 16 25 4 0.01
d3  16 18 md1
d4  17 16 md1
v1  18 4 dc 0
v2  4 17 dc 0
gb  4 20 12 11 100
rb  20 4 10
h1  22 4 poly(1) v1 0 748.395 -5483.95
h2  4 21 poly(1) v2 0 1211.03 -10110.3
db1  20 22 mdb1
db2  21 20 mdb1
gt  4 30 20 4 1e-5
rt  30 4 100k
ct  30 4 4.18061e-12
gc  4 35 30 4 0.005172
rc  35 4 1k
go  4 40 35 4 -0.01
ro  4 40 10
eob  41 40 45 4 1
** Sets output Leakage
*rr  1 4 1meg
rr  1 4 3e9
co  40 4 1p
** Sets output Vsat
voe   42  4  dc  0.1
*voe  42 4 dc -0.0477
qo  1 41 42 mqo
.model mq1 pnp bf=9614.38 xtb=2.27169
.model mq2 pnp bf=10415.7 xtb=2.27169
.model md0 d is=1e-10 rs=0.01
.model md1 d is=1e-12
.model mdb1 d cjo=0.2e-12
.model mds d is=1e-16
.model mqo npn bf=100 rc=13.6145 isc=2.7e-09
+ br=10 nr=0.95 cjs=0.05p cje=0.01p
.ends lmv331_NS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
* LMV339  Quad  Low Voltage General Purpose Comparator
* Only One Channel Modeled
* MODEL FORMAT: PSPICE
* Rev:  12/17/97 -- ABG
*/////////////////////////////////////////
* Connections       non-inverting input
*                   |  inverting input
*                   |  |  positive power supply
*                   |  |  |  negative power supply (ground)
*                   |  |  |  |  output
*                   |  |  |  |  |
.SUBCKT  lmv339_NS    3  2  8  4  1
* Features:
* 2.7V and 5V Single-Supply Operation
* Low Supply Current:  40uA per channel at VCC=5V
* Input Common-mode Range Includes Ground
*/////////////////////////////////////////
**************************************
vcco  8   88  dc  0
fcco   4  8   vcco  0.29
*******
vos  2 13 dc 0.0063
iee  88 10 dc 5e-4
rc_q1  11 4 303.44
rc_q2  12 4 303.44
re_q1  10 6 200
re_q2  10 7 200
q1  11 3 6 mq1
q2  12 13 7 mq2
gsup  88 4 33 4 1
*gsup  88 4 33 4 1
rsup  88  45  750K
dsup  45 4 mds
iis  4 33 dc -0.000446667
ris  33 4 1 TC=-0.000373134, 0
g1  4 25 12 11 10
rcl  25 4 10
dcl1  25 26 md0
dcl2  27 25 md0
vcl1  26 4 dc 9.4
vcl2  4 27 dc 9.4
g2  4 16 25 4 0.01
d3  16 18 md1
d4  17 16 md1
v1  18 4 dc 0
v2  4 17 dc 0
gb  4 20 12 11 100
rb  20 4 10
h1  22 4 poly(1) v1 0 748.395 -5483.95
h2  4 21 poly(1) v2 0 1211.03 -10110.3
db1  20 22 mdb1
db2  21 20 mdb1
gt  4 30 20 4 1e-5
rt  30 4 100k
ct  30 4 4.18061e-12
gc  4 35 30 4 0.005172
rc  35 4 1k
go  4 40 35 4 -0.01
ro  4 40 10
eob  41 40 45 4 1
** Sets output Leakage
*rr  1 4 1meg
rr  1 4 3e9
co  40 4 1p
** Sets output Vsat
voe   42  4  dc  0.1
*voe  42 4 dc -0.0477
qo  1 41 42 mqo
.model mq1 pnp bf=9614.38 xtb=2.27169
.model mq2 pnp bf=10415.7 xtb=2.27169
.model md0 d is=1e-10 rs=0.01
.model md1 d is=1e-12
.model mdb1 d cjo=0.2e-12
.model mds d is=1e-16
.model mqo npn bf=100 rc=13.6145 isc=2.7e-09
+ br=10 nr=0.95 cjs=0.05p cje=0.01p
.ends lmv339_NS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
* LMV393  Dual Low Voltage General Purpose Comparator
* Only One Channel Modeled
* MODEL FORMAT: PSPICE
* Rev:  12/17/97 -- ABG
*/////////////////////////////////////////
* Connections       non-inverting input
*                   |  inverting input
*                   |  |  positive power supply
*                   |  |  |  negative power supply (ground)
*                   |  |  |  |  output
*                   |  |  |  |  |
.SUBCKT  lmv393_NS    3  2  8  4  1
* Features:
* 2.7V and 5V Single-Supply Operation
* Low Supply Current:  50uA per channel at VCC=5V
* Input Common-mode Range Includes Ground
*/////////////////////////////////////////
**************************************
vcco  8   88  dc  0
fcco   4  8   vcco  0.15
*******
vos  2 13 dc 0.0063
iee  88 10 dc 5e-4
rc_q1  11 4 303.44
rc_q2  12 4 303.44
re_q1  10 6 200
re_q2  10 7 200
q1  11 3 6 mq1
q2  12 13 7 mq2
gsup  88 4 33 4 1
*gsup  88 4 33 4 1
rsup  88  45  750K
dsup  45 4 mds
iis  4 33 dc -0.000446667
ris  33 4 1 TC=-0.000373134, 0
g1  4 25 12 11 10
rcl  25 4 10
dcl1  25 26 md0
dcl2  27 25 md0
vcl1  26 4 dc 9.4
vcl2  4 27 dc 9.4
g2  4 16 25 4 0.01
d3  16 18 md1
d4  17 16 md1
v1  18 4 dc 0
v2  4 17 dc 0
gb  4 20 12 11 100
rb  20 4 10
h1  22 4 poly(1) v1 0 748.395 -5483.95
h2  4 21 poly(1) v2 0 1211.03 -10110.3
db1  20 22 mdb1
db2  21 20 mdb1
gt  4 30 20 4 1e-5
rt  30 4 100k
ct  30 4 4.18061e-12
gc  4 35 30 4 0.005172
rc  35 4 1k
go  4 40 35 4 -0.01
ro  4 40 10
eob  41 40 45 4 1
** Sets output Leakage
*rr  1 4 1meg
rr  1 4 3e9
co  40 4 1p
** Sets output Vsat
voe   42  4  dc  0.1
*voe  42 4 dc -0.0477
qo  1 41 42 mqo
.model mq1 pnp bf=9614.38 xtb=2.27169
.model mq2 pnp bf=10415.7 xtb=2.27169
.model md0 d is=1e-10 rs=0.01
.model md1 d is=1e-12
.model mdb1 d cjo=0.2e-12
.model mds d is=1e-16
.model mqo npn bf=100 rc=13.6145 isc=2.7e-09
+ br=10 nr=0.95 cjs=0.05p cje=0.01p
.ends lmv393_NS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* NATIONAL LM8261
* PINOUT ORDER IS
*  +IN -IN VCC VEE OUT
*   3   2   7   4   6
.SUBCKT LM8261_NS 3 2 7 4 6
V5 8 34 0.7E-3
Q6 5 8 11 Q6M
R2 12 38 100.0E3
D1 46 31 D1M
E1 16 0 17 0 1.0
V6 31 12 0.75
V7 34 51 4.0E-3
R3 2 36 500.0
R4 51 3 500.0
M1 20 12 46 46 MWPM
I1 7 46 100.0E-6
I2 41 4 50.0E-6
I3 7 44 50.0E-6
R5 29 27 500.0
E2 38 16 43 9 1.0
RE2 43 0 1.0E12
V4 7 43 2.0
R7 7 9 10.0E6
R20 9 4 10.0E6
Q7 26 36 37 Q6M
R14 7 26 300.0
R15 7 5 300.0
R6 29 33 500.0
Q3 23 23 8 QQN
R18 37 42 500.0
Q9 42 18 4 QQN
R19 11 42 500.0
Q1 13 13 7 QQP
Q2 21 21 4 QQN
R16 28 4 300.0
R17 45 4 300.0
C4 19 6 8.0E-12
R8 17 19 220.0
R10 7 22 12.0
Q4 36 36 23 QQN
R11 4 15 12.0
Q5 8 8 49 QQN
R12 24 15 100.0
I5 32 7 4.0E-6
Q28 14 35 28 QQN
R13 25 22 100.0
Q8 49 49 36 QQN
R9 46 30 1.0
Q29 17 35 45 Q29M
Q30 50 20 4 QQN
Q31 20 20 4 QQN
Q32 6 50 15 Q32M
Q33 50 24 4 QQN
I6 4 35 4.0E-6
Q34 44 44 21 QQN
I7 39 7 2.0E-6
V10 7 40 1.4
Q35 7 44 50 QQN
Q36 6 30 22 Q36M
Q37 12 25 7 QQP
Q38 41 41 13 QQP
Q40 50 41 46 QQP
Q41 14 32 26 QQP
Q42 17 32 5 Q42M
Q43 29 39 7 QQP
Q44 45 34 27 Q44M
Q45 28 36 33 Q45M
Q46 18 40 29 QQP
Q47 18 18 4 QQN
.MODEL QQN NPN
.MODEL QQP PNP
.MODEL Q44M PNP BF=85.0
.MODEL Q45M PNP BF=85.0
.MODEL Q6M NPN BF=200.0
.MODEL Q29M NPN VAF=150.0
.MODEL Q42M PNP VAF=150.0
.MODEL Q32M NPN BF=600.0 VAF=125.0
.MODEL Q36M PNP BF=165.0 VAF=100.0
.MODEL MWPM PMOS KP=1.0E-3 VTO=-0.6
.MODEL D1M D IS=7.0E-14 M=0.45 N=2 TT=6.0E-9
.ENDS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*
*/////////////////////////////////////////////////
*LMC2001  Rail-to-Rail Output  Precision Op. Amp. Macro-Model
*/////////////////////////////////////////////////
*
*Connections:   non-inverting input
*                |      inverting input
*                |      |      positive power supply
*                |      |      |       negative power supply
*                |      |      |       |      output
*                |      |      |       |      |
*                |      |      |       |      |
*.SUBCKT LMC2001  3      2      4       5      6
**Features
*Output Swing to within 30mV of supply rail
*High Voltage Gain: 137 dB
*Unity Gain-Bandwidth 6 MHz
*High CMRR:  120 dB
*High PSRR:  120 dB
*Ultra-Low Guaranteed  VOS:  40uV Max.:
.SUBCKT lmc2001_NS   3      2      4       5      6
**************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.000001e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=3e-08)
FIN1 18 5 VTEMP 0.833333
FIN2 19 5 VTEMP 1.16667
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 4.5e+06
RD2 19 11 4.5e+06
* Diff. Input Resistance
RCM 11 10 9.775e+07
* Common Mode Input Resistance
FCMR 10 57 VCMX 1
* Low Freq. CMRR
FPSR 10 57 VPSX 2
* Low Freq. PSRR
RSLOPE 4 5 50000
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 0.00061
* Quiescent Supply Current
ETEMP 27 28 32 33 0.506905
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.00212733)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.0002)
RCM1 39 41 100
CCM 41 10 1.59155e-13
* CMRR vs. Freq.
RPSR1 44 45 3.16228
CPSR 45 10 1.59155e-13
* PSRR vs. Freq.
ELIMN 10 52 26 10 99.3
RDM 57 10 780.58
*C2 57 10 8.79524e-12
C2 57 10 11e-12
***
ECMP 40 97 26 10 0.2
ECMN 95 50 26 10 0.2
G2 58 10 57 10 5e-06
R2 58 10 256.22
GO2 59 10 58 10 10000
* Avol and Slew-Rate Settings
EPOS 40 74 26 10  -0.1
ENEG 75 50 26 10  -0.1
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 5.9e-05
GSINK 72 75 33 34 0.000145
* Output Current Settings
ROO 81 86 5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 BR=10  IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 BR=10 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS lmc2001_NS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.

*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal

*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com

*/////////////////////////////////////////////////
*LMC7111B  Operational Amplifier Macro-Model
*/////////////////////////////////////////////////
*
* connections:      non-inverting input
*                   |      inverting input
*                   |      |      positive power supply
*                   |      |      |       negative power supply
*                   |      |      |       |      output
*                   |      |      |       |      |
*                   |      |      |       |      |
.SUBCKT LMC7111B_NS  3      2      4       5      6
*
*Features
*Tiny SOT23-5 Package
*Wide Common Mode Input Range
*50 KHz Gain-Bandwidth at 5V
*
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.014000e+03
* Input Offset Voltage
.MODEL MRAX RES (TC1=4e-06)
FIN1 18 5 VTEMP 0.99
FIN2 19 5 VTEMP 1.01
* Input Bias Currents
CIN1 2 10 1e-12
CIN2 3 10 1e-12
* Common Mode Input Capacitance
RD1 18 11 5e+11
RD2 19 11 5e+11
* Diff. Input Resistance
RCM 11 10 9.75e+12
* Common Mode Input Resistance
FCMR 10 57 VCMX 56.2341
* Low Freq. CMRR
FPSR 10 57 VPSX 200
* Low Freq. PSRR
RSLOPE 4 5 2e+06
* Slope of Supp. Curr. vs. Supp. Volt.
GPWR 4 5 26 10 1.75e-05
* Quiescent Supply Current
ETEMP 27 28 32 33 0.553186
RIB 32 33 MRIB 1K
* Temp. Co. of Input Currents
.MODEL MRIB RES (TC1=0.000554971)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.001)
RCM1 39 41 177.828
CCM 41 10 1.59155e-09
* CMRR vs. Freq.
RPSR1 44 45 316.228
CPSR 45 10 1.59155e-09
* PSRR vs. Freq.
ELIMN 10 52 26 10 124.3
RDM 57 10 1813.8
C2 57 10 8.77467e-10
ECMP 40 97 26 10 0.5
ECMN 95 50 26 10 0
G2 58 10 57 10 2e-08
R2 58 10 27566.4
GO2 59 10 58 10 500
* Avol and Slew-Rate Settings
EPOS 40 74 26 10 0
ENEG 75 50 26 10 0.2
* Output Voltage Swing Settings
GSOURCE 74 73 33 34 7e-05
GSINK 72 75 33 34 7e-05
* Output Current Settings
ROO 81 86 27.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS
*$
.SUBCKT lmc8101_NS 3 2 6 4 5
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* Model generated on Nov  1, 99
* MODEL FORMAT: PSPICE
* Template Rev. Date: 15 Sep 94
* EXTERNAL NODE DESIGNATIONS
* 5 --> - SUPPLY (VEE)
* 4 --> + SUPPLY (VCC)
* 6 --> OUTPUT
* 2 --> (-) INPUT
* 3 --> (+) INPUT
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.000400e+03
.MODEL MRAX RES (TC1=8e-06)
FIN1 18 5 VTEMP 0.75
FIN2 19 5 VTEMP 1.25
CIN1 2 10 1e-11
CIN2 3 10 1e-11
RD1 18 11 5e+08
RD2 19 11 5e+08
RCM 11 10 9.75e+09
FCMR 10 57 VCMX 31.6228
FPSR 10 57 VPSX 158.866
RSLOPE 4 5 18000
GPWR 4 5 26 10 0.00055
ETEMP 27 28 32 33 0.535282
RIB 32 33 MRIB 1K
.MODEL MRIB RES (TC1=0.00211754)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.001)
RCM1 39 41 316.228
CCM 41 10 3.1831e-10
RPSR1 44 45 794.328
CPSR 45 10 3.97887e-10
ELIMN 10 52 26 10 99.3
RDM 57 10 962.625
C2 57 10 8.993e-11
ECMP 40 97 26 10 0.2
ECMN 95 50 26 10 0.2
G2 58 10 57 10 1.2e-06
R2 58 10 865.689
GO2 59 10 58 10 120
EPOS 40 74 26 10 0
ENEG 75 50 26 10 0
GSOURCE 74 73 33 34 0.0005
GSINK 72 75 33 34 0.0009
ROO 81 86 11.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-12)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-12)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS lmc8101_NS
* SPICE MODEL LMV711
* BEGIN MODEL
.SUBCKT LMV711_NS  8 42 1 24 25 30
* PINOUT IS +IN -IN +V -V OUT SD
*            8   42  1 24  25 30
C5 0 29 10.0E-12
E4 21 15 8 15 0.5
R1 1 11 4.8E3
C6 42 0 10.0E-12
R2 1 12 4.8E3
R3 9 24 4.8E3
R4 10 24 4.8E3
G1 15 16 11 12 145.0E-6
G2 15 16 9 10 145.0E-6
R5 1 17 10.0E6
R6 17 24 10.0E6
E1 15 0 17 0 1.0
R7 16 15 50.7E6
V3 1 20 1.37
V4 18 24 1.37
I2 22 23 10.0E-6
I3 26 13 10.0E-6
C1 16 25 2.5E-12
E2 31 24 16 15 1.0
E3 1 47 15 16 1.0
R11 36 24 15.5
R12 1 35 20.0
R13 32 35 1.0E3
E5 28 21 42 15 0.5
R9 28 27 1.0E6
C2 28 27 0.75E-12
R10 27 15 10.0E3
E6 8 29 27 15 1.0E-3
C7 29 42 4.0E-12
C8 11 12 1.5E-12
R14 33 36 1.0E3
C9 9 10 1.5E-12
D9 13 26 D1M
E7 23 36 48 22 100.0
VIQ 69 0 8.0
G6 1 24 68 24 100.0E-6
RIQ 68 69 100.0E6
R16 22 36 1.0E3
E8 26 35 19 13 100.0
R17 35 13 1.0E3
R22 30 40 400.0
G3 1 3 6 24 1.0E-6
V8 43 24 21.65
R15 43 6 1.0E6
C3 40 24 10.0E-12
R18 47 19 1.0E3
R19 31 48 1.0E3
G4 38 13 4 24 1.0E-6
V14 50 24 132.0
R20 50 4 1.0E6
G5 22 37 51 24 1.0E-6
V15 54 24 132.0
R21 54 51 1.0E6
V16 41 24 1.3
V17 1 7 1.37
V18 14 42 300.0E-6
V19 42 44 200.0E-6
D1 16 20 D1M
D2 18 16 D1M
D3 2 1 D1M
D4 8 1 D1M
D5 24 8 D1M
D6 24 44 D1M
D7 14 1 D1M
D8 23 22 D1M
Q1 16 32 1 NBJT
Q2 16 33 24 PBJT
MIQ 68 39 24 24 M10M L=6U W=6U
M1 34 53 1 1 M1M L=6U W=100U
M5 11 29 5 24 M2M L=6U W=25U
M6 12 14 5 24 M2M L=6U W=25U
M7 9 29 2 2 M1M L=6U W=25U
M8 10 42 2 2 M1M L=6U W=25U
M9 25 38 35 35 M9M L=1.5U W=500U
M10 25 37 36 36 NOX L=1.5U W=500U
M13 37 37 22 22 NOX L=1.5U W=500U
M14 38 38 13 13 M9M L=1.5U W=500U
M15 37 39 24 24 M3M L=6U W=6U
M16 38 40 1 1 M4M L=6U W=6U
M17 39 40 1 1 M4M L=6U W=0.6U
M18 39 40 24 24 M3M L=6U W=0.6U
M19 6 39 24 24 M3M L=6U W=6U
M20 25 39 24 24 M7M L=1.5U W=500U
M21 19 40 1 1 M4M L=6U W=6U
M22 48 39 24 24 M3M L=6U W=6U
M23 4 39 24 24 M3M L=6U W=6U
M24 51 39 24 24 M3M L=6U W=6U
M25 2 7 34 1 M1M L=6U W=100U
M26 3 3 24 24 M2M L=6U W=100U
M27 53 41 5 5 M2M L=6U W=100U
M28 5 3 24 24 M2M L=6U W=100U
M30 53 53 1 1 M1M L=6U W=100U
.MODEL D1M D CJO=0.1E-12
.MODEL NBJT PNP
.MODEL PBJT NPN
.MODEL M9M PMOS CBD=0.2E-12 CBS=0.2E-12 CGBO=50E-9
+ CGDO=50E-12 CGSO=50E-12 KP=200U LAMBDA=0.07
+ RD=1.0 RS=1.0 VTO=-0.75
.MODEL NOX NMOS CBD=0.2E-12 CBS=0.2E-12 CGBO=50E-9
+ CGDO=50e-12 CGSO=50e-12 KP=200u LAMBDA=0.07
+ RD=1.0 RS=1.0 VTO=0.75
.MODEL M1M PMOS KP=200U RD=1.0 RS=1.0 VTO=-0.75
.MODEL M2M NMOS KP=200U RD=1.0 RS=1.0 VTO=0.75
.MODEL M3M NMOS CBD=0.2E-12 CBS=0.2E-12 CGBO=10E-9
+ CGDO=5E-9 CGSO=5E-9 KP=200U RD=1.0 RS=1.0 VTO=0.75
.MODEL M4M PMOS CBD=0.2E-12 CBS=0.2E-12 CGBO=10E-9
+ CGDO=5E-9 CGSO=5E-9 KP=200U RD=1.0 RS=1.0 VTO=-0.75
.MODEL M10M NMOS CBD=0.2E-12 CBS=0.2E-12 CGBO=10E-9
+ CGDO=5E-9 CGSO=5E-9 KP=200U IS=1E-16 RS=1.0 VTO=0.75
.MODEL M7M NMOS CBD=0.2E-12 CBS=0.2E-12 CGBO=50E-9
+ CGDO=50E-12 CGSO=50E-12 KP=200U
+ RD=1.0 RS=1.0 VTO=1.75
.ENDS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LMV751  Low Noise Low Vos Single Op Amp
* MODEL FORMAT: PSPICE
* MODEL SOURCE: www.symmetry.com
*/////////////////////////////////////////
* Connections       non-inverting input
*                   |  inverting input
*                   |  |  positive power supply
*                   |  |  |  negative power supply
*                   |  |  |  |  output
*                   |  |  |  |  |
.SUBCKT  lmv751_NS     3  2  4  5  6
* Features:
* 2.7V and 5V Operation
* Low Noise 6.5nV Rt-HZ typ.
* Low Vos 0.05mV typ.
* Wideband 4.5MHz GBP typ.
* Low Supply Current 500uA typ.
* Stable for AV = +1
*/////////////////////////////////////////
**************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.000100e+03
.MODEL MRAX RES (TC1=-1e-06)
FIN1 18 5 VTEMP -0.966667
FIN2 19 5 VTEMP -1.03333
CIN1 2 10 1e-12
CIN2 3 10 1e-12
RD1 18 11 5e+08
RD2 19 11 5e+08
RCM 11 10 9.75e+09
FCMR 10 57 VCMX 0.562341
FPSR 10 57 VPSX 63.2456
RSLOPE 4 5 25000
GPWR 4 5 26 10 0.0004
ETEMP 27 28 32 33 0.524809
RIB 32 33 MRIB 1K
.MODEL MRIB RES (TC1=-0.000782935)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=0.01)
RCM1 39 41 5.62341
CCM 41 10 1.98944e-09
RPSR1 44 45 31.6228
CPSR 45 10 7.95775e-10
ELIMN 10 52 26 10 99.3
RDM 57 10 1483.87
C2 57 10 8.3817e-12
ECMP 40 97 26 10 0.5
ECMN 95 50 26 10 0.5
G2 58 10 57 10 2.3e-06
R2 58 10 293.006
GO2 59 10 58 10 1080
EPOS 40 74 26 10 -0.015
ENEG 75 50 26 10 -0.015
GSOURCE 74 73 33 34 0.00015
GSINK 72 75 33 34 0.0002
ROO 81 86 1.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS lmv751_NS


*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
*LMV7219 7nsec 2.7 to 5V Comparator with Rail-to-Rail Output
* PINOUT ORDER   +IN -IN VCC VSS OUT
.SUBCKT LMV7219_NS   22  6   1   2  18
R1 1 3 10.0E6
V3 49 2 -1.2
V5 4 6 0.001
V4 1 42 0.6
Q1 47 47 42 Q1M
I3 47 2 40.0E-6
V15 48 2 -1.2
I2 1 2 2.1E-3
D1 50 46 D1M
R3 5 46 3.5E6
R2 1 2 11.4E3
E6 43 0 30 0 1.0
E7 28 0 32 0 1.0
E8 8 0 26 0 1.0
G1 0 10 46 27 0.01
R6 10 0 100.0
R7 10 9 10.0
C5 9 0 62.0E-12
G2 0 11 10 0 -22.7E-3
R8 11 0 14.0E6
D5 12 11 DN4
D6 11 12 DN4
E1 12 0 13 0 1.0
R9 11 13 74.0
C6 13 0 0.05E-12
G3 0 14 13 0 0.01
R10 14 0 100.0
M1 18 14 1 1 WPM L=100U W=100U
M2 18 14 2 2 WNM L=100U W=100U
RO1 1 18 200.0E6
RO2 2 18 100.0E6
C1 14 0 10.0E-12
R14 46 24 1.0E9
R15 5 24 1.0E9
G6 0 26 24 0 5.6E-4
D8 34 1 D8M
V9 34 38 0.7
C2 14 18 1.0E-14
C3 18 0 1.0E-13
E2 16 0 14 0 1.0
RD3 16 0 1.0E18
E10 15 16 1 2 -0.7
R4 33 15 750.0
R16 26 25 1.0
L1 25 0 3.2E-8
E3 5 27 39 0 1.0
I1 0 37 1.0E-3
G7 0 32 2 0 6.0E-5
G8 0 30 1 0 6.0E-5
R24 30 29 1.0
L2 29 0 1.6E-7
R25 32 31 1.0
L3 31 0 1.6E-7
V13 41 37 -0.71465
D15 40 36 D8M
V12 13 36 0.7
E4 39 0 0 33 1.0E6
R29 33 43 1.0
R30 33 28 1.0
R31 33 8 1.0
R32 39 33 1.0
E5 38 13 41 0 1.0
E9 40 2 41 0 1.0
D10 37 0 D8M
D2 52 5 D1M
Q3 3 47 42 QAM 10
R19 3 44 1.0E3
R20 3 45 999.0
R22 46 48 1.0E3
R23 5 49 999.0
Q4 50 4 44 Q4M
Q5 52 22 45 Q5M
RD1 27 0 1.0E18
RD2 41 0 1.0E18
.MODEL D8M D IS=1.0E-15
.MODEL DN4 D BV=100.0 CJO=4.0E-12 IS=7.0E-9
+ M=0.45 N=2 RS=0.8 TT=6.0E-9 VJ=0.6
.MODEL D1M D BV=5.33E+1 CJO=2.0E-14
+ IBV=5.0E-8 IS=4.69E-16 M=0.333 N=1.95
+ RS=2.18E-1 TT=2.9E-9 VJ=0.75
.MODEL Q1M PNP BF=200.0
.MODEL QAM PNP BF=100.0
.MODEL Q4M PNP BF=200.0
.MODEL Q5M PNP BF=250.0
.MODEL WNM NMOS LEVEL=1 KP=0.015 RD=32.0 RS=1.0
+ VTO=1.0 IS=1.0E-14 FC=0.5 MJ=0.5 MJSW=0.5 PB=0.8
+ PHI=0.6 TOX=1.0E-7 UO=600.0 TPG=1 AF=1
.MODEL WPM PMOS LEVEL=1 KP=0.015 RD=32.0 RS=1.0
+ VTO=-1.0 IS=1.0E-14 FC=0.5 MJ=0.5 MJSW=0.5 PB=0.8
+ PHI=0.6 TOX=1.0E-7 UO=600.0 TPG=1 AF=1
.ENDS
.SUBCKT lmv921_NS 3 2 6 4 5
**************************************
*      Model Generated by MODPEX     *
*Copyright(c) Symmetry Design Systems*
*         All Rights Reserved        *
*    UNPUBLISHED LICENSED SOFTWARE   *
*   Contains Proprietary Information *
*      Which is The Property of      *
*     SYMMETRY OR ITS LICENSORS      *
*Commercial Use or Resale Restricted *
*   by Symmetry License Agreement    *
**************************************
* Model generated on May  5, 99
* MODEL FORMAT: PSPICE
* Template Rev. Date: 15 Sep 94
* EXTERNAL NODE DESIGNATIONS
* 5 --> - SUPPLY (VEE)
* 4 --> + SUPPLY (VCC)
* 6 --> OUTPUT
* 2 --> (-) INPUT
* 3 --> (+) INPUT
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -0.7
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 9.970000e+02
.MODEL MRAX RES (TC1=2e-06)
FIN1 18 5 VTEMP 0.909091
FIN2 19 5 VTEMP 1.09091
CIN1 2 10 1e-12
CIN2 3 10 1e-12
RD1 18 11 5e+07
RD2 19 11 5e+07
RCM 11 10 9.75e+08
FCMR 10 57 VCMX 56.2341
FPSR 10 57 VPSX 200
RSLOPE 4 5 400000
GPWR 4 5 26 10 0.00014
ETEMP 27 28 32 33 0.294917
RIB 32 33 MRIB 1K
.MODEL MRIB RES (TC1=0.0033557)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=0)
RCM1 39 41 562.341
CCM 41 10 7.95775e-11
RPSR1 44 45 1000
CPSR 45 10 7.95775e-10
ELIMN 10 52 26 10 99.3
RDM 57 10 1444.32
C2 57 10 4.65699e-11
ECMP 40 97 26 10 0.1
ECMN 95 50 26 10 0.2
G2 58 10 57 10 4.8e-07
R2 58 10 1442.43
GO2 59 10 58 10 100
EPOS 40 74 26 10 0
ENEG 75 50 26 10 0
GSOURCE 74 73 POLY(2) 33 34 4 5 0 0 0 0 2e-4
GSINK 72 75 POLY(2) 33 34 4 5 0 0 0 0 1.5e-4
ROO 81 86 2.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-14)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-14)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS lmv921_NS


*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LPV321  BICMOS  Low Voltage General Purpose Op Amp
* MODEL FORMAT: PSPICE
* Rev:  11/07/97 -- ABG
*/////////////////////////////////////////
* Connections       non-inverting input
*                   |  inverting input
*                   |  |  positive power supply
*                   |  |  |  negative power supply
*                   |  |  |  |  output
*                   |  |  |  |  |
.SUBCKT  lpv321_NS     3  2  4  5  6
* Features:
* 2.7V and 5V Operation
* Low Supply Current:  9uA at VCC=5V
* Stable for AV = +1
*/////////////////////////////////////////
**************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.003000e+03
.MODEL MRAX RES (TC1=4e-06)
FIN1 18 5 VTEMP -0.923077
FIN2 19 5 VTEMP 2.92308
CIN1 2 10 1e-12
CIN2 3 10 1e-12
RD1 18 11 5e+08
RD2 19 11 5e+08
RCM 11 10 9.75e+09
FCMR 10 57 VCMX 251.189
FPSR 10 57 VPSX 1124.68
RSLOPE 4 5 500000
GPWR 4 5 26 10 -1e-06
ETEMP 27 28 32 33 0.350078
RIB 32 33 MRIB 1K
.MODEL MRIB RES (TC1=0.0031443)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.0005)
RCM1 39 41 7943.28
CCM 41 10 1.59155e-11
RPSR1 44 45 1000
CPSR 45 10 5.30516e-11
ELIMN 10 52 26 10 99.3
RDM 57 10 956.355
C2 57 10 5.73004e-11
ECMP 40 97 26 10 1
ECMN 95 50 26 10 0.2
G2 58 10 57 10 1e-07
R2 58 10 10456.4
GO2 59 10 58 10 100
EPOS 40 74 26 10 0.001
ENEG 75 50 26 10 0.15
GSOURCE 74 73 33 34 0.0003
GSINK 72 75 33 34 0.001
ROO 81 86 57.5
.MODEL DMOD1 D
.MODEL DMOD2 D  (IS=1e-17)
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
.ENDS lpv321*//////////////////////////////////////////////////////////////////////_NS
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LPV324  BICMOS  Low Voltage General Purpose Op Amp
* MODEL FORMAT: PSPICE
* Rev:  11/07/97 -- ABG
*/////////////////////////////////////////
* Connections       non-inverting input
*                   |  inverting input
*                   |  |  positive power supply
*                   |  |  |  negative power supply
*                   |  |  |  |  output
*                   |  |  |  |  |
.SUBCKT  lpv324_NS     3  2  4  5  6
* Features:
* 2.7V and 5V Operation
* Low Supply Current:  9uA at VCC=5V
* Stable for AV = +1
*/////////////////////////////////////////
**************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.003000e+03
.MODEL MRAX RES (TC1=4e-06)
FIN1 18 5 VTEMP -0.923077
FIN2 19 5 VTEMP 2.92308
CIN1 2 10 1e-12
CIN2 3 10 1e-12
RD1 18 11 5e+08
RD2 19 11 5e+08
RCM 11 10 9.75e+09
FCMR 10 57 VCMX 251.189
FPSR 10 57 VPSX 1124.68
RSLOPE 4 5 500000
GPWR 4 5 26 10 -1e-06
ETEMP 27 28 32 33 0.350078
RIB 32 33 MRIB 1K
.MODEL MRIB RES (TC1=0.0031443)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.0005)
RCM1 39 41 7943.28
CCM 41 10 1.59155e-11
RPSR1 44 45 1000
CPSR 45 10 5.30516e-11
ELIMN 10 52 26 10 99.3
RDM 57 10 956.355
C2 57 10 5.73004e-11
ECMP 40 97 26 10 1
ECMN 95 50 26 10 0.2
G2 58 10 57 10 1e-07
R2 58 10 10456.4
GO2 59 10 58 10 100
EPOS 40 74 26 10 0.001
ENEG 75 50 26 10 0.15
GSOURCE 74 73 33 34 0.0003
GSINK 72 75 33 34 0.001
ROO 81 86 57.5
.MODEL DMOD1 D
.MODEL DMOD2 D  (IS=1e-17)
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
.ENDS lpv324_NS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Inc.
* Models developed and under copyright by:
* National Semiconductor, Inc.
*
*/////////////////////////////////////////////////////////////////////
* Legal Notice: This material is intended for free software support.
* The file may be copied, and distributed; however, reselling the
*  material is illegal
*
*////////////////////////////////////////////////////////////////////
* For ordering or technical information on these models, contact:
* National Semiconductor's Customer Response Center
*                 7:00 A.M.--7:00 P.M.  U.S. Central Time
*                                (800) 272-9959
* For Applications support, contact the Internet address:
*  amps-apps@galaxy.nsc.com
*/////////////////////////////////////////
*LPV358  BICMOS  Low Voltage General Purpose Op Amp
* MODEL FORMAT: PSPICE
* Rev:  11/07/97 -- ABG
*/////////////////////////////////////////
* Connections       non-inverting input
*                   |  inverting input
*                   |  |  positive power supply
*                   |  |  |  negative power supply
*                   |  |  |  |  output
*                   |  |  |  |  |
.SUBCKT  lpv358_NS     3  2  4  5  6
* Features:
* 2.7V and 5V Operation
* Low Supply Current:  9uA at VCC=5V
* Stable for AV = +1
*/////////////////////////////////////////
**************************************
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -1.25
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.003000e+03
.MODEL MRAX RES (TC1=4e-06)
FIN1 18 5 VTEMP -0.923077
FIN2 19 5 VTEMP 2.92308
CIN1 2 10 1e-12
CIN2 3 10 1e-12
RD1 18 11 5e+08
RD2 19 11 5e+08
RCM 11 10 9.75e+09
FCMR 10 57 VCMX 251.189
FPSR 10 57 VPSX 1124.68
RSLOPE 4 5 500000
GPWR 4 5 26 10 -1e-06
ETEMP 27 28 32 33 0.350078
RIB 32 33 MRIB 1K
.MODEL MRIB RES (TC1=0.0031443)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=-0.0005)
RCM1 39 41 7943.28
CCM 41 10 1.59155e-11
RPSR1 44 45 1000
CPSR 45 10 5.30516e-11
ELIMN 10 52 26 10 99.3
RDM 57 10 956.355
C2 57 10 5.73004e-11
ECMP 40 97 26 10 1
ECMN 95 50 26 10 0.2
G2 58 10 57 10 1e-07
R2 58 10 10456.4
GO2 59 10 58 10 100
EPOS 40 74 26 10 0.001
ENEG 75 50 26 10 0.15
GSOURCE 74 73 33 34 0.0003
GSINK 72 75 33 34 0.001
ROO 81 86 57.5
.MODEL DMOD1 D
.MODEL DMOD2 D  (IS=1e-17)
.MODEL NPN1 NPN (BF=100 IS=1e-15)
.MODEL PNP1 PNP (BF=100 IS=1e-15)
.ENDS lpv358_NS
.SUBCKT lmv721_NS 3 2 6 4 5
**************************************
*      Model Generated by MODPEX     *
*Copyright(c) Symmetry Design Systems*
*         All Rights Reserved        *
*    UNPUBLISHED LICENSED SOFTWARE   *
*   Contains Proprietary Information *
*      Which is The Property of      *
*     SYMMETRY OR ITS LICENSORS      *
*Commercial Use or Resale Restricted *
*   by Symmetry License Agreement    *
**************************************
* Model generated on Jul 22, 99
* MODEL FORMAT: PSPICE
* Template Rev. Date: 15 Sep 94
* EXTERNAL NODE DESIGNATIONS
* 5 --> - SUPPLY (VEE)
* 4 --> + SUPPLY (VCC)
* 6 --> OUTPUT
* 2 --> (-) INPUT
* 3 --> (+) INPUT
EOX 120 10 31 32 2.0
RCX 120 121 1K
RDX 121 10 1K
RBX 120 122 1K
GOS 10 57 122 121 1.0
RVOS 31 32 1K
RINB 2 18 1000
RINA 3 19 1000
DIN1 5 18 DMOD2
DIN2 18 4 DMOD2
DIN3 5 19 DMOD2
DIN4 19 4 DMOD2
EXX 10 5 17 5 1.0
EEE 10 50 17 5 1.0
ECC 40 10 4 17 1.0
RAA 4 17 100MEG
RBB 17 5 100MEG
ISET 10 24 1e-3
DA1 24 23 DMOD1
RBAL 23 22 1000
ESUPP 22 21 4 5 1.0
VOFF 21 10 -0.75
DA2 24 25 DMOD1
VSENS1 25 26 DC 0
RSET 26 10 1K
CSET 26 10 1e-10
FSET 10 31 VSENS1 1.0
R001 34 10 1K
FTEMP 10 27 VSENS1 1.0
DTA 27 10 DMOD2
DTB 28 29 DMOD2
VTEMP 29 10 DC 0
ECMR 38 10 11 10 1.0
VCMX 38 39 DC 0
RCM2 41 10 1MEG
EPSR 42 10 4 10 1.0
CDC1 43 42 10U
VPSX 43 44 DC 0
RPSR2 45 10 1MEG
FCXX 57 10 VCXX 100
DCX1 98 97 DMOD1
DCX2 95 94 DMOD1
RCX1 99 98 100
RCX2 94 99 100
VCXX 99 96 DC 0
ECMX 96 10 11 10 1.0
DLIM1 52 57 DMOD1
DLIM2 57 51 DMOD1
ELIMP 51 10 26 10 99.3
GDM 10 57 3 2 1
C1 58 59 1e-10
DCLMP2 59 40 DMOD1
DCLMP1 50 59 DMOD1
RO2 59 10 1K
GO3 10 71 59 10 1
RO3 71 10 1
DDN1 73 74 DMOD1
DDN2 73 710 DMOD1
DDP1 75 72 DMOD1
DDP2 71 720 DMOD1
RDN2 710 71 100
RDP 720 72 100
VOOP 40 76 DC 0
VOON 77 50 DC 0
QNO 76 73 78 NPN1
QNP 77 72 79 PNP1
RNO 78 81 1
RPO 79 81 1
VOX 86 6 DC 0
RNT 76 81 100MEG
RPT 81 77 1MEG
FX 10 93 VOX 1.0
DFX1 93 91 DMOD1
VFX1 91 10 DC 0
DFX2 92 93 DMOD1
VFX2 10 92 DC 0
FPX 4 10 VFX1 1.0
FNX 10 5 VFX2 1.0
RAX 122 10 MRAX 1.000020e+03
.MODEL MRAX RES (TC1=1.2e-06)
FIN1 18 5 VTEMP 0.951923
FIN2 19 5 VTEMP 1.04808
CIN1 2 10 1e-12
CIN2 3 10 1e-12
RD1 18 11 5e+07
RD2 19 11 5e+07
RCM 11 10 9.75e+08
FCMR 10 57 VCMX 0.316228
FPSR 10 57 VPSX 200
RSLOPE 4 5 40000
GPWR 4 5 26 10 0.000905
ETEMP 27 28 32 33 0.213222
RIB 32 33 MRIB 1K
.MODEL MRIB RES (TC1=0.0033557)
RISC 33 34 MRISC 1K
.MODEL MRISC RES (TC1=0)
RCM1 39 41 3.16228
CCM 41 10 3.1831e-09
RPSR1 44 45 316.228
CPSR 45 10 5.30516e-11
ELIMN 10 52 26 10 99.3
RDM 57 10 1261.59
C2 57 10 4.31473e-12
ECMP 40 97 26 10 0.2
ECMN 95 50 26 10 0.2
G2 58 10 57 10 5.3e-06
R2 58 10 149.557
GO2 59 10 58 10 80
EPOS 40 74 26 10 -0.1
ENEG 75 50 26 10 -0.15
GSOURCE 74 73 33 34 0.00053
GSINK 72 75 33 34 0.00024
ROO 81 86 2.5
.MODEL DMOD1 D
*-- DMOD1 DEFAULT PARAMETERS
*IS=1e-14 RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL DMOD2 D  (IS=1e-17)
*-- DMOD2 DEFAULT PARAMETERS
*RS=0 N=1 TT=0 CJO=0
*VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
*KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
.MODEL NPN1 NPN (BF=100 IS=1e-15)
*-- NPN1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.MODEL PNP1 PNP (BF=100 IS=1e-15)
*-- PNP1 DEFAULT PARAMETERS
*NF=1 VAF=inf IKF=inf ISE=0 NE=1.5
*BR=1 NR=1 VAR=inf IKR=inf ISC=0
*NC=2 RB=0 IRB=inf RBM=0 RE=0 RC=0
*CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0
*VTF=inf ITF=0 PTF=0 CJC=0 VJC=0.75
*MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75
*MJS=0 XTB=0 EG=1.11 XTI=3 KF=0 AF=1
*FC=0.5 TNOM=27
.ENDS lmv721_NS

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* This is a Monolithic Amplifier with Voltage Controlled Gain.
* The model below is the CLC520 renamed as LMH6502 (The LMH6502 is a replacement for the CLC520)
* LMH6502 SPICE MODEL
* PINOUT ORDER IS:
* +VCC VG +Vin +Rg -Rg -Vin -VCC Vref Vout I-
*
.SUBCKT LMH6502 1  2  3  4  5  6  7  9  10 12
*
* SIGNAL INPUT STAGE
*
V1 1 20 3.30
Q1 20 21 22 QINN
E1 3 21 POLY(2) 53 0 54 0 1.00M 3.00 3.00
C5 3 12 38.0F
C1 3 0 1.00P
R1 22 7 1.515K
V2 1 23 3.30
Q2 23 6 24 QINN
C2 6 0 1.00P
C6 6 12 50.0F
R2 24 7 1.485K
E2 25 0 POLY(1) 22 0 0 1.0001
G1 25 26 POLY(1) 25 26 0 0.667
L1 26 4 30N
R3 26 4 150
C3 4 0 1.00P
R4 4 0 10MEG
E3 27 0 POLY(1) 24 0 0 0.9999
G2 27 28 POLY(2) 27 28 31 30 0 1.000 3.187M
G3 28 29 POLY(1) 28 29 0 2.000
R5 28 0 10MEG
L2 29 5 30N
R6 29 5 150
C4 5 0 1.00P
R7 5 0 10MEG
E4 30 0 POLY(1) 27 28 0 313.8
R8 30 31 10.0
D1 32 31 DZ
V3 32 0 465M
D2 31 33 DZ
V4 33 0 -465M
*
* MULTIPLIER STAGE
*
C7 2 0 1.00P
R9 2 34 500
R10 34 0 250
G4 1 35 POLY(4) 1 7 25 26 49 0 50 0
+ -139.4U 185.8U 666.7M 24.0M 24.0M
C8 35 0 500F
Q3 7 34 35 QINP
Q5 37 36 35 QINP
R12 1 36 3.40K
R13 36 0 250
G5 1 38 POLY(4) 1 7 28 29 51 0 52 0
+ -139.4U 185.8U 2.000 24.0M 24.0M
C9 38 0 500F
Q4 7 34 38 QINP
Q6 12 36 38 QINP
R11 37 7 130
C10 37 0 250F
C11 37 12 130F
C12 12 0 1.25P
G6 12 7 POLY(3) 37 7 55 0 56 0 0 7.692M 15.0M 15.0M
*
* AMPLIFIER INPUT STAGE
*
R16 1 41 8.00K
D3 41 42 DZ
R17 9 42 50.0
C16 9 0 1.00P
Q7 39 41 12 QINN
R18 43 7 8.00K
D4 42 43 DZ
Q8 40 43 12 QINP
*
* AMPLIFIER GAIN STAGE
*
R14 1 39 497
C13 39 0 500F
C14 39 44 250F
C15 39 10 100F
G7 1 44 POLY(1) 1 39 0 8.048M
V5 1 45 2.00
D5 44 45 DX
G9 1 47 POLY(1) 1 39 0 10.06M
C21 47 0 500F
R15 40 7 497
C19 40 0 250F
C18 40 44 130F
C17 40 10 100F
G8 44 7 POLY(1) 40 7 0 8.048M
V6 46 7 2.00
D6 46 44 DX
G10 48 7 POLY(1) 40 7 0 10.06M
C22 48 0 250F
*
* AMPLIFIER OUTPUT STAGE
*
C20 44 0 1.50P
R19 44 0 250K
Q9 7 44 47 QOUTP1
Q10 1 44 48 QOUTN1
Q11 1 47 10 QOUTN2
Q12 7 48 10 QOUTP2
C23 10 0 1.60P
*
* POWER SUPPLY BLOCK
*
R20 1 7 1.00K
*
* NOISE BLOCKS
*
I1 50 49 DC 846U
D7 49 0 DN
D8 0 50 DN
I2 52 51 DC 846U
D9 51 0 DN
D10 0 52 DN
I3 54 53 DC 846U
D11 53 0 DN
D12 0 54 DN
I4 56 55 DC 846U
D13 55 0 DN
D14 0 56 DN
*
* MODELS
*
.MODEL DN D IS=0.166F RS=15.2 KF=100F AF=1.00
.MODEL DX D TT=200N
.MODEL DZ D IS=0.166F
*
.MODEL QINN NPN
+ IS =0.166F    BF =3.239E+02 NF =1.000E+00 VAF=84.6
+ IKF=2.462E-02 ISE=2.956E-17 NE =1.197E+00 BR =3.719E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=3.964E-02 ISC=1.835E-19
+ NC =1.700E+00 RB =68        IRB=0.000E+00 RBM=15.1
+ RC =2.645E+01 CJE=1.632E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.948E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.955E-02 PTF=0.000E+00 CJC=1.720E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=171M     TR =4.212E-10 CJS=629F
+ MJS=0         KF =100F      AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QOUTN1 NPN
+ IS =9.386E-16 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=1.089E-01 ISE=1.308E-16  NE =1.197E+00 BR =3.960E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.754E-01 ISC=6.787E-19
+ NC =1.700E+00 RB =1.536E+01  IRB=0.000E+00 RBM=3.403E+00
+ RC =1.857E+01 CJE=7.030E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.874E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.635E-01 PTF=0.000E+00  CJC=6.172E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.709E-01 TR =1.069E-09 CJS=1.028E-12
+ VJS=5.723E-01 MJS=4.105E-01  KF =100F      AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QOUTN2 NPN
+ IS =1.898E-15 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=2.203E-01 ISE=2.645E-16  NE =1.197E+00 BR =3.956E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=3.547E-01 ISC=1.378E-18
+ NC =1.700E+00 RB =57.6       IRB=0.000E+00 RBM=51.7
+ RC =1.227E+01 CJE=1.422E-12  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.875E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.330E-01 PTF=0.000E+00  CJC=1.254E-12 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.702E-01 TR =7.776E-10 CJS=1.931E-12
+ VJS=5.723E-01 MJS=4.105E-01  KF =100F      AF =1.000E+00
*
.MODEL QINP PNP
+ IS =0.166F    BF =7.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=1.882E-02 ISE=6.380E-16 NE =1.366E+00 BR =1.833E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=1.321E-01 ISC=3.666E-18
+ NC =1.634E+00 RB =28.8      IRB=0.000E+00 RBM=7.6
+ RC =3.739E+01 CJE=1.588E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.156E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=5.084E-02 PTF=0.000E+00 CJC=2.725E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=170M     TR =7.500E-11 CJS=515F
+ MJS=0         KF =100F      AF =1.000E+00 FC =8.803E-01
*
.MODEL QOUTP1 PNP
+ IS =5.693E-16 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=8.328E-02 ISE=2.824E-15  NE =1.366E+00 BR =1.948E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=5.848E-01 ISC=1.586E-17
+ NC =1.634E+00 RB =6.498E+00  IRB=0.000E+00 RBM=1.710E+00
+ RC =1.767E+01 CJE=7.030E-13  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.073E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=2.250E-01 PTF=0.000E+00  CJC=9.776E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.709E-01 TR =1.450E-10 CJS=1.637E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =100F      AF =1.000E+00
+ FC =8.803E-01
*
.MODEL QOUTP2 PNP
+ IS =1.158E-15 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=1.694E-01 ISE=5.742E-15  NE =1.366E+00 BR =1.923E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=1.189E+00 ISC=3.240E-17
+ NC =1.634E+00 RB =53.2       IRB=0.000E+00 RBM=50.8
+ RC =8.267E+00 CJE=1.430E-12  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.090E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=4.575E-01 PTF=0.000E+00  CJC=2.083E-12 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.631E-01 TR =1.150E-10 CJS=3.993E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =100F      AF =1.000E+00
+ FC =8.803E-01
*
.ENDS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* This is a Monolithic Wide band Variable Gain Amplifier.
* The model below is the CLC522 renamed as LMH6503 (The LMH6504 is a replacement for the CLC522)
* LMH6503 SPICE MODEL
* PINOUT ORDER IS:
* +VCC Vg +Vin +Rg -Rg -Vin -VEE Vref Vout I-
*
.SUBCKT LMH6503 1  2  3  4  5  6  7  9  10  12
*
*   Other pins on 14-pin DIP:
*      8  = -Vee
*      11 = Gnd
*      13 = +Vcc
*      14 = +Vcc
*
* SIGNAL INPUT STAGE
*
V3 1 24 3.30
Q2 24 25 26 QINN
E1 3 25 POLY(2) 61 0 62 0 1.00M 3.67 3.67
C2 3 0 1.00P
C3 3 12 4.3F
R3 26 7 3.535K
V4 1 27 3.30
Q3 27 6 28 QINN
C5 6 0 1.00P
C4 6 12 5.6F
R4 28 7 3.465K
*
E2 29 0 POLY(1) 26 0 0 1.0001
G1 29 30 POLY(1) 29 30 0 0.667
L1 30 4 30N
R5 30 4 150
R6 4 0 10MEG
C6 4 0 1.00P
C7 4 5 500F
*
E3 31 0 POLY(1) 28 0 0 0.9999
G2 31 32 POLY(2) 31 32 35 34 0 1.000 3.187M
R7 32 0 10MEG
G3 32 33 POLY(1) 32 33 0 2.000
L2 33 5 30N
R8 33 5 150
R9 5 0 10MEG
C8 5 0 1.00P
*
E4 34 0 POLY(1) 31 32 0 313.8
R10 34 35 10.0
D1 35 36 DZ
V5 36 0 -465M
D2 37 35 DZ
V6 37 0 465M
*
* GAIN INPUT
*
V1 1 20 2.80
R1 2 21 50.0
C1 2 0 1.00P
Q1 20 21 22 QINN
R2 22 23 770
V2 23 7 2.61
*
E5 38 0 POLY(1) 22 0 71.20 98.00
R11 38 39 10.0
D3 39 40 DZ
V7 40 0 93.50
D4 41 39 DZ
V8 41 0 -105.00
*
* MULTIPLIER STAGE
*
V9 1 42 2.80
D5 42 43 DZ
C9 43 0 250F
G4 43 7 POLY(1) 39 0 552.0U 5.520U 250P
V10 1 44 2.80
D6 44 45 DZ
C10 45 0 250F
G5 45 7 POLY(1) 39 0 552.0U -5.520U -250P
*
R12 1 46 240
C11 46 0 450F
C12 46 49 210F
R14 49 0 40.0
C13 49 12 210F
Q4 46 45 47 QMULT 2.00
Q5 1 43 47 QMULT 2.00
C17 47 0 250F
G6 47 7 POLY(4) 1 7 29 30 63 0 64 0
+ -139.4U 185.8U 666.7M 15.0M 15.0M
*
R13 1 48 240
C14 48 0 450F
C15 48 12 210F
C16 12 0 1.00P
Q6 48 45 50 QMULT 2.00
Q7 1 43 50 QMULT 2.00
C18 50 0 250F
G7 50 7 POLY(4) 1 7 32 33 65 0 66 0
+ -139.4U 185.8U 2.000 15.0M 15.0M
G8 1 12 POLY(4) 1 46 1 48 67 0 68 0
+ 0 -4.167M 4.167M 22.4M 22.4M
*
* AMPLIFIER INPUT STAGE
*
R17 1 54 8.00K
D8 54 55 DZ
R18 9 55 50.0
C22 9 0 1.00P
Q8 51 54 12 QINN
*
D9 55 56 DZ
R19 56 7 8.00K
Q9 52 56 12 QINP
*
* AMPLIFIER GAIN STAGE
*
R15 1 51 497
C19 51 58 250F
C20 51 0 500F
C21 51 10 100F
G9 1 58 POLY(1) 1 51 0 8.048M
V11 1 53 1.60
D7 58 53 DX
G11 1 59 POLY(1) 1 51 0 11.50M
C27 59 0 500F
*
R16 52 7 497
C25 52 58 130F
C24 52 0 250F
C23 52 10 100F
G10 58 7 POLY(1) 52 7 0 8.048M
D10 57 58 DX
V12 57 7 1.60
G12 60 7 POLY(1) 52 7 0 11.50M
C28 60 0 250F
*
* AMPLIFIER OUTPUT STAGE
*
R20 58 0 250K
C26 58 0 1.50P
Q10 7 58 59 QOUTP1
Q11 1 58 60 QOUTN1
Q12 1 59 10 QOUTN2
Q13 7 60 10 QOUTP2
C29 10 0 1.60P
*
* POWER SUPPLY BLOCK
*
G13 1 7 POLY(1) 1 7 -7.00M 3.00M
*
* NOISE BLOCKS
*
I1 62 61 DC 846U
D11 61 0 DN
D12 0 62 DN
*
I2 64 63 DC 846U
D13 63 0 DN
D14 0 64 DN
*
I3 66 65 DC 846U
D15 65 0 DN
D16 0 66 DN
*
I4 68 67 DC 846U
D17 67 0 DN
D18 0 68 DN
*
* MODELS
*
.MODEL DN D IS=0.166F RS=15.2 KF=100F AF=1.00
.MODEL DX D TT=200N
.MODEL DZ D IS=0.166F
*
.MODEL QINN NPN
+ IS =0.166F    BF =3.239E+02  NF =1.000E+00  VAF=84.6
+ IKF=2.462E-02 ISE=2.956E-17  NE =1.197E+00  BR =3.719E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=3.964E-02  ISC=1.835E-19
+ NC =1.700E+00 RB =68         IRB=0.000E+00  RBM=15.1
+ RC =2.645E+01 CJE=1.632E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.948E-11  XTF=1.873E+01  VTF=2.825E+00
+ ITF=5.955E-02 PTF=0.000E+00  CJC=1.720E-13  VJC=8.046E-01
+ MJC=4.931E-01 XCJC=171M       TR =4.212E-10  CJS=629F
+ MJS=0         KF =100F       AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QMULT NPN
+ IS =0.166F    BF =3.239E+02 NF =1.000E+00 BR =3.719E+01
+ NR =1.000E+00 RB =68        IRB=0.000E+00 RBM=15.1
+ RC =2.645E+01 CJE=1.632E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.948E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.955E-02 PTF=0.000E+00 CJC=1.720E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=171M     TR =4.212E-10 CJS=629F
+ MJS=0         KF =100F      AF =1.000E+00 FC =9.765E-01
*
.MODEL QOUTN1 NPN
+ IS =7.822E-16 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=9.079E-02 ISE=1.090E-16  NE =1.197E+00 BR =3.960E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.462E-01 ISC=5.656E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RC =6.141E+00 CJE=5.858E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.874E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.196E-01 PTF=0.000E+00  CJC=5.143E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.709E-01 TR =1.069E-09 CJS=8.567E-13
+ VJS=5.723E-01 MJS=4.105E-01  KF =100F      AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QOUTN2 NPN
+ IS =1.880E-15 BF =3.239E+02 NF =1.000E+00 VAF=8.457E+01
+ IKF=2.182E-01 ISE=2.620E-16 NE =1.197E+00 BR =3.971E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=3.513E-01 ISC=1.348E-18
+ NC =1.700E+00 RB =57.7      IRB=0.000E+00 RBM=51.7
+ RC =3.738E+00 CJE=1.408E-12 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.871E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.278E-01 PTF=0.000E+00 CJC=1.224E-12 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=800M     TR =1.296E-09 CJS=1.496E-12
+ MJS=4.105E-01 KF =100F      AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QINP PNP
+ IS =0.166F    BF =7.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=1.882E-02 ISE=6.380E-16 NE =1.366E+00 BR =1.833E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=1.321E-01 ISC=3.666E-18
+ NC =1.634E+00 RB =28.8      IRB=0.000E+00 RBM=7.6
+ RC =3.739E+01 CJE=1.588E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.156E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=5.084E-02 PTF=0.000E+00 CJC=2.725E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=170M     TR =7.500E-11 CJS=515F
+ MJS=0         KF =100F      AF =1.000E+00 FC =8.803E-01
*
.MODEL QOUTP1 PNP
+ IS =4.744E-16 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=6.940E-02 ISE=2.353E-15  NE =1.366E+00 BR =1.948E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=4.873E-01 ISC=1.322E-17
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=2.052E+00
+ RC =1.037E+01 CJE=5.858E-13  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.073E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.875E-01 PTF=0.000E+00  CJC=8.147E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.709E-01 TR =1.450E-10 CJS=1.364E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =100F      AF =1.000E+00
+ FC =8.803E-01
*
.MODEL QOUTP2 PNP
+ IS =1.140E-15 BF =7.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=1.668E-01 ISE=5.655E-15 NE =1.366E+00 BR =1.953E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=1.171E+00 ISC=3.173E-17
+ NC =1.634E+00 RB =53.2      IRB=0.000E+00 RBM=50.9
+ RC =6.213E+00 CJE=1.408E-12 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.070E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=4.506E-01 PTF=0.000E+00 CJC=1.939E-12 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=900M     TR =1.850E-10 CJS=2.351E-12
+ MJS=3.950E-01 KF =100F      AF =1.000E+00
+ FC =8.803E-01
*
.ENDS
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* The model below is the CLC5523 renamed as LMH6504 (The LMH6504 is a replacement for the CLC5523)
* LMH6504 SPICE MODEL
* PINOUT ORDER IS:
* VG VIN RG GND -VCC VO I- +VCC
*
.SUBCKT LMH6504 1 2 63 64 65 66 7 68
*
LP3 3 63 1.0E-9
RLP3 3 63 7.0
LP4 4 64 1.2E-9
RLP4 4 64 7.0
LP5 5 65 1.2E-9
RLP5 5 65 7.0
LP6 6 66 1.0E-9
RLP6 6 66 7.0
LP8 8 68 1.2E-9
RLP8 8 68 7.0
CP27 2 7 0.25E-12
CP37 3 7 0.25E-12
CP24 2 4 0.24E-12
CP14 1 4 0.84E-12
RVG 1 4 13.7E6
VO 2 9 5.0E-3
Q45 10 69 57 QPC
Q46 11 60 58 QNC
Q47 56 56 8 QPC
Q48 69 69 56 QPC
Q49 60 60 59 QNC
Q50 59 59 5 QNC
RI1 8 57 1465.0
RI2 58 5 1465.0
D1 70 0 DD1
D2 71 0 DD1
IN1 0 70 1.068E-4
IN2 0 71 1.068E-4
GN1 2 4 70 71 2.0E-2
IQQ 8 5 2.0E-3
IGP 8 4 27.0E-6
Q5 16 12 14 QAP
C2 8 23 0.2E-12
I1 69 60 500.0E-6
I2 12 5 250.0E-6
R41 26 27 3.0E3
Q34 8 52 54 QN2 2
C1 0 12 3.14E-12
Q35 5 53 55 QP2 2
Q36 51 51 53 QN1
Q37 51 51 52 QP1
R53 6 54 10.0
Q3 5 9 10 QAP
R54 55 6 10.0
F5 8 23 VF5 1.0
VF5 8 22 0
Q16 8 23 26 QAN
Q14 22 1 24 QAN
Q15 23 26 24 QAN
R55 43 50 100.0
R56 42 45 100.0
C3 5 29 0.88E-12
Q41 6 45 49 QP1
Q42 43 43 44 QP1
Q4 12 3 10 QAP
F4 7 5 VF4 1.0
VF4 21 5 0
I5 13 5 250.0E-6
I9 8 30 200.0E-6
I10 8 34 100.0E-6
R45 4 36 50.0
I11 29 5 100.0E-6
F1 8 18 VF1 1.0
VF1 8 15 0
I14 8 35 500.0E-6
F3 17 5 VF3 1.0
VF3 16 5 0
I15 37 5 500.0E-6
F2 8 19 VF2 1.0
VF2 8 17 0
Q6 15 14 3 QNB
F6 43 5 VF6 4.0
VF6 38 5 0
F7 8 42 VF7 4.0
VF7 8 41 0
Q10 21 20 18 QIP
Q7 15 12 13 QAN
Q11 5 4 19 QIP
Q17 28 4 30 QAP
I6 8 14 250.0E-6
Q12 5 4 18 QIP
Q18 29 27 30 QAP
Q13 7 20 19 QIP
Q19 5 29 28 QAP
Q20 5 29 32 QAP
Q21 33 33 34 QAP
Q38 8 49 52 QN1
Q22 5 32 20 QAP
F8 48 5 VF8 1.0
VF8 47 5 0
I7 24 5 200.0E-6
Q8 16 13 3 QPB
I8 26 5 100.0E-6
Q43 42 42 44 QN1
F9 8 49 VF9 1.0
VF9 8 46 0
Q24 33 33 32 QAN
Q25 8 34 20 QAN
I3 8 12 250.0E-6
Q9 35 35 36 QAN
Q39 6 50 48 QN1
Q23 40 35 7 QAN
Q40 5 48 53 QP1
Q1 8 9 11 QAN
Q29 37 37 36 QAP
R49 38 39 37.0
R50 39 47 37.0
R51 40 41 37.0
R52 40 46 37.0
R43 27 20 1.0E3
Q30 39 37 7 QAP
R44 4 27 1.0E3
C4  5 44  0.64E-12
I13 27 5 355.0E-6
Q2 12 3 11 QAN
.MODEL DD1 D IS=1.0E-16
.MODEL QAN NPN
+ IS =0.166F    BF =3.239E+02  NF =1.000E+00  VAF=84.6
+ IKF=2.462E-02 ISE=2.956E-17  NE =1.197E+00  BR =3.719E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=3.964E-02  ISC=1.835E-19
+ NC =1.700E+00 RB =68         IRB=0.000E+00  RBM=15.1
+ RC =2.645E+01 CJE=1.632E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.948E-11  XTF=1.873E+01  VTF=2.825E+00
+ ITF=5.955E-02 PTF=0.000E+00  CJC=1.720E-13  VJC=8.046E-01
+ MJC=4.931E-01 XCJC=171M      TR =4.212E-10  CJS=629F
+ MJS=0         KF =100F       AF =1.000E+00
+ FC =9.765E-01
.MODEL QIP PNP
+ IS =0.166F    BF =3.239E+02 NF =1.000E+00 BR =3.719E+01
+ NR =1.000E+00 RB =68        IRB=0.000E+00 RBM=15.1
+ RC =2.645E+01 CJE=1.632E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.948E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.955E-02 PTF=0.000E+00 CJC=1.720E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=171M     TR =4.212E-10 CJS=629F
+ MJS=0         KF =100F      AF =1.000E+00 FC =9.765E-01
.MODEL QN1 NPN
+ IS =7.822E-16 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=9.079E-02 ISE=1.090E-16  NE =1.197E+00 BR =3.960E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.462E-01 ISC=5.656E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RC =6.141E+00 CJE=5.858E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.874E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.196E-01 PTF=0.000E+00  CJC=5.143E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.709E-01 TR =1.069E-09 CJS=8.567E-13
+ VJS=5.723E-01 MJS=4.105E-01  KF =100F      AF =1.000E+00
+ FC =9.765E-01
.MODEL QN2 NPN
+ IS =1.880E-15 BF =1.810E+02 NF =1.000E+00 VAF=8.457E+01
+ IKF=6.800E-02 ISE=2.620E-16 NE =1.197E+00 BR =3.971E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=3.513E-01 ISC=1.348E-18
+ NC =1.700E+00 RB =57.7      IRB=0.000E+00 RBM=51.7
+ RC =3.738E+00 CJE=1.408E-12 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.871E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.278E-01 PTF=0.000E+00 CJC=1.224E-12 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=800M     TR =1.296E-09 CJS=1.496E-12
+ MJS=4.105E-01 KF =100F      AF =1.000E+00
+ FC =9.765E-01
.MODEL QAP PNP
+ IS =0.166F    BF =7.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=1.882E-02 ISE=6.380E-16 NE =1.366E+00 BR =1.833E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=1.321E-01 ISC=3.666E-18
+ NC =1.634E+00 RB =28.8      IRB=0.000E+00 RBM=7.6
+ RC =3.739E+01 CJE=1.588E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.156E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=5.084E-02 PTF=0.000E+00 CJC=2.725E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=170M     TR =7.500E-11 CJS=515F
+ MJS=0         KF =100F      AF =1.000E+00 FC =8.803E-01
.MODEL QP1 PNP
+ IS =4.744E-16 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=6.940E-02 ISE=2.353E-15  NE =1.366E+00 BR =1.948E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=4.873E-01 ISC=1.322E-17
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=2.052E+00
+ RC =1.037E+01 CJE=5.858E-13  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.073E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.875E-01 PTF=0.000E+00  CJC=8.147E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.709E-01 TR =1.450E-10 CJS=1.364E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =100F      AF =1.000E+00
+ FC =8.803E-01
.MODEL QP2 PNP
+ IS =1.140E-15 BF =5.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=6.700E-02 ISE=5.655E-15 NE =1.366E+00 BR =1.953E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=1.171E+00 ISC=3.173E-17
+ NC =1.634E+00 RB =53.2      IRB=0.000E+00 RBM=50.9
+ RC =6.213E+00 CJE=1.408E-12 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.070E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=4.506E-01 PTF=0.000E+00 CJC=1.939E-12 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=900M     TR =1.850E-10 CJS=2.351E-12
+ MJS=3.950E-01 KF =100F      AF =1.000E+00
+ FC =8.803E-01
.MODEL QPB PNP
+ IS =4.744E-16 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=7.940E-03 ISE=2.353E-15  NE =1.366E+00 BR =1.948E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=4.873E-01 ISC=1.322E-17
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=2.052E+00
+ RC =1.037E+01 CJE=5.858E-13  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.073E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.875E-01 PTF=0.000E+00  CJC=8.147E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.709E-01 TR =1.450E-10 CJS=1.364E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =100F      AF =1.000E+00
+ FC =8.803E-01
.MODEL QNB NPN
+ IS =7.822E-16 BF =1.039E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=8.079E-03 ISE=1.090E-16  NE =1.197E+00 BR =3.960E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.462E-01 ISC=5.656E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RC =6.141E+00 CJE=5.858E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.874E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.196E-01 PTF=0.000E+00  CJC=5.143E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.709E-01 TR =1.069E-09 CJS=8.567E-13
+ VJS=5.723E-01 MJS=4.105E-01  KF =100F      AF =1.000E+00
+ FC =9.765E-01
.MODEL QPC PNP
+ IS =4.744E-16 BF =1.000E+02  NF =1.000E+00 VAF=3.439E+01
+ IKF=7.940E-03 ISE=2.353E-15  NE =1.366E+00 BR =1.948E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=4.873E-01 ISC=1.322E-17
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=2.052E+00
+ RC =1.037E+01 CJE=5.858E-13  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.073E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.875E-01 PTF=0.000E+00  CJC=8.147E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.709E-01 TR =1.450E-10 CJS=1.364E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =100F      AF =1.000E+00
+ FC =8.803E-01
.MODEL QNC NPN
+ IS =7.822E-16 BF =1.000E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=8.079E-03 ISE=1.090E-16  NE =1.197E+00 BR =3.960E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.462E-01 ISC=5.656E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RC =6.141E+00 CJE=5.858E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.874E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.196E-01 PTF=0.000E+00  CJC=5.143E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.709E-01 TR =1.069E-09 CJS=8.567E-13
+ VJS=5.723E-01 MJS=4.105E-01  KF =100F      AF =1.000E+00
+ FC =9.765E-01
.ENDS
* BEGIN MODEL LMH6550
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT
*THRU THE SUPPLIES, GAIN AND PHASE, CLOSED LOOP BANDWIDTH,
*SLEW RATE, COMMON MODE REJECTION WITH FREQUENCY EFFECTS,
*POWER SUPPLY REJECTION, INPUT VOLTAGE NOISE WITH 1/F,
*INPUT CURRENT NOISE, INPUT BIAS CURRENT WITH TEMPCO,
*INPUT OFFSET AND TEMPCO, VCM INPUT OFFSET AND TEMPCO,
*ENABLE WITH ON AND OFF DELAYS, OUTPUT IMPEDANCE, CLOAD
*EFFECTS, VCM SLEW RATE, BALLANCE ERROR VS FREQUENCY,
*OUTPUT SHORT CIRCUIT CURRENT, AND QUIESCENT SUPPLY CURRENT.
*///MODEL TEMP RANGE IS -40 TO +85 DEG C.///
*//////////////////////////////////////////////////////////
* PINOUT ORDER -IN VCM V+ +OUT -OUT V- EN +IN
* PINOUT ORDER  1   2   3   4    5   6  7   8
.SUBCKT LMH6550 1 2 3 4 5 6 7 8
Q62 183 183 185 QP
Q63 186 182 183 QP
R70 185 3 2E3
Q64 186 103 187 Q
R71 6 187 2E3
Q65 103 103 188 Q
Q66 3 186 103 Q
R72 6 188 2E3
Q67 189 103 190 Q
R73 6 190 1960
Q68 104 104 191 QP
Q5 6 117 116 QP
R7 118 117 40
Q6 6 119 115 QP 2
Q7 3 112 118 Q 2
Q8 118 102 120 Q 2
R8 6 120 250
Q9 119 102 121 Q 2
R9 6 121 250
Q17 124 104 130 QP 4
Q18 127 103 131 Q 4
R16 6 131 492
C1 115 101 0.83E-12
C2 118 102 0.83E-12
Q19 3 132 133 Q
Q20 134 105 135 QP 2
R17 135 3 252
Q21 136 105 137 QP 2
R18 137 3 250
Q22 105 105 138 QP
R19 138 3 500
R20 134 132 40
R21 5 133 2
R22 139 5 2
Q23 6 140 139 QP
R23 141 140 40
Q24 6 142 134 QP 2
Q25 3 136 141 Q 2
Q26 141 106 143 Q 2
R24 6 143 250
Q27 142 106 144 Q 2
R25 6 144 250
Q28 106 106 145 Q
R26 6 145 500
R27 142 136 24
Q35 147 104 155 QP 4
Q36 150 103 156 Q 4
R32 6 156 492
C3 134 105 0.83E-12
C4 141 106 0.83E-12
R33 149 126 200
R34 110 3 585
Q37 105 157 158 Q
Q38 159 159 160 QP
R36 160 3 800
R37 2 3 60E3
Q39 106 157 109 QP
Q40 161 162 109 QP 2
R58 169 7 6E3
R59 7 3 20E3
Q1 3 107 108 Q
Q2 109 104 110 QP 2
R1 111 3 252
Q3 112 101 113 QP 2
R2 113 3 250
Q4 101 101 114 QP
R3 114 3 500
R4 115 107 40
R5 4 108 2
R6 116 4 2
R69 6 180 5.4E3
Q51 6 169 172 QP
Q52 172 173 174 QP
R60 174 3 1E3
R61 175 3 1E3
Q53 173 173 175 QP
R62 176 173 15.8E3
R63 168 3 33.5E3
Q54 176 177 178 Q
R64 6 171 8E3
R65 6 178 250
Q55 170 170 177 Q 2
Q56 179 170 180 Q
Q57 177 180 6 Q
Q29 6 146 147 QP
Q30 105 148 149 Q
R28 148 147 40
Q31 3 146 150 Q
R38 163 162 200
R39 163 4 2.5003E3
R40 5 163 2.5E3
R41 2 157 200
Q41 102 164 109 QP
Q42 101 164 158 Q
R42 164 2 200
Q43 159 165 158 Q 2
Q44 161 161 166 Q
R43 6 166 800
Q45 158 103 167 Q 2
R44 6 167 500
R45 6 2 60E3
R46 165 163 200
Q46 115 101 111 QP 2
Q49 6 168 169 QP
Q50 168 170 171 Q
Q32 106 151 149 QP
R29 151 150 40
Q33 6 152 153 QP 1.01
R30 154 3 492
R31 155 3 492
Q34 153 104 154 QP 4
Q58 180 177 181 Q 2
R66 170 3 84E3
Q59 3 176 179 Q
Q60 182 172 179 Q
Q61 182 183 184 QP
R67 184 3 2E3
R68 6 181 1150
R74 191 3 2E3
Q69 189 104 192 QP
R75 192 3 2E3
Q70 6 189 104 QP
C5 170 6 0.5E-12
I1 146 152 1.2E-6
I2 123 8 1.2E-6
E2 146 0 153 0 0.99986
V33 152 1 -100E-6
Q10 102 102 122 Q
R10 6 122 500
R11 119 112 24
Q11 6 123 124 QP
Q12 101 125 126 Q
R12 125 124 40
Q13 3 123 127 Q
Q14 102 128 126 QP
R13 128 127 40
Q15 6 8 123 QP
R14 129 3 492
R15 130 3 492
Q16 123 104 129 QP 4
.MODEL Q NPN BF=179.3 VAF=68 RB=80 KF=1E-16 IKF=0.1
.MODEL QP PNP BF=105.95 VAF=68 RB=80 KF=1E-16 IKF=0.1
.ENDS
* END MODEL LMH6550
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* BEGIN MODEL LMH6559
* PINOUT ORDER  4  1  5  8
* PINOUT ORDER IN +V -V OUT
.SUBCKT LMH6559 4 1 5 8
Q21 5 9 10 QPB 2
R91 11 12 1
Q22 1 13 12 QNB 2
R92 10 11 1
Q25 14 4 15 QNI
Q26 16 4 17 QPI
R100 18 15 1
R101 17 19 1
R102 11 20 0.5
E8 21 11 12 11 10
E9 11 22 11 10 10
R103 23 21 100
R104 24 22 100
Q31 25 23 11 QNB
Q32 26 24 11 QPB
D1 13 25 DD
D2 26 9 DD
C5 20 0 0.1P
L3 20 8 6E-9
R105 20 8 100
C8 4 0 1.6E-12
Q33 27 19 28 QNB
Q34 29 18 30 QPB
Q35 13 13 31 QNB
Q36 9 9 31 QPB
Q37 13 27 14 QPB
Q38 27 27 14 QPB
Q39 9 29 16 QNB
Q40 29 29 16 QNB
R119 32 28 1
R120 30 32 1
Q59 18 33 16 QNS
Q60 33 33 16 QNS
Q61 19 34 14 QPS
Q62 34 34 14 QPS
R138 35 34 5E3
I1 34 33 0.45E-3
R139 32 11 37
C14 32 0 1.5E-12
E16 36 0 35 0 1
R141 33 35 5E3
R142 36 4 300E3
R143 0 36 1E9
C16 32 11 3E-12
E21 14 1 37 5 -0.121
E22 5 16 37 5 -0.121
V8 1 37 4.5
R144 5 37 1E9
I2 4 36 3E-6
.MODEL DD D RS=5 TT=0.5N CJO=0.35E-12
.MODEL QPS PNP VAF=40
.MODEL QNS NPN VAF=40
.MODEL QNB NPN
+ RE=0.5 IS =1.880E-15 BF =1.810E+02 NF =1.0 VAF=8.457E+01
+ IKF=6.800E-02 ISE=2.620E-16 NE =1.197E+00 BR =3.971E+01
+ NR =1.0 VAR=1.696E+00 IKR=3.513E-01 ISC=1.348E-18
+ NC =1.7 RB =8 RC =3.738E+00 CJE=282E-15 VJE=7.973E-01
+ MJE=9.0E-01 TF =1.871E-12 XTF=1.873E+01 VTF=4.825E+00
+ ITF=5.278E-01 PTF=0.0 CJC=612E-15 VJC=8.046E-01
+ TR=1.3E-9 CJS=0.015E-12 IRB=1.0E-3 RBM=3.5
+ MJC=9.0E-01 XCJC=0.8 MJS=9E-01 KF=165F AF=1
+ FC =9.765E-01
.MODEL QPB PNP
+ RE=0.5 IS =1.880E-15 BF =1.810E+02 NF =1.0 VAF=8.457E+01
+ IKF=6.800E-02 ISE=2.620E-16 NE =1.197E+00 BR =3.971E+01
+ NR =1.0 VAR=1.696E+00 IKR=3.513E-01 ISC=1.348E-18
+ NC =1.7 RB =8 RC =3.738E+00 CJE=282E-15 VJE=7.973E-01
+ MJE=9.0E-01 TF =1.871E-12 XTF=1.873E+01 VTF=4.825E+00
+ ITF=5.278E-01 PTF=0.0 CJC=612E-15 VJC=8.046E-01
+ TR=1.3E-9 CJS=0.015E-12 IRB=1.0E-3 RBM=3.5
+ MJC=9.0E-01 XCJC=0.8 MJS=9E-01 KF=165F AF=1
+ FC =9.765E-01
.MODEL QNI NPN
+ RE=0.5 IS =1.880E-15 BF =1.810E+02 NF =1.0 VAF=8.457E+01
+ IKF=6.800E-02 ISE=2.620E-16 NE =1.197E+00 BR =3.971E+01
+ NR =1.0 VAR=1.696E+00 IKR=3.513E-01 ISC=1.348E-18
+ NC =1.7 RB =8 RC =3.738E+00 CJE=282E-15 VJE=7.973E-01
+ MJE=9.0E-01 TF =1.871E-12 XTF=1.873E+01 VTF=4.825E+00
+ ITF=5.278E-01 PTF=0.0 CJC=612E-15 VJC=8.046E-01
+ TR=1.3E-9 CJS=0.015E-12 IRB=1.0E-3 RBM=3.5
+ MJC=9.0E-01 XCJC=0.8 MJS=9E-01 KF=165F AF=1
+ FC =9.765E-01
.MODEL QPI PNP
+ RE=0.5 IS =1.880E-15 BF =1.810E+02 NF =1.0 VAF=8.457E+01
+ IKF=6.800E-02 ISE=2.620E-16 NE =1.197E+00 BR =3.971E+01
+ NR =1.0 VAR=1.696E+00 IKR=3.513E-01 ISC=1.348E-18
+ NC =1.7 RB =8 RC =3.738E+00 CJE=282E-15 VJE=7.973E-01
+ MJE=9.0E-01 TF =1.871E-12 XTF=1.873E+01 VTF=4.825E+00
+ ITF=5.278E-01 PTF=0.0 CJC=612E-15 VJC=8.046E-01
+ TR=1.3E-9 CJS=0.015E-12 IRB=1.0E-3 RBM=3.5
+ MJC=9.0E-01 XCJC=0.8 MJS=9E-01 KF=165F AF=1
+ FC =9.765E-01
.ENDS
*END MODEL LMH6559
*BEGIN MODEL LMH6609
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
*THE SUPPLY RAILS, GAIN AND PHASE, SLEW RATE, COMMON MODE
*REJECTION, POWER SUPPLY REJECTION ON BOTH RAILS, INPUT
*VOLTAGE NOISE WITH 1/F,INPUT CURRENT NOISE WITH 1/F,
*OUPUT IMPEDANCE, INPUT CAPACITANCE, INPUT BIAS CURRENT,
*INPUT COMMON MODE RANGE,INPUT OFFSET, HIGH CLOAD DRIVE
*CAPABILITY, OUTPUT CLAMPS TO THE RAIL, AND QUIESCENT
*SUPPLY CURRENT.

*MODEL TEMP RANGE IS -40 TO +85 DEG C.
///////////////////////////////////////////////////////
**********************************
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMH6609 3 4 5 2 1
* BEGIN MODEL PROGRAMMING
* USE +- 5 VOLT GROUP OR +-3.3 V GROUP BY
* UNCOMMENTING DESIRED GROUP (3 LINES)
* FOR SUPPLY VALUES BETWEEN +-3.3 AND +-5
* LINEARLY INTERPOLATE VALUES
************
* BEGIN +-5 VOLT GROUP
************
* R68 AND R69 MODIFY VOLTAGE NOISE
* G5 MODIFIES BANDWIDTH AND SLEW
R68 27 51 17
R69 52 50 17
G5 39 0 42 43 -1E-3
* END +-5 VOLT GROUP
************
* BEGIN +-3.3 VOLT GROUP
************
* R68 AND R69 MODIFY VOLTAGE NOISE
* G5 MODIFIES BANDWIDTH AND SLEW
*R68 27 51 125
*R69 52 50 125
*G5 39 0 42 43 -0.85E-3
* END +-3.3 VOLT GROUP
* END MODEL PROGRAMMING
Q17 2 6 7 QOP
Q21 5 8 7 QON
D5 1 5 DD
D6 2 1 DD
D7 9 0 DIN
D8 10 0 DIN
I8 0 9 0.1E-3
I9 0 10 0.1E-3
E2 11 0 2 0 1
E3 12 0 5 0 1
D9 13 0 DVN
D10 14 0 DVN
I10 0 13 2E-3
I11 0 14 2E-3
E4 15 4 13 14 1
G2 3 15 9 10 0.45E-4
R22 2 5 66E3
E5 16 0 12 0 1
E6 17 0 11 0 1
E7 18 0 19 0 1
R30 16 20 1E3
R31 17 21 1E3
R32 18 22 1E3
R33 0 20 0.1
R34 0 21 0.1
R35 0 22 0.1
E10 23 3 22 0 0.63
R36 24 19 1E3
R37 19 25 1E3
C6 16 20 1000E-12
C7 17 21 2000E-12
C8 18 22 2000E-12
E11 26 23 21 0 0.63
E12 27 26 20 0 0.91
Q22 11 28 8 QDP
Q23 12 28 6 QDN
I12 5 2 -3.7E-3
I13 12 8 0.6E-3
I14 6 11 0.6E-3
R38 0 29 10
R39 0 28 10
C9 29 0 15E-12
C10 28 0 12E-12
E15 30 31 32 0 1
E16 31 33 32 0 1
E17 34 0 31 0 1
D11 35 12 DD
D12 11 36 DD
V11 33 36 1.75
V12 35 30 1.75
I15 0 37 1E-3
D13 37 0 DD
V13 32 37 -0.6551
C11 31 0 2.9E-12
D14 38 39 DD
D15 39 40 DD
R40 39 31 5
R41 0 39 600E3
C12 15 0 1.2E-12
C13 27 0 1.2E-12
R43 7 41 7
G3 29 0 31 0 0.1
G4 28 0 29 0 0.1
L1 41 1 4E-9
R45 41 1 100
E20 38 34 32 0 1
E21 40 34 32 0 -1
C15 15 27 0.2E-12
R49 44 45 210
R50 44 46 210
I16 12 47 3.1E-3
R51 42 48 1527
R52 43 48 1527
V14 44 49 0.7
V15 12 48 0
C17 42 43 0.02E-12
D18 50 12 DIC
D19 51 12 DIC
E25 25 0 3 0 1
E26 24 0 15 0 1
C18 1 0 0.1E-12
R58 31 30 1E9
R59 33 31 1E9
R60 4 15 1E9
R61 3 23 1E9
R62 23 26 1E9
R63 26 27 1E9
V16 15 50 0.57E-3
R64 34 40 1E9
R65 34 38 1E9
Q28 42 52 45 QIN
Q29 43 51 46 QIN
Q30 49 47 11 QIN
Q31 47 47 11 QIN
G6 5 2 5 2 1E-3
I17 0 50 5.2E-6
I18 0 51 5.2E-6
R70 0 32 1E9
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL QON NPN VAF=150 BF=200 IKF=1.5 RE=1 RC=9
.MODEL QOP PNP VAF=150 BF=200 IKF=1.5 RE=1 RC=9
.MODEL QIN NPN VAF=150 BF=320 IKF=0.005 RE=1 RC=1
.MODEL DD D
.MODEL DVN D KF=1E-14
.MODEL DIN D KF=26E-14
.MODEL DIC D RS=500
.ENDS
*END MODEL LMH6609
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* BEGIN MODEL LMH6702
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMH6702 3 4 5 2 1
*
******* IMPORTANT NOTE *******
* RESISTOR R42 BELOW MUST BE VARIED DEPENDING ON
* AMPLIFIER CONFIGURATION FOR ACCURATE BANDWIDTH.
* IF THE AMPLIFIER IS USED IN A NON-INVERTING
* CONFIGURATION R42 SHOULD BE 80 OHMS. IN AN
* INVERTING CONFIGURATION R42 SHOULD BE 33 OHMS.
* RESISTOR VALUE IS NOW SET FOR NON-INVERTING.
******************************
*
R42 39 41 80
*
******************************
R30 16 20 1E4
R31 17 21 1E4
R32 18 22 1E4
R33 0 20 1
R34 0 21 1
R35 0 22 1
E10 23 3 22 0 0.15
C6 16 20 15E-12
C7 17 21 15E-12
C8 18 22 0.1E-12
E11 24 23 21 0 4.3
E12 25 24 20 0 3
Q22 11 26 8 QDP
Q23 12 26 6 QDN
I12 5 2 11.74E-3
I13 12 8 0.8E-3
I14 6 11 0.8E-3
R38 0 27 10
R39 0 26 10
C9 27 0 10E-12
C10 26 0 4E-12
Q17 2 6 7 QOP
Q21 5 8 7 QON
D5 1 5 DD
D6 2 1 DD
D7 9 0 DIP
D8 10 0 DIP
I8 0 9 0.1E-3
I9 0 10 0.1E-3
E2 11 0 2 0 1
E3 12 0 5 0 1
D9 13 0 DVN
D10 14 0 DVN
I10 0 13 0.1M
I11 0 14 0.1M
E4 15 4 13 14 0.8
G2 3 0 9 10 1.45E-3
R22 2 5 200E3
E5 16 0 12 0 1
E6 17 0 11 0 1
E7 18 0 19 0 1
E15 28 29 30 0 1
E16 29 31 30 0 1
E17 32 0 29 0 1
D11 33 12 DD
D12 11 34 DD
V11 31 34 2
V12 33 28 2
I15 0 35 1M
D13 35 0 DD
V13 30 35 -0.71465
C11 29 0 2.5E-12
D14 36 37 DD
D15 37 38 DD
R40 37 29 92
R41 0 37 2E5
F1 37 0 V14 -2.6
E18 39 0 40 0 0.998
C12 15 0 0.4E-12
C13 25 0 1.6E-12
V14 41 42 0
R43 7 43 1.5
G3 27 0 29 0 0.1
G4 26 0 27 0 0.1
C14 7 0 2E-12
L1 43 1 2N
R45 43 1 100
E20 36 32 30 0 1
E21 38 32 30 0 -1
I16 15 0 -8E-6
I17 25 0 -6E-6
V15 40 25 1E-3
D16 44 0 DIN
D17 45 0 DIN
I18 0 44 0.1E-3
I19 0 45 0.1E-3
G5 4 0 44 45 9.7E-3
E22 46 0 15 0 1
E23 47 0 3 0 1
R46 46 19 1E3
R47 19 47 1E3
R48 19 0 1E6
R49 3 23 1E9
R50 23 24 1E9
R51 24 25 1E9
R52 48 29 1E9
R53 0 48 1E9
R54 0 29 1E9
R55 0 38 1E9
R56 0 36 1E9
R57 30 0 1E9
L4 15 42 1N
R63 15 42 100
C16 15 25 0.1E-12
V17 12 49 3.17
V18 50 11 3.17
J1 49 15 49 JI
J2 49 25 49 JI
J3 15 50 15 JI
J4 25 50 25 JI
RG1 40 0 1E9
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL DD D
.MODEL JI NJF IS=1E-18 RD=100 RS=100
.MODEL DC D IS=5.002E-16
.MODEL DVN D KF=1.1E-15
.MODEL DIP D KF=4E-15
.MODEL DIN D KF=3.4E-15
.MODEL QON NPN VAF=150 BF=150 IKF=0.7 RE=2 RC=1
.MODEL QOP PNP VAF=150 BF=150 IKF=0.7 RE=2 RC=1
.ENDS
* END MODEL LMH6702
* BEGIN MODEL LMH6703T
* NOTE  THIS MODEL FOR LMH6703 IN SOT  PACKAGE
* SEE LMH6703C.MOD FOR LMH6703 IN SOIC PACKAGE
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* LMH6703T SPICE MODEL PERFORMANCE
*/////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, GAIN AND PHASE, SLEW RATE, SENSITIVITY
* TO R FEEDBACK VALUE, COMMON MODE REJECTION, POWER SUPPLY
* REJECTION ON BOTH RAILS, INPUT VOLTAGE NOISE WITH 1/F,
* POSITIVE INPUT CURRENT NOISE WITH 1/F, NEGATIVE INPUT
* CURRENT NOISE WITH 1/F, INPUT CAPACITANCE, INPUT BIAS
* CURRENT, INPUT COMMON MODE RANGE, INPUT	OFFSET, HIGH
* CLOAD DRIVE CAPABILITY, OUTPUT CLAMPS TO THE RAIL,
* SHUTDOWN, SHUTDOWN THRESHOLD, SHUTDOWN INPUT PIN
* CURRENTS, SHUTDOWN AND ENABLE DELAYS, QUIESCENT SUPPLY
* CURRENT, AND QUIESCENT SUPPLY CURRENT AT SHUTDOWN,
* MODEL TEMP RANGE IS -40 TO +85 DEG C.
*///////////////////////////////////////////////////////////////
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS TEMP RANGE BUT NOT ALL
* PARAMETERS TRACK THOSE OF THE REAL PART.
*////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT NSD
* PINOUT ORDER  3   4   6  2  1   5
.SUBCKT LMH6703T 3 4 6 2 1 5
Q17 2 7 8 QOP
Q21 6 9 8 QON
D5 10 6 DD
D6 2 10 DD
D7 11 0 DIP
D8 12 0 DIP
I8 0 11 0.1E-3
I9 0 12 0.1E-3
E2 13 0 2 0 1
E3 14 0 6 0 1
D9 15 0 DVN
D10 16 0 DVN
I10 0 15 0.1E-3
I11 0 16 0.1E-3
E4 17 4 15 16 1.05
G2 18 0 11 12 1.5E-3
R22 2 6 100E3
E5 19 0 14 0 1
E6 20 0 13 0 1
E7 21 0 22 0 1
R30 19 23 1E3
R31 20 24 1E3
R32 21 25 1E4
R33 0 23 1
R34 0 24 1
R35 0 25 1
E10 26 18 25 0 1E-6
R36 27 22 1E3
R37 22 28 1E3
C6 19 23 30E-12
C7 20 24 30E-12
C8 21 25 1E-12
E11 29 26 24 0 1.2
E12 30 29 23 0 0.9
Q22 13 31 9 QDP
Q23 14 31 7 QDN
R38 0 32 10
R39 0 31 10
C9 32 0 8E-12
C10 31 0 2.67E-12
E15 33 34 35 0 1
E16 34 36 35 0 1
E17 37 0 34 0 1
D11 38 14 DD
D12 13 39 DD
V11 36 39 2.2
V12 38 33 2.2
I15 0 40 1E-3
D13 40 0 DD
V13 35 40 -0.71465
C11 34 0 1.4E-12
D14 41 42 DD
D15 42 43 DD
R40 42 34 112
R41 0 42 150E3
F1 42 0 V14 -2.09
E18 44 0 30 0 0.998
R42 44 45 30
V14 45 46 0.4E-3
R43 8 47 0.25
G3 32 0 34 0 0.1
G4 31 0 32 0 0.1
C14 8 0 0.2E-12
L1 47 10 4E-9
R45 47 10 400
E20 41 37 35 0 1
E21 43 37 35 0 -1
L2 48 46 1E-9
R46 48 46 50
G5 14 9 49 0 2E-3
G6 7 13 49 0 2E-3
E47 50 34 49 0 30
E48 51 0 49 0 -30
V48 52 51 15
V49 53 50 -15
R126 50 0 1E12
R127 51 0 1E12
M40 0 53 34 54 PSW L=1.5U W=150U
M41 34 52 0 55 NSW L=1.5U
R128 54 0 1E12
R129 55 0 1E12
E49 28 0 18 0 1
E50 27 0 17 0 1
C15 17 0 0.7E-12
C16 30 0 0.7E-12
C17 17 30 0.15E-12
E51 56 48 57 0 30
E52 58 17 57 0 -30
V50 59 58 15
V51 60 56 -15
R130 56 0 1E12
R131 58 0 1E12
M42 17 60 48 61 PSW L=1.5U W=150U
M43 48 59 17 62 NSW L=1.5U
R132 61 0 1E12
R133 62 0 1E12
E53 63 0 49 0 -1
V52 57 63 1
E54 64 10 57 0 30
E55 65 1 57 0 -30
V54 66 65 15
V55 67 64 -15
R136 64 0 1E12
R137 65 0 1E12
M44 1 67 10 68 PSW L=1.5U W=1500U
M45 10 66 1 69 NSW L=1.5U
R138 68 0 1E12
R139 69 0 1E12
D16 70 0 DIN
D17 71 0 DIN
I17 0 70 0.1E-3
I18 0 71 0.1E-3
G7 17 0 70 71 9E-3
I19 18 0 7E-6
I20 4 0 2E-6
E56 72 18 57 0 30
E57 73 3 57 0 -30
V56 74 73 15
V57 75 72 -15
R141 72 0 1E12
R142 73 0 1E12
M46 3 75 18 76 PSW L=1.5U W=150U
M47 18 74 3 77 NSW L=1.5U
R143 76 0 1E12
R144 77 0 1E12
R145 30 22 1E6
C18 48 0 0.3E-12
C19 3 0 0.1E-12
R146 29 30 1E9
R147 26 29 1E9
R148 18 26 1E9
R149 4 17 1E9
R150 34 33 1E9
R151 36 34 1E9
R152 37 0 1E12
R153 0 41 1E12
R154 0 43 1E12
Q24 78 79 80 QSW
R155 78 6 50E3
I21 6 81 90E-6
Q25 82 83 80 QSW
Q26 80 81 2 QSW
Q27 81 81 2 QSW
R156 82 6 50E3
R157 83 6 200E3
Q28 83 83 84 QSW
Q29 84 84 85 QSW
Q30 85 85 86 QSW
Q31 86 86 87 QSW
R158 2 87 200E3
E58 88 0 78 82 1
R159 0 88 200E3
R160 79 6 29E3
M48 49 88 0 0 NEN L=1.5U W=1500U
R161 49 89 50E3
V59 89 0 1
C20 78 82 100E-15
R164 5 79 200
C21 79 0 2E-12
C22 5 0 1E-12
C23 49 0 50E-15
C24 1 0 0.1E-12
R165 0 1 26E6
G8 6 2 49 0 8.8E-3
R166 0 57 1E9
R167 0 35 1E12
J1 17 90 17 JC
J2 18 90 18 JC
J3 91 17 91 JC
J4 91 18 91 JC
V61 14 91 3.6
V62 90 13 3.6
C25 4 1 0.02E-12
I23 6 2 -100E-6
I24 79 0 -67E-6
.MODEL QON NPN VAF=150 BF=110 IKF=0.45 RE=0.5 RC=0.5
.MODEL QOP PNP VAF=150 BF=110 IKF=0.45 RE=0.5 RC=0.5
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL JC NJF RS=1000 IS=1E-18
.MODEL DD D
.MODEL DC D IS=5.002E-16
.MODEL DVN D KF=6.5E-16
.MODEL DIN D KF=3.8E-15
.MODEL DIP D KF=4.3E-15
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL QSW NPN
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMH6703T
* BEGIN MODEL LMH6714
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   6  2  1
.SUBCKT LMH6714 3 4 6 2 1
RSD 5 2 10E6
Q17 2 7 8 QOP
Q21 6 9 8 QON
D5 10 6 DD
D6 2 10 DD
D7 11 0 DIN
D8 12 0 DIN
I8 0 11 0.1E-3
I9 0 12 0.1E-3
E2 13 0 2 0 1
E3 14 0 6 0 1
D9 15 0 DVN
D10 16 0 DVN
I10 0 15 0.1E-3
I11 0 16 0.1E-3
E4 17 4 15 16 1.37
G2 18 0 11 12 6E-4
R22 2 6 100E3
E5 19 0 14 0 1
E6 20 0 13 0 1
E7 21 0 22 0 1
R30 19 23 1E4
R31 20 24 1E4
R32 21 25 1E4
R33 0 23 1
R34 0 24 1
R35 0 25 1
E10 26 18 25 0 1E-6
R36 27 22 1E3
R37 22 28 1E3
C6 19 23 100E-12
C7 20 24 100E-12
C8 21 25 1E-12
E11 29 26 24 0 0.9
E12 30 29 23 0 0.3
Q22 13 31 9 QDP
Q23 14 31 7 QDN
R38 0 32 10
R39 0 31 10
C9 32 0 20E-12
C10 31 0 7E-12
E15 33 34 35 0 1
E16 34 36 35 0 1
E17 37 0 34 0 1
D11 38 14 DD
D12 13 39 DD
V11 36 39 1.75
V12 38 33 1.75
I15 0 40 1M
D13 40 0 DD
V13 35 40 -0.71465
C11 34 0 2.05E-12
D14 41 42 DD
D15 42 43 DD
R40 42 34 190
R41 0 42 500E3
F1 42 0 V14 -2.2
E18 44 0 30 0 0.9999
R42 44 45 160
V14 45 46 0
R43 8 47 1
G3 32 0 34 0 0.1
G4 31 0 32 0 0.1
C14 8 0 0.2E-12
L1 47 10 4E-9
R45 47 10 400
E20 41 37 35 0 1
E21 43 37 35 0 -1
L2 48 46 2E-9
R46 48 46 200
G5 14 9 49 0 0.8E-3
G6 7 13 49 0 0.8E-3
E47 50 34 49 0 30
E48 51 0 49 0 -30
V48 52 51 15
V49 53 50 -15
R126 50 0 1E12
R127 51 0 1E12
M40 0 53 34 54 PSW L=1.5U W=150U
M41 34 52 0 55 NSW L=1.5U
R128 54 0 1E12
R129 55 0 1E12
E49 28 0 18 0 1
E50 27 0 17 0 1
C15 17 0 0.4E-12
C16 30 0 0.5E-12
C17 17 30 0.15E-12
E51 56 48 57 0 30
E52 58 17 57 0 -30
V50 59 58 15
V51 60 56 -15
R130 56 0 1E12
R131 58 0 1E12
M42 17 60 48 61 PSW L=1.5U W=150U
M43 48 59 17 62 NSW L=1.5U
R132 61 0 1E12
R133 62 0 1E12
E53 63 0 49 0 -1
V52 57 63 1
E54 64 10 57 0 30
E55 65 1 57 0 -30
V54 66 65 15
V55 67 64 -15
R136 64 0 1E12
R137 65 0 1E12
M44 1 67 10 68 PSW L=1.5U W=1500U
M45 10 66 1 69 NSW L=1.5U
R138 68 0 1E12
R139 69 0 1E12
D16 70 0 DIN
D17 71 0 DIN
I17 0 70 0.1E-3
I18 0 71 0.1E-3
G7 17 0 70 71 4.7E-3
E56 72 18 57 0 30
E57 73 3 57 0 -30
V56 74 73 15
V57 75 72 -15
R141 72 0 1E12
R142 73 0 1E12
M46 3 75 18 76 PSW L=1.5U W=150U
M47 18 74 3 77 NSW L=1.5U
R143 76 0 1E12
R144 77 0 1E12
R145 30 0 2E6
C18 48 0 0.4E-12
C19 3 0 0.5E-12
R146 29 30 1E9
R147 26 29 1E9
R148 18 26 1E9
R149 4 17 1E9
R150 34 33 1E9
R151 36 34 1E9
R152 37 0 1E12
R153 0 41 1E12
R154 0 43 1E12
Q24 78 79 80 QSW
R155 78 6 50E3
I21 6 81 90E-6
Q25 82 83 80 QSW
Q26 80 81 2 QSW
Q27 81 81 2 QSW
R156 82 6 50E3
R157 83 6 200E3
Q28 83 83 84 QSW
Q29 84 84 85 QSW
Q30 85 85 86 QSW
Q31 86 86 87 QSW
R158 2 87 200E3
E58 88 0 78 82 1
R159 0 88 200E3
R160 79 6 20E3
M48 49 88 0 0 NEN L=1.5U W=1500U
R161 49 89 50E3
V59 89 0 1
C20 78 82 90E-15
R164 5 79 200
C21 79 0 2E-12
C22 5 0 1E-12
C23 49 0 65E-15
C24 1 0 0.1E-12
R165 0 1 10E6
G8 6 2 49 0 4.3E-3
R166 0 57 1E9
R167 0 35 1E12
J1 48 90 48 JC
J2 18 90 18 JC
J3 91 48 91 JC
J4 91 18 91 JC
V61 14 91 3.4
V62 90 13 3.4
R168 63 0 1E12
G9 4 0 49 0 -4E-6
G10 18 0 49 0 1E-6
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL JC NJF RS=1000 IS=1E-18
.MODEL DD D
.MODEL DC D IS=5.002E-16
.MODEL DVN D KF=2.5E-16
.MODEL DIN D KF=8E-17
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL QSW NPN
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.MODEL QON NPN VAF=150 BF=110 IKF=0.45 RE=0.5 RC=0.5
.MODEL QOP PNP VAF=150 BF=110 IKF=0.45 RE=0.5 RC=0.5
.ENDS
* END MODEL LMH6714
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* SPICE MODEL LMH6622 - revB
* PINOUT IS FOR A AMP ONLY
* PINOUT ORDER IS -IN +IN +V -V OUT
* PINOUT           2   3   8  4  1
* NOTE THAT THIS MODEL IS OF A SINGLE OP AMP
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   6  2  1
.SUBCKT LMH6722 3 4 6 2 1
RSD 5 2 10E6
Q17 2 7 8 QOP
Q21 6 9 8 QON
D5 10 6 DD
D6 2 10 DD
D7 11 0 DIN
D8 12 0 DIN
I8 0 11 0.1E-3
I9 0 12 0.1E-3
E2 13 0 2 0 1
E3 14 0 6 0 1
D9 15 0 DVN
D10 16 0 DVN
I10 0 15 0.1E-3
I11 0 16 0.1E-3
E4 17 4 15 16 1.37
G2 18 0 11 12 6E-4
R22 2 6 100E3
E5 19 0 14 0 1
E6 20 0 13 0 1
E7 21 0 22 0 1
R30 19 23 1E4
R31 20 24 1E4
R32 21 25 1E4
R33 0 23 1
R34 0 24 1
R35 0 25 1
E10 26 18 25 0 1E-6
R36 27 22 1E3
R37 22 28 1E3
C6 19 23 100E-12
C7 20 24 100E-12
C8 21 25 1E-12
E11 29 26 24 0 0.9
E12 30 29 23 0 0.3
Q22 13 31 9 QDP
Q23 14 31 7 QDN
R38 0 32 10
R39 0 31 10
C9 32 0 20E-12
C10 31 0 7E-12
E15 33 34 35 0 1
E16 34 36 35 0 1
E17 37 0 34 0 1
D11 38 14 DD
D12 13 39 DD
V11 36 39 1.75
V12 38 33 1.75
I15 0 40 1M
D13 40 0 DD
V13 35 40 -0.71465
C11 34 0 2.05E-12
D14 41 42 DD
D15 42 43 DD
R40 42 34 190
R41 0 42 500E3
F1 42 0 V14 -2.2
E18 44 0 30 0 0.9999
R42 44 45 160
V14 45 46 0
R43 8 47 1
G3 32 0 34 0 0.1
G4 31 0 32 0 0.1
C14 8 0 0.2E-12
L1 47 10 4E-9
R45 47 10 400
E20 41 37 35 0 1
E21 43 37 35 0 -1
L2 48 46 2E-9
R46 48 46 200
G5 14 9 49 0 0.8E-3
G6 7 13 49 0 0.8E-3
E47 50 34 49 0 30
E48 51 0 49 0 -30
V48 52 51 15
V49 53 50 -15
R126 50 0 1E12
R127 51 0 1E12
M40 0 53 34 54 PSW L=1.5U W=150U
M41 34 52 0 55 NSW L=1.5U
R128 54 0 1E12
R129 55 0 1E12
E49 28 0 18 0 1
E50 27 0 17 0 1
C15 17 0 0.4E-12
C16 30 0 0.5E-12
C17 17 30 0.15E-12
E51 56 48 57 0 30
E52 58 17 57 0 -30
V50 59 58 15
V51 60 56 -15
R130 56 0 1E12
R131 58 0 1E12
M42 17 60 48 61 PSW L=1.5U W=150U
M43 48 59 17 62 NSW L=1.5U
R132 61 0 1E12
R133 62 0 1E12
E53 63 0 49 0 -1
V52 57 63 1
E54 64 10 57 0 30
E55 65 1 57 0 -30
V54 66 65 15
V55 67 64 -15
R136 64 0 1E12
R137 65 0 1E12
M44 1 67 10 68 PSW L=1.5U W=1500U
M45 10 66 1 69 NSW L=1.5U
R138 68 0 1E12
R139 69 0 1E12
D16 70 0 DIN
D17 71 0 DIN
I17 0 70 0.1E-3
I18 0 71 0.1E-3
G7 17 0 70 71 4.7E-3
E56 72 18 57 0 30
E57 73 3 57 0 -30
V56 74 73 15
V57 75 72 -15
R141 72 0 1E12
R142 73 0 1E12
M46 3 75 18 76 PSW L=1.5U W=150U
M47 18 74 3 77 NSW L=1.5U
R143 76 0 1E12
R144 77 0 1E12
R145 30 0 2E6
C18 48 0 0.4E-12
C19 3 0 0.5E-12
R146 29 30 1E9
R147 26 29 1E9
R148 18 26 1E9
R149 4 17 1E9
R150 34 33 1E9
R151 36 34 1E9
R152 37 0 1E12
R153 0 41 1E12
R154 0 43 1E12
Q24 78 79 80 QSW
R155 78 6 50E3
I21 6 81 90E-6
Q25 82 83 80 QSW
Q26 80 81 2 QSW
Q27 81 81 2 QSW
R156 82 6 50E3
R157 83 6 200E3
Q28 83 83 84 QSW
Q29 84 84 85 QSW
Q30 85 85 86 QSW
Q31 86 86 87 QSW
R158 2 87 200E3
E58 88 0 78 82 1
R159 0 88 200E3
R160 79 6 20E3
M48 49 88 0 0 NEN L=1.5U W=1500U
R161 49 89 50E3
V59 89 0 1
C20 78 82 90E-15
R164 5 79 200
C21 79 0 2E-12
C22 5 0 1E-12
C23 49 0 65E-15
C24 1 0 0.1E-12
R165 0 1 10E6
G8 6 2 49 0 4.3E-3
R166 0 57 1E9
R167 0 35 1E12
J1 48 90 48 JC
J2 18 90 18 JC
J3 91 48 91 JC
J4 91 18 91 JC
V61 14 91 3.4
V62 90 13 3.4
R168 63 0 1E12
G9 4 0 49 0 -4E-6
G10 18 0 49 0 1E-6
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL JC NJF RS=1000 IS=1E-18
.MODEL DD D
.MODEL DC D IS=5.002E-16
.MODEL DVN D KF=2.5E-16
.MODEL DIN D KF=8E-17
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL QSW NPN
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.MODEL QON NPN VAF=150 BF=110 IKF=0.45 RE=0.5 RC=0.5
.MODEL QOP PNP VAF=150 BF=110 IKF=0.45 RE=0.5 RC=0.5
.ENDS
* END MODEL LMH6722
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMH6723 3 4 5 2 1
* BEGIN MODEL PROGRAMMING
*########### IMPORTANT - PLEASE READ! ###############
* TO SET THE MODEL UP FOR EITHER +-2.5 VOLT SUPPLY
* OR +- 5 VOLT SUPPLY KEEP ONE OF THE FOLLOWING
* SETS OF VALUES AND COMMENT THE OTHER. THE LINES
* IN PLACE NOW ARE FOR +- 5 VOLTS. FOR POWER SUPPLY
* VOLTAGES BETWEEN +-2.5 AND +-5 THE COMPONENT
* VALUES SHOULD BE LINEARLY INTERPOLATED.
* C11 AND F1 MODIFY BANDWITH
* C11 AND F1 AND R40 MODIFY SLEW
* C12 SLIGHTLY MODIFIES BANDWIDTH
* BEGIN +-5 VOLT VALUES
C11 31 0 3.33E-12
R40 39 31 334
C12 43 0 0.5E-12
F1 39 0 V14 -6.6
* END +- 5 VOLT VALUES
* BEGIN +- 2.5 VOLT VALUES
*C11 31 0 3.6E-12
*R40 39 31 422
*C12 43 0 0.6E-12
*F1 39 0 V14 -5.5
* END +- 2.5 VOLT VALUES
* END MODEL PROGRAMMING
Q17 2 6 7 QOP
Q21 5 8 7 QON
D5 1 5 DD
D6 2 1 DD
D7 9 0 DIN
D8 10 0 DIN
I8 0 9 0.1E-3
I9 0 10 0.1E-3
E2 11 0 2 0 1
E3 12 0 5 0 1
D9 13 0 DVN
D10 14 0 DVN
I10 0 13 0.1E-3
I11 0 14 0.1E-3
E4 15 4 13 14 0.4
G2 3 15 9 10 2.9E-3
R22 2 5 1E6
E5 16 0 12 0 1
E6 17 0 11 0 1
E7 18 0 19 0 1
R30 16 20 3E5
R31 17 21 3E5
R32 18 22 1E6
R33 0 20 30
R34 0 21 30
R35 0 22 100
R36 19 23 1E3
R37 19 24 1E3
C6 16 20 1E-12
C7 17 21 1E-12
C8 18 22 0.5E-12
E11 25 26 21 0 4.5
E12 27 25 20 0 2.3
Q22 11 28 8 QDP
Q23 12 28 6 QDN
I12 5 2 20E-6
I13 12 8 1E-3
I14 6 11 1E-3
R38 0 29 10
R39 0 28 10
C9 29 0 30E-12
C10 28 0 10E-12
E15 30 31 32 0 1
E16 31 33 32 0 1
E17 34 0 31 0 1
D11 35 12 DD
D12 11 36 DD
V11 33 36 1.85
V12 35 30 1.6
I15 0 37 1M
D13 37 0 DD
V13 32 37 -0.71465
D14 38 39 DD
D15 39 40 DD
R41 0 39 320E3
E18 41 0 27 0 0.999
R42 41 42 300
C13 27 0 1.5E-12
V14 42 44 0
R43 7 45 7
G3 29 0 31 0 0.1
G4 28 0 29 0 0.1
C14 7 0 2P
L1 45 1 4E-9
R45 45 1 40
E20 38 34 32 0 1
E21 40 34 32 0 -1
L2 43 44 5E-9
R47 43 44 400
E10 26 3 22 0 0.005
C26 15 27 0.4E-12
V15 12 46 1.13
V16 47 11 1.13
D16 15 46 DV
D17 47 15 DV
D18 3 46 DV
D19 47 3 DV
I16 0 3 2E-6
R76 0 32 1E9
R77 25 27 1E9
R78 26 25 1E9
R79 3 26 1E9
R80 4 15 1E9
R81 33 31 1E9
R82 31 30 1E9
E22 23 0 3 0 1
E23 24 0 15 0 1
I17 0 15 -0.4E-6
V18 43 15 0.5E-3
.MODEL QON NPN VAF=150 BF=110 IKF=0.5 RE=1 RC=1
.MODEL QOP PNP VAF=150 BF=110 IKF=0.5 RE=1 RC=1
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL DD D
.MODEL DV D RS=10E3
.MODEL DVN D KF=2.5E-16
.MODEL DIN D KF=8E-17
.ENDS
* END MODEL LMH6723
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
*THE SUPPLY RAILS, GAIN AND PHASE, SLEW RATE, SENSITIVITY
*TO R FEEDBACK VALUE, COMMON MODE REJECTION, POWER SUPPLY
*REJECTION ON BOTH RAILS, INPUT VOLTAGE NOISE WITH 1/F,
*POSITIVE INPUT CURRENT NOISE WITH 1/F, NEGATIVE INPUT
*CURRENT NOISE WITH 1/F, OUTPUT IMPEDANCE, INPUT CAPACI-
*TANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE, INPUT
*OFFSET, HIGH CLOAD DRIVE CAPABILITY, OUTPUT CLAMPS TO THE
*RAIL, SHUTDOWN, SHUTDOWN THRESHOLD, SHUTDOWN INPUT PIN
*CURRENTS, SHUTDOWN AND ENABLE DELAYS, QUIESCENT SUPPLY
*CURRENT, AND QUIESCENT SUPPLY CURRENT AT SHUTDOWN.
*MODEL TEMP RANGE IS -40 TO +85 DEG C.
/////////////////////////////////////////////////////////////////////
* BEGIN MODEL LMH6738
.SUBCKT LMH6738 2 1 15 13 14 16
*
* NOTE THAT THIS MODEL IS FOR THE A AMPLIFIER ONLY
*      IE ONLY ONE OF THE THREE SECTIONS
*
* PINOUT ORDER +IN -IN +V -V OUT EN
* PINOUT ORDER  2   1  15 13  14 16
*
Q17 13 17 18 QOP
Q21 15 19 18 QON
D5 20 15 DD
D6 13 20 DD
D7 21 0 DIP
D8 22 0 DIP
I8 0 21 0.1E-3
I9 0 22 0.1E-3
E2 23 0 13 0 1
E3 24 0 15 0 1
D9 25 0 DVN
D10 26 0 DVN
I10 0 25 0.1E-3
I11 0 26 0.1E-3
E4 27 1 25 26 1
G2 2 0 21 22 1.9E-3
R22 13 15 100E3
E5 28 0 24 0 4
E6 29 0 23 0 6
E7 30 0 31 0 1
R30 28 32 1E4
R31 29 33 1E4
R32 30 34 1E4
R33 0 32 1
R34 0 33 1
R35 0 34 1
E10 35 2 34 0 4
R36 36 31 1E3
R37 31 37 1E3
C6 28 32 8E-12
C7 29 33 6E-12
C8 30 34 20E-12
E11 38 35 33 0 2
E12 39 38 32 0 2
Q22 23 40 19 QDP
Q23 24 40 17 QDN
R38 0 41 10
R39 0 40 10
C9 41 0 15E-12
C10 40 0 5E-12
E15 42 43 44 0 1
E16 43 45 44 0 1
E17 46 0 43 0 1
D11 47 24 DD
D12 23 48 DD
V11 45 48 2
V12 47 42 2
I15 0 49 1M
D13 49 0 DD
V13 44 49 -0.71465
C11 43 0 2.05E-12
D14 50 51 DD
D15 51 52 DD
R40 51 43 105
R41 0 51 150E3
F1 51 0 V14 -2
E18 53 0 39 0 0.997
R42 53 54 30
V14 54 55 0.6E-3
R43 18 56 0.25
G3 41 0 43 0 0.1
G4 40 0 41 0 0.1
C14 18 0 0.2E-12
L1 56 20 4E-9
R45 56 20 400
E20 50 46 44 0 1
E21 52 46 44 0 -1
L2 57 55 1E-9
R46 57 55 50
G5 24 19 58 0 2E-3
G6 17 23 58 0 2E-3
E47 59 43 58 0 30
E48 60 0 58 0 -30
V48 61 60 15
V49 62 59 -15
R126 59 0 1E12
R127 60 0 1E12
M40 0 62 43 63 PSW L=1.5U W=150U
M41 43 61 0 64 NSW L=1.5U
R128 63 0 1E12
R129 64 0 1E12
E49 37 0 2 0 1
E50 36 0 27 0 1
C15 27 0 0.4E-12
C16 39 0 0.4E-12
C17 27 39 0.15E-12
E51 65 57 66 0 30
E52 67 27 66 0 -30
V50 68 67 15
V51 69 65 -15
R130 65 0 1E12
R131 67 0 1E12
M42 27 69 57 70 PSW L=1.5U W=150U
M43 57 68 27 71 NSW L=1.5U
R132 70 0 1E12
R133 71 0 1E12
E53 72 0 58 0 -1
V52 66 72 1
E54 73 20 66 0 30
E55 74 14 66 0 -30
V54 75 74 15
V55 76 73 -15
R136 73 0 1E12
R137 74 0 1E12
M44 14 76 20 77 PSW L=1.5U W=1500U
M45 20 75 14 78 NSW L=1.5U
R138 77 0 1E12
R139 78 0 1E12
D16 79 0 DIN
D17 80 0 DIN
I17 0 79 0.1E-3
I18 0 80 0.1E-3
G7 27 0 79 80 6E-3
I19 0 2 -7E-6
I20 1 0 2E-6
R145 39 0 2E6
C18 57 0 0.4E-12
C19 2 0 0.4E-12
R146 38 39 1E9
R147 35 38 1E9
R148 2 35 1E9
R149 1 27 1E9
R150 43 42 1E9
R151 45 43 1E9
R152 46 0 1E12
R153 0 50 1E12
R154 0 52 1E12
Q24 81 82 83 QSW
R155 81 15 50E3
I21 15 84 23E-6
Q25 85 86 83 QSW
Q26 83 84 13 QSW
Q27 84 84 13 QSW
R156 85 15 50E3
R157 86 15 14E3
Q28 86 86 87 QSW
Q29 87 87 88 QSW
Q30 88 88 89 QSW
Q31 89 89 90 QSW
R158 13 90 14E3
E58 91 0 81 85 1
R159 0 91 200E3
R160 82 15 14E3
M48 58 91 0 0 NEN L=1.5U W=1500U
R161 58 92 50E3
V59 92 0 1
C20 81 85 35E-15
R164 16 82 200
C21 82 0 2E-12
C22 16 0 1E-12
C23 58 0 65E-15
C24 14 0 0.1E-12
R165 0 14 10E6
G8 15 13 58 0 7.5E-3
R166 0 66 1E9
R167 0 44 1E12
J1 27 93 27 JC
J2 2 93 2 JC
J3 94 27 94 JC
J4 94 2 94 JC
V61 24 94 3.6
V62 93 23 3.6
I23 15 13 1E-3
.MODEL QON NPN VAF=150 BF=80 IKF=0.45 RE=0.5 RC=0.5
.MODEL QOP PNP VAF=150 BF=80 IKF=0.45 RE=0.5 RC=0.5
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL JC NJF RS=1000 IS=1E-18
.MODEL DD D
.MODEL DC D IS=5.002E-16
.MODEL DVN D KF=2.5E-16
.MODEL DIN D KF=8E-15
.MODEL DIP D KF=3.3E-15
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL QSW NPN
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMH6738
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
*THE SUPPLY RAILS, GAIN AND PHASE, SLEW RATE, SENSITIVITY
*TO R FEEDBACK VALUE, COMMON MODE REJECTION, POWER SUPPLY
*REJECTION ON BOTH RAILS, INPUT VOLTAGE NOISE WITH 1/F,
*POSITIVE INPUT CURRENT NOISE WITH 1/F, NEGATIVE INPUT
*CURRENT NOISE WITH 1/F, OUTPUT IMPEDANCE, INPUT CAPACI-
*TANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE, INPUT
*OFFSET, HIGH CLOAD DRIVE CAPABILITY, OUTPUT CLAMPS TO THE
*RAIL, SHUTDOWN, SHUTDOWN THRESHOLD, SHUTDOWN INPUT PIN
*CURRENTS, SHUTDOWN AND ENABLE DELAYS, QUIESCENT SUPPLY
*CURRENT, QUIESCENT SUPPLY CURRENT AT SHUTDOWN, AND THE
*INTERNAL 450 OHM RESISTORS WITH PARASITICS.
*MODEL TEMP RANGE IS -40 TO +85 DEG C.
////////////////////////////////////////////////////////////////////
* BEGIN MODEL LMH6739
.SUBCKT LMH6739 2 1 15 13 14 16
*
* NOTE THAT THIS MODEL IS FOR THE A AMPLIFIER ONLY
*      IE ONLY ONE OF THE THREE SECTIONS
*
* PINOUT ORDER +IN -IN +V -V OUT EN
* PINOUT ORDER  2   1  15 13  14 16
*
Q17 13 17 18 QOP
Q21 15 19 18 QON
D5 20 15 DD
D6 13 20 DD
D7 21 0 DIP
D8 22 0 DIP
I8 0 21 0.1E-3
I9 0 22 0.1E-3
E2 23 0 13 0 1
E3 24 0 15 0 1
D9 25 0 DVN
D10 26 0 DVN
I10 0 25 0.1E-3
I11 0 26 0.1E-3
E4 27 97 25 26 1
G2 2 0 21 22 1.9E-3
R22 13 15 100E3
E5 28 0 24 0 4
E6 29 0 23 0 6
E7 30 0 31 0 1
R30 28 32 1E4
R31 29 33 1E4
R32 30 34 1E4
R33 0 32 1
R34 0 33 1
R35 0 34 1
E10 35 2 34 0 4
R36 36 31 1E3
R37 31 37 1E3
C6 28 32 8E-12
C7 29 33 6E-12
C8 30 34 20E-12
E11 38 35 33 0 2
E12 39 38 32 0 2
Q22 23 40 19 QDP
Q23 24 40 17 QDN
R38 0 41 10
R39 0 40 10
C9 41 0 30E-12
C10 40 0 10E-12
E15 42 43 44 0 1
E16 43 45 44 0 1
E17 46 0 43 0 1
D11 47 24 DD
D12 23 48 DD
V11 45 48 2
V12 47 42 2
I15 0 49 1M
D13 49 0 DD
V13 44 49 -0.71465
C11 43 0 2.05E-12
D14 50 51 DD
D15 51 52 DD
R40 51 43 95
R41 0 51 150E3
F1 51 0 V14 -1.45
E18 53 0 39 0 0.997
R42 53 54 30
V14 54 55 0.6E-3
R43 18 56 0.25
G3 41 0 43 0 0.1
G4 40 0 41 0 0.1
C14 18 0 0.2E-12
L1 56 20 4E-9
R45 56 20 400
E20 50 46 44 0 1
E21 52 46 44 0 -1
L2 57 55 1E-9
R46 57 55 50
G5 24 19 58 0 2E-3
G6 17 23 58 0 2E-3
E47 59 43 58 0 30
E48 60 0 58 0 -30
V48 61 60 15
V49 62 59 -15
R126 59 0 1E12
R127 60 0 1E12
M40 0 62 43 63 PSW L=1.5U W=150U
M41 43 61 0 64 NSW L=1.5U
R128 63 0 1E12
R129 64 0 1E12
E49 37 0 2 0 1
E50 36 0 27 0 1
C15 27 0 1.1E-12
C16 39 0 0.4E-12
C17 27 39 0.15E-12
E51 65 57 66 0 30
E52 67 27 66 0 -30
V50 68 67 15
V51 69 65 -15
R130 65 0 1E12
R131 67 0 1E12
M42 27 69 57 70 PSW L=1.5U W=150U
M43 57 68 27 71 NSW L=1.5U
R132 70 0 1E12
R133 71 0 1E12
E53 72 0 58 0 -1
V52 66 72 1
E54 73 20 66 0 30
E55 74 14 66 0 -30
V54 75 74 15
V55 76 73 -15
R136 73 0 1E12
R137 74 0 1E12
M44 14 76 20 77 PSW L=1.5U W=1500U
M45 20 75 14 78 NSW L=1.5U
R138 77 0 1E12
R139 78 0 1E12
D16 79 0 DIN
D17 80 0 DIN
I17 0 79 0.1E-3
I18 0 80 0.1E-3
G7 27 0 79 80 6E-3
I19 0 2 -7E-6
I20 97 0 2E-6
R145 39 0 2E6
C18 57 0 0.4E-12
C19 2 0 0.4E-12
R146 38 39 1E9
R147 35 38 1E9
R148 2 35 1E9
R149 97 27 1E9
R150 43 42 1E9
R151 45 43 1E9
R152 46 0 1E12
R153 0 50 1E12
R154 0 52 1E12
Q24 81 82 83 QSW
R155 81 15 50E3
I21 15 84 23E-6
Q25 85 86 83 QSW
Q26 83 84 13 QSW
Q27 84 84 13 QSW
R156 85 15 50E3
R157 86 15 14E3
Q28 86 86 87 QSW
Q29 87 87 88 QSW
Q30 88 88 89 QSW
Q31 89 89 90 QSW
R158 13 90 14E3
E58 91 0 81 85 1
R159 0 91 200E3
R160 82 15 14E3
M48 58 91 0 0 NEN L=1.5U W=1500U
R161 58 92 50E3
V59 92 0 1
C20 81 85 35E-15
R164 16 82 200
C21 82 0 2E-12
C22 16 0 1E-12
C23 58 0 65E-15
C24 14 0 0.1E-12
R165 0 14 10E6
G8 15 13 58 0 7.5E-3
R166 0 66 1E9
R167 0 44 1E12
J1 27 93 27 JC
J2 2 93 2 JC
J3 94 27 94 JC
J4 94 2 94 JC
V61 24 94 3.6
V62 93 23 3.6
I23 15 13 1E-3
RG1 14 96 450
LG1 96 97 1E-9
CG1 14 97 0.2E-12
RG2 95 97 450
LG2 1 95 1E-9
CG2 1 97 0.03E-12
.MODEL QON NPN VAF=150 BF=80 IKF=0.45 RE=0.5 RC=0.5
.MODEL QOP PNP VAF=150 BF=80 IKF=0.45 RE=0.5 RC=0.5
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL JC NJF RS=1000 IS=1E-18
.MODEL DD D
.MODEL DC D IS=5.002E-16
.MODEL DVN D KF=2.5E-16
.MODEL DIN D KF=8E-15
.MODEL DIP D KF=3.3E-15
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL QSW NPN
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMH6739
* BEGIN LMP2011 MODEL
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* LMP2011 SPICE MODEL PERFORMANCE
*
*	MODEL FEATURES INCLUDE OPEN LOOP GAIN AND PHASE, INPUT
*	OFFSET VOLTAGE, INPUT VOLTAGE NOISE, INPUT CURRENT NOISE,
*	INPUT BIAS CURRENT, INPUT CAPACITANCE, INPUT COMMON MODE
*	VOLTAGE RANGE, INPUT CLAMPS TO RAILS, CMRR WITH FREQUENCY
*	EFFECTS, PSRR WITH FREQUENCY EFFECTS, SLEW RATE, QUIESCENT
*	CURRENT, QUIESCENT CURRENT VS VOLTAGE, RAIL TO RAIL OUTPUT
*	STAGE, CLASS AB BIAS IN OUTPUT STAGE, OUTPUT CURRENT FLOWS
*	THROUGH	SUPPLIES, OUTPUT CURRENT LIMITING, OUTPUT CLAMPS
*	TO RAILS, AND OUTPUT SWING VS OUTPUT CURRENT,
*
*	MODEL TEMP RANGE IS -55 TO +125 DEG C.
*
*	NOTE THAT THE MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT
*	ALL PARAMETERS TRACK THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////////////////
* PINOUT IS FOR SOT23
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP2011 3 4 5 2 1
* BEGIN NOTES
* IF YOU ARE DOING TIME DOMAIN ANALYSIS AND ARE
* NOT INTERESTED IN THE EFFECTS OF THE CHOPPER
* THEN COMMENT OUT THE NEXT FOUR LINES AS SHOWN
* IMMEDIATELY BELOW FOR FASTER EXECUTION
* NOTE ALSO THAT WHEN THESE GENERATORS ARE TURNED ON
* THE MODEL SHOULD BE ALLOWED TO RUN AND SETTLE FOR
* AT LEAST 40 MICROSECONDS BEFORE ANY DATA IS TAKEN
* BEGIN FOUR CHOPPER TIME DOMAIN NOISE LINES
V123 69 0 0 PULSE -10E-6 10E-6 0 18E-6 18E-6 2E-6 40E-6
V124 70 0 0 PULSE -150E-3 150E-3 0 1E-6 1E-6 18E-6 20E-6
V125 71 0 0 PULSE -150E-3 150E-3 10E-6 1E-6 1E-6 18E-6 20E-6
I126 4 28 0 SIN 0 300E-12 25E3
* END FOUR CHOPPER TIME DOMAIN NOISE LINES
* BEGIN EXAMPLE AS COMMENTED
*V123 69 0 0 PULSE -10E-6 10E-6 0 18E-6 18E-6 2E-6 40E-6
*V124 70 0 0 PULSE -150E-3 150E-3 0 1E-6 1E-6 18E-6 20E-6
*V125 71 0 0 PULSE -150E-3 150E-3 10E-6 1E-6 1E-6 18E-6 20E-6
*I126 4 28 0 SIN 0 300E-12 25E3
* END EXAMPLE AS COMMENTED
* END NOTES
Q23 6 7 8 QLN
R227 9 10 1
R228 11 10 1
R229 7 12 1E3
R230 13 14 1E3
R231 15 5 15
R232 2 16 15
R234 17 18 150
R235 19 20 15
R236 8 21 15
D31 22 5 DD
D32 2 22 DD
D33 23 0 DIN
D34 24 0 DIN
I32 0 23 0.1E-3
I33 0 24 0.1E-3
E73 8 0 2 0 1
E74 20 0 5 0 1
D35 25 0 DVN
D36 26 0 DVN
I34 0 25 0.1E-3
I35 0 26 0.1E-3
E75 27 4 25 26 5.7E-6
G25 28 4 23 24 5E-7
R237 2 5 31.3E3
E76 29 0 20 0 1
E77 30 0 8 0 1
E78 31 0 32 0 1
R239 29 33 1E4
R240 30 34 1E5
R241 31 35 1E5
R242 0 33 1
R243 0 34 10
R244 0 35 10
E79 36 37 35 0 0.00155
R245 38 32 1E3
R246 32 39 1E3
C50 29 33 0.2E-12
C51 30 34 0.2E-12
C52 31 35 50N
E80 40 36 34 0 -0.013
E81 28 40 33 0 0.013
E82 41 8 20 8 0.5
D37 17 20 DD
D38 8 17 DD
M63 42 43 16 16 NOUT L=3U W=450U
M64 44 45 15 15 POUT L=3U W=170U
M65 46 46 19 19 POUT L=3U W=170U
M66 47 48 9 9 PIN L=3U W=150U
M67 49 50 11 11 PIN L=3U W=150U
M68 51 51 21 21 NOUT L=3U W=450U
R247 52 45 100
R248 53 43 100
G26 17 41 54 41 0.2E-3
R249 41 17 8E6
C53 18 22 35E-12
R250 8 47 2E3
R251 8 49 2E3
C54 47 49 4.8E-12
C55 28 0 6E-12
C56 27 0 6E-12
C57 22 0 0.5E-12
D39 43 6 DD
D40 55 45 DD
Q24 55 14 20 QLP
V99 28 56 7E-6
M69 57 58 20 20 PIN L=6U W=500U
E83 39 0 28 0 1
E84 38 0 4 0 1
M70 58 58 20 20 PIN L=6U W=500U
V100 57 10 1
R252 22 44 70
R253 42 22 25
J9 59 28 59 JNC
J10 59 27 59 JNC
J11 27 60 27 JNC
J12 28 60 28 JNC
C58 28 61 9E-12
E85 62 41 49 47 1
R254 62 54 1E4
C59 54 41 1.8E-12
G27 63 41 17 41 -1E-3
G28 41 64 17 41 1E-3
G29 41 65 51 8 1E-3
G30 66 41 20 46 1E-3
D41 66 63 DD
D42 64 65 DD
R255 63 66 100E6
R256 65 64 100E6
R257 66 20 1E3
R258 8 65 1E3
E86 20 52 20 66 1
E87 53 8 65 8 1
R259 64 41 1E6
R260 65 41 1E6
R261 41 66 1E6
R262 41 63 1E6
R263 40 28 1E9
R264 36 40 1E9
R265 37 36 1E9
R266 4 27 1E9
R267 41 54 1E9
R268 52 20 1E9
R269 8 53 1E9
R270 32 0 1E9
I37 5 2 580E-6
L4 22 1 4E-9
R280 22 1 400
V107 20 59 0.9
V108 60 8 -0.2
R284 46 20 1E6
R285 8 51 1E6
R286 16 43 1E6
R287 15 45 1E6
R289 61 27 100
R291 50 27 36E3
R292 48 56 36E3
E98 20 13 5 15 3
E99 12 8 16 2 3
I49 27 0 120E-12
I51 28 0 120E-12
I57 46 51 220E-6
I58 58 8 360E-6
C60 28 67 0.01E-12
C61 4 68 0.01E-12
R313 37 3 1E9
R314 0 67 1E9
R315 0 68 1E9
E103 3 37 72 0 1
R317 0 69 1E9
R318 72 69 10
C62 72 0 200E-9
R319 67 70 10
R320 68 71 10
C63 67 0 20E-9
C64 68 0 20E-9
R323 41 22 100E3
R324 70 0 1E9
R325 71 0 1E9
.MODEL DVN D KF=2E-11 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS
* END LMP2011 MODEL
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* LMP7701 SPICE MODEL PERFORMANCE
*///////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, GAIN AND PHASE, SLEW RATE, COMMON MODE
* REJECTION WITH FREQUENCY EFFECTS, POWER SUPPLY REJECTION
* WITH FREQUENCY EFFECTS, INPUT VOLTAGE NOISE WITH 1/F,
* INPUT CURRENT NOISE WITH F^2, QUIESCENT	CURRENT AND CHANGE
* WITH SUPPLY VOLTAGE AND TEMPERATURE, INPUT OFFSET VOLTAGE
* CHANGE NEAR THE POSITIVE RAIL, INPUT BIAS CURRENT, INPUT
* BIAS CURRENT VARIANCE WITH COMMON MODE VOLTAGE INCLUDING
* A STEEPER SLOPE BEYOND THE RAILS, AND INPUT AND OUTPUT
* CLAMP DIODES.THE MODEL HAS TWO INPUT STAGES FOR 300MV
* BEYOND THE RAIL OPERATION AND A RAIL TO RAIL OUTPUT STAGE
* THAT INCLUDES BODE CHANGES WITH LOAD, CLASS AB BIAS, AND
* ABILITY TO DRIVE LARGE CLOADS.
*/////////////////////////////////////////////////////////////
*  MODEL TEMP RANGE IS -55 TO +125 DEG C.
* NOTE THAT THE MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT
* ALL PARAMETERS TRACK THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////////
* BEGIN MODEL LMP7701
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP7701 3 4 5 2 1
* BEGIN NOTES
* BECAUSE UNDER SOME CONDITIONS THE INPUT
* BIAS CURRENT OF THIS PART IS SO LOW,
* FOR ACCURATE BIAS CURRENTS YOU MAY NEED
* TO CHANGE THE ANALYSIS PARAMETER GMIN
* FROM THE DEFAULT VALUE OF 1E-12 TO
* THE VALUE OF 3E-13 IN THE OPTIONS LINE
* END NOTES
Q21 6 7 8 QNL
R86 9 10 75
R87 11 10 75
R88 7 12 100
R89 13 14 100
R90 15 5 3.5
R91 2 16 3.5
R93 17 18 1.5E3
R94 19 20 3.5
R95 8 21 3.5
D20 1 5 DD
D21 2 1 DD
D22 22 0 DIN
D23 23 0 DIN
I20 0 22 0.1E-3
I21 0 23 0.1E-3
E27 8 0 2 0 1
E28 20 0 5 0 1
D24 24 0 DVN
D25 25 0 DVN
I22 0 24 0.2E-6
I23 0 25 0.2E-6
E29 26 4 24 25 0.06
G12 27 4 22 23 4.8E-7
R96 2 5 50E3
E30 28 0 20 0 1
E31 29 0 8 0 1
E32 30 0 31 0 1
R98 28 32 1E6
R99 29 33 1E6
R100 30 34 1E6
R101 0 32 100
R102 0 33 100
R103 0 34 100
E33 35 3 34 0 -0.0015
R104 36 31 1E3
R105 31 37 1E3
C26 28 32 0.2E-12
C27 29 33 5E-12
C28 30 34 1E-12
E34 38 35 33 0 0.2
E35 27 38 32 0 0.17
E36 39 8 20 8 0.5
D26 17 20 DD
D27 8 17 DD
M24 40 41 16 16 NOUT L=3U W=500U
M25 42 43 15 15 POUT L=3U W=500U
M26 44 44 19 19 POUT L=3U W=500U
M27 45 46 9 9 PIN L=3U W=500U
M28 47 26 11 11 PIN L=3U W=500U
M29 48 48 21 21 NOUT L=3U W=500U
R106 49 43 100
R107 50 41 100
G13 17 39 51 39 0.2E-3
R108 39 17 7E8
C29 18 1 31E-12
R109 8 45 2E3
R110 8 47 2E3
C30 45 47 5E-12
C31 27 0 25E-12
C32 26 0 25E-12
C33 1 0 1E-12
D28 41 6 DD
D29 52 43 DD
Q22 52 13 20 QPL
V26 27 46 25U
M30 53 54 55 55 NIN L=3U W=500U
R111 56 55 75
M31 57 26 58 58 NIN L=3U W=500U
R112 56 58 75
R113 53 20 2E3
R114 57 20 2E3
C34 53 57 5E-12
V27 46 54 -50U
M32 59 60 61 61 PIN L=6U W=500U
M33 62 63 20 20 PIN L=6U W=500U
V28 20 60 1.3
M34 56 59 8 8 NIN L=6U W=500U
M35 59 59 8 8 NIN L=6U W=500U
G14 17 39 64 39 0.2E-3
I24 44 48 40E-6
E37 37 0 27 0 1
E38 36 0 4 0 1
M36 63 63 20 20 PIN L=6U W=500U
I25 63 8 80E-6
V29 62 10 0
R115 1 42 7
R116 40 1 7
J5 65 27 65 JN
J6 65 26 65 JN
J7 26 66 26 JN
J8 27 66 27 JN
C35 27 26 4E-12
E39 67 39 57 53 1
R117 67 64 10E3
C36 64 39 5E-12
E40 68 39 47 45 1
R118 68 51 10E3
C37 51 39 5E-12
G15 69 39 17 39 -1E-3
G16 39 70 17 39 1E-3
G17 39 71 48 8 1E-3
G18 72 39 20 44 1E-3
D30 72 69 DD
D31 70 71 DD
R120 69 72 100E6
R121 71 70 100E6
R122 72 20 1E3
R123 8 71 1E3
E41 20 49 20 72 1
E42 50 8 71 8 1
R124 70 39 1E6
R125 71 39 1E6
R126 39 72 1E6
R127 39 69 1E6
G19 5 2 73 0 -470U
I26 0 74 1E-3
D32 74 0 DD
V31 74 73 0.71
R128 0 73 1E6
R129 38 27 1E9
R130 35 38 1E9
R131 3 35 1E9
R132 4 26 1E9
R133 39 51 1E9
R134 39 64 1E9
R135 49 20 1E9
R136 8 50 1E9
R137 31 0 1E9
R138 61 62 3K
E43 14 20 5 15 -3.1
E44 12 8 16 2 3.1
R139 17 1 5E10
V33 20 65 0.22
V34 66 8 0.22
R142 44 20 1E9
R143 8 48 1E9
D33 27 26 DC
D34 26 27 DC
I27 5 2 535E-6
R144 63 20 1E9
.MODEL JN NJF IS=1E-20
.MODEL DVN D KF=5E-16 IS=1E-16
.MODEL DIN D
.MODEL DD D
.MODEL DC D IS=1E-17 RS=10
.MODEL QNL NPN
.MODEL QPL PNP
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS
* END MODEL LMP7701
* BEGIN MODEL LMP7711
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
*THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
*OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
*WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
*INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT
*CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
*INPUT OFFSET, HIGH CLOAD EFFECTS, SHUTDOWN WITH ON AND OFF
*DELAYS, QUIESCENT CURRENT, QUISCENT CURRENT VS VOLTAGE, AND
*QUIESCENT CURRENT IN SHUTDOWN.
*//////////////////////////////
*MODEL TEMP RANGE IS -55 TO +125 DEG C.
*NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL
*PARAMETERS TRACK THOSE OF THE REAL PART.
*//////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT EN
* PINOUT ORDER  3   4   6  2  1   5
.SUBCKT LMP7711 3 4 6 2 1 5
Q12 7 8 9 QP
Q13 10 10 11 QP
Q14 12 12 10 QP
Q15 9 13 11 QP
Q17 14 9 15 QOP
Q18 16 16 17 QN
Q19 17 17 18 QN
Q20 7 19 20 QN
Q21 21 7 22 QON
Q22 9 16 7 QN
R10 19 22 100
R11 13 15 100
R12 15 6 3
R13 2 22 30
G1 7 20 23 24 -2E-4
R16 23 25 300
C2 25 1 20E-12
R17 8 12 3
R18 20 18 30
D5 1 6 DD
D6 2 1 DD
E2 20 0 2 0 1
E3 11 0 6 0 1
I12 6 2 1E-6
R22 26 6 13E3
G4 23 24 27 28 2E-3
R40 23 24 2E6
E14 24 20 11 20 0.5
D11 23 11 DD
D12 20 23 DD
C11 1 0 0.5E-12
R41 21 1 30
R42 1 14 3
Q23 9 29 11 QP
Q24 16 30 11 QP
Q25 7 31 20 QN
Q26 8 32 20 QN
Q33 33 34 11 QP
R45 35 36 12
R46 37 36 12
R47 38 39 300
R49 20 27 300
R50 20 28 300
R51 40 41 300
Q35 42 42 43 QP
Q36 41 41 42 QP
Q37 43 43 44 QN
Q38 44 44 41 QN
D13 43 11 DD
D14 41 11 DD
D15 45 46 DD
D16 45 41 DD
V9 43 46 0
V10 39 46 0.135E-3
D17 47 0 DIN
D18 48 0 DIN
I14 0 47 0.1E-3
I15 0 48 0.1E-3
C13 38 0 1.5E-12
C14 4 0 1.5E-12
D19 49 0 DVN
D20 50 0 DVN
I16 0 49 0.1E-3
I17 0 50 0.1E-3
E15 40 4 49 50 1.24
G5 38 40 47 48 2.8E-8
E16 51 0 11 0 1
E17 52 0 20 0 1
E18 53 0 54 0 1
R56 51 55 1E6
R57 52 56 1E6
R58 53 57 1E6
R59 0 55 100
R60 0 56 100
R61 0 57 100
E19 58 3 57 0 20E-3
R62 59 54 1E3
R63 54 60 1E3
C15 51 55 1E-12
C16 52 56 1E-12
C17 53 57 1E-12
E20 61 58 56 0 0.3
E21 38 61 55 0 0.3
C19 27 28 20E-12
M1 28 46 35 35 MIP L=2U W=350U
M2 27 41 37 37 MIP L=2U W=350U
G6 34 11 62 0 4E-6
G7 29 11 62 0 3.4E-7
G8 30 11 62 0 1.45E-7
G9 20 31 62 0 1.7E-7
G10 20 32 62 0 7.25E-8
R64 0 62 1E12
E49 63 24 62 0 30
E50 64 23 62 0 -30
V50 65 64 15
V51 66 63 -15
R128 63 0 1E12
R129 64 0 1E12
M42 23 66 24 67 PSW L=1.5U W=150U
M43 24 65 23 68 NSW L=1.5U
R130 67 0 1E12
R131 68 0 1E12
R132 1 23 500E6
M45 69 5 11 11 PEN L=2U W=100U
M46 69 5 20 20 NEN L=2U W=100U
M47 62 70 0 0 NEN L=2U W=10000U
R133 62 71 1E6
V52 71 0 1
M48 70 72 0 0 NEN L=2U W=100U
R134 70 71 1E4
M49 72 69 0 0 NEN L=2U W=100U
R135 72 71 1E4
C20 71 72 2E-12
C21 71 70 110E-12
M50 26 73 2 2 NEN L=2U W=100U
G11 6 2 62 0 0.76E-3
E51 73 2 62 0 2
I18 0 38 1.5E-12
I19 0 4 1.5E-12
V53 45 20 0
V54 33 36 0.18
G12 38 40 74 0 1E-6
R136 0 74 12E3
R137 0 74 12E3
R138 3 58 1E9
R139 58 61 1E9
R140 61 38 1E9
C22 5 0 2E-12
R141 2 73 1E9
E54 60 0 38 0 1
E55 59 0 40 0 1
C23 38 40 0.25E-12
.MODEL QON NPN VAF=40
.MODEL QOP PNP VAF=40
.MODEL MIP PMOS KP=600U VTO=-0.7
.MODEL DD D
.MODEL QN NPN
.MODEL QP PNP
.MODEL DVN D KF=5E-16
.MODEL DIN D KF=8E-17
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP7711
* BEGIN MODEL LMP8270
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT SWING VS RL, OUTPUT CURRENT
*THRU THE SUPPLY, GAIN AND PHASE, SLEW RATE, COMMON MODE
*REJECTION WITH FREQUENCY EFFECTS, COMMON MODE REJECTION
*VARIATION WITH COMMON MODE VOLTAGE, POWER SUPPLY REJECTION,
*INPUT VOLTAGE NOISE WITH 1/F, INPUT IMPEDANCE, INPUT BIAS
*CURRENT, INPUT BIAS CURRENT VS COMMON MODE VOLTAGE,
*INPUT COMMON MODE RANGE, INPUT OFFSET, INPUT CLAMPS
*TO THE RAIL, OUTPUT CLAMPS TO THE RAIL, AND QUIESCENT
*SUPPLY CURRENT.0301.05
*////////////////////////////
*MODEL TEMP RANGE IS -40 TO +125 DEG C.
*NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL
*PARAMETERS TRACK THOSE OF THE REAL PART.
*///////////////////////////
* PINOUT ORDER -IN GND A1 A2 OUT VS +IN
* PINOUT ORDER  1   2   3  4  5   6   8
.SUBCKT LMP8270 1 2 3 4 5 6 8
Q20 9 10 2 QON
R10 10 11 100
R11 12 13 100
R12 13 6 20
R13 2 11 20
R16 14 15 500
R17 16 17 20
R18 2 18 20
D5 19 6 DD
D6 2 19 DD
D7 20 2 DIN
D8 21 2 DIN
I8 2 20 0.1E-3
I9 2 21 0.1E-3
E3 17 0 6 0 1
D9 22 2 DVN
D10 23 2 DVN
I10 2 22 0.4E-6
I11 2 23 0.4E-6
E4 24 25 22 23 13
G2 26 25 20 21 2.9E-7
E5 27 2 17 2 1
E6 28 2 2 2 1
R30 27 29 1E6
R31 28 30 1E6
R33 2 29 100
R34 2 30 100
C6 27 29 0.2E-12
C7 28 30 0.2E-12
E11 31 32 30 2 0.031
E12 26 31 29 2 0.031
E14 33 2 17 2 0.5
D11 14 17 DD
D12 2 14 DD
M1 34 35 11 11 NOUT L=3U W=200U
M2 36 37 13 13 POUT L=3U W=200U
M3 38 38 16 16 POUT L=3U W=200U
M4 39 40 41 41 PIN L=3U W=22U
M5 42 24 41 41 PIN L=3U W=22U
M8 43 43 18 18 NOUT L=3U W=200U
R43 44 37 100
R44 45 35 100
G3 14 33 46 33 0.2E-3
R45 33 14 6E6
C12 15 19 33E-12
R46 2 39 2.05E3
R47 2 42 2.05E3
C13 39 42 30E-12
C14 26 2 4.5E-12
C15 24 2 4.5E-12
C16 19 0 1E-12
D13 35 9 DD
D14 47 37 DD
Q15 47 12 17 QOP
V18 26 40 3.0E-3
M16 48 49 50 50 NIN L=3U W=22U
M17 51 24 50 50 NIN L=3U W=22U
R55 48 17 2.05E3
R56 51 17 2.05E3
C20 48 51 30E-12
V19 40 49 0
M18 52 53 54 54 PIN L=6U W=500U
M19 55 56 17 17 PIN L=6U W=500U
V20 17 53 1.9
M21 50 52 2 2 NIN L=6U W=500U
M22 52 52 2 2 NIN L=6U W=500U
G6 14 33 57 33 0.2E-3
I14 38 43 80E-6
M23 56 56 17 17 PIN L=6U W=500U
I15 56 2 100E-6
V21 55 41 0
R59 19 36 50
R60 34 19 50
J1 17 26 17 JC
J2 17 24 17 JC
J3 24 2 24 JC
J4 26 2 26 JC
C21 26 24 3.5E-12
E19 58 33 51 48 1
R61 58 57 10E3
C22 57 33 11E-12
E20 59 33 42 39 1
R62 59 46 10E3
C23 46 33 11E-12
G7 60 33 14 33 -1E-3
G8 33 61 14 33 1E-3
G9 33 62 43 2 1E-3
G10 63 33 17 38 1E-3
D17 63 60 DD
D18 61 62 DD
R66 60 63 100E6
R67 62 61 100E6
R68 63 17 1E3
R69 2 62 1E3
E23 17 44 17 63 1
E24 45 2 62 2 1
R70 61 33 1E6
R71 62 33 1E6
R72 33 63 1E6
R73 33 60 1E6
R77 32 31 1E9
R78 31 26 1E9
R79 25 24 1E9
R80 44 17 1E9
R81 2 45 1E9
R82 33 46 1E9
R83 33 57 1E9
R85 54 55 6.5E3
R86 2 6 1E6
G12 6 2 64 2 -290E-12
I22 2 65 1E-3
D20 65 2 DD
V24 65 64 0.71
R87 2 64 1E6
I23 6 2 830E-6
Q21 66 67 2 QON
R88 67 68 100
R89 69 70 100
R90 70 6 20
R91 2 68 20
R92 71 72 5E3
R93 73 74 20
R94 2 75 20
D22 2 5 DD
D23 76 2 DIN
D24 77 2 DIN
I24 2 76 0.1E-3
I25 2 77 0.1E-3
E26 74 0 6 0 1
D25 78 2 DVN
D26 79 2 DVN
I26 2 78 0.4E-6
I27 2 79 0.4E-6
E27 80 81 78 79 13
G13 4 81 76 77 2.9E-7
E34 82 2 74 2 0.5
D27 71 74 DD
D28 2 71 DD
M24 83 84 68 68 NOUT L=3U W=200U
M25 85 86 70 70 POUT L=3U W=200U
M26 87 87 73 73 POUT L=3U W=200U
M27 88 89 90 90 PIN L=3U W=60U
M28 91 80 90 90 PIN L=3U W=60U
M29 92 92 75 75 NOUT L=3U W=200U
R103 93 86 100
R104 94 84 100
G14 71 82 95 82 0.2E-3
R105 82 71 6E6
C27 72 5 24E-12
R106 2 88 2.05E3
R107 2 91 2.05E3
C28 88 91 30E-12
C29 4 2 4.5E-12
C30 80 2 4.5E-12
C31 5 0 1E-12
D29 84 66 DD
D30 96 86 DD
Q22 96 69 74 QOP
V25 4 89 -33.0E-3
M30 97 98 99 99 NIN L=3U W=60U
M31 100 80 99 99 NIN L=3U W=60U
R108 97 74 2.05E3
R109 100 74 2.05E3
C32 97 100 30E-12
V26 89 98 0
M32 101 102 103 103 PIN L=6U W=500U
M33 104 105 74 74 PIN L=6U W=500U
V27 74 102 1.9
M34 99 101 2 2 NIN L=6U W=500U
M35 101 101 2 2 NIN L=6U W=500U
G15 71 82 106 82 0.2E-3
I28 87 92 80E-6
M36 105 105 74 74 PIN L=6U W=500U
I29 105 2 45E-6
V28 104 90 0
R110 5 85 50
R111 83 5 50
J5 74 4 74 JC
J6 74 80 74 JC
J7 80 2 80 JC
J8 4 2 4 JC
C33 4 80 3.5E-12
E37 107 82 100 97 1
R112 107 106 10E3
C34 106 82 11E-12
E38 108 82 91 88 1
R113 108 95 10E3
C35 95 82 11E-12
G16 109 82 71 82 -1E-3
G17 82 110 71 82 1E-3
G18 82 111 92 2 1E-3
G19 112 82 74 87 1E-3
D31 112 109 DD
D32 110 111 DD
R114 109 112 100E6
R115 111 110 100E6
R116 112 74 1E3
R117 2 111 1E3
E39 74 93 74 112 1
E40 94 2 111 2 1
R118 110 82 1E6
R119 111 82 1E6
R120 82 112 1E6
R121 82 109 1E6
R125 81 80 1E9
R126 93 74 1E9
R127 2 94 1E9
R128 82 95 1E9
R129 82 106 1E9
R131 103 104 6.5E3
D33 5 6 DD
E41 113 2 8 2 1
R132 114 8 200E3
R133 1 114 200E3
E42 115 2 1 2 1
R134 116 113 1E3
R135 115 116 1E3
E44 117 118 8 1 1
V31 118 119 0.03
E45 119 2 120 2 0.09
R136 120 114 10E3
C72 114 120 1E-9
M37 121 114 2 2 MCP L=3U W=300U
M38 121 122 2 2 MCN L=3U W=300U
E46 122 2 114 2 -1
R137 121 32 1
R138 123 120 10
M39 124 114 125 125 MCMRP L=3U W=300U
M40 124 126 2 2 MCMRN L=3U W=300U
E47 126 2 114 2 -1
V32 127 2 5
R139 124 127 10E3
M41 123 124 2 2 MCMRS L=3U W=3000U
R140 2 120 100
R141 25 19 9E3
R142 128 25 1E3
R143 19 3 100E3
C73 3 0 1E-12
R144 129 81 3E3
R145 81 130 3E3
V33 129 118 0.03
R147 117 32 9E3
C74 25 19 1E-15
E48 130 0 5 0 1
E49 114 2 116 2 1
C75 8 114 1E-12
C76 114 1 1E-12
C77 8 2 1E-12
C78 1 2 1E-12
G21 8 2 114 2 4.9E-6
G22 1 2 114 2 4.9E-6
I31 2 131 1E-3
D35 131 2 DD
V37 131 132 0.6551
R149 2 132 1E6
E50 128 118 132 2 0.794E-3
.MODEL MCP NMOS KP=200U VTO=36.5
.MODEL MCN NMOS KP=200U VTO=5.2
.MODEL MCMRP NMOS KP=200U VTO=27.2
.MODEL MCMRN NMOS KP=200U VTO=2
.MODEL MCMRS NMOS KP=200U VTO=1
.MODEL DD D
.MODEL QON NPN
.MODEL QOP PNP
.MODEL JC NJF
.MODEL DVN D KF=1E-17 IS=1E-16
.MODEL DIN D
.MODEL POUT PMOS KP=200U VTO=-0.7 LAMBDA=0.01
.MODEL NOUT NMOS KP=200U VTO=0.7 LAMBDA=0.01
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL PSW PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP8270
* BEGIN LMV2011 MODEL
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* PINOUT IS FOR SOT23
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMV2011 3 4 5 2 1
* BEGIN NOTES
* IF YOU ARE DOING TIME DOMAIN ANALYSIS AND ARE
* NOT INTERESTED IN THE EFFECTS OF THE CHOPPER
* THEN COMMENT OUT THE NEXT FOUR LINES AS SHOWN
* IMMEDIATELY BELOW FOR FASTER EXECUTION
* NOTE ALSO THAT WHEN THESE GENERATORS ARE TURNED ON
* THE MODEL SHOULD BE ALLOWED TO RUN AND SETTLE FOR
* AT LEAST 40 MICROSECONDS BEFORE ANY DATA IS TAKEN
* BEGIN FOUR CHOPPER TIME DOMAIN NOISE LINES
V123 69 0 0 PULSE -10E-6 10E-6 0 18E-6 18E-6 2E-6 40E-6
V124 70 0 0 PULSE -150E-3 150E-3 0 1E-6 1E-6 18E-6 20E-6
V125 71 0 0 PULSE -150E-3 150E-3 10E-6 1E-6 1E-6 18E-6 20E-6
I126 4 28 0 SIN 0 300E-12 25E3
* END FOUR CHOPPER TIME DOMAIN NOISE LINES
* BEGIN EXAMPLE AS COMMENTED
*V123 69 0 0 PULSE -10E-6 10E-6 0 18E-6 18E-6 2E-6 40E-6
*V124 70 0 0 PULSE -150E-3 150E-3 0 1E-6 1E-6 18E-6 20E-6
*V125 71 0 0 PULSE -150E-3 150E-3 10E-6 1E-6 1E-6 18E-6 20E-6
*I126 4 28 0 SIN 0 300E-12 25E3
* END EXAMPLE AS COMMENTED
* END NOTES
Q23 6 7 8 QLN
R227 9 10 1
R228 11 10 1
R229 7 12 1E3
R230 13 14 1E3
R231 15 5 15
R232 2 16 15
R234 17 18 150
R235 19 20 15
R236 8 21 15
D31 22 5 DD
D32 2 22 DD
D33 23 0 DIN
D34 24 0 DIN
I32 0 23 0.1E-3
I33 0 24 0.1E-3
E73 8 0 2 0 1
E74 20 0 5 0 1
D35 25 0 DVN
D36 26 0 DVN
I34 0 25 0.1E-3
I35 0 26 0.1E-3
E75 27 4 25 26 5.7E-6
G25 28 4 23 24 5E-7
R237 2 5 31.3E3
E76 29 0 20 0 1
E77 30 0 8 0 1
E78 31 0 32 0 1
R239 29 33 1E4
R240 30 34 1E5
R241 31 35 1E5
R242 0 33 1
R243 0 34 10
R244 0 35 10
E79 36 37 35 0 0.00155
R245 38 32 1E3
R246 32 39 1E3
C50 29 33 0.2E-12
C51 30 34 0.2E-12
C52 31 35 50N
E80 40 36 34 0 -0.013
E81 28 40 33 0 0.013
E82 41 8 20 8 0.5
D37 17 20 DD
D38 8 17 DD
M63 42 43 16 16 NOUT L=3U W=450U
M64 44 45 15 15 POUT L=3U W=170U
M65 46 46 19 19 POUT L=3U W=170U
M66 47 48 9 9 PIN L=3U W=150U
M67 49 50 11 11 PIN L=3U W=150U
M68 51 51 21 21 NOUT L=3U W=450U
R247 52 45 100
R248 53 43 100
G26 17 41 54 41 0.2E-3
R249 41 17 8E6
C53 18 22 35E-12
R250 8 47 2E3
R251 8 49 2E3
C54 47 49 4.8E-12
C55 28 0 6E-12
C56 27 0 6E-12
C57 22 0 0.5E-12
D39 43 6 DD
D40 55 45 DD
Q24 55 14 20 QLP
V99 28 56 7E-6
M69 57 58 20 20 PIN L=6U W=500U
E83 39 0 28 0 1
E84 38 0 4 0 1
M70 58 58 20 20 PIN L=6U W=500U
V100 57 10 1
R252 22 44 70
R253 42 22 25
J9 59 28 59 JNC
J10 59 27 59 JNC
J11 27 60 27 JNC
J12 28 60 28 JNC
C58 28 61 9E-12
E85 62 41 49 47 1
R254 62 54 1E4
C59 54 41 1.8E-12
G27 63 41 17 41 -1E-3
G28 41 64 17 41 1E-3
G29 41 65 51 8 1E-3
G30 66 41 20 46 1E-3
D41 66 63 DD
D42 64 65 DD
R255 63 66 100E6
R256 65 64 100E6
R257 66 20 1E3
R258 8 65 1E3
E86 20 52 20 66 1
E87 53 8 65 8 1
R259 64 41 1E6
R260 65 41 1E6
R261 41 66 1E6
R262 41 63 1E6
R263 40 28 1E9
R264 36 40 1E9
R265 37 36 1E9
R266 4 27 1E9
R267 41 54 1E9
R268 52 20 1E9
R269 8 53 1E9
R270 32 0 1E9
I37 5 2 580E-6
L4 22 1 4E-9
R280 22 1 400
V107 20 59 0.9
V108 60 8 -0.2
R284 46 20 1E6
R285 8 51 1E6
R286 16 43 1E6
R287 15 45 1E6
R289 61 27 100
R291 50 27 36E3
R292 48 56 36E3
E98 20 13 5 15 3
E99 12 8 16 2 3
I49 27 0 120E-12
I51 28 0 120E-12
I57 46 51 220E-6
I58 58 8 360E-6
C60 28 67 0.01E-12
C61 4 68 0.01E-12
R313 37 3 1E9
R314 0 67 1E9
R315 0 68 1E9
E103 3 37 72 0 1
R317 0 69 1E9
R318 72 69 10
C62 72 0 200E-9
R319 67 70 10
R320 68 71 10
C63 67 0 20E-9
C64 68 0 20E-9
R323 41 22 100E3
R324 70 0 1E9
R325 71 0 1E9
.MODEL DVN D KF=2E-11 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS
* END LMV2011 MODEL
* BEGIN MODEL LMV7271
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* NOTE THAT MODEL IS FOR SINGLE ONLY
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   3   5  2  4
.SUBCKT LMV7271 1 3 5 2 4
R81 6 5 0.5
R82 2 7 0.5
R84 8 9 2.47E3
R85 10 11 0.5
R86 12 13 0.5
D21 4 5 DD
D22 2 4 DD
E25 12 0 2 0 1
E26 11 0 5 0 1
M24 14 15 7 7 NOUT L=3U W=2000U
M25 16 17 6 6 POUT L=3U W=2000U
M26 18 18 10 10 POUT L=3U W=2000U
M29 19 19 13 13 NOUT L=3U W=2000U
R96 20 17 100
R97 21 15 100
C32 9 4 8E-15
C36 4 0 0.1E-12
I28 18 19 0.5E-6
R105 4 16 50
R106 14 4 70
G16 22 23 8 23 -1E-3
G17 23 24 8 23 1E-3
G18 23 25 19 12 1E-3
G19 26 23 11 18 1E-3
D31 26 22 DD
D32 24 25 DD
R110 22 26 100E6
R111 25 24 100E6
R112 26 11 1E3
R113 12 25 1E3
E39 11 20 11 26 1
E40 21 12 25 12 1
R114 24 23 1E6
R115 25 23 1E6
R116 23 26 1E6
R117 23 22 1E6
R118 2 5 50E6
G20 5 2 27 0 -0.6E-6
D33 28 0 DD
V33 28 27 0.6
R119 0 27 1E6
I31 5 2 7.9U
I34 0 28 0.2U
E44 23 12 11 12 0.5
R120 29 30 1.2E6
D34 31 29 DD
D35 29 32 DD
V45 32 33 0.3
V46 34 31 0.3
C42 8 23 0.02E-12
R121 29 8 1.1E6
E45 34 23 35 0 1
E46 33 23 35 0 -1
D36 36 0 DD
I35 0 36 1.5E-6
V47 36 35 0.487
R122 0 35 1E9
D37 37 11 DD
D38 12 37 DD
G21 37 23 38 39 -0.2E-3
R123 23 37 3.5E6
C43 37 23 3E-12
M30 30 37 40 40 POUT L=3U W=30U
M31 30 37 41 41 NOUT L=3U W=30U
G22 37 23 42 43 -0.2E-3
R124 44 45 2
R125 46 45 2
E47 47 0 11 0 1
E48 48 0 12 0 1
E49 49 0 50 0 1
R126 47 51 1E6
R127 48 52 1E6
R128 49 53 1E6
R129 0 51 100
R130 0 52 100
R131 0 53 100
E50 54 1 53 0 -0.65
R132 55 50 1E3
R133 50 56 1E3
C44 47 51 5E-12
C45 48 52 5E-12
C46 49 53 2E-12
E51 57 54 52 0 0.97
E52 58 57 51 0 0.97
M32 39 59 44 44 PIN L=3U W=20U
M33 38 3 46 46 PIN L=3U W=20U
R134 12 39 25E3
R135 12 38 25E3
C47 39 38 2P
C48 58 0 2E-12
C49 3 0 2E-12
V48 58 59 -0.3E-3
M34 43 60 61 61 NIN L=3U W=20U
R136 62 61 2
M35 42 3 63 63 NIN L=3U W=20U
R137 62 63 2
R138 43 11 25E3
R139 42 11 25E3
C50 43 42 2P
M36 64 65 66 66 POUT L=6U W=500U
M37 67 68 11 11 PIN L=6U W=500U
V50 11 65 1
M38 62 64 12 12 NIN L=6U W=500U
M39 64 64 12 12 NIN L=6U W=500U
E53 56 0 58 0 1
E54 55 0 3 0 1
M40 68 68 11 11 PIN L=6U W=500U
I36 68 12 1E-6
V51 67 45 0
J6 69 58 69 JC
J7 69 3 69 JC
J8 3 70 3 JC
J9 58 70 58 JC
C51 58 3 4E-12
I37 58 0 10E-9
I38 3 0 10.2E-9
R140 66 67 1E3
V53 11 69 0.1
V54 70 12 0.1
V55 40 23 2.5
V56 41 23 -2.5
V58 59 60 0.5E-3
G23 5 2 5 2 -0.25E-6
.MODEL DD D
.MODEL JC NJF IS=1E-18
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL NOUT NMOS KP=200U VTO=0.7 LAMBDA=0.01
.MODEL POUT PMOS KP=200U VTO=-0.7 LAMBDA=0.01
.ENDS
* END MODEL LMV7271
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
*
* BEGIN MODEL LMV771
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   3   5  2  4
.SUBCKT LMV771 1 3 5 2 4
*
* BEGIN SIMULATOR SYNTAX VERSIONS
* BEGIN SYNTAX FOR PSPICE
R302 0 70 1E6 TC=0.004, -0.0001
* END SYNTAX FOR PSPICE
* BEGIN SYNTAX FOR TOPSPICE
*R302 0 70 1E6 TC1=0.004 TC2=-0.0001
* END SYNTAX FOR TOPSPICE
* BEGIN SYNTAX FOR BERKELEY 3XX
*R302 0 70 1E6 RM1
*.MODEL RM1 R TC1=0.004 TC2=-0.0001
* END SYNTAX FOR BERKELEY 3XX
* BEGIN SYNTAX FOR HSPICE
*R302 0 70 1E6 TC1=0.004 TC2=-0.0001
* END SYNTAX FOR HSPICE
* END SIMULATOR SYNTAX VERSIONS
*
Q23 6 7 8 QLN
R227 9 10 1
R228 11 10 1
R229 7 12 1E3
R230 13 14 1E3
R231 15 5 3.7
R232 2 16 3.7
R234 17 18 250
R235 19 20 3.7
R236 8 21 3.7
D31 22 5 DD
D32 2 22 DD
D33 23 0 DIN
D34 24 0 DIN
I32 0 23 0.1E-3
I33 0 24 0.1E-3
E73 8 0 2 0 1
E74 20 0 5 0 1
D35 25 0 DVN
D36 26 0 DVN
I34 0 25 0.1E-3
I35 0 26 0.1E-3
E75 27 3 25 26 5.7E-3
G25 28 3 23 24 5E-7
R237 2 5 46E3
E76 29 0 20 0 1
E77 30 0 8 0 1
E78 31 0 32 0 1
R239 29 33 1E4
R240 30 34 1E5
R241 31 35 1E5
R242 0 33 1
R243 0 34 10
R244 0 35 10
E79 36 1 35 0 0.14
R245 37 32 1E3
R246 32 38 1E3
C50 29 33 20E-12
C51 30 34 20E-12
C52 31 35 10E-9
E80 39 36 34 0 0.3
E81 28 39 33 0 0.3
E82 40 8 20 8 0.5
D37 17 20 DD
D38 8 17 DD
M63 41 42 16 16 NOUT L=3U W=400U
M64 43 44 15 15 POUT L=3U W=400U
M65 45 45 19 19 POUT L=3U W=400U
M66 46 47 9 9 PIN L=3U W=525U
M67 48 49 11 11 PIN L=3U W=525U
M68 50 50 21 21 NOUT L=3U W=400U
R247 51 44 100
R248 52 42 100
G26 17 40 53 40 0.2E-3
R249 40 17 9E6
C53 18 22 35E-12
R250 8 46 2E3
R251 8 48 2E3
C54 46 48 2E-12
C55 28 0 4E-12
C56 27 0 4E-12
C57 22 0 0.5E-12
D39 42 6 DD
D40 54 44 DD
Q24 54 14 20 QLP
V99 28 55 -0.25E-3
M69 56 57 20 20 PIN L=6U W=500U
E83 38 0 28 0 1
E84 37 0 3 0 1
M70 57 57 20 20 PIN L=6U W=500U
V100 56 10 0.115
R252 22 43 9
R253 41 22 12
J9 58 28 58 JNC
J10 58 27 58 JNC
J11 27 59 27 JNC
J12 28 59 28 JNC
C58 28 60 5E-12
E85 61 40 48 46 1
R254 61 53 1E4
C59 53 40 0.7E-12
G27 62 40 17 40 -1E-3
G28 40 63 17 40 1E-3
G29 40 64 50 8 1E-3
G30 65 40 20 45 1E-3
D41 65 62 DD
D42 63 64 DD
R255 62 65 100E6
R256 64 63 100E6
R257 65 20 1E3
R258 8 64 1E3
E86 20 51 20 65 1
E87 52 8 64 8 1
R259 63 40 1E6
R260 64 40 1E6
R261 40 65 1E6
R262 40 62 1E6
R263 39 28 1E9
R264 36 39 1E9
R265 1 36 1E9
R266 3 27 1E9
R267 40 53 1E9
R268 51 20 1E9
R269 8 52 1E9
R270 32 0 1E9
I37 5 2 60E-6
L4 22 4 4E-9
R280 22 4 400
V107 20 58 0
V108 59 8 0.125
R284 45 20 1E6
R285 8 50 1E6
R286 16 42 1E6
R287 15 44 1E6
R289 60 27 100
R291 49 27 530
R292 47 55 530
E98 20 13 5 15 3
E99 12 8 16 2 3
G38 27 0 66 0 10E-15
I49 27 0 10E-15
I50 0 67 1E-3
D45 67 0 DD
V115 67 68 100.7
R301 0 68 1E6
E102 69 0 68 0 -1E-4
V116 71 66 16.6
G39 28 0 66 0 10E-15
I51 28 0 10E-15
E103 71 0 70 0 6E-3
G40 0 70 69 0 1
R303 0 69 1E6
R309 0 66 1E9
I57 45 50 420E-6
I58 57 8 126E-6
.MODEL DVN D KF=20E-12 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS  
* END MODEL LMV771
* BEGIN MODEL LMV791
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
*THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
*OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
*WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
*INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT
*CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
*INPUT OFFSET, HIGH CLOAD EFFECTS, SHUTDOWN WITH ON AND OFF
*DELAYS, QUIESCENT CURRENT, QUISCENT CURRENT VS VOLTAGE, AND
*QUIESCENT CURRENT IN SHUTDOWN.
*//////////////////////////////
*MODEL TEMP RANGE IS -55 TO +125 DEG C.
*NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL
*PARAMETERS TRACK THOSE OF THE REAL PART.
*//////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT EN
* PINOUT ORDER  3   4   6  2  1   5
.SUBCKT LMV791 3 4 6 2 1 5
Q12 7 8 9 QP
Q13 10 10 11 QP
Q14 12 12 10 QP
Q15 9 13 11 QP
Q17 14 9 15 QOP
Q18 16 16 17 QN
Q19 17 17 18 QN
Q20 7 19 20 QN
Q21 21 7 22 QON
Q22 9 16 7 QN
R10 19 22 100
R11 13 15 100
R12 15 6 3
R13 2 22 30
G1 7 20 23 24 -2E-4
R16 23 25 300
C2 25 1 20E-12
R17 8 12 3
R18 20 18 30
D5 1 6 DD
D6 2 1 DD
E2 20 0 2 0 1
E3 11 0 6 0 1
I12 6 2 1E-6
R22 26 6 13E3
G4 23 24 27 28 2E-3
R40 23 24 2E6
E14 24 20 11 20 0.5
D11 23 11 DD
D12 20 23 DD
C11 1 0 0.5E-12
R41 21 1 30
R42 1 14 3
Q23 9 29 11 QP
Q24 16 30 11 QP
Q25 7 31 20 QN
Q26 8 32 20 QN
Q33 33 34 11 QP
R45 35 36 12
R46 37 36 12
R47 38 39 300
R49 20 27 300
R50 20 28 300
R51 40 41 300
Q35 42 42 43 QP
Q36 41 41 42 QP
Q37 43 43 44 QN
Q38 44 44 41 QN
D13 43 11 DD
D14 41 11 DD
D15 45 46 DD
D16 45 41 DD
V9 43 46 0
V10 39 46 1.32E-3
D17 47 0 DIN
D18 48 0 DIN
I14 0 47 0.1E-3
I15 0 48 0.1E-3
C13 38 0 1.5E-12
C14 4 0 1.5E-12
D19 49 0 DVN
D20 50 0 DVN
I16 0 49 0.1E-3
I17 0 50 0.1E-3
E15 40 4 49 50 1.24
G5 38 40 47 48 2.8E-8
E16 51 0 11 0 1
E17 52 0 20 0 1
E18 53 0 54 0 1
R56 51 55 1E6
R57 52 56 1E6
R58 53 57 1E6
R59 0 55 100
R60 0 56 100
R61 0 57 100
E19 58 3 57 0 20E-3
R62 59 54 1E3
R63 54 60 1E3
C15 51 55 1E-12
C16 52 56 1E-12
C17 53 57 1E-12
E20 61 58 56 0 0.3
E21 38 61 55 0 0.3
C19 27 28 20E-12
M1 28 46 35 35 MIP L=2U W=350U
M2 27 41 37 37 MIP L=2U W=350U
G6 34 11 62 0 4E-6
G7 29 11 62 0 3.4E-7
G8 30 11 62 0 1.45E-7
G9 20 31 62 0 1.7E-7
G10 20 32 62 0 7.25E-8
R64 0 62 1E12
E49 63 24 62 0 30
E50 64 23 62 0 -30
V50 65 64 15
V51 66 63 -15
R128 63 0 1E12
R129 64 0 1E12
M42 23 66 24 67 PSW L=1.5U W=150U
M43 24 65 23 68 NSW L=1.5U
R130 67 0 1E12
R131 68 0 1E12
R132 1 23 500E6
M45 69 5 11 11 PEN L=2U W=100U
M46 69 5 20 20 NEN L=2U W=100U
M47 62 70 0 0 NEN L=2U W=10000U
R133 62 71 1E6
V52 71 0 1
M48 70 72 0 0 NEN L=2U W=100U
R134 70 71 1E4
M49 72 69 0 0 NEN L=2U W=100U
R135 72 71 1E4
C20 71 72 2E-12
C21 71 70 110E-12
M50 26 73 2 2 NEN L=2U W=100U
G11 6 2 62 0 0.76E-3
E51 73 2 62 0 2
I18 0 38 1.5E-12
I19 0 4 1.5E-12
V53 45 20 0
V54 33 36 0.18
G12 38 40 74 0 1E-6
R136 0 74 12E3
R137 0 74 12E3
R138 3 58 1E9
R139 58 61 1E9
R140 61 38 1E9
C22 5 0 2E-12
R141 2 73 1E9
E54 60 0 38 0 1
E55 59 0 40 0 1
C23 38 40 0.25E-12
.MODEL QON NPN VAF=40
.MODEL QOP PNP VAF=40
.MODEL MIP PMOS KP=600U VTO=-0.7
.MODEL DD D
.MODEL QN NPN
.MODEL QP PNP
.MODEL DVN D KF=5E-16
.MODEL DIN D KF=8E-17
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMV791
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* BEGIN LMV981 MODEL
* MODEL TEMPERATURE RANGE IS
* -40 C TO +125 C, NOT ALL
* PARAMETERS TRACK THOSE OF
* THE REAL PART VS TEMPERATURE
* END NOTES
* BEGIN FEATURES
* OPEN LOOP GAIN AND PHASE
* INPUT VOLTAGE NOISE W 1/F
* INPUT CURRENT NOISE
* INPUT BIAS CURRENT
* INPUT CAPACITANCE
* INPUT COMMON MODE VOLT RANGE
* RAIL TO RAIL INPUT STAGE
* WITH OFFSET TRANSITION
* INPUT CLAMPS TO RAILS
* CMRR WITH FREQUENCY EFFECTS
* PSRR WITH FREQUENCY EFFECTS
* SLEW RATE
* QUIESCENT CURRENT
* RAIL TO RAIL OUTPUT STAGE
* HIGH CLOAD EFFECTS
* CLASS AB BIAS IN OUTPUT STAGE
* OUTPUT CURRENT THROUGH SUPPLIES
* OUTPUT CURRENT LIMITING
* OUTPUT CLAMPS TO RAILS
* OUTPUT SWING VS OUTPUT CURRENT
* SHUTDOWN
* ENABLE TIME
* QUIESCENT CURRENT DURING SHUTDOWN
* END FEATURES
* PINOUT ORDER +IN -IN +V -V OUT NSD
* PINOUT ORDER  1   3   6  2  4   5
.SUBCKT LMV981 1 3 6 2 4 5
Q20 7 8 9 QLN
R3 10 11 2
R4 12 11 2
R10 8 13 1E3
R11 14 15 1E3
R12 16 6 4
R13 2 17 4
R16 18 19 300
R17 20 21 4
R18 9 22 4
D5 23 6 DD
D6 2 23 DD
D7 24 0 DIN
D8 25 0 DIN
I8 0 24 0.1E-3
I9 0 25 0.1E-3
E2 9 0 2 0 1
E3 21 0 6 0 1
D9 26 0 DVN
D10 27 0 DVN
I10 0 26 0.1E-3
I11 0 27 0.1E-3
E4 28 3 26 27 0.08
G2 29 3 24 25 4E-5
R22 2 6 100E6
E5 30 0 21 0 1
E6 31 0 9 0 1
E7 32 0 33 0 1
R30 30 34 1E5
R31 31 35 1E5
R32 32 36 1E5
R33 0 34 10
R34 0 35 10
R35 0 36 10
E10 37 1 36 0 0.3
R36 38 33 1K
R37 33 39 1K
C6 30 34 1E-12
C7 31 35 2E-12
C8 32 36 200E-12
E11 40 37 35 0 1.2
E12 29 40 34 0 0.8
E14 41 9 21 9 0.5
D11 18 21 DD
D12 9 18 DD
M1 42 43 17 17 NOUT L=3U W=700U
M2 44 45 16 16 POUT L=3U W=1400U
M3 46 46 20 20 POUT L=3U W=1400U
M4 47 48 10 10 PIN L=3U W=220U
M5 49 50 12 12 PIN L=3U W=220U
M8 51 51 22 22 NOUT L=3U W=700U
R43 52 45 100
R44 53 43 100
G3 18 41 54 41 0.2E-3
R45 41 18 60E6
C12 19 23 33E-12
R46 9 47 2E3
R47 9 49 2E3
C13 47 49 1E-12
C14 29 0 3E-12
C15 28 0 3E-12
C16 23 0 0.5E-12
D13 43 7 DD
D14 55 45 DD
Q15 55 15 21 QLP
V18 29 56 1E-3
M19 57 58 21 21 PIN L=6U W=500U
E17 39 0 29 0 1
E18 38 0 3 0 1
M23 58 58 21 21 PIN L=6U W=500U
V21 57 11 0
R59 23 44 20
R60 42 23 20
J1 59 29 59 JNC
J2 59 28 59 JNC
J3 28 60 28 JNC
J4 29 60 29 JNC
C21 29 61 1E-12
E20 62 41 49 47 1
R62 62 54 1E4
C23 54 41 5E-12
G7 63 41 18 41 -1E-3
G8 41 64 18 41 1E-3
G9 41 65 51 9 1E-3
G10 66 41 21 46 1E-3
D17 66 63 DD
D18 64 65 DD
R66 63 66 100E6
R67 65 64 100E6
R68 66 21 1E3
R69 9 65 1E3
E23 21 52 21 66 1
E24 53 9 65 9 1
R70 64 41 1E6
R71 65 41 1E6
R72 41 66 1E6
R73 41 63 1E6
G11 6 2 67 0 -0.1E-3
R75 40 29 1E9
R76 37 40 1E9
R77 1 37 1E9
R78 3 28 1E9
R79 41 54 1E9
R81 52 21 1E9
R82 9 53 1E9
R83 33 0 1E9
G14 58 9 67 0 35E-6
G15 46 51 67 0 220E-6
E48 68 18 67 0 30
E49 69 41 67 0 -30
V49 70 69 15
V50 71 68 -15
R127 68 0 1E12
R128 69 0 1E12
M41 41 71 18 72 PSW L=1.5U W=150U
M42 18 70 41 73 NSW L=1.5U
R129 72 0 1E12
R130 73 0 1E12
M43 74 5 9 9 NEN L=3U W=300U
M44 75 76 9 9 NEN L=3U W=3000U
R131 74 21 1E4
R132 75 77 1E6
V51 77 9 1
M45 78 78 21 21 PEN L=6U W=60U
M46 5 78 21 21 PEN L=6U W=60U
I20 78 9 0.2E-6
C26 5 0 1E-12
E50 67 0 79 9 1
V52 75 79 1.111E-6
R133 9 79 1E12
C32 21 74 15E-12
C33 77 75 3F
I21 6 2 0.2E-6
L1 23 4 4E-9
R150 23 4 400
V78 21 59 0.05
V79 60 9 0.05
R155 46 21 1E8
R156 9 51 1E8
R157 17 43 1E8
R158 16 45 1E8
RG1 0 67 1E9
R159 61 28 100
R225 50 28 64
R226 48 56 64
I40 28 0 15E-9
I47 29 0 15E-9
M48 80 81 2 2 NIQS L=3U W=1000
R297 80 6 8E6
E94 81 2 67 0 2
M49 82 74 9 9 NEN L=3U W=300U
M50 76 82 9 9 NEN L=3U W=300U
R298 82 77 1E4
R299 76 77 1E4
C35 77 82 535P
M51 83 84 85 85 NIN L=3U W=220U
M52 86 87 88 88 NIN L=3U W=220U
R300 89 85 2
R301 89 88 2
R302 83 21 2E3
R303 86 21 2E3
C36 83 86 1E-12
G36 18 41 90 41 0.2E-3
R304 41 90 1E9
C37 90 41 5E-12
E97 91 41 86 83 1
R305 91 90 1E4
V115 92 56 0.25E-3
R306 28 87 64
R307 92 84 64
M53 93 94 95 95 PIN L=6U W=500U
R308 95 57 2E3
V116 21 94 1.0
M54 93 93 9 9 NIN L=3U W=500U
M55 89 93 9 9 NIN L=3U W=500U
E98 21 14 6 16 0.9
E99 13 9 17 2 3
.MODEL DVN D KF=8E-12 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL NIQS NMOS KP=200U VTO=0.7 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.7 IS=1E-18
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.ENDS
* END LMV981 MODEL

* BEGIN MODEL LME49860
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   2   8  4  1
.SUBCKT LME49860 3 2 8 4 1
* NOTE THAT MODEL IS FOR ONE SECTION ONLY (A SECTION) OF
* THE DUAL LME49860
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH CLOAD EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE WITH 1/F, INPUT BIAS CURRENT, OUTPUT IMPEDANCE,
* INPUT COMMON MODE RANGE, INPUT CAPACITANCE, INPUT OFFSET
* VOLTAGE WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT
* VERSUS VOLTAGE.
* MODEL INCLUDES INPUT AND OUTPUT PROTECTION DIODES.
Q26 9 10 11 QON
Q27 12 10 13 QOP
Q28 4 14 15 QOP
Q29 8 16 17 QON
I4 9 16 3E-3
I5 14 12 3E-3
R34 18 17 1
R35 15 18 1
C6 10 19 2.8P
R36 19 10 1E3
G1 10 19 20 19 -1E-3
G2 21 19 22 23 -0.5E-2
R37 19 21 1.5E9
C7 20 24 15.33E-12
R38 20 21 1.9E3
E1 25 19 20 19 1
D2 25 21 DD
R39 19 24 45
Q30 23 26 27 QIN
Q31 22 28 29 QIN
Q32 30 31 32 QCN
R40 12 32 3.65E3
R41 23 33 220
R42 22 33 220
V7 9 34 0.75
R45 35 27 1
R46 35 29 1
R47 1 18 10
D1 34 33 DD
D3 21 25 DD
D4 36 9 DD
D5 12 37 DD
V8 36 21 1.5
V9 21 37 1.5
E6 38 0 9 0 1
E7 39 0 12 0 1
E8 40 0 41 0 1
R48 38 42 10E6
R49 39 43 10E6
R50 40 44 40E6
R51 0 42 10
R52 0 43 10
R53 0 44 40
E11 45 46 44 0 0.65
R54 47 41 1E3
R55 41 48 1E3
C10 38 42 1E-12
C11 39 43 1E-12
C12 40 44 0.4E-12
E12 49 45 43 0 0.30
E13 50 49 42 0 -0.62
R60 49 50 1E9
R61 45 49 1E9
R62 46 45 1E9
E22 47 0 2 0 1
E23 48 0 50 0 1
E24 51 52 53 54 17.5E-3
I7 0 54 1E-4
D6 54 0 DVN
I8 0 53 1E-4
D7 53 0 DVN
R63 26 50 19
R64 51 28 19
E25 12 0 4 0 1
E26 9 0 8 0 1
I9 8 4 5.8E-3
R65 4 8 19.23E3
E27 19 12 9 12 0.5
C13 2 0 3E-12
C14 50 0 3E-12
C15 50 2 0.25E-12
V10 52 2 87E-6
R67 13 16 1
R68 14 11 1
I13 50 0 -3.7313E-6
I14 2 0 -3.7313E-6
I15 12 31 3.442E-6
V12 35 30 -0.5
D8 55 26 DD
D9 55 28 DD
V13 55 12 1.45
I16 0 56 1E-3
D10 56 0 DD
R104 0 56 1E9
V14 56 57 0.65
R105 0 57 1E9
R106 0 57 1E9
E28 46 3 57 0 1.133E-4
R107 3 46 1E9
D11 26 9 DD
D12 28 9 DD
D13 1 58 DD
D14 59 1 DD
R108 58 8 10
R109 4 59 10
.MODEL DVN D KF=1.6E-13
.MODEL DD D
.MODEL QCN NPN
.MODEL QIN NPN BF=45 KF=2E-17
.MODEL QON NPN BF=15 RC=55
.MODEL QOP PNP BF=15 RC=55
.ENDS
* END MODEL LME49860

* BEGIN MODEL LM6211
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* LM6211 SPICE MODEL PERFROMANCE
*////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
* OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
* WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
* INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT
* CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
* INPUT OFFSET, HIGH CLOAD EFFECTS, AND QUIESCENT CURRENT
* VS VOLTAGE AND TEMPERATURE.
*///////////////////////////////////////////////////////////////////
* MODEL TEMP RANGE IS -40 TO +125 DEG C. 
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL
* PARAMETERS TRACK THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////////////////
*BEGIN MODEL LM6211
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LM6211 3 4 5 2 1
Q12 6 7 8 QP
Q13 9 9 10 QP
Q14 11 11 9 QP
Q15 8 12 10 QP
Q17 13 8 14 QOP
Q18 15 15 16 QN
Q19 16 16 17 QN
Q20 6 18 19 QN
Q21 20 6 21 QON
Q22 8 15 6 QN
R10 18 22 100
R11 12 23 100
R12 14 5 8
R13 2 21 4
G1 6 19 24 25 -2E-4
R16 24 26 100
C2 26 1 24E-12
R17 7 11 8
R18 19 17 4
D5 1 5 DD
D6 2 1 DD
E2 19 0 2 0 1
E3 10 0 5 0 1
I12 5 2 0.85E-3
R22 2 5 250E3
G4 24 25 27 28 2E-3
R40 24 25 9E6
E14 25 19 10 19 0.5
D11 24 10 DD
D12 19 24 DD
R41 20 1 2
R42 1 13 2
Q23 8 29 10 QP
Q24 15 30 10 QP
Q25 6 31 19 QN
Q26 7 32 19 QN
Q33 33 34 10 QP
R45 35 36 4
R46 37 36 4
R47 38 39 300
R49 19 27 300
R50 19 28 300
R51 40 41 300
Q35 41 41 42 QP
Q37 42 42 41 QN
D13 42 10 DD
D14 41 10 DD
D15 43 44 DD
D16 43 41 DD
V9 42 44 0
V10 39 44 0.1E-3
D17 45 0 DIN
D18 46 0 DIN
I14 0 45 0.1E-3
I15 0 46 0.1E-3
C13 38 0 5E-12
C14 4 0 5E-12
D19 47 0 DVN
D20 48 0 DVN
I16 0 47 0.1E-3
I17 0 48 0.1E-3
E15 40 4 47 48 1.75
G5 38 40 45 46 2.8E-8
E16 49 0 10 0 1
E17 50 0 19 0 1
E18 51 0 52 0 1
R56 49 53 1E6
R57 50 54 1E6
R58 51 55 1E6
R59 0 53 100
R60 0 54 100
R61 0 55 100
E19 56 3 55 0 16E-3
R62 57 52 1E3
R63 52 58 1E3
C15 49 53 1E-12
C16 50 54 1E-12
C17 51 55 1E-12
E20 59 56 54 0 -0.32
E21 38 59 53 0 0.18
C19 27 28 10E-12
M1 28 44 35 35 MIP L=2U W=650U
M2 27 41 37 37 MIP L=2U W=650U
G6 34 10 60 0 2.5E-6
G7 29 10 60 0 3.4E-7
G8 30 10 60 0 1.45E-7
G9 19 31 60 0 1.7E-7
G10 19 32 60 0 7.25E-8
R64 0 60 1E12
R132 1 24 1E8
V52 60 0 1
G11 5 2 61 0 2E-6
V53 43 19 0.15
V54 33 36 0.9
G12 38 40 62 0 9.2E-7
R136 0 62 12E3
R137 0 62 12E3
R138 3 56 1E9
R139 56 59 1E9
R140 59 38 1E9
E54 58 0 38 0 1
E55 57 0 40 0 1
C23 38 40 0.25E-12
E72 22 19 21 2 5
E73 23 10 14 10 5
G37 40 0 63 0 20E-12
I46 40 0 0.115E-12
I48 0 64 1E-3
D69 64 0 DD
V38 64 65 0.7
R197 0 65 1E6
E23 61 0 65 0 -571
R198 0 61 1E6
R199 66 61 1E6
D70 67 66 DD
V139 67 68 25.7
V140 66 63 25.1
I49 0 69 1E-3
D71 69 0 DD
V141 69 70 0.7
R200 0 70 1E6
E24 68 0 70 0 1
G38 38 0 63 0 20E-12
I50 38 0 0.115E-12
R201 0 63 1E9
R202 0 63 1E9
R203 0 60 1E12
.MODEL QON NPN VAF=40
.MODEL QOP PNP VAF=40
.MODEL MIP PMOS KP=600U VTO=-0.7
.MODEL DD D
.MODEL QN NPN
.MODEL QP PNP
.MODEL DVN D KF=2.5E-16
.MODEL DIN D KF=8E-17
.ENDS
* END MODEL LM6211

* BEGIN MODEL LM7341
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LM7341 3 4 5 2 1
*//////////////////////////////////////////
* SEE BELOW FOR PROGRAMMING INFORMATION
* SEE BELOW FOR MODEL FEATURES
* START PROGRAMMING
****************************
* BECAUSE THE PARAMETERS OF THE LM7341 VARY NOTICABLY AND NONLINEARLY
* WITH OPERATING VOLTAGE OVER THE WIDE OPERATING VOLTAGE RANGE OF THE
* PART (2.7 TO 30 VOLTS), THE MODEL IS PROGRAMMABLE TO SOME EXTENT.
* THERE ARE THREE GROUPS OF SPICE STATEMENTS FOR PROGRAMMING. ONLY
* ONE GROUP SHOULD BE UN-COMMENTED AT A TIME. THE THREE GROUPS ARE
* FOR 2.7, 10, AND 30 VOLTS TOTAL ACROSS THE PART. THE MODEL IS NOW
* SET UP FOR 10 VOLTS IE THE 10 VOLT GROUP IS UN-COMMENTED. FOR OTHER
* SUPPLY VOLTAGES THE VALUES MAY BE INTERPOLATED. SEE BELOW FOR AN
* INDEX TO THE FUNCTIONS OF THE PROGRAMMABLE COMPONENTS. V6 AND V7
* MAY BE ADJUSTED FOR ANY DESIRED OFFSET OR OFFSET DELTA FOR INPUT
* COMMON MODE NEAR THE POSITIVE RAIL.
************************************
* 2.7V GROUP
*V6 43 53 -350E-6
*V7 61 53 -10E-6
*G29 13 56 83 0 -7.5E-6
*R316 47 44 21
*R317 47 46 21
*R318 54 59 21
*R319 51 59 21
*R159 20 15 1.3E6
*E156 68 4 84 0 1.25
*E146 63 68 66 67 0.510
*G30 60 63 85 0 5E-6
*G27 60 63 64 65 8.5E-6
*I16 5 2 0.32E-3
*G25 5 2 42 0 0.3E-3
***************************************
* 10V GROUP
V6 43 53 -350E-6
V7 61 53 500E-6
G29 13 56 83 0 -8.5E-6
R316 47 44 19
R317 47 46 19
R318 54 59 19
R319 51 59 19
R159 20 15 2.7E6
E156 68 4 84 0 1.18
E146 63 68 66 67 0.335
G30 60 63 85 0 6.5E-6
G27 60 63 64 65 1E-5
I16 5 2 0.35E-3
G25 5 2 42 0 0.17E-3
******************************************
* 30V GROUP
*V6 43 53 -350E-6
*V7 61 53 1900E-6
*G29 13 56 83 0 -9.5E-6
*R316 47 44 15
*R317 47 46 15
*R318 54 59 15
*R319 51 59 15
*R159 20 15 6.0E6
*E156 68 4 84 0 1.04
*E146 63 68 66 67 0.345
*G30 60 63 85 0 6.5E-6
*G27 60 63 64 65 1E-5
*I16 5 2 0.41E-3
*G25 5 2 42 0 0.15E-3
**************************************
* END PROGRAMMING
* INDEX TO PROGRAMMABLE COMPONENT FUNCTIONS
* THE LINES IN THIS INDEX MUST ALWAYS REMAIN COMMENTED
*
*V6   RELATIVE OFFSET BETWEEN INPUT STAGES
*V7   OVERALL OFFSET
*G29  FRONT END CURRENT
*R316 BANDWIDTH/GAIN ADJ
*R317 BANDWIDTH/GAIN ADJ
*R318 BANDWIDTH/GAIN ADJ
*R319 BANDWIDTH/GAIN ADJ
*R159 DC GAIN ADJUST
*E156 VOLTAGE NOISE
*E146 VOLTAGE NOISE 1/F REGION
*G30  CURRENT NOISE
*G27  CURRENT NOISE 1/F REGION
*I16  IQ OFFSET
*G25  IQ TEMPERATURE SLOPE
*
* END OF INDEX
*///////////////////////////////////////////////
* MODEL FEATURES INCLUDE GAIN AND PHASE, SLEW RATE,
* VOLTAGE NOISE WITH 1/F, CURRENT NOISE WITH 1/F,
* INPUT BIAS CURRENT, INPUT BIAS CURRENT CHANGE
* WHEN COMMON MODE VOLTAGE NEAR THE + RAIL, INPUT
* OFFSET VOLTAGE, INPUT OFFSET VOLTAGE CHANGE WHEN
* WHEN COMMON MODE VOLTAGE NEAR THE + RAIL, INPUT
* OFFSET TEMPCO, COMMON MODE RANGE, CMRR WITH FREQ
* EFFECTS, PSRR WITH FREQ EFFECTS, OUTPUT SWING,
* OUTPUT CURRENT FLOWS THROUGH THE RAILS, OUTPUT
* CURRENT LIMIT, IQ AND IQ TEMPCO, AND CAPACATIVE
* LOAD EFFECTS.
*/////////////////////////////////////////////
Q41 6 7 8 QLN
R148 7 9 1E3
R149 10 11 1E3
R150 12 13 2.7
R151 8 14 2.7
R153 15 16 25
R154 17 13 2.7
R155 8 18 2.7
D22 19 5 DD
D23 2 19 DD
E58 8 0 2 0 1
E79 13 0 5 0 1
R156 2 5 1.1E9
E60 20 8 13 8 0.5
D24 21 13 DD
D25 8 22 DD
R157 23 24 100
R158 25 26 100
G14 15 20 27 20 0.1E-3
C24 16 28 15E-12
C25 19 0 0.5E-12
D26 26 6 DD
D27 29 24 DD
Q42 29 11 13 QLP
R160 19 30 1
R161 31 19 1
E71 32 20 33 34 -1
R162 32 27 1E4
C26 27 20 0.3E-12
G15 35 20 15 20 -1E-3
G16 20 36 15 20 1E-3
G17 20 37 38 8 1E-3
G18 39 20 13 40 1E-3
D28 39 35 DD
D29 36 37 DD
R163 35 39 1E9
R164 37 36 1E9
R165 39 13 1E3
R166 8 37 1E3
R167 36 20 1E7
R168 37 20 1E7
R169 20 39 1E7
R170 20 35 1E7
R171 20 27 1E9
R172 23 13 1E9
R173 8 25 1E9
G20 40 38 41 0 0.3E-3
L2 19 1 0.4E-9
R175 19 1 4E2
R176 40 13 1E8
R177 8 38 1E8
R178 14 26 1E8
R179 12 24 1E8
E84 13 10 13 12 9
E85 9 8 14 8 9
E24 28 0 19 0 1
R219 15 28 6E8
Q52 30 24 12 QOP
Q53 31 26 14 QON
Q54 38 38 18 QON
Q55 40 40 17 QOP
E144 13 23 13 39 1
E145 25 8 37 8 1
E51 15 22 20 8 0.7
E52 21 15 13 20 0.7
G23 5 0 30 19 1
G24 2 0 19 31 -1
Q56 33 43 44 QIN
Q57 34 45 46 QIN
Q58 47 48 8 Q
Q59 48 49 8 Q
Q60 50 45 51 QIP
Q61 52 53 54 QIP
Q62 55 56 13 QP
Q63 48 57 58 QPX
R320 60 61 200
R321 33 13 300
R322 8 50 300
R323 8 52 300
V4 13 62 1
R324 63 45 200
D30 43 13 DD
D31 45 13 DD
D32 8 53 DD
D33 8 45 DD
D34 64 0 DIN
D35 65 0 DIN
I9 0 64 0.1E-3
I10 0 65 0.1E-3
C27 60 0 1E-12
C28 4 0 1E-12
D36 66 0 DVN
D37 67 0 DVN
I11 0 66 0.1E-3
I12 0 67 0.1E-3
E147 69 0 13 0 1
E148 70 0 8 0 1
E149 71 0 72 0 1
R329 69 73 1E6
R330 70 74 1E6
R331 71 75 1E6
R332 0 73 100
R333 0 74 100
R334 0 75 1E4
E150 76 3 75 0 1E-6
R335 63 72 1E9
R336 72 60 1E9
C29 69 73 1E-12
C30 70 74 3E-12
C31 71 75 1E-12
R337 34 13 300
E151 77 76 74 0 -0.7
E152 78 77 73 0 0.7
C32 34 33 4E-12
C33 50 52 4E-12
G28 15 20 79 20 0.1E-3
E153 80 20 50 52 1
R338 80 79 1E4
C34 79 20 0.3E-12
R339 20 79 1E9
V12 41 0 1
V15 55 59 0
R341 55 58 1
R342 57 62 1E4
R343 48 49 80
I14 0 81 1E-3
D39 81 0 DD
R345 0 82 1E7
E155 83 0 82 0 -1.75
R346 0 83 1E7
V17 81 82 1.2301
R347 0 84 9.6E4
R348 0 84 9.6E4
R349 0 85 9.6E4
R350 0 85 9.6E4
E158 60 78 42 0 1.125E-3
I15 0 86 1E-3
D40 86 0 DD
R352 0 42 1E7
V19 86 42 0.655
R353 78 60 1E9
R354 77 78 1E9
R355 76 77 1E9
R356 3 76 1E9
R357 0 41 1E9
.MODEL QON NPN RC=1 IS=1E-13
.MODEL QOP PNP RC=1 IS=1E-13
.MODEL QPX PNP BF=200 IS=1E-14
.MODEL DD D
.MODEL QIN NPN BF=1.2E4
.MODEL QIP PNP BF=4.4E3
.MODEL Q NPN
.MODEL QP PNP
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=1E-15
.MODEL QLN NPN
.MODEL QLP PNP
.ENDS
* END MODEL LM7341

* BEGIN MODEL LMH6321
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* Rev 1.01
* Fixed IKF typo in NPN model in line 116 - 5/23/08 PG
*
*

* PINOUT ORDER IN V+ V- OUT
* PINOUT ORDER 3  77 44  6

* BEGIN NOTES
* MODEL DOES NOT HAVE PROGRAMMABLE CURRENT LIMIT
* MODEL FEATURES ARE
* GAIN
* SLEW
* SWING
* VOLTAGE NOISE
* CURRENT NOISE
* INPUT BIAS CURRENT
* POWER SUPPLY REJECTION
* QUIESCENT CURRENT
* END NOTES

.SUBCKT LMH6321 3 77 44 6
R4 80 85 50
Q4 44 85 87 7 QP 4
Q5 88 88 86 7 QP 4
R5 92 77 400
Q9 90 92 92 7 QP 4
R6 93 77 270
Q10 90 94 93 7 QP 2
R7 95 77 400
C1 95 90 0.5E-12
Q11 89 96 96 4 Q 8
R12 102 84 30
Q14 44 103 94 7 QP
Q15 44 104 105 7 QP 12
R13 105 85 50
R15 90 100 50
R16 89 104 150
R17 91 108 15
R1 82 79 1
R18 88 110 15
R19 111 109 65
Q21 44 114 99 7 QP
Q22 114 114 115 7 QP
R22 44 114 1600
Q23 77 99 116 4 Q
R23 44 116 1600
Q24 103 117 99 4 Q
Q25 117 117 115 4 Q
I1 77 117 160E-6
Q26 118 118 113 4 Q
Q27 77 118 94 4 Q
R24 118 77 1200
R25 93 119 100
Q6 89 89 88 7 QP 4
R26 98 120 100
Q28 90 121 6 4 QNI 8
R29 82 121 50
Q29 89 122 6 7 QPI 8
R31 83 122 50
Q3 77 84 86 4 Q 4
R32 6 82 1.1
R33 81 83 1
Q1 77 78 79 4 QNO 7.5
R2 83 6 1.1
R3 78 84 150
M2 123 106 119 119 M3N
R35 123 119 3
R14 85 106 30
Q16 77 107 106 4 Q 12
Q17 77 107 108 4 Q 4
Q18 44 109 102 7 QP 12
Q19 44 109 110 7 QP 4
Q30 124 125 119 4 Q
R36 123 125 100
D2 106 124 DD
R38 126 120 3
R8 44 96 400
R9 44 97 400
C2 89 97 0.5E-12
R10 44 98 202
Q12 89 99 98 4 Q 2
Q13 77 100 101 4 Q 12
R11 84 101 50
M3 126 102 120 120 M3P
Q2 44 80 81 7 QPO 8.6
Q31 127 128 120 7 QP
R39 126 128 100
D3 127 102 DD
R20 107 111 65
R21 111 112 65
Q20 103 103 113 7 QP
Q7 90 90 91 4 Q 4
Q8 91 91 87 4 Q 4
V4 3 112 -16E-3
E1 7 0 77 0 1
E2 4 0 44 0 1
R40 0 7 1E12
R41 0 4 1E12
R42 0 4 1E12
R43 0 7 1E12
.MODEL QNI NPN
.MODEL QPI PNP
.MODEL Q NPN  IS=1.76E-16 BF=170 NF=1 VAF=335 IKF=0.08 ISE=6E-16 NE=1.6
+ BR=0.36 NR=1 VAR=3 IKR=6.88E-05 ISC=2.4E-15 NC=1 RB=113.1 IRB=1.23E-4
+ RBM=18.4 RE=1.19 RC=19.6 XTI=2 EG=1.17 XTB=1.2 AF=1 KF=1E-18
+ TF=4.20E-11 XTF=118 ITF=1.6E-2 VTF=0.42 PTF=45 TR=5E-09 CJE=4.8E-13
+ VJE=0.94 MJE=0.42 FC=0.5 CJC=2.75E-13 VJC=0.75 MJC=0.42 CJS=1.01E-12
+ VJS=0.67 MJS=0.322
.MODEL QP PNP IS=2.00E-16 BF=80 NF=1 VAF=118 IKF=0.02 ISE=8E-16 NE=1.65
+ BR=0.14 NR=1 VAR=2 IKR=1E-4 ISC=5.60E-15 NC=1 RB=44.8 IRB=1.5E-4
+ RBM=13.8 RE=1.88 RC=35 XTI=2 EG=1.17 XTB=1.2 AF=1 KF=1E-18 TF=9.40E-11
+ XTF=36.8 ITF=1.34E-2 VTF=1.14 PTF=45 TR=5E-09 CJE=4.32E-13 VJE=0.95
+ MJE=0.38 FC=0.5 CJC=4.84E-13 VJC=0.7 MJC=0.47 CJS=1.42E-12 VJS=0.8
+ MJS=0.23
.MODEL QNO NPN IS=1.41E-15 BF=170 NF=1 VAF=335 IKF=0.64 ISE=4.8E-15 NE=1.6
+ BR=0.36 NR=1 VAR=3 IKR=5.5E-4 ISC=1.92E-14 NC=1 RB=18.3 IRB=9.41E-4
+ RBM=4.14 RE=0.586 RC=8.98 XTI=2 EG=1.17 XTB=1.2 AF=1 KF=1E-18
+ TF=4.2E-11 XTF=118 ITF=1.28E-1 VTF=0.42 PTF=45 TR=5E-09 CJE=3.84E-12
+ VJE=0.94 MJE=0.42 FC=0.5 CJC=1.54E-12 VJC=0.75 MJC=0.42 CJS=3.07E-12
+ VJS=0.67 MJS=0.322
.MODEL QPO PNP IS=1.60E-15 BF=80 NF=1 VAF=118 IKF=0.16 ISE=6.40E-15 NE=1.65
+ BR=0.14 NR=1 VAR=2 IKR=8E-4 ISC=4.48E-14 NC=1 RB=8.48 IRB=1.14E-3
+ RBM=3.55 RE=0.672 RC=18.4 XTI=2 EG=1.17 XTB=1.2 AF=1 KF=1E-18 TF=9.40E-11
+ XTF=36.8 ITF=1.075E-1 VTF=1.14 PTF=45 TR=5E-09 CJE=3.46E-12 VJE=0.95
+ MJE=0.38 FC=0.5 CJC=2.72E-12 VJC=0.7 MJC=0.47 CJS=3.75E-12 VJS=0.8
+ MJS=0.23
.MODEL M3N NMOS VTO=2 KP=0.085 RD=0.1 RS=0.05 IS=1E-18  CGSO=8E-8
+ CGDO=2E-8
.MODEL M3P PMOS VTO=-2 KP=0.085 RD=0.1 RS=0.05 IS=1E-18  CGSO=8E-8
+ CGDO=2E-8
.MODEL DD D RS=1E3 CJO=12E-15 IS=1.72E-17
.ENDS
* END MODEL LMH6321

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* The model below is the CLC5523 renamed as LMH6505 (The LMH6505 is a replacement for the CLC5523 and LMH6504)
* This model simulates the behavior of the LMH6505 for +/-5V supplies only
* LMH6505 SPICE MODEL
* PINOUT ORDER IS:
* VG VIN RG GND -VCC VO I- +VCC
*
.SUBCKT LMH6505 1 2 63 64 65 66 7 68
*
LP3 3 63 1.0E-9
RLP3 3 63 7.0
LP4 4 64 1.2E-9
RLP4 4 64 7.0
LP5 5 65 1.2E-9
RLP5 5 65 7.0
LP6 6 66 1.0E-9
RLP6 6 66 7.0
LP8 8 68 1.2E-9
RLP8 8 68 7.0
CP27 2 7 0.25E-12
CP37 3 7 0.25E-12
CP24 2 4 0.24E-12
CP14 1 4 0.84E-12
RVG 1 4 13.7E6
VO 2 9 5.0E-3
Q45 10 69 57 QPC
Q46 11 60 58 QNC
Q47 56 56 8 QPC
Q48 69 69 56 QPC
Q49 60 60 59 QNC
Q50 59 59 5 QNC
RI1 8 57 1465.0
RI2 58 5 1465.0
D1 70 0 DD1
D2 71 0 DD1
IN1 0 70 1.068E-4
IN2 0 71 1.068E-4
GN1 2 4 70 71 2.0E-2
IQQ 8 5 2.0E-3
IGP 8 4 27.0E-6
Q5 16 12 14 QAP
C2 8 23 0.2E-12
I1 69 60 500.0E-6
I2 12 5 250.0E-6
R41 26 27 3.0E3
Q34 8 52 54 QN2 2
C1 0 12 3.14E-12
Q35 5 53 55 QP2 2
Q36 51 51 53 QN1
Q37 51 51 52 QP1
R53 6 54 10.0
Q3 5 9 10 QAP
R54 55 6 10.0
F5 8 23 VF5 1.0
VF5 8 22 0
Q16 8 23 26 QAN
Q14 22 1 24 QAN
Q15 23 26 24 QAN
R55 43 50 100.0
R56 42 45 100.0
C3 5 29 0.88E-12
Q41 6 45 49 QP1
Q42 43 43 44 QP1
Q4 12 3 10 QAP
F4 7 5 VF4 1.0
VF4 21 5 0
I5 13 5 250.0E-6
I9 8 30 200.0E-6
I10 8 34 100.0E-6
R45 4 36 50.0
I11 29 5 100.0E-6
F1 8 18 VF1 1.0
VF1 8 15 0
I14 8 35 500.0E-6
F3 17 5 VF3 1.0
VF3 16 5 0
I15 37 5 500.0E-6
F2 8 19 VF2 1.0
VF2 8 17 0
Q6 15 14 3 QNB
F6 43 5 VF6 4.0
VF6 38 5 0
F7 8 42 VF7 4.0
VF7 8 41 0
Q10 21 20 18 QIP
Q7 15 12 13 QAN
Q11 5 4 19 QIP
Q17 28 4 30 QAP
I6 8 14 250.0E-6
Q12 5 4 18 QIP
Q18 29 27 30 QAP
Q13 7 20 19 QIP
Q19 5 29 28 QAP
Q20 5 29 32 QAP
Q21 33 33 34 QAP
Q38 8 49 52 QN1
Q22 5 32 20 QAP
F8 48 5 VF8 1.0
VF8 47 5 0
I7 24 5 200.0E-6
Q8 16 13 3 QPB
I8 26 5 100.0E-6
Q43 42 42 44 QN1
F9 8 49 VF9 1.0
VF9 8 46 0
Q24 33 33 32 QAN
Q25 8 34 20 QAN
I3 8 12 250.0E-6
Q9 35 35 36 QAN
Q39 6 50 48 QN1
Q23 40 35 7 QAN
Q40 5 48 53 QP1
Q1 8 9 11 QAN
Q29 37 37 36 QAP
R49 38 39 37.0
R50 39 47 37.0
R51 40 41 37.0
R52 40 46 37.0
R43 27 20 1.0E3
Q30 39 37 7 QAP
R44 4 27 1.0E3
C4  5 44  0.64E-12
I13 27 5 355.0E-6
Q2 12 3 11 QAN
.MODEL DD1 D IS=1.0E-16
.MODEL QAN NPN
+ IS =0.166F    BF =3.239E+02  NF =1.000E+00  VAF=84.6
+ IKF=2.462E-02 ISE=2.956E-17  NE =1.197E+00  BR =3.719E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=3.964E-02  ISC=1.835E-19
+ NC =1.700E+00 RB =68         IRB=0.000E+00  RBM=15.1
+ RC =2.645E+01 CJE=1.632E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.948E-11  XTF=1.873E+01  VTF=2.825E+00
+ ITF=5.955E-02 PTF=0.000E+00  CJC=1.720E-13  VJC=8.046E-01
+ MJC=4.931E-01 XCJC=171M      TR =4.212E-10  CJS=629F
+ MJS=0         KF =100F       AF =1.000E+00
+ FC =9.765E-01
.MODEL QIP PNP
+ IS =0.166F    BF =3.239E+02 NF =1.000E+00 BR =3.719E+01
+ NR =1.000E+00 RB =68        IRB=0.000E+00 RBM=15.1
+ RC =2.645E+01 CJE=1.632E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.948E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.955E-02 PTF=0.000E+00 CJC=1.720E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=171M     TR =4.212E-10 CJS=629F
+ MJS=0         KF =100F      AF =1.000E+00 FC =9.765E-01
.MODEL QN1 NPN
+ IS =7.822E-16 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=9.079E-02 ISE=1.090E-16  NE =1.197E+00 BR =3.960E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.462E-01 ISC=5.656E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RC =6.141E+00 CJE=5.858E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.874E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.196E-01 PTF=0.000E+00  CJC=5.143E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.709E-01 TR =1.069E-09 CJS=8.567E-13
+ VJS=5.723E-01 MJS=4.105E-01  KF =100F      AF =1.000E+00
+ FC =9.765E-01
.MODEL QN2 NPN
+ IS =1.880E-15 BF =1.810E+02 NF =1.000E+00 VAF=8.457E+01
+ IKF=6.800E-02 ISE=2.620E-16 NE =1.197E+00 BR =3.971E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=3.513E-01 ISC=1.348E-18
+ NC =1.700E+00 RB =57.7      IRB=0.000E+00 RBM=51.7
+ RC =3.738E+00 CJE=1.408E-12 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.871E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.278E-01 PTF=0.000E+00 CJC=1.224E-12 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=800M     TR =1.296E-09 CJS=1.496E-12
+ MJS=4.105E-01 KF =100F      AF =1.000E+00
+ FC =9.765E-01
.MODEL QAP PNP
+ IS =0.166F    BF =7.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=1.882E-02 ISE=6.380E-16 NE =1.366E+00 BR =1.833E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=1.321E-01 ISC=3.666E-18
+ NC =1.634E+00 RB =28.8      IRB=0.000E+00 RBM=7.6
+ RC =3.739E+01 CJE=1.588E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.156E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=5.084E-02 PTF=0.000E+00 CJC=2.725E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=170M     TR =7.500E-11 CJS=515F
+ MJS=0         KF =100F      AF =1.000E+00 FC =8.803E-01
.MODEL QP1 PNP
+ IS =4.744E-16 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=6.940E-02 ISE=2.353E-15  NE =1.366E+00 BR =1.948E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=4.873E-01 ISC=1.322E-17
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=2.052E+00
+ RC =1.037E+01 CJE=5.858E-13  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.073E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.875E-01 PTF=0.000E+00  CJC=8.147E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.709E-01 TR =1.450E-10 CJS=1.364E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =100F      AF =1.000E+00
+ FC =8.803E-01
.MODEL QP2 PNP
+ IS =1.140E-15 BF =5.165E+01 NF =1.000E+00 VAF=3.439E+01
+ IKF=6.700E-02 ISE=5.655E-15 NE =1.366E+00 BR =1.953E+01
+ NR =1.000E+00 VAR=1.805E+00 IKR=1.171E+00 ISC=3.173E-17
+ NC =1.634E+00 RB =53.2      IRB=0.000E+00 RBM=50.9
+ RC =6.213E+00 CJE=1.408E-12 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.070E-11 XTF=5.386E+00 VTF=2.713E+00
+ ITF=4.506E-01 PTF=0.000E+00 CJC=1.939E-12 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=900M     TR =1.850E-10 CJS=2.351E-12
+ MJS=3.950E-01 KF =100F      AF =1.000E+00
+ FC =8.803E-01
.MODEL QPB PNP
+ IS =4.744E-16 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=7.940E-03 ISE=2.353E-15  NE =1.366E+00 BR =1.948E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=4.873E-01 ISC=1.322E-17
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=2.052E+00
+ RC =1.037E+01 CJE=5.858E-13  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.073E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.875E-01 PTF=0.000E+00  CJC=8.147E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.709E-01 TR =1.450E-10 CJS=1.364E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =100F      AF =1.000E+00
+ FC =8.803E-01
.MODEL QNB NPN
+ IS =7.822E-16 BF =1.039E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=8.079E-03 ISE=1.090E-16  NE =1.197E+00 BR =3.960E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.462E-01 ISC=5.656E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RC =6.141E+00 CJE=5.858E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.874E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.196E-01 PTF=0.000E+00  CJC=5.143E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.709E-01 TR =1.069E-09 CJS=8.567E-13
+ VJS=5.723E-01 MJS=4.105E-01  KF =100F      AF =1.000E+00
+ FC =9.765E-01
.MODEL QPC PNP
+ IS =4.744E-16 BF =1.000E+02  NF =1.000E+00 VAF=3.439E+01
+ IKF=7.940E-03 ISE=2.353E-15  NE =1.366E+00 BR =1.948E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=4.873E-01 ISC=1.322E-17
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=2.052E+00
+ RC =1.037E+01 CJE=5.858E-13  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.073E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.875E-01 PTF=0.000E+00  CJC=8.147E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.709E-01 TR =1.450E-10 CJS=1.364E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =100F      AF =1.000E+00
+ FC =8.803E-01
.MODEL QNC NPN
+ IS =7.822E-16 BF =1.000E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=8.079E-03 ISE=1.090E-16  NE =1.197E+00 BR =3.960E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.462E-01 ISC=5.656E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RC =6.141E+00 CJE=5.858E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.874E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.196E-01 PTF=0.000E+00  CJC=5.143E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.709E-01 TR =1.069E-09 CJS=8.567E-13
+ VJS=5.723E-01 MJS=4.105E-01  KF =100F      AF =1.000E+00
+ FC =9.765E-01
.ENDS

*Rev.a May-2007
.SUBCKT LMH6551 1001 1002 1003 1004 1005 1006 1007
*SUBCKT LMH6551 IN+  IN-  V+   V-   VCM  OUT+ OUT-
*//////////////////////////////////////////////////////////////////////
* LMH6551 SPICE MODEL
*//////////////////////////////////////////////////////////////////////
*
* LMH6551 SPICE MODEL CONNECTIONS
* IN+  1001
* IN-  1002
* V+   1003
* V-   1004
* VCM  1005
* OUT+ 1006
* OUT- 1007
*
*//////////////////////////////////////////////////////////////////////
*
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation. 
*
*//////////////////////////////////////////////////////////////////////
*
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*
*////////////////////////////////////////////////////////////////////
* LMH6551 SPICE MODEL PERFORMANCE
*
* MODEL FEATURES INCLUDE:
* DIFFERENTIAL VOLTAGE GAIN AND PHASE
* OUTPUT VOLTAGE SWING
* CURRENT THROUGH POWER SUPPLY RAILS
* COMMON MODE VOLTAGE GAIN (REJECTION) AS A FUNCTION OF FREQUENCY
* POWER SUPPLY REJECTION AS A FUNCTION OF FREQUENCY
* OPEN AND CLOSED LOOP BANDWIDTH
* SLEW RATE
* INPUT OFFSET VOLTAGE
* INPUT BIAS CURRENT
* SHORT CIRCUIT CURRENT
* QUIESCENT SUPPLY CURRENT
* 
* NOTE:
* TO CHANGE THE INPUT OFFSET VOLTAGE, CHANGE V_V33 FROM IT'S 
* DEFAULT VALUE OF 100UV. A CHANGE IN THIS SOURCE VOLTAGE
* WILL PRODUCE A PROPORTIONAL CHANGE IN INPUT OFFSET VOLTAGE
*
*/////////////////////////////////////////////////////////////
*
* MODEL TEMP RANGE IS -55 TO +125 DEG C.
* NOTE THAT THE MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT
* ALL PARAMETERS TRACK THOSE OF THE REAL PART.
*
*///////////////////////////////////////////////////////////
.MODEL QN NPN BF=200 VAF=100 RB=80 KF=1E-16 IKF=0.1 RE=.1M RC=.1M CJE=5f CJC=5f
.MODEL QP PNP BF=100 VAF=100 RB=80 KF=1E-16 IKF=0.1 RE=.1M RC=.1M CJE=5f CJC=5f
C_C1 115 101  0.3p  
C_C2 102 118  0.3p  
C_C3 134 105  0.3p  
C_C4 141 106  0.3p  
C_C5 1004 170  .5p  
E_E1 146 0 153 0 .99986
I_I1 146 152 DC 1.2uA  
I_I2 123 1001 DC 1.2uA  
Q_Q1 1003 107 108 Qn 2
Q_Q10 102 102 122 Qn 1
Q_Q11 1004 123 124 Qp 1
Q_Q12 101 125 126 Qn 1
Q_Q13 1003 123 127 Qn 1
Q_Q14 102 128 126 Qp 1
Q_Q15 1004 1001 123 Qp 1
Q_Q16 123 104 129 Qp 4
Q_Q17 124 104 130 Qp 4
Q_Q18 127 103 131 Qn 4
Q_Q19 1003 132 133 Qn
Q_Q2 109 104 110 Qp 2
Q_Q20 134 105 135 Qp 2
Q_Q21 136 105 137 Qp 2
Q_Q22 105 105 138 Qp 1
Q_Q23 1004 140 139 Qp 1
Q_Q24 1004 142 134 Qp 2
Q_Q25 1003 136 141 Qn 2
Q_Q26 141 106 143 Qn 2
Q_Q27 142 106 144 Qn 2
Q_Q28 106 106 145 Qn 1
Q_Q29 1004 146 147 Qp 1.0
Q_Q3 112 101 113 Qp 2
Q_Q30 105 148 149 Qn 1
Q_Q31 1003 146 150 Qn 1
Q_Q32 106 151 149 Qp 1
Q_Q33 1004 152 153 Qp 1.01
Q_Q34 153 104 154 Qp 4
Q_Q35 147 104 155 Qp 4
Q_Q36 150 103 156 Qn 4
Q_Q37 105 157 158 Qn 1
Q_Q38 159 159 160 Qp 1
Q_Q39 106 157 109 Qp 1
Q_Q4 101 101 114 Qp 2
Q_Q40 161 162 109 Qp 2
Q_Q41 102 164 109 Qp 1
Q_Q42 101 164 158 Qn 1
Q_Q43 159 165 158 Qn 2
Q_Q44 161 161 166 Qn 1
Q_Q45 158 103 167 Qn 2
Q_Q46 115 101 111 Qp 2
Q_Q49 1004 168 169 Qp 1.0
Q_Q5 1004 117 116 Qp
Q_Q50 168 170 171 Qn 1
Q_Q51 1004 169 172 Qp 1
Q_Q52 172 1004 174 Qp 1
Q_Q53 1004 1004 175 Qp 1
Q_Q54 176 177 178 Qn 1
Q_Q55 170 170 177 Qn 2
Q_Q56 179 170 180 Qn 1
Q_Q57 177 180 1004 Qn 1
Q_Q58 180 177 181 Qn 2
Q_Q59 1003 176 179 Qn 1
Q_Q6 1004 119 115 Qp 2
Q_Q60 182 172 179 Qn 1
Q_Q61 182 183 184 Qp 1
Q_Q62 183 183 185 Qp
Q_Q63 186 182 183 Qp
Q_Q64 186 103 187 Qn
Q_Q65 103 103 188 Qn
Q_Q66 1003 186 103 Qn
Q_Q67 189 103 190 Qn
Q_Q68 104 104 191 Qp
Q_Q69 189 104 192 Qp
Q_Q7 1003 112 118 Qn 2
Q_Q70 1004 189 104 Qp 1
Q_Q8 118 102 120 Qn 2
Q_Q9 119 102 121 Qn 2
R_R1 1003 111  252  
R_R10 122 1004  500  
R_R11 112 119  24  
R_R117 135 1003  252  
R_R118 137 1003  250  
R_R119 138 1003  500  
R_R12 125 124  40  
R_R13 128 127  40  
R_R14 129 1003  492  
R_R15 130 1003  492  
R_R16 1004 131  492  
R_R2 1003 113  250  
R_R20 132 134  40  
R_R21 1007 133  2  
R_R22 1007 139  2  
R_R23 141 140  40  
R_R24 143 1004  250  
R_R25 144 1004  250  
R_R26 145 1004  500  
R_R27 142 136  24  
R_R28 148 147  40  
R_R29 150 151  40  
R_R3 1003 114  500  
R_R30 154 1003  492  
R_R31 155 1003  492  
R_R32 1004 156  492  
R_R33 126 149  200  
R_R34 110 1003  585  
R_R36 1003 160  800  
R_R37 1005 1003  60k  
R_R38 163 162  200  
R_R39 163 1006  2.5003k  
R_R4 115 107  40  
R_R40 163 1007  2.5000k  
R_R41 157 1005  200  
R_R42 164 1005  200  
R_R43 1004 166  800  
R_R44 1004 167  500  
R_R45 1005 1004  60k  
R_R46 163 165  200  
R_R5 1006 108  2  
R_R58 1008 169  6k  
R_R59 1008 1003  20k  
R_R6 1006 116  2  
R_R60 1003 174  1k  
R_R61 1003 175  1k  
R_R62 176 1004  15.8k  
R_R63 1003 168  33.5k  
R_R64 1004 171  8k  
R_R65 1004 178  250  
R_R66 170 1003  84k  
R_R67 1003 184  2k  
R_R68 1004 181  1150  
R_R69 1004 180  5.4k  
R_R7 117 118  40  
R_R70 185 1003  2k  
R_R71 187 1004  2k  
R_R72 188 1004  2k  
R_R73 190 1004  1960  
R_R74 1003 191  2k  
R_R75 1003 192  2k  
R_R8 120 1004  250  
R_R9 121 1004  250  
V_V33 1002 152 100uV
.ENDS LMH6551

* BEGIN MODEL LMH6552
* Rev B, 10/2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*
*  Model features include: (typical values)
*     closed loop frequency response vs gain
*     output current and voltage limiting
*     input bias current error (common mode)
*     input bias current error (differential mode)
*     input common mode voltage offset
*     slew rate and step response
*     vnoise, referred to the input
*     inoise, referred to the input
*     output balance error vs frequency
*     common mode frequency response
*     harmonic distortion
*     Isupply temco
*     Isupply dependence on supply voltage 
*
*  This model does not capture the enable/disable function
*
*************************************************************
** Top Level Circuit Description
*************************************************************
** Pin Desciptions
*                Positive Supply Voltage
*                |   Negative Supply Voltage
*                |   |   Positive Input Terminal
*                |   |   |   Negative Input Terminal
*                |   |   |   |   Positive Output Terminal
*                |   |   |   |   |   Negative Output Terminal
*                |   |  |   |   |   |   Output Common Mode Reference Input
*                |   |   |   |   |   |   |   Enable/Disable Control Input
*                |   |   |   |   |   |   |   |
.subckt lmh6552 vcc vee vip vim vop vom vcm ven
g0 a0107 a076 a0186 vee 10e-3
g1 vcc a0186 vcc vee 42e-6
d6 a0149 a083 DIODEideal 1
d5 a0151 a098 DIODEideal 1
d1 vim a0102 DIODEnoisy 1
d3 a0115 vim DIODEnoisy 1
d0 vip a050 DIODEnoisy 1
d4 a0113 vip DIODEnoisy 1
c4 vip vim 2.4e-12
c0 a0175 0 1e-12
c1 a0191 0 1e-12
q12 a0223 a076 a0189 NPNXTR 1
q2 a076 a076 a0126 NPNXTR 1
q0 a050 a076 a0130 NPNXTR 1
q9 a083 vcm a099 NPNXTR 1
q1 a0102 a076 a0128 NPNXTR 1
q10 a098 a0167 a0223 NPNXTR 1
q11 a099 a076 a0185 NPNXTR 1
q3 a0115 a0107 a085 PNPXTR 1
q5 a0107 a0107 a067 PNPXTR 1
q4 a0113 a0107 a070 PNPXTR 1
v4 a079 0 0
v7 a089 0 0
v5 a0124 0 0
v6 a0144 0 0
v2 a0180 a0223 -5e-3
v1 a050 a0102 0
xoutbufp vcc vee a0175 a076 vop a0107 output_stage
xoutbufm vcc vee a0191 a076 vom a0107 output_stage
i9 vip vim 2.5e-6
i5 vcc a0167 12e-6
i0 vcc a0186 0.83e-3
f7 a0102 vee v7 1
f4 vcc a0115 v4 1
f5 vcc a0113 v5 1
f6 a050 vee v6 1
f2 0 a0175 v2 1
f3 0 a0191 v2 1
f1 0 a0191 v1 -2
f0 0 a0175 v1 2
rtm 0 a0191 128e3
rtp a0175 0 128e3
r28 a089 0 200
r24 vcc ven 100e3
r25 a079 0 200
r27 a0144 0 200
r29 a0185 vee 250
r30 a0189 vee 250
r26 a0124 0 200
r31 vcc a0149 250
r32 vcc a0151 250
r20 vcc a067 250
r15 vop a0167 2.5e3
r22 vcc a070 250
r16 a0167 vom 2.5e3
r33 a099 a0180 250
rtc a0186 vee 100
r21 vcc a085 250
r19 a0126 vee 262
r17 a0130 vee 250
r18 a0128 vee 250
.model DIODEideal d(tnom=25.0 is=1e-18)
.model DIODEnoisy d(tnom=25.0 is=1e-18 af=2.0 kf=80e-12)
.model NPNXTR npn(tnom=25.0             is=14.42e-18            bf=121
+                 vaf=200.0             rb=57.00                re=3.000
+                 rc=7.000              cje=206.3e-15           cjc=81.45e-15
+                 kf=480.0e-12          af=2.000)
.model PNPXTR pnp(tnom=25.0             is=18.92e-18            bf=79
+                 vaf=60.00             rb=35.80                re=1.600
+                 rc=3.500              cje=167.4e-15           cjc=126.8e-15
+                 kf=350.0e-12          af=2.000)
.ends lmh6552
** End of top level circuit definition.

*************************************************************
** Sub-Circuit Descriptions
*************************************************************

.subckt output_stage vcc vee in nbias out pbias
q5 a17 pbias a040 PNPXTR 1
q2 vee in a17 PNPXTR 2
q0 vee a5 a038 PNPXTR 8
q7 a5 nbias a029 NPNXTR 2
q3 vcc in a5 NPNXTR 2
q1 vcc a17 a060 NPNXTR 8
r5 out a038 2
r4 a060 out 2
r2 a029 vee 160
r0 vcc a040 225
.ends output_stage
** End of sub-circuit definition.

*=======================================================
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
*
* Rev 1.7 (2008/07/28) - Release Rev.
*
*
* PARAMETERS NOT MODELLED:
* -Distortion
* -Noise
* -CMVR (Common Mode Voltage Range)
* -Common-mode control loop behavior (Vcm_ref to output)
* -Temperature effects
* -Differential Offset Voltage
* -Gain/ Phase Balance Error
* -Common Mode Gain (input to output)
* -PSRR (Common Mode and Differential Mode)
* Vcm_REF input current when clamped (> 1.9V, < 0.7V)
*********
* PARAMETERS MODELED LOOSELY:
* -Output voltage range
* -Vcm_REF voltage range
* -Undriven input response (single ended input drive)
* -Input common mode with source resistance
* -output response with Vout > 800mVpp
*
* PINOUT ORDER +IN -IN V+ V- +OUT -OUT VCM
* PINOUT ORDER  16  5  12 1    8   13   10

.subckt LMH6555 VINP VINN VCC VEE VOUTP VOUTN VCMREFIN

D2 a130 a0177 DIODEnoisy
D3 a111 a117 DIODEnoisy
G1 a071 VEE a081 VCMREF 10m
G0 a138 VEE a081 VCMREF 10m
E8 a0141 VEE a075 VEE 1.0
E0 a073 0 a0101 0 1.0
E2 a138 a071 a0162 0 1000
C9 a081 VEE 10p
C5 a0162 0 101f
C1 a0101 0 26.5p
Q13 VCC a138 op inh_bulk_n NPNXTR
Q14 VCC a071 on inh_bulk_n NPNXTR
V15 VCC a76 0
V5 a0152 0 0
V4 a0113 0 0
V1 a130 a111 0
V16 a177 VEE 0
I12 a0177 a117 0m 
I5 VCC VCMREF 12u
I46 a76 a177 46.7m
F11 VCC a130 V15 .1801
F12 VCC a111 V15 .1801
F16 op VEE V16 .55675
F17 on VEE V16 .55675
F4 VCC a111 V4 1.0
F5 VCC a130 V5 1.0
F0 0 a0101 V1 .1866
R44 VINP a0177 40.32
R43 a117 VINN 40.32
R42 on a0177 440
R41 a117 op 440
R56 a081 a0141 1K 
R50 on VOUTN 50 
RTM a0101 0 1K 
RGM a117 VEE 32 
R26 a0152 0 320
R25 a0113 0 320
R15 op a075 100 
R16 a075 on 100 
RGP a0177 VEE 32 
R49 op VOUTP 50 
R51 a073 a0162 1K 
R100 inh_bulk_n VEE 0.01
DCOPN a2001 op DIODEideal
VCOPN VEE a2001 -1
DCONN a2003 on DIODEideal
VCONN VEE a2003 -1
VCVCMP VCC a2004 2.2
DCVCMP VCMREF a2004 DIODEideal
DCVCMN a2005 VCMREF DIODEideal
VCVCMN VEE a2005 -1.3
RVCM VCMREF VCMREFIN 0.1

* Models
.model DIODEideal d(tnom=25.0 is=1e-18)
.model DIODEnoisy d(tnom=25.0 is=1e-18 af=2.0 kf=80e-12)
.model NPNXTR npn(tnom=25.0 is=14.42e-18 bf=300
+  vaf=200.0 rb=57.00 re=3.000
+  rc=7.000  cje=206.3e-15  cjc=81.45e-15
+  kf=480.0e-12 af=2.000)


.ends LMH6555

* BEGIN MODEL LMH6601
*Rev A March 2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*/////////////////////////////////////////////////////////////////////
*LMH6601 SPICE MODLE PERFORMANCE
*///////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT CURRENT THRU THE SUPPLY RAILS,
*OUTPUT SWING, GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
*WITH FREQUENCY EFFECTS, POWER SUPPLY REJECTION WITH FREQUENCY
*EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE,
*INPUT CAPACITANCE, INPUT BIAS CURRENT WITH TEMPERATURE EFFECTS,
*INPUT COMMON MODE RANGE, INPUT OFFSET, HIGH CLOAD EFFECTS,
*OUTPUT IMPEDANCE, OUTPUT CURRENT LIMIT, INPUT AND OUTPUT CLAMPS
*TO THE RAIL, AND QUIESCENT CURRENT VS SUPPLY VOLTAGE.
*////////////////////////////////////////////////////////////////////
*MODEL TEMP RANGE IS -40 TO +85 DEG C
*NOTE THAT MODEL IS FUNCTIONAL OVER THIS	
*RANGE BUT NOT ALL PARAMETERS TRACK THOSE OF THE REAL PART
*///////////////////////////////////////////////////////////////
* BEGIN NOTES
* MODEL DOES NOT HAVE SHUTDOWN FEATURE
* FOR ACCURATE INPUT BIAS CURRENT USE
* GMIN = 1E-14
* MODEL FEATURES INCLUDE
* OUTPUT CURRENT THRU THE SUPPLY RAILS
* OUTPUT SWING
* GAIN AND PHASE
* SLEW RATE
* COMMON MODE REJECTION WITH FREQUENCY EFFECTS
* POWER SUPPLY REJECTION WITH FREQUENCY EFFECTS
* INPUT VOLTAGE NOISE WITH 1/F
* INPUT CURRENT NOISE
* INPUT	CAPACITANCE
* INPUT BIAS CURRENT WITH TEMPERATURE EFFECTS
* INPUT COMMON MODE RANGE
* INPUT OFFSET
* HIGH CLOAD EFFECTS
* OUTPUT IMPEDANCE
* OUTPUT CURRENT LIMIT
* INPUT AND OUTPUT CLAMPS TO THE RAIL
* QUIESCENT CURRENT VS SUPPLY VOLTAGE
* MODEL TEMP RANGE IS -40 TO +85 DEG C
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE
* BUT NOT ALL PARAMETERS TRACK THE REAL PART.
* END NOTES
* PINOUT +IN -IN +V -V OUT
* PINOUT  3   4   6  2  1
.SUBCKT LMH6601 3 4 6 2 1
R22 2 6 2.83E3
E5 30 0 21 0 1
E6 31 0 9 0 1
E7 32 0 33 0 1
R30 30 34 1E4
R31 31 35 1E4
R32 32 36 1E4
R33 0 34 1
R34 0 35 1
R35 0 36 1
E10 37 3 36 0 1.6
R36 38 33 1E3
R37 33 39 1E3
C6 30 34 2E-12
C7 31 35 2E-12
C8 32 36 20E-12
E11 40 37 35 0 3.5
E12 29 40 34 0 -3.5
E14 41 9 21 9 0.5
D11 18 21 DD
D12 9 18 DD
Q20 7 8 9 QLN
R3 10 11 5
R4 12 11 5
R10 8 13 1E3
R11 14 15 1E3
R12 16 6 1
R13 2 17 1
R16 18 19 500
R17 20 21 1
R18 9 22 1
D5 23 6 DD
D6 2 23 DD
D7 24 0 DIN
D8 25 0 DIN
I8 0 24 0.1E-3
I9 0 25 0.1E-3
E2 9 0 2 0 1
E3 21 0 6 0 1
D9 26 0 DVN
D10 27 0 DVN
I10 0 26 0.1E-3
I11 0 27 0.1E-3
E4 28 4 26 27 0.3
G2 29 4 24 25 1.05E-5
M1 42 43 17 17 NOUT L=3U W=1100U
M2 44 45 16 16 POUT L=3U W=1100U
M3 46 46 20 20 POUT L=3U W=1100U
M4 47 48 10 10 PIN L=3U W=300U
M5 49 50 12 12 PIN L=3U W=300U
M8 51 51 22 22 NOUT L=3U W=1100U
R43 52 45 100
R44 53 43 100
G3 18 41 54 41 0.2E-3
R45 41 18 182E3
C12 19 55 2.002E-12
R46 56 47 2E3
R47 56 49 2E3
C13 47 49 0.2E-12
C14 29 0 1E-12
C15 28 0 1E-12
C16 23 0 5E-12
D13 43 7 DD
D14 57 45 DD
Q15 57 15 21 QLP
V18 29 58 -0.75E-3
M19 59 60 21 21 PIN L=6U W=500U
E17 39 0 29 0 1
E18 38 0 4 0 1
M23 60 60 21 21 PIN L=6U W=500U
V21 59 11 0.685
R59 23 44 1
R60 42 23 1
J1 61 29 61 JNC
J2 61 28 61 JNC
J3 28 62 28 JNC
J4 29 62 29 JNC
E20 63 41 49 47 1
R62 63 54 1E4
C23 54 41 0.1E-12
G7 64 41 18 41 -1E-3
G8 41 65 18 41 1E-3
G9 41 66 51 9 1E-3
G10 67 41 21 46 1E-3
D17 67 64 DD
D18 65 66 DD
R66 64 67 100E6
R67 66 65 100E6
R68 67 21 1E3
R69 9 66 1E3
E23 21 52 21 67 1
E24 53 9 66 9 1
R70 65 41 1E6
R71 66 41 1E6
R72 41 67 1E6
R73 41 64 1E6
G11 6 2 68 0 4.8E-3
R75 40 29 1E9
R76 37 40 1E9
R77 3 37 1E9
R78 4 28 1E9
R79 41 54 1E9
R81 52 21 1E9
R82 9 53 1E9
R83 33 0 1E9
G14 60 9 68 0 1.64E-3
G15 46 51 68 0 3E-3
L1 23 1 1E-9
R150 23 1 100
V78 21 61 0.7
V79 62 9 -0.7
R155 46 21 1E8
R156 9 51 1E8
R157 17 43 1E8
R158 16 45 1E8
RG1 0 68 1E9
R225 50 28 1600
R226 48 58 1600
G34 28 0 69 0 2E-12
I40 28 0 0.1E-12
I45 0 70 1E-3
D43 70 0 DD
V111 70 71 0.7
R293 0 71 1E6
E92 72 0 71 0 -571
R294 0 72 1E6
R295 73 72 1E6
D44 74 73 DD
V112 74 75 27
V113 73 69 26
I46 0 76 1E-3
D45 76 0 DD
V114 76 77 0.7
R296 0 77 1E6
E93 75 0 77 0 1
G35 29 0 69 0 2E-12
I47 29 0 0.1E-12
E95 21 14 6 16 8
E96 13 9 17 2 8
R311 0 75 1E9
R313 60 21 1E9
R314 0 69 1E12
E123 55 0 23 0 1
R394 18 55 50E5
V115 68 0 1
V116 56 9 -1.3
.MODEL DVN D KF=20E-12 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS
* END MODEL LMH6601

*Rev.a July,2008
*BEGIN MODEL LMH6611
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   2   8  4  1
.SUBCKT LMH6611 3 2 8 4 1
*/////////////////////////////////////////////////////
* USE V139 BELOW TO ADJUST OFFSET IF DESIRED
* PRESENT VALUE OF -77 UV GIVES TYPICAL OFFSET
* NOTE THAT VOS CHANGES VIA CMRR,PSRR, AND TCVOS
* FOR BOTH THE REAL PART AND THE MODEL
* ADJUST UP OR DOWN FROM -77 UV
V139 14 29 -77U
*//////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE WITH 1/F, INPUT BIAS CURRENT, INPUT COMMON MODE
* RANGE, INPUT OFFSET VOLTAGE WITH TEMPERATURE EFFECTS, AND
* QUIESCENT CURRENT VS VOLTAGE AND TEMPERATURE.
*//////////////////////////////////////////////////////
D17 9 0 DIN
D18 10 0 DIN
I14 0 9 0.1E-3
I15 0 10 0.1E-3
D19 11 0 DVN
D20 12 0 DVN
I16 0 11 0.1E-3
I17 0 12 0.1E-3
E15 13 2 11 12 2.6
G5 14 13 9 10 3E-4
E16 15 0 16 0 1
E17 17 0 18 0 1
E18 19 0 20 0 1
R56 15 21 1E6
R57 17 22 1E6
R58 19 23 1E6
R59 0 21 10
R60 0 22 10
R61 0 23 10
E19 24 25 23 0 1E-4
R62 26 20 1E3
R63 20 27 1E3
C15 15 21 1E-12
C16 17 22 1E-12
C17 19 23 1E-12
E20 28 24 22 0 -1
E21 29 28 21 0 2
R64 0 30 1E12
V52 30 0 1
G12 14 13 31 0 1.45E-14
R136 0 31 10E3
R137 0 31 10E3
R138 25 24 1E9
R139 24 28 1E9
R140 28 29 1E9
E54 27 0 14 0 1
E55 26 0 13 0 1
C23 14 13 0.25E-12
E57 25 3 32 0 2.25E-4
R146 25 3 1E9
R147 0 30 1E12
Q41 33 34 18 QLN
R148 34 35 1E3
R149 36 37 1E3
R150 38 16 1
R151 18 39 1
R153 40 41 5
R154 42 16 1
R155 18 43 1
D22 44 8 DD
D23 4 44 DD
E58 18 0 4 0 1
E59 16 0 8 0 1
R156 4 8 30E3
E60 45 18 16 18 0.5
D24 40 16 DD
D25 18 40 DD
R157 46 47 100
R158 48 49 100
G14 40 45 50 45 1E-3
R159 45 40 2E6
C24 41 51 3E-12
C25 44 0 1E-12
D26 49 33 DD
D27 52 47 DD
Q42 52 37 16 QLP
R160 44 53 1
R161 54 44 1
E61 55 45 56 57 1
R162 55 50 1E4
C26 50 45 0.025P
G15 58 45 40 45 -1E-3
G16 45 59 40 45 1E-3
G17 45 60 61 18 1E-3
G18 62 45 16 63 1E-3
D28 62 58 DD
D29 59 60 DD
R163 58 62 100E6
R164 60 59 100E6
R165 62 16 1E3
R166 18 60 1E3
R167 59 45 1E6
R168 60 45 1E6
R169 45 62 1E6
R170 45 58 1E6
G19 8 4 30 0 2.72E-3
R171 45 50 1E9
R172 46 16 1E9
R173 18 48 1E9
G20 63 61 30 0 0.25E-3
I22 8 4 0.5E-16
L2 44 1 3E-9
R175 44 1 1E3
R176 63 16 1E8
R177 18 61 1E8
R178 39 49 1E8
R179 38 47 1E8
R180 0 30 1E9
E99 16 36 8 38 4.8
E100 35 18 39 4 4.8
E124 51 0 44 0 1
R719 40 51 2E8
I30 0 64 1E-3
D46 64 0 DD
R778 0 64 10E6
V127 64 32 0.65
R779 0 32 10E6
Q52 53 47 38 QLP
Q53 54 49 39 QLN
Q54 61 61 43 QLN
Q55 63 63 42 QLP
E144 16 46 16 62 1
E145 48 18 60 18 1
Q56 65 14 66 QIN
Q57 67 13 68 QIN
Q58 57 69 65 QIN
Q59 56 70 67 QIN
Q60 69 69 16 QIP
Q61 14 69 16 QIP
Q62 70 70 16 QIP
Q63 13 70 16 QIP
R780 57 71 1200
R781 56 71 1200
R782 72 66 350
R783 72 68 350
Q64 72 73 74 QTN
I33 0 75 1E-3
D49 75 0 DD
R787 0 75 10E6
V130 75 76 1.2301
R788 0 76 10E6
E150 77 0 76 0 -1.75
R789 0 77 10E6
R790 78 77 10E6
M3 78 79 0 0 NEN L=2U W=1000U
G22 74 73 78 0 12E-6
V132 80 0 1
R791 80 79 1E6
M4 79 81 0 0 NEN L=2U W=100U
V133 81 0 1
C109 57 56 70F
V134 71 16 0.4
C110 0 14 2E-12
C111 13 0 2E-12
G23 8 0 53 44 1
G24 4 0 44 54 -1
G25 8 4 32 0 -2.4E-3
Q65 82 82 14 QIP
Q66 83 82 82 QIP
Q67 84 84 83 QIP
Q68 14 14 84 QIP
R792 13 83 50
V136 74 18 -0.9
J1 85 14 85 JNC
J2 85 13 85 JNC
J3 14 86 14 JNC
J4 13 86 13 JNC
V137 16 85 1.65
V138 86 18 0
I34 14 0 5.7E-6
I35 13 0 5.7E-6
.MODEL DD D
.MODEL QIN NPN BF=235 RB=900
.MODEL QIP PNP BF=235
.MODEL QTN NPN
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=8E-15
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMH6611

*Rev.a July,2008
*BEGIN MODEL LMH6612
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   2   8  4  1
.SUBCKT LMH6612 3 2 8 4 1
*/////////////////////////////////////////////////////
* USE V139 BELOW TO ADJUST OFFSET IF DESIRED
* PRESENT VALUE OF -77 UV GIVES TYPICAL OFFSET
* NOTE THAT VOS CHANGES VIA CMRR,PSRR, AND TCVOS
* FOR BOTH THE REAL PART AND THE MODEL
* ADJUST UP OR DOWN FROM -77 UV
V139 14 29 -77U
*//////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE WITH 1/F, INPUT BIAS CURRENT, INPUT COMMON MODE
* RANGE, INPUT OFFSET VOLTAGE WITH TEMPERATURE EFFECTS, AND
* QUIESCENT CURRENT VS VOLTAGE AND TEMPERATURE.
*/////////////////////////////////////////////////////////
* The SUPPLY CURRENT MODELED IS THAT OF ONE CHANNEL
*//////////////////////////////////////////////////////
D17 9 0 DIN
D18 10 0 DIN
I14 0 9 0.1E-3
I15 0 10 0.1E-3
D19 11 0 DVN
D20 12 0 DVN
I16 0 11 0.1E-3
I17 0 12 0.1E-3
E15 13 2 11 12 2.6
G5 14 13 9 10 3E-4
E16 15 0 16 0 1
E17 17 0 18 0 1
E18 19 0 20 0 1
R56 15 21 1E6
R57 17 22 1E6
R58 19 23 1E6
R59 0 21 10
R60 0 22 10
R61 0 23 10
E19 24 25 23 0 1E-4
R62 26 20 1E3
R63 20 27 1E3
C15 15 21 1E-12
C16 17 22 1E-12
C17 19 23 1E-12
E20 28 24 22 0 -1
E21 29 28 21 0 2
R64 0 30 1E12
V52 30 0 1
G12 14 13 31 0 1.45E-14
R136 0 31 10E3
R137 0 31 10E3
R138 25 24 1E9
R139 24 28 1E9
R140 28 29 1E9
E54 27 0 14 0 1
E55 26 0 13 0 1
C23 14 13 0.25E-12
E57 25 3 32 0 2.25E-4
R146 25 3 1E9
R147 0 30 1E12
Q41 33 34 18 QLN
R148 34 35 1E3
R149 36 37 1E3
R150 38 16 1
R151 18 39 1
R153 40 41 5
R154 42 16 1
R155 18 43 1
D22 44 8 DD
D23 4 44 DD
E58 18 0 4 0 1
E59 16 0 8 0 1
R156 4 8 30E3
E60 45 18 16 18 0.5
D24 40 16 DD
D25 18 40 DD
R157 46 47 100
R158 48 49 100
G14 40 45 50 45 1E-3
R159 45 40 2E6
C24 41 51 3E-12
C25 44 0 1E-12
D26 49 33 DD
D27 52 47 DD
Q42 52 37 16 QLP
R160 44 53 1
R161 54 44 1
E61 55 45 56 57 1
R162 55 50 1E4
C26 50 45 0.025P
G15 58 45 40 45 -1E-3
G16 45 59 40 45 1E-3
G17 45 60 61 18 1E-3
G18 62 45 16 63 1E-3
D28 62 58 DD
D29 59 60 DD
R163 58 62 100E6
R164 60 59 100E6
R165 62 16 1E3
R166 18 60 1E3
R167 59 45 1E6
R168 60 45 1E6
R169 45 62 1E6
R170 45 58 1E6
G19 8 4 30 0 2.72E-3
R171 45 50 1E9
R172 46 16 1E9
R173 18 48 1E9
G20 63 61 30 0 0.25E-3
I22 8 4 0.5E-16
L2 44 1 3E-9
R175 44 1 1E3
R176 63 16 1E8
R177 18 61 1E8
R178 39 49 1E8
R179 38 47 1E8
R180 0 30 1E9
E99 16 36 8 38 4.8
E100 35 18 39 4 4.8
E124 51 0 44 0 1
R719 40 51 2E8
I30 0 64 1E-3
D46 64 0 DD
R778 0 64 10E6
V127 64 32 0.65
R779 0 32 10E6
Q52 53 47 38 QLP
Q53 54 49 39 QLN
Q54 61 61 43 QLN
Q55 63 63 42 QLP
E144 16 46 16 62 1
E145 48 18 60 18 1
Q56 65 14 66 QIN
Q57 67 13 68 QIN
Q58 57 69 65 QIN
Q59 56 70 67 QIN
Q60 69 69 16 QIP
Q61 14 69 16 QIP
Q62 70 70 16 QIP
Q63 13 70 16 QIP
R780 57 71 1200
R781 56 71 1200
R782 72 66 350
R783 72 68 350
Q64 72 73 74 QTN
I33 0 75 1E-3
D49 75 0 DD
R787 0 75 10E6
V130 75 76 1.2301
R788 0 76 10E6
E150 77 0 76 0 -1.75
R789 0 77 10E6
R790 78 77 10E6
M3 78 79 0 0 NEN L=2U W=1000U
G22 74 73 78 0 12E-6
V132 80 0 1
R791 80 79 1E6
M4 79 81 0 0 NEN L=2U W=100U
V133 81 0 1
C109 57 56 70F
V134 71 16 0.4
C110 0 14 2E-12
C111 13 0 2E-12
G23 8 0 53 44 1
G24 4 0 44 54 -1
G25 8 4 32 0 -2.4E-3
Q65 82 82 14 QIP
Q66 83 82 82 QIP
Q67 84 84 83 QIP
Q68 14 14 84 QIP
R792 13 83 50
V136 74 18 -0.9
J1 85 14 85 JNC
J2 85 13 85 JNC
J3 14 86 14 JNC
J4 13 86 13 JNC
V137 16 85 1.65
V138 86 18 0
I34 14 0 5.7E-6
I35 13 0 5.7E-6
.MODEL DD D
.MODEL QIN NPN BF=235 RB=900
.MODEL QIP PNP BF=235
.MODEL QTN NPN
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=8E-15
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMH6612

* BEGIN MODEL LMH6618
*//////////////////////////////////////////////////////////////////////
*Rev.a August-2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   6  2  1
.SUBCKT LMH6618 3 4 6 2 1
*//////////////////////////////////////////////////////////////////////
* USE V10 BELOW TO ADJUST OFFSET
V10 14 26 -56.5E-6
*/////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE WITH 1/F, INPUT BIAS CURRENT, INPUT BIAS CURRENT
* VS COMMON MODE VOLTAGE, INPUT COMMON MODE RANGE, INPUT
* OFFSET VOLTAGE WITH TEMPERATURE EFFECTS, AND QUIESCENT
* CURRENT VS VOLTAGE AND TEMPERATURE. MODEL INCLUDES
* DOUBLE DIFF INPUT PROTECTION DIODES.
* MODEL DOES NOT INCLUDE SHUTDOWN.
*/////////////////////////////////////////////////////////////////////////
Q33 7 8 9 QP
R45 10 11 1
R46 12 11 1
R47 13 14 1100
R49 15 16 2E3
R50 15 17 2E3
R51 18 19 1100
Q35 20 20 21 QP
Q36 22 22 20 QP
Q37 21 21 23 QN
Q38 23 23 22 QN
D13 21 24 DD
D14 19 24 DD
D15 25 26 DD
D16 25 19 DD
V9 21 26 0
D17 27 0 DIN
D18 28 0 DIN
I14 0 27 0.1E-3
I15 0 28 0.1E-3
C13 13 0 1.5E-12
C14 4 0 1.5E-12
D19 29 0 DVN
D20 30 0 DVN
I16 0 29 0.1E-3
I17 0 30 0.1E-3
E15 18 4 29 30 3.1
G5 13 18 27 28 3.5E-4
E16 31 0 9 0 1
E17 32 0 33 0 1
E18 34 0 35 0 1
R56 31 36 1E6
R57 32 37 1E6
R58 34 38 1E6
R59 0 36 100
R60 0 37 100
R61 0 38 100
E19 39 40 38 0 0.005
R62 41 35 1E3
R63 35 42 1E3
C15 31 36 1E-12
C16 32 37 1E-12
C17 34 38 100E-12
E20 43 39 37 0 -0.135
E21 13 43 36 0 0.028
C19 16 17 0.12E-12
M1 17 26 10 10 MDP L=2U W=700U
M2 16 19 12 12 MDP L=2U W=700U
G6 8 9 44 0 1.3E-5
R64 0 44 1E12
V52 44 0 1
V53 25 33 -0.08
V54 7 11 -1.0
G12 13 18 45 0 6.5E-5
R136 0 45 10E3
R137 0 45 10E3
R138 40 39 1E9
R139 39 43 1E9
R140 43 13 1E9
E54 42 0 13 0 1
E55 41 0 18 0 1
C23 13 18 0.05E-12
E57 40 3 46 0 4.49E-4
R146 40 3 1E9
R147 0 44 1E12
Q41 47 48 33 QLN
R148 48 49 1E3
R149 50 51 1E3
R150 52 6 5
R151 2 53 5
R153 54 55 1
R154 56 9 5
R155 33 57 5
D22 58 6 DD
D23 2 58 DD
E58 33 0 2 0 1
E59 9 0 6 0 1
R156 2 6 43.3E3
E60 59 33 9 33 0.51
D24 54 9 DD
D25 33 54 DD
M3 60 61 53 53 NLT L=3U W=2500U
M4 62 63 52 52 PLT L=3U W=2500U
M5 64 64 56 56 PLT L=3U W=2500U
M9 65 65 57 57 NLT L=3U W=2500U
R157 66 63 100
R158 67 61 100
G14 54 59 68 59 0.2E-3
R159 59 54 1.1E6
C24 55 69 8.84E-12
C25 58 0 0.5E-12
D26 61 47 DD
D27 70 63 DD
Q42 70 51 9 QLP
R160 58 62 10
R161 60 58 10
E61 71 59 16 17 1
R162 71 68 1E4
C26 68 59 0.1E-12
G15 72 59 54 59 -1E-3
G16 59 73 54 59 1E-3
G17 59 74 65 33 1E-3
G18 75 59 9 64 1E-3
D28 75 72 DD
D29 73 74 DD
R163 72 75 100E6
R164 74 73 100E6
R165 75 9 1E3
R166 33 74 1E3
E62 9 66 9 75 1
E63 67 33 74 33 1
R167 73 59 1E6
R168 74 59 1E6
R169 59 75 1E6
R170 59 72 1E6
G19 6 2 46 0 -1.15E-3
R171 59 68 1E9
R172 66 9 1E9
R173 33 67 1E9
G20 64 65 44 0 800U
I22 6 2 0.3E-3
L2 58 1 0.4E-9
R175 58 1 400
R176 64 9 1E8
R177 33 65 1E8
R178 53 61 1E8
R179 52 63 1E8
E99 9 50 6 52 4.8
E100 49 33 53 2 4.8
E124 69 0 58 0 1
R719 54 69 3E7
I30 0 76 1E-3
D46 76 0 DD
R278 0 76 10E6
V127 76 46 0.65
R279 0 46 10E6
R780 4 18 1E9
V128 9 24 -0.1
R281 19 22 50
E125 77 0 35 78 100
E126 79 0 78 35 100
M10 80 77 0 0 NSW
M11 81 79 0 0 NSW
R282 80 82 1E5
R283 81 82 1E5
V129 82 0 1
G21 0 3 81 0 0.9E-6
G22 3 0 80 0 1.5E-6
G23 4 0 80 0 1.5E-6
G24 0 4 81 0 0.9E-6
V130 9 78 1.5
V132 15 33 -0.7
R284 0 78 1E8
R285 0 77 1E8
R286 0 79 1E8
.MODEL DD D
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=8E-15
.MODEL MDP PMOS KP=200U VTO=-0.7
.MODEL QN NPN
.MODEL QP PNP
.MODEL PLT PMOS KP=200U VTO=-0.7
.MODEL NLT NMOS KP=200U VTO=0.7
.MODEL NSW NMOS KP=200U VTO=0 IS=1E-18
.MODEL QLN NPN
.MODEL QLP PNP
.ENDS
* END MODEL LMH6618

* BEGIN MODEL LMH6703C
* NOTE  THIS MODEL FOR LMH6703 IN SOIC PACKAGE
* SEE LMH6703T.MOD FOR LMH6703 IN SOT  PACKAGE
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* LMH6703C SPICE MODEL PERFORMANCE
*/////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, GAIN AND PHASE, SLEW RATE, SENSITIVITY
* TO R FEEDBACK VALUE, COMMON MODE REJECTION, POWER SUPPLY
* REJECTION ON BOTH RAILS, INPUT VOLTAGE NOISE WITH 1/F,
* POSITIVE INPUT CURRENT NOISE WITH 1/F, NEGATIVE INPUT
* CURRENT NOISE WITH 1/F, INPUT CAPACITANCE, INPUT BIAS
* CURRENT, INPUT COMMON MODE RANGE, INPUT	OFFSET, HIGH
* CLOAD DRIVE CAPABILITY, OUTPUT CLAMPS TO THE RAIL,
* SHUTDOWN, SHUTDOWN THRESHOLD, SHUTDOWN INPUT PIN
* CURRENTS, SHUTDOWN AND ENABLE DELAYS, QUIESCENT SUPPLY
* CURRENT, AND QUIESCENT SUPPLY CURRENT AT SHUTDOWN,
*//////////////////////////////////////////////////
* MODEL TEMP RANGE IS -40 TO +85 DEG C.
*/////////////////////////////////////
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS TEMP RANGE BUT NOT ALL
* PARAMETERS TRACK THOSE OF THE REAL PART.
*////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT NSD
* PINOUT ORDER  3   2   7  4  6   8
.SUBCKT LMH6703C 3 2 7 4 6 8
Q17 4 9 10 QOP
Q21 7 11 10 QON
D5 12 7 DD
D6 4 12 DD
D7 13 0 DIP
D8 14 0 DIP
I8 0 13 0.1E-3
I9 0 14 0.1E-3
E2 15 0 4 0 1
E3 16 0 7 0 1
D9 17 0 DVN
D10 18 0 DVN
I10 0 17 0.1E-3
I11 0 18 0.1E-3
E4 19 2 17 18 1.03
G2 20 0 13 14 1.5E-3
R22 4 7 100E3
E5 21 0 16 0 1
E6 22 0 15 0 1
E7 23 0 24 0 1
R30 21 25 1E3
R31 22 26 1E3
R32 23 27 1E4
R33 0 25 1
R34 0 26 1
R35 0 27 1
E10 28 20 27 0 1E-6
R36 29 24 1E3
R37 24 30 1E3
C6 21 25 30E-12
C7 22 26 30E-12
C8 23 27 1E-12
E11 31 28 26 0 1.2
E12 32 31 25 0 0.9
Q22 15 33 11 QDP
Q23 16 33 9 QDN
R38 0 34 10
R39 0 33 10
C9 34 0 8E-12
C10 33 0 2.67E-12
E15 35 36 37 0 1
E16 36 38 37 0 1
E17 39 0 36 0 1
D11 40 16 DD
D12 15 41 DD
V11 38 41 2.2
V12 40 35 2.2
I15 0 42 1E-3
D13 42 0 DD
V13 37 42 -0.71465
C11 36 0 1.4E-12
D14 43 44 DD
D15 44 45 DD
R40 44 36 112
R41 0 44 150E3
F1 44 0 V14 -1.4
E18 46 0 32 0 0.998
R42 46 47 35
V14 47 48 0.4E-3
R43 10 49 0.25
G3 34 0 36 0 0.1
G4 33 0 34 0 0.1
C14 10 0 0.2E-12
L1 49 12 4E-9
R45 49 12 400
E20 43 39 37 0 1
E21 45 39 37 0 -1
L2 50 48 3E-9
R46 50 48 150
G5 16 11 51 0 2E-3
G6 9 15 51 0 2E-3
E47 52 36 51 0 30
E48 53 0 51 0 -30
V48 54 53 15
V49 55 52 -15
R126 52 0 1E12
R127 53 0 1E12
M40 0 55 36 56 PSW L=1.5U W=150U
M41 36 54 0 57 NSW L=1.5U
R128 56 0 1E12
R129 57 0 1E12
E49 30 0 20 0 1
E50 29 0 19 0 1
C15 19 0 0.7E-12
C16 32 0 0.7E-12
C17 19 32 0.15E-12
E51 58 50 59 0 30
E52 60 19 59 0 -30
V50 61 60 15
V51 62 58 -15
R130 58 0 1E12
R131 60 0 1E12
M42 19 62 50 63 PSW L=1.5U W=150U
M43 50 61 19 64 NSW L=1.5U
R132 63 0 1E12
R133 64 0 1E12
E53 65 0 51 0 -1
V52 59 65 1
E54 66 12 59 0 30
E55 67 6 59 0 -30
V54 68 67 15
V55 69 66 -15
R136 66 0 1E12
R137 67 0 1E12
M44 6 69 12 70 PSW L=1.5U W=1500U
M45 12 68 6 71 NSW L=1.5U
R138 70 0 1E12
R139 71 0 1E12
D16 72 0 DIN
D17 73 0 DIN
I17 0 72 0.1E-3
I18 0 73 0.1E-3
G7 19 0 72 73 9E-3
I19 20 0 7E-6
I20 2 0 2E-6
E56 74 20 59 0 30
E57 75 3 59 0 -30
V56 76 75 15
V57 77 74 -15
R141 74 0 1E12
R142 75 0 1E12
M46 3 77 20 78 PSW L=1.5U W=150U
M47 20 76 3 79 NSW L=1.5U
R143 78 0 1E12
R144 79 0 1E12
R145 32 24 1E6
C18 50 0 0.8E-12
C19 3 0 0.1E-12
R146 31 32 1E9
R147 28 31 1E9
R148 20 28 1E9
R149 2 19 1E9
R150 36 35 1E9
R151 38 36 1E9
R152 39 0 1E12
R153 0 43 1E12
R154 0 45 1E12
Q24 80 81 82 QSW
R155 80 7 50E3
I21 7 83 90E-6
Q25 84 85 82 QSW
Q26 82 83 4 QSW
Q27 83 83 4 QSW
R156 84 7 50E3
R157 85 7 200E3
Q28 85 85 86 QSW
Q29 86 86 87 QSW
Q30 87 87 88 QSW
Q31 88 88 89 QSW
R158 4 89 200E3
E58 90 0 80 84 1
R159 0 90 200E3
R160 81 7 29E3
M48 51 90 0 0 NEN L=1.5U W=1500U
R161 51 91 50E3
V59 91 0 1
C20 80 84 100E-15
R164 8 81 200
C21 81 0 2E-12
C22 8 0 1E-12
C23 51 0 50E-15
C24 6 0 0.1E-12
R165 0 6 26E6
G8 7 4 51 0 8.8E-3
R166 0 59 1E9
R167 0 37 1E12
J1 19 92 19 JC
J2 20 92 20 JC
J3 93 19 93 JC
J4 93 20 93 JC
V61 16 93 3.6
V62 92 15 3.6
C25 2 6 0.02E-12
I23 7 4 -100E-6
I24 81 0 -67E-6
.MODEL QON NPN VAF=150 BF=110 IKF=0.45 RE=0.5 RC=0.5
.MODEL QOP PNP VAF=150 BF=110 IKF=0.45 RE=0.5 RC=0.5
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL JC NJF RS=1000 IS=1E-18
.MODEL DD D
.MODEL DC D IS=5.002E-16
.MODEL DVN D KF=6.6E-16
.MODEL DIN D KF=4.3E-15
.MODEL DIP D KF=3.8E-15
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL QSW NPN
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMH6703C

* BEGIN MODEL LMH6733
*Rev A, March 2007
*//////////////////////////////////////////////////////////////////////
* (C) NATIONAL SEMICONDUCTOR, CORPORATION.
* MODELS DEVELOPED AND UNDER COPYRIGHT BY:
* NATIONAL SEMICONDUCTOR, CORPORATION.
*/////////////////////////////////////////////////////////////////////
* LEGAL NOTICE:
* THE MODEL MAY BE COPIED, AND DISTRIBUTED WITHOUT ANY MODIFICATIONS;
* HOWEVER, RESELLING OR LICENSING THE MATERIAL IS ILLEGAL.
* WE RESERVE THE RIGHT TO MAKE CHANGES TO THE MODEL WITHOUT PRIOR NOTICE.
* PSPICE MODELS ARE PROVIDED "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
*********************************************************
* NOTE - THIS MODEL DOES NOT INCLUDE THE SHUTDOWN FEATURE
* NOTE - THIS MODEL IS FOR THE A SECTION ONLY
* NOTE - THIS MODEL HAS OPTIMIZED BANDWIDTH AND SLEW FOR
*        OPERATION WITH 10 VOLTS TOTAL SUPPLY. FOR OPERATION
*        AT 5 VOLTS TOTAL SUPPLY, CHANGE THE VALUE OF C11
*        BELOW FROM 1.9E-12 TO 2.4E-12. C11 IS THE FIRST
*        COMPONENT IN THE BODY OF THE SUBCIRCUIT.
*********************************************************
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
* OPEN LOOP TRANSIMPEDANCE AND PHASE, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, NON INVERTING
* INPUT CURRENT NOISE WITH 1/F, INVERTING INPUT CURRENT NOISE
* WITH 1/F, INPUT CAPACITANCE, INPUT BIAS CURRENT, INPUT
* COMMON MODE VOLTAGE RANGE, INPUT OFFSET, HIGH CLOAD EFFECTS,
* AND QUIESCENT CURRENT VS SUPPLY VOLTAGE.
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  2   1  15 13  14
.SUBCKT LMH6733 2 1 15 13 14
*
C11 41 0 1.9E-12
*
Q17 13 16 17 QOP
Q21 15 18 17 QON
D5 14 15 DD
D6 13 14 DD
D7 19 0 DIN2
D8 20 0 DIN2
I8 0 19 0.1E-3
I9 0 20 0.1E-3
E2 21 0 13 0 1
E3 22 0 15 0 1
D9 23 0 DVN
D10 24 0 DVN
I10 0 23 0.1E-3
I11 0 24 0.1E-3
E4 25 1 23 24 0.9
G2 2 0 19 20 1.29E-2
R22 13 15 5.4E3
E5 26 0 22 0 4
E6 27 0 21 0 6
E7 28 0 29 0 1
R30 26 30 1E4
R31 27 31 1E4
R32 28 32 1E4
R33 0 30 1
R34 0 31 1
R35 0 32 1
E10 33 2 32 0 -4
R36 34 29 1E3
R37 29 35 1E3
C6 26 30 8E-12
C7 27 31 6E-12
C8 28 32 0.4E-15
E11 36 33 31 0 2
E12 37 36 30 0 -3
Q22 21 38 18 QDP
Q23 22 38 16 QDN
R38 0 39 10
R39 0 38 10
C9 39 0 12E-12
C10 38 0 4E-12
E15 40 41 42 0 1
E16 41 43 42 0 1
E17 44 0 41 0 1
D11 45 22 DD
D12 21 46 DD
V11 43 46 1.75
V12 45 40 1.75
I15 0 47 1E-3
D13 47 0 DD
V13 42 47 -0.71465
D14 48 49 DD
D15 49 50 DD
R40 49 41 97
R41 0 49 100E3
F1 49 0 V14 -2.25
E18 51 0 37 0 0.9965
R42 51 52 30
V14 52 53 -14.6E-3
R43 17 54 1
G3 39 0 41 0 0.1
G4 38 0 39 0 0.1
C14 17 0 0.2E-12
L1 54 14 4E-9
R45 54 14 400
E20 48 44 42 0 1
E21 50 44 42 0 -1
L2 25 53 0.2E-9
R46 25 53 200
G5 22 18 55 0 0.8E-3
G6 16 21 55 0 0.8E-3
E49 35 0 2 0 1
E50 34 0 25 0 1
C15 25 0 0.6E-12
C16 37 0 0.8E-12
C17 25 37 0.4E-12
D16 56 0 DIN
D17 57 0 DIN
I17 0 56 0.1E-3
I18 0 57 0.1E-3
G7 25 0 56 57 9E-3
I19 0 2 -3.5E-6
I20 1 0 -5E-6
R145 37 0 2E6
C18 25 0 0.4E-12
R146 36 37 1E9
R147 33 36 1E9
R148 2 33 1E9
R149 1 25 1E9
R150 41 40 1E9
R151 43 41 1E9
R152 44 0 1E12
R153 0 48 1E12
R154 0 50 1E12
C24 14 0 0.1E-12
G8 15 13 55 0 3.9E-3
R167 0 42 1E12
J1 25 58 25 JC
J2 2 58 2 JC
J3 59 25 59 JC
J4 59 2 59 JC
V61 22 59 1.5
V62 58 21 1.5
V63 55 0 1
R168 0 55 1E9
.MODEL QON NPN VAF=150 BF=160 IKF=0.45 RE=4 RC=0.5
.MODEL QOP PNP VAF=150 BF=160 IKF=0.45 RE=4 RC=0.5
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL JC NJF RS=1E3 IS=1E-18
.MODEL DD D
.MODEL DC D IS=5.002E-16
.MODEL DVN D KF=5.8E-16
.MODEL DIN D KF=2E-15
.MODEL DIN2 D KF=1.3E-15
.ENDS
* END MODEL LMH6733

* Rev. A, October, 2008
*////////////////////////////////////////////////////// 
* BEGIN MODEL LMH6734
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  2   1  15 13  14
.SUBCKT LMH6734 2 1 15 13 14
*
* BEGIN MODEL PROGRAMMING
*******************************
* AS SOME OF THE PARAMETERS OF THE PART CHANGE MORE
* BETWEEN OPERATION AT +-5 VOLTS VERSUS +5,0 VOLTS
* THAN THE MODEL CAN ACCOMODATE AUTOMATICALLY, THE
* LINES BELOW ALLOW THE MODEL TO BE SET UP FOR
* DIFFERENT SUPPLY VOLTAGES.
*******************************
* TO PROGRAM FOR SUPPLY VOLTAGE, COMMENT OUT THE GROUP
* OF STATEMENTS YOU DO NOT WANT TO USE. THE DEFAULT
* BELOW IS +5 -5 OPERATION.
********************************
* NOTE THAT BECAUSE THE MODEL FEATURES PSRR AND CMRR,
* VOS MOVES AROUND WITH SUPPLY VOLTAGE. THE VOS VALUES
* IN THE PROGRAMMING LINES ARE NOT ABSOLUTE VOS BUT
* RELATIVE VOS. THE DEFAULTS ARE THE DATA SHEET TYPICAL
* VALUES. YOU MAY ALSO ADJUST VOS TO A VALUE DIFFERENT
* THAN THE TYPICAL.
*********************************
* PROGRAMMING GROUP FOR +5 -5 OP
* BANDWIDTH
F1 53 48 V14 -1.25
* VOS
V14 56 57 0.355E-3
* TCVOS
E61 60 57 46 0 -0.69E-3
* SLEW
R40 53 45 104
* IB+
I19 28 0 16.7E-6
* IB-
I20 84 0 3.5E-6
* END GROUP FOR +5 -5 OP
*
* PROGRAMMING GROUP FOR +5  0 OP
* BANDWIDTH
*F1 53 48 V14 -1.15
* VOS
*V14 56 57 -1.860E-3
* TCVOS
*E61 60 57 46 0 -0.44E-3
* SLEW
*R40 53 45 248
* IB+
*I19 28 0 16.7E-6
* IB-
*I20 84 0 3.5E-6
* END GROUP FOR +5 0 OP
****************************************
* END MODEL PROGRAMMING
*////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE BANDWIDTH VERSUS SELECTED GAIN,
* OUTPUT SWING, OUTPUT CURRENT THRU THE SUPPLY RAILS,
* OUTPUT CURRENT LIMIT, CLOSED LOOP GAIN WITH RL AND CL
* EFFECTS, SLEW RATE, OUTPUT IMPEDANCE, COMMON MODE
* REJECTION, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
* INPUT VOLTAGE NOISE, INPUT CURRENT NOISE, INPUT BIAS
* CURRENT, INPUT COMMON MODE RANGE, INPUT OFFSET VOLTAGE
* WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT VS
* VOLTAGE AND TEMPERATURE.
*
G2 28 0 20 21 1E-3
G7 26 0 82 83 0.7E-3
G10 28 0 94 0 2.78E-2
G11 26 0 95 0 1.82E-2
E4 26 27 24 25 0.47
E59 27 84 93 0 0.47
Q17 13 16 17 QOP
Q21 15 18 17 QON
D5 19 15 DD
D6 13 19 DD
D7 20 0 DIP
D8 21 0 DIP
I8 0 20 0.1E-3
I9 0 21 0.1E-3
E2 22 0 13 0 1
E3 23 0 15 0 1
D9 24 0 DVN
D10 25 0 DVN
I10 0 24 0.1E-3
I11 0 25 0.1E-3
R22 13 15 5.4E3
E5 29 0 23 0 1
E6 30 0 22 0 1
E7 31 0 32 0 1
R30 29 33 1E3
R31 30 34 1E3
R32 31 35 1E4
R33 0 33 1
R34 0 34 1
R35 0 35 1
E10 36 28 35 0 1E-6
R36 37 32 1E3
R37 32 38 1E3
C6 29 33 1E-9
C7 30 34 1E-9
C8 31 35 1E-12
E11 39 36 34 0 -0.01
E12 40 39 33 0 0.01
Q22 22 41 18 QDP
Q23 23 41 16 QDN
R38 42 43 10
R39 42 41 10
C9 43 42 16E-12
C10 41 42 5E-12
E15 44 45 46 0 1
E16 45 47 46 0 1
E17 48 42 45 42 1
D11 49 23 DD
D12 22 50 DD
V11 47 50 1.67
V12 49 44 1.67
I15 0 51 1E-3
D13 51 0 DD
V13 46 51 -0.71465
C11 45 42 1.4E-12
D14 52 53 DD
D15 53 54 DD
R41 42 53 150E3
E18 55 0 40 0 0.9991
R42 55 56 30
R43 17 58 3.7
G3 43 42 45 42 0.1
G4 41 42 43 42 0.1
C14 17 0 0.2E-12
L1 58 19 4E-9
R45 58 19 400
E20 52 48 46 0 1
E21 54 48 46 0 -1
L2 59 60 0.5E-9
R46 59 60 50
G5 23 18 61 0 2E-3
G6 16 22 61 0 2E-3
E47 62 45 61 0 30
E48 63 0 61 0 -30
V48 64 63 15
V49 65 62 -15
R126 62 0 1E12
R127 63 0 1E12
M40 0 65 45 66 PSW L=1.5U W=150U
M41 45 64 0 67 NSW L=1.5U W=150U
R128 66 0 1E12
R129 67 0 1E12
E49 38 0 28 0 1
E50 37 0 26 0 1
C15 26 0 0.7E-12
C16 40 0 0.7E-12
C17 26 40 0.15E-12
E51 68 59 69 0 30
E52 70 26 69 0 -30
V50 71 70 15
V51 72 68 -15
R130 68 0 1E12
R131 70 0 1E12
M42 26 72 59 73 PSW L=1.5U W=150U
M43 59 71 26 74 NSW L=1.5U W=150U
R132 73 0 1E12
R133 74 0 1E12
E53 75 0 61 0 -1
V52 69 75 1
E54 76 19 69 0 30
E55 77 14 69 0 -30
V54 78 77 15
V55 79 76 -15
R136 76 0 1E12
R137 77 0 1E12
M44 14 79 19 80 PSW L=1.5U W=1500U
M45 19 78 14 81 NSW L=1.5U W=1500U
R138 80 0 1E12
R139 81 0 1E12
D16 82 0 DIN
D17 83 0 DIN
I17 0 82 0.1E-3
I18 0 83 0.1E-3
E56 85 28 69 0 30
E57 86 2 69 0 -30
V56 87 86 15
V57 88 85 -15
R141 85 0 1E12
R142 86 0 1E12
M46 2 88 28 89 PSW L=1.5U W=150U
M47 28 87 2 90 NSW L=1.5U W=150U
R143 89 0 1E12
R144 90 0 1E12
R145 40 32 1E6
C18 59 0 0.3E-12
C19 2 0 0.1P
R146 39 40 1E9
R147 36 39 1E9
R148 28 36 1E9
R149 27 26 1E9
R150 45 44 1E9
R151 47 45 1E9
R152 48 42 1E12
R153 42 52 1E12
R154 42 54 1E12
C24 14 0 0.1E-12
G8 15 13 61 0 2.72E-3
R166 0 69 1E9
R167 0 46 1E12
J1 26 91 26 JC
J2 28 91 28 JC
J3 92 26 92 JC
J4 92 28 92 JC
V61 23 92 1.75
V62 91 22 1.75
C25 84 14 20E-15
R168 84 14 327
I23 15 13 1E-6
R169 1 84 327
R170 84 27 1E9
R171 0 93 138
R172 0 93 138
E60 42 22 23 22 0.5
R173 57 60 1E9
V64 61 0 1
R174 0 61 1E9
R175 0 75 1E9
R176 0 84 1E12
R179 0 94 100
R180 0 94 100
R181 0 95 100
R182 0 95 100
.MODEL QON NPN VAF=150 BF=110 IKF=0.45 RE=0.5 RC=0.5
.MODEL QOP PNP VAF=150 BF=110 IKF=0.45 RE=0.5 RC=0.5
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL JC NJF RS=1000 IS=1E-18
.MODEL DD D
.MODEL DC D IS=5.002E-16
.MODEL DVN D KF=1E-15
.MODEL DIN D KF=2E-13
.MODEL DIP D KF=2E-13
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL QSW NPN
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMH6734

* BEGIN LMP2015 MODEL
*Rev a, August 2008
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* LMP2015 SPICE MODEL PERFORMANCE
*
* MODEL FEATURES INCLUDE OPEN LOOP GAIN AND PHASE, INPUT OFFSET VOLTAGE, INPUT  * VOLTAGE NOISE, INPUT CURRENT NOISE, INPUT BIAS CURRENT, INPUT CAPACITANCE,    * INPUT COMMON MODE VOLTAGE RANGE, INPUT CLAMPS TO RAILS, CMRR WITH FREQUENCY
* EFFECTS, PSRR WITH FREQUENCY EFFECTS, SLEW RATE, QUIESCENT CURRENT, QUIESCENT * CURRENT VS VOLTAGE, RAIL TO RAIL OUTPUT STAGE, CLASS AB BIAS IN OUTPUT STAGE, * OUTPUT CURRENT FLOWS THROUGH SUPPLIES, OUTPUT CURRENT LIMITING, OUTPUT CLAMPS
* TO RAILS, AND OUTPUT SWING VS OUTPUT CURRENT
*/////////////////////////////////////////////////////////////////////////
* MODEL TEMP RANGE IS -55 TO +125 DEG C.
*
* NOTE THAT THE MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL PARAMETERS TRACK * THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP2015 3 4 5 2 1
* BEGIN NOTES
* IF YOU ARE DOING TIME DOMAIN ANALYSIS AND ARE
* NOT INTERESTED IN THE EFFECTS OF THE CHOPPER
* THEN COMMENT OUT THE NEXT FOUR LINES AS SHOWN
* IMMEDIATELY BELOW FOR FASTER EXECUTION
* NOTE ALSO THAT WHEN THESE GENERATORS ARE TURNED ON
* THE MODEL SHOULD BE ALLOWED TO RUN AND SETTLE FOR
* AT LEAST 40 MICROSECONDS BEFORE ANY DATA IS TAKEN
* BEGIN FOUR CHOPPER TIME DOMAIN NOISE LINES
V123 69 0 0 PULSE -10E-6 10E-6 0 18E-6 18E-6 2E-6 40E-6
V124 70 0 0 PULSE -150E-3 150E-3 0 1E-6 1E-6 18E-6 20E-6
V125 71 0 0 PULSE -150E-3 150E-3 10E-6 1E-6 1E-6 18E-6 20E-6
I126 4 28 0 SIN 0 300E-12 25E3
* END FOUR CHOPPER TIME DOMAIN NOISE LINES
* BEGIN EXAMPLE AS COMMENTED
*V123 69 0 0 PULSE -10E-6 10E-6 0 18E-6 18E-6 2E-6 40E-6
*V124 70 0 0 PULSE -150E-3 150E-3 0 1E-6 1E-6 18E-6 20E-6
*V125 71 0 0 PULSE -150E-3 150E-3 10E-6 1E-6 1E-6 18E-6 20E-6
*I126 4 28 0 SIN 0 300E-12 25E3
* END EXAMPLE AS COMMENTED
*
* TO ADJUST OFFSET VOLTAGE CHANGE V99
* PRESENT VALUE OF 7.18UV GIVES NET OFFSET OF 0.8 UV 
V99 28 56 7.18E-6
* END NOTES
Q23 6 7 8 QLN
R227 9 10 1
R228 11 10 1
R229 7 12 1E3
R230 13 14 1E3
R231 15 5 15
R232 2 16 15
R234 17 18 150
R235 19 20 15
R236 8 21 15
D31 22 5 DD
D32 2 22 DD
D33 23 0 DIN
D34 24 0 DIN
I32 0 23 0.1E-3
I33 0 24 0.1E-3
E73 8 0 2 0 1
E74 20 0 5 0 1
D35 25 0 DVN
D36 26 0 DVN
I34 0 25 0.1E-3
I35 0 26 0.1E-3
E75 27 4 25 26 5.7E-6
G25 28 4 23 24 5E-7
R237 2 5 31.3E3
E76 29 0 20 0 1
E77 30 0 8 0 1
E78 31 0 32 0 1
R239 29 33 1E4
R240 30 34 1E5
R241 31 35 1E5
R242 0 33 1
R243 0 34 10
R244 0 35 10
E79 36 37 35 0 0.00155
R245 38 32 1E3
R246 32 39 1E3
C50 29 33 0.2E-12
C51 30 34 0.2E-12
C52 31 35 50N
E80 40 36 34 0 -0.013
E81 28 40 33 0 0.013
E82 41 8 20 8 0.5
D37 17 20 DD
D38 8 17 DD
M63 42 43 16 16 NOUT L=3U W=450U
M64 44 45 15 15 POUT L=3U W=170U
M65 46 46 19 19 POUT L=3U W=170U
M66 47 48 9 9 PIN L=3U W=150U
M67 49 50 11 11 PIN L=3U W=150U
M68 51 51 21 21 NOUT L=3U W=450U
R247 52 45 100
R248 53 43 100
G26 17 41 54 41 0.2E-3
R249 41 17 8E6
C53 18 22 35E-12
R250 8 47 2E3
R251 8 49 2E3
C54 47 49 4.8E-12
C55 28 0 6E-12
C56 27 0 6E-12
C57 22 0 0.5E-12
D39 43 6 DD
D40 55 45 DD
Q24 55 14 20 QLP
M69 57 58 20 20 PIN L=6U W=500U
E83 39 0 28 0 1
E84 38 0 4 0 1
M70 58 58 20 20 PIN L=6U W=500U
V100 57 10 1
R252 22 44 70
R253 42 22 25
J9 59 28 59 JNC
J10 59 27 59 JNC
J11 27 60 27 JNC
J12 28 60 28 JNC
C58 28 61 9E-12
E85 62 41 49 47 1
R254 62 54 1E4
C59 54 41 1.8E-12
G27 63 41 17 41 -1E-3
G28 41 64 17 41 1E-3
G29 41 65 51 8 1E-3
G30 66 41 20 46 1E-3
D41 66 63 DD
D42 64 65 DD
R255 63 66 100E6
R256 65 64 100E6
R257 66 20 1E3
R258 8 65 1E3
E86 20 52 20 66 1
E87 53 8 65 8 1
R259 64 41 1E6
R260 65 41 1E6
R261 41 66 1E6
R262 41 63 1E6
R263 40 28 1E9
R264 36 40 1E9
R265 37 36 1E9
R266 4 27 1E9
R267 41 54 1E9
R268 52 20 1E9
R269 8 53 1E9
R270 32 0 1E9
I37 5 2 580E-6
L4 22 1 4E-9
R280 22 1 400
V107 20 59 0.9
V108 60 8 -0.2
R284 46 20 1E6
R285 8 51 1E6
R286 16 43 1E6
R287 15 45 1E6
R289 61 27 100
R291 50 27 36E3
R292 48 56 36E3
E98 20 13 5 15 3
E99 12 8 16 2 3
I49 27 0 120E-12
I51 28 0 120E-12
I57 46 51 220E-6
I58 58 8 360E-6
C60 28 67 0.01E-12
C61 4 68 0.01E-12
R313 37 3 1E9
R314 0 67 1E9
R315 0 68 1E9
E103 3 37 72 0 1
R317 0 69 1E9
R318 72 69 10
C62 72 0 200E-9
R319 67 70 10
R320 68 71 10
C63 67 0 20E-9
C64 68 0 20E-9
R323 41 22 100E3
R324 70 0 1E9
R325 71 0 1E9
.MODEL DVN D KF=2E-11 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS
* END LMP2015 MODEL

* BEGIN LMP2016 MODEL
* Rev a. August, 2008
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* LMP2016 SPICE MODEL PERFORMANCE
*
* MODEL FEATURES INCLUDE OPEN LOOP GAIN AND PHASE, INPUT OFFSET VOLTAGE, INPUT  * VOLTAGE NOISE, INPUT CURRENT NOISE, INPUT BIAS CURRENT, INPUT CAPACITANCE,    * INPUT COMMON MODE VOLTAGE RANGE, INPUT CLAMPS TO RAILS, CMRR WITH FREQUENCY
* EFFECTS, PSRR WITH FREQUENCY EFFECTS, SLEW RATE, QUIESCENT CURRENT, QUIESCENT * CURRENT VS VOLTAGE, RAIL TO RAIL OUTPUT STAGE, CLASS AB BIAS IN OUTPUT STAGE, * OUTPUT CURRENT FLOWS THROUGH SUPPLIES, OUTPUT CURRENT LIMITING, OUTPUT CLAMPS
* TO RAILS, AND OUTPUT SWING VS OUTPUT CURRENT
* SUPPLY CURRENT MODELED IS THAT OF ONE SINGLE AMPLIFIER ONLY

*/////////////////////////////////////////////////////////////////////////
* MODEL TEMP RANGE IS -55 TO +125 DEG C.
* NOTE THAT THE MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL PARAMETERS TRACK * THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP2016 3 4 5 2 1
* BEGIN NOTES
* IF YOU ARE DOING TIME DOMAIN ANALYSIS AND ARE
* NOT INTERESTED IN THE EFFECTS OF THE CHOPPER
* THEN COMMENT OUT THE NEXT FOUR LINES AS SHOWN
* IMMEDIATELY BELOW FOR FASTER EXECUTION
* NOTE ALSO THAT WHEN THESE GENERATORS ARE TURNED ON
* THE MODEL SHOULD BE ALLOWED TO RUN AND SETTLE FOR
* AT LEAST 40 MICROSECONDS BEFORE ANY DATA IS TAKEN
* BEGIN FOUR CHOPPER TIME DOMAIN NOISE LINES
V123 69 0 0 PULSE -10E-6 10E-6 0 18E-6 18E-6 2E-6 40E-6
V124 70 0 0 PULSE -150E-3 150E-3 0 1E-6 1E-6 18E-6 20E-6
V125 71 0 0 PULSE -150E-3 150E-3 10E-6 1E-6 1E-6 18E-6 20E-6
I126 4 28 0 SIN 0 300E-12 25E3
* END FOUR CHOPPER TIME DOMAIN NOISE LINES
* BEGIN EXAMPLE AS COMMENTED
*V123 69 0 0 PULSE -10E-6 10E-6 0 18E-6 18E-6 2E-6 40E-6
*V124 70 0 0 PULSE -150E-3 150E-3 0 1E-6 1E-6 18E-6 20E-6
*V125 71 0 0 PULSE -150E-3 150E-3 10E-6 1E-6 1E-6 18E-6 20E-6
*I126 4 28 0 SIN 0 300E-12 25E3
* END EXAMPLE AS COMMENTED
*
* TO ADJUST OFFSET VOLTAGE CHANGE V99
* PRESENT VALUE OF 7.18UV GIVES NET OFFSET OF 0.8 UV 
V99 28 56 7.18E-6
* END NOTES
Q23 6 7 8 QLN
R227 9 10 1
R228 11 10 1
R229 7 12 1E3
R230 13 14 1E3
R231 15 5 15
R232 2 16 15
R234 17 18 150
R235 19 20 15
R236 8 21 15
D31 22 5 DD
D32 2 22 DD
D33 23 0 DIN
D34 24 0 DIN
I32 0 23 0.1E-3
I33 0 24 0.1E-3
E73 8 0 2 0 1
E74 20 0 5 0 1
D35 25 0 DVN
D36 26 0 DVN
I34 0 25 0.1E-3
I35 0 26 0.1E-3
E75 27 4 25 26 5.7E-6
G25 28 4 23 24 5E-7
R237 2 5 31.3E3
E76 29 0 20 0 1
E77 30 0 8 0 1
E78 31 0 32 0 1
R239 29 33 1E4
R240 30 34 1E5
R241 31 35 1E5
R242 0 33 1
R243 0 34 10
R244 0 35 10
E79 36 37 35 0 0.00155
R245 38 32 1E3
R246 32 39 1E3
C50 29 33 0.2E-12
C51 30 34 0.2E-12
C52 31 35 50N
E80 40 36 34 0 -0.013
E81 28 40 33 0 0.013
E82 41 8 20 8 0.5
D37 17 20 DD
D38 8 17 DD
M63 42 43 16 16 NOUT L=3U W=450U
M64 44 45 15 15 POUT L=3U W=170U
M65 46 46 19 19 POUT L=3U W=170U
M66 47 48 9 9 PIN L=3U W=150U
M67 49 50 11 11 PIN L=3U W=150U
M68 51 51 21 21 NOUT L=3U W=450U
R247 52 45 100
R248 53 43 100
G26 17 41 54 41 0.2E-3
R249 41 17 8E6
C53 18 22 35E-12
R250 8 47 2E3
R251 8 49 2E3
C54 47 49 4.8E-12
C55 28 0 6E-12
C56 27 0 6E-12
C57 22 0 0.5E-12
D39 43 6 DD
D40 55 45 DD
Q24 55 14 20 QLP
M69 57 58 20 20 PIN L=6U W=500U
E83 39 0 28 0 1
E84 38 0 4 0 1
M70 58 58 20 20 PIN L=6U W=500U
V100 57 10 1
R252 22 44 70
R253 42 22 25
J9 59 28 59 JNC
J10 59 27 59 JNC
J11 27 60 27 JNC
J12 28 60 28 JNC
C58 28 61 9E-12
E85 62 41 49 47 1
R254 62 54 1E4
C59 54 41 1.8E-12
G27 63 41 17 41 -1E-3
G28 41 64 17 41 1E-3
G29 41 65 51 8 1E-3
G30 66 41 20 46 1E-3
D41 66 63 DD
D42 64 65 DD
R255 63 66 100E6
R256 65 64 100E6
R257 66 20 1E3
R258 8 65 1E3
E86 20 52 20 66 1
E87 53 8 65 8 1
R259 64 41 1E6
R260 65 41 1E6
R261 41 66 1E6
R262 41 63 1E6
R263 40 28 1E9
R264 36 40 1E9
R265 37 36 1E9
R266 4 27 1E9
R267 41 54 1E9
R268 52 20 1E9
R269 8 53 1E9
R270 32 0 1E9
I37 5 2 580E-6
L4 22 1 4E-9
R280 22 1 400
V107 20 59 0.9
V108 60 8 -0.2
R284 46 20 1E6
R285 8 51 1E6
R286 16 43 1E6
R287 15 45 1E6
R289 61 27 100
R291 50 27 36E3
R292 48 56 36E3
E98 20 13 5 15 3
E99 12 8 16 2 3
I49 27 0 120E-12
I51 28 0 120E-12
I57 46 51 220E-6
I58 58 8 360E-6
C60 28 67 0.01E-12
C61 4 68 0.01E-12
R313 37 3 1E9
R314 0 67 1E9
R315 0 68 1E9
E103 3 37 72 0 1
R317 0 69 1E9
R318 72 69 10
C62 72 0 200E-9
R319 67 70 10
R320 68 71 10
C63 67 0 20E-9
C64 68 0 20E-9
R323 41 22 100E3
R324 70 0 1E9
R325 71 0 1E9
.MODEL DVN D KF=2E-11 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS
* END LMP2016 MODEL

* BEGIN MODEL LMP2021
* Rev. A, September, 2008
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*
* NOTE - THIS MODEL REQUIRES THE USER TO SET UP FOUR COMPONENTS FOR
* THE DESIRED POSITIVE INPUT BIAS CURRENT, NEGATIVE INPUT BIAS CURRENT,
* INPUT REFERRED VOLTAGE NOISE, AND INPUT OFFSET VOLTAGE. PLEASE SEE
* THE COMMENTS BELOW AND THE DATA SHEET IN ORDER TO DETERMINE THE BEST
* VALUES FOR THESE FOUR COMPONENTS IN ANY GIVEN APPLICATION.
*//////////////////////////////////////////////////////////////////////
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  4   3   5  2  1
.SUBCKT LMP2021 4 3 5 2 1
*
*////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* VERSUS FREQUENCY, SLEW RATE, COMMON MODE REJECTION WITH
* FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
* INPUT VOLTAGE NOISE, INPUT CURRENT NOISE, INPUT BIAS
* CURRENT, INPUT COMMON MODE RANGE, INPUT OFFSET VOLTAGE
* WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT VS
* VOLTAGE AND TEMPERATURE. NOTE THAT MODEL ONLY GIVES
* APPROXIMATE OPEN LOOP PHASE VERSUS FREQUENCY BUT IS
* STABLE AT ALL GAINS 1 TO 10000.
*//////////////////////////////////////////////////////////
*
* BEGIN USER PROGRAMMING
*
* INPUT BIAS CURRENTS
* FOR MORE ACCURACY AT LOW BIAS CURRENTS CHANGE THE
* SPICE SIMULATION PARAMETER GMIN FROM ITS DEFAULT
* VALUE OF 1E-12 TO 1E-13
* V145 IS FOR THE POS INPUT AND V148 FOR NEG INPUT
* SCALING IS 10 PA PER VOLT DEFAULT IS 2.5 V = 25 PA
V145 70 0 2.5
V148 71 0 2.5
***************************************************
* INPUT REFERRED VOLTAGE NOISE
* GAIN SETS THE INOUT REFERRED VOLTAGE NOISE
* IN THE RANGE OF 11 TO 18 NV / ROOT HERTZ
* E15  NV/RHZ          E15  NV/RHZ          E15  NV/RHZ
* 0.3  = 11            0.4 = 11.3           0.5 = 11.6
* 0.6  = 12            0.7 = 12.4           0.8 = 12.9
* 0.9  = 13.4          1.0 = 14             1.1 = 14.6
* 1.2  = 15.3          1.3 = 15.9           1.4 = 16.6
* 1.5  = 17.3          1.6 = 18
* DEFAULT IS 11 NV/RHZ
E15 8 3 9 0 0.3
********************************************
* INPUT OFFSET VOLTAGE
* V139 SETS THE RELATIVE OFFSET VOLTAGE
* OFFSET VOLTAGE IS DEFAULTED FOR -0.4 UV
* AND MAY BE ADJUSTED UP AND DOWN LINEARLY
* BY MOVING V139 DEFAULT -5.31U UP OR DOWN
V139 10 25 -5.31U
* END USER PROGRAMMING
*//////////////////////////////////////////////////
D17 6 0 DIN
D18 7 0 DIN
I14 0 6 0.1E-3
I15 0 7 0.1E-3
G5 10 8 6 7 3E-14
E16 11 0 12 0 1
E17 13 0 14 0 1
E18 15 0 16 0 1
R56 11 17 1E6
R57 13 18 1E6
R58 15 19 1E6
R59 0 17 10
R60 0 18 10
R61 0 19 10
E19 20 21 19 0 -0.004
R62 22 16 1E3
R63 16 23 1E3
C15 11 17 1E-12
C16 13 18 1E-12
C17 15 19 1E-12
E20 24 20 18 0 -0.1
E21 25 24 17 0 0.1
R64 0 26 1E12
V52 26 0 1
G12 10 8 27 0 3.84E-5
R136 0 27 1E4
R137 0 27 1E4
R138 21 20 1E9
R139 20 24 1E9
R140 24 25 1E9
E54 23 0 10 0 1
E55 22 0 8 0 1
C23 10 8 0.25E-12
E57 21 4 28 0 2.25E-6
R146 21 4 1E9
R147 0 26 1E12
Q41 29 30 14 QLN
R148 30 31 1E3
R149 32 33 1E3
R150 34 12 1.7
R151 14 35 1.7
R153 36 37 1500
R154 38 12 1.7
R155 14 39 1.7
D22 40 5 DD
D23 2 40 DD
E58 14 0 2 0 1
E59 12 0 5 0 1
R156 2 5 4E4
E60 41 14 12 14 0.5
D24 36 12 DD
D25 14 36 DD
R157 42 43 100
R158 44 45 100
G14 36 41 46 41 0.5E-4
R159 41 36 35E9
C24 37 47 4E-12
C25 40 0 1E-12
D26 45 29 DD
D27 48 43 DD
Q42 48 33 12 QLP
R160 40 49 1
R161 50 40 1
E61 51 41 52 53 -1
R162 51 46 1E4
C26 46 41 0.025E-12
G15 54 41 36 41 -1E-3
G16 41 55 36 41 1E-3
G17 41 56 57 14 1E-3
G18 58 41 12 59 1E-3
D28 58 54 DD
D29 55 56 DD
R163 54 58 100E6
R164 56 55 100E6
R165 58 12 1E3
R166 14 56 1E3
R167 55 41 1E6
R168 56 41 1E6
R169 41 58 1E6
R170 41 54 1E6
G19 5 2 26 0 0.8E-13
R171 41 46 1E9
R172 42 12 1E9
R173 14 44 1E9
G20 59 57 26 0 0.1E-3
I22 5 2 0.723E-3
L2 40 1 3E-9
R175 40 1 1E3
R176 59 12 1E8
R177 14 57 1E8
R178 35 45 1E8
R179 34 43 1E8
R180 0 26 1E9
E99 12 32 5 34 9
E100 31 14 35 2 9
E124 47 0 40 0 1
R719 36 47 7E11
I30 0 60 1E-3
D46 60 0 DD
R778 0 60 10E6
V127 60 28 0.65
R779 0 28 10E6
Q52 49 43 34 QLP
Q53 50 45 35 QLN
Q54 57 57 39 QLN
Q55 59 59 38 QLP
E144 12 42 12 58 1
E145 44 14 56 14 1
G23 5 0 49 40 1
G24 2 0 40 50 -1
G25 5 2 28 0 -1.3E-3
R792 61 62 1
R793 61 63 1
R794 52 12 1E4
R795 53 12 1E4
M8 52 10 62 62 NIN L=2U W=50U
M9 53 8 63 63 NIN L=2U W=50U
C106 10 0 12E-12
C107 8 0 12E-12
R796 0 9 1E4
R797 0 9 1E4
V141 12 64 1.26
M10 61 65 66 66 NIN L=2U W=50U
M11 65 65 66 66 NIN L=2U W=50U
V142 66 14 -0.7
J1 64 10 64 JC
J2 64 8 64 JC
I36 0 67 1E-3
D51 67 0 DD
V144 67 68 1.655
E153 69 0 68 0 -1
R800 0 68 1E9
G26 12 65 69 0 21.6E-6
G27 10 0 70 0 1E-11
G28 8 0 71 0 1E-11
R801 0 70 1E9
R803 0 71 1E9
R804 0 69 1E9
R805 3 8 1E9
.MODEL JC NJF IS=1E-22
.MODEL DD D
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=8E-15
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL NIN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP2021

* BEGIN MODEL LMP2022
* Rev. A, November, 2008
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*
* NOTE - THIS MODEL REQUIRES THE USER TO SET UP FOUR COMPONENTS FOR
* THE DESIRED POSITIVE INPUT BIAS CURRENT, NEGATIVE INPUT BIAS CURRENT,
* INPUT REFERRED VOLTAGE NOISE, AND INPUT OFFSET VOLTAGE. PLEASE SEE
* THE COMMENTS BELOW AND THE DATA SHEET IN ORDER TO DETERMINE THE BEST
* VALUES FOR THESE FOUR COMPONENTS IN ANY GIVEN APPLICATION.
*//////////////////////////////////////////////////////////////////////
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  4   3   5  2  1
.SUBCKT LMP2022 4 3 5 2 1
*
*////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* VERSUS FREQUENCY, SLEW RATE, COMMON MODE REJECTION WITH
* FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
* INPUT VOLTAGE NOISE, INPUT CURRENT NOISE, INPUT BIAS
* CURRENT, INPUT COMMON MODE RANGE, INPUT OFFSET VOLTAGE
* WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT for a 
* SINGLE AMPLIFIER VS VOLTAGE AND TEMPERATURE. NOTE THAT 
* MODEL ONLY GIVES APPROXIMATE OPEN LOOP PHASE VERSUS 
* FREQUENCY BUT IS STABLE AT ALL GAINS 1 TO 10000.
*
***NOTE THAT SUPPLY CURRENT MODELED IS FOR A SINGLE AMPLIFIER ONLY***
*
*//////////////////////////////////////////////////////////
*
* BEGIN USER PROGRAMMING
*
* INPUT BIAS CURRENTS
* FOR MORE ACCURACY AT LOW BIAS CURRENTS CHANGE THE
* SPICE SIMULATION PARAMETER GMIN FROM ITS DEFAULT
* VALUE OF 1E-12 TO 1E-13
* V145 IS FOR THE POS INPUT AND V148 FOR NEG INPUT
* SCALING IS 10 PA PER VOLT DEFAULT IS 2.5 V = 25 PA
V145 70 0 2.5
V148 71 0 2.5
***************************************************
* INPUT REFERRED VOLTAGE NOISE
* GAIN SETS THE INOUT REFERRED VOLTAGE NOISE
* IN THE RANGE OF 11 TO 18 NV / ROOT HERTZ
* E15  NV/RHZ          E15  NV/RHZ          E15  NV/RHZ
* 0.3  = 11            0.4 = 11.3           0.5 = 11.6
* 0.6  = 12            0.7 = 12.4           0.8 = 12.9
* 0.9  = 13.4          1.0 = 14             1.1 = 14.6
* 1.2  = 15.3          1.3 = 15.9           1.4 = 16.6
* 1.5  = 17.3          1.6 = 18
* DEFAULT IS 11 NV/RHZ
E15 8 3 9 0 0.3
********************************************
* INPUT OFFSET VOLTAGE
* V139 SETS THE RELATIVE OFFSET VOLTAGE
* OFFSET VOLTAGE IS DEFAULTED FOR -0.4 UV
* AND MAY BE ADJUSTED UP AND DOWN LINEARLY
* BY MOVING V139 DEFAULT -5.31U UP OR DOWN
V139 10 25 -5.31U
* END USER PROGRAMMING
*//////////////////////////////////////////////////
D17 6 0 DIN
D18 7 0 DIN
I14 0 6 0.1E-3
I15 0 7 0.1E-3
G5 10 8 6 7 3E-14
E16 11 0 12 0 1
E17 13 0 14 0 1
E18 15 0 16 0 1
R56 11 17 1E6
R57 13 18 1E6
R58 15 19 1E6
R59 0 17 10
R60 0 18 10
R61 0 19 10
E19 20 21 19 0 -0.004
R62 22 16 1E3
R63 16 23 1E3
C15 11 17 1E-12
C16 13 18 1E-12
C17 15 19 1E-12
E20 24 20 18 0 -0.1
E21 25 24 17 0 0.1
R64 0 26 1E12
V52 26 0 1
G12 10 8 27 0 3.84E-5
R136 0 27 1E4
R137 0 27 1E4
R138 21 20 1E9
R139 20 24 1E9
R140 24 25 1E9
E54 23 0 10 0 1
E55 22 0 8 0 1
C23 10 8 0.25E-12
E57 21 4 28 0 2.25E-6
R146 21 4 1E9
R147 0 26 1E12
Q41 29 30 14 QLN
R148 30 31 1E3
R149 32 33 1E3
R150 34 12 1.7
R151 14 35 1.7
R153 36 37 1500
R154 38 12 1.7
R155 14 39 1.7
D22 40 5 DD
D23 2 40 DD
E58 14 0 2 0 1
E59 12 0 5 0 1
R156 2 5 4E4
E60 41 14 12 14 0.5
D24 36 12 DD
D25 14 36 DD
R157 42 43 100
R158 44 45 100
G14 36 41 46 41 0.5E-4
R159 41 36 35E9
C24 37 47 4E-12
C25 40 0 1E-12
D26 45 29 DD
D27 48 43 DD
Q42 48 33 12 QLP
R160 40 49 1
R161 50 40 1
E61 51 41 52 53 -1
R162 51 46 1E4
C26 46 41 0.025E-12
G15 54 41 36 41 -1E-3
G16 41 55 36 41 1E-3
G17 41 56 57 14 1E-3
G18 58 41 12 59 1E-3
D28 58 54 DD
D29 55 56 DD
R163 54 58 100E6
R164 56 55 100E6
R165 58 12 1E3
R166 14 56 1E3
R167 55 41 1E6
R168 56 41 1E6
R169 41 58 1E6
R170 41 54 1E6
G19 5 2 26 0 0.8E-13
R171 41 46 1E9
R172 42 12 1E9
R173 14 44 1E9
G20 59 57 26 0 0.1E-3
I22 5 2 0.723E-3
L2 40 1 3E-9
R175 40 1 1E3
R176 59 12 1E8
R177 14 57 1E8
R178 35 45 1E8
R179 34 43 1E8
R180 0 26 1E9
E99 12 32 5 34 9
E100 31 14 35 2 9
E124 47 0 40 0 1
R719 36 47 7E11
I30 0 60 1E-3
D46 60 0 DD
R778 0 60 10E6
V127 60 28 0.65
R779 0 28 10E6
Q52 49 43 34 QLP
Q53 50 45 35 QLN
Q54 57 57 39 QLN
Q55 59 59 38 QLP
E144 12 42 12 58 1
E145 44 14 56 14 1
G23 5 0 49 40 1
G24 2 0 40 50 -1
G25 5 2 28 0 -1.3E-3
R792 61 62 1
R793 61 63 1
R794 52 12 1E4
R795 53 12 1E4
M8 52 10 62 62 NIN L=2U W=50U
M9 53 8 63 63 NIN L=2U W=50U
C106 10 0 12E-12
C107 8 0 12E-12
R796 0 9 1E4
R797 0 9 1E4
V141 12 64 1.26
M10 61 65 66 66 NIN L=2U W=50U
M11 65 65 66 66 NIN L=2U W=50U
V142 66 14 -0.7
J1 64 10 64 JC
J2 64 8 64 JC
I36 0 67 1E-3
D51 67 0 DD
V144 67 68 1.655
E153 69 0 68 0 -1
R800 0 68 1E9
G26 12 65 69 0 21.6E-6
G27 10 0 70 0 1E-11
G28 8 0 71 0 1E-11
R801 0 70 1E9
R803 0 71 1E9
R804 0 69 1E9
R805 3 8 1E9
.MODEL JC NJF IS=1E-22
.MODEL DD D
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=8E-15
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL NIN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP2022

* BEGIN MODEL LMP2231
* Rev.a. 04/2008
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* PSPICE Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE, INPUT BIAS CURRENT, INPUT BIAS CURRENT TEMPERATURE
* EFFECTS, INPUT COMMON MODE RANGE, INPUT OFFSET VOLTAGE
* WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT VS
* VOLTAGE AND TEMPERATURE.
*////////////////////////////////////////////////////////////////////
/
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP2231 3 4 5 2 1
*/////////////////////////////////////////////////////////////////////
* USE V18 BELOW TO ADJUST OFFSET
* PRESENT VALUE OF 110 UV GIVES 150 UV NET
* NOTE THAT VOS CHANGES VIA CMRR,PSRR, AND TCVOS
* ADJUST UP OR DN FROM 110 UV
V18 23 52 110U
*/////////////////////////////////////////////////////////////////////
* NOTE
* USE ANALYSIS OPTION GMIN OF 1E-13 TO 1E-15 AND
* RELTOL = 0.00001 TO 0.000001 FOR ACCURATE INPUT
* BIAS CURRENT
*/////////////////////////////////////////////////////////////////////
Q20 6 7 8 QNL
R3 9 10 2
R4 11 10 2
R10 7 12 100
R11 13 14 100
R12 14 5 25
R13 2 12 32
R17 15 16 25
R18 8 17 32
D5 1 5 DD
D6 2 1 DD
D7 18 0 DIN
D8 19 0 DIN
I8 0 18 0.1E-3
I9 0 19 0.1E-3
E2 8 0 2 0 1
E3 16 0 5 0 1
D9 20 0 DVN
D10 21 0 DVN
I10 0 20 0.2E-6
I11 0 21 0.2E-6
E4 22 4 20 21 0.326
G2 23 4 18 19 4.8E-6
E5 24 0 16 0 1
E6 25 0 8 0 1
E7 26 0 27 0 1
R30 24 28 1E6
R31 25 29 1E6
R32 26 30 1E6
R33 0 28 100
R34 0 29 100
R35 0 30 100
E10 31 32 30 0 3.4E-3
R36 33 27 1E3
R37 27 34 1E3
C6 24 28 0.2E-12
C7 25 29 0.2E-12
C8 26 30 2E-12
E11 35 31 29 0 1E-3
E12 23 35 28 0 1E-2
E14 36 8 16 8 0.51
D11 37 16 DD
D12 8 37 DD
M1 38 39 12 12 HVN L=3U W=500U
M2 40 41 14 14 HVP L=3U W=600U
M3 42 42 15 15 HVP L=3U W=600U
M4 43 44 9 9 HVP L=3U W=5.5U
M5 45 46 11 11 HVP L=3U W=5.5U
M8 47 47 17 17 HVN L=3U W=500U
R43 48 41 100
R44 49 39 100
G3 37 36 50 36 2E-6
R45 36 37 1.5E11
R46 8 43 2E5
R47 8 45 2E5
C13 43 45 0.2E-12
C14 23 0 6E-12
C15 22 0 6E-12
C16 1 0 3E-12
D13 39 6 DD
D14 51 41 DD
Q15 51 13 16 QPL
M19 53 54 16 16 PIN L=6U W=500U
I14 42 47 1.7E-7
E17 34 0 23 0 1
E18 33 0 4 0 1
M23 54 54 16 16 PIN L=6U W=500U
V21 53 10 0.01
R59 1 40 33
R60 38 1 33
J1 16 23 16 JC
J2 16 22 16 JC
J3 22 55 22 JC
J4 23 55 23 JC
C21 23 22 0.1E-12
E20 56 36 45 43 1
R62 56 50 1E4
C23 50 36 1E-12
G7 57 36 37 36 -1E-3
G8 36 58 37 36 1E-3
G9 36 59 47 8 1E-3
G10 60 36 16 42 1E-3
D17 60 57 DD
D18 58 59 DD
R66 57 60 1E11
R67 59 58 1E11
R68 60 16 1E3
R69 8 59 1E3
E23 16 48 16 60 1
E24 49 8 59 8 1
R70 58 36 1E11
R71 59 36 1E11
R72 36 60 1E11
R73 36 57 1E11
C27 41 40 70E-15
C28 38 39 70E-15
R74 2 5 2.31E6
G12 5 2 61 0 -1.03E-6
I20 0 62 1M
D20 62 0 DD
V24 62 61 0.71
R75 0 61 1E6
I21 5 2 7.23E-6
E25 63 0 1 0 1
C29 37 64 6.5E-12
R79 64 63 5E3
R80 37 63 1E12
V52 65 0 1
I63 0 66 1E-3
D23 66 0 DD
R307 0 66 10E6
V81 66 67 1.798
R308 0 67 20E6
E52 68 0 67 0 -0.875
R309 0 68 10E6
R310 69 68 10E6
M52 69 70 0 0 NEN L=2U W=1000U
V141 71 0 1
R311 71 70 1E6
M53 70 65 0 0 NEN L=2U W=100U
R312 0 67 20E6
G14 54 8 69 0 0.93E-6
D24 72 73 DL
V142 73 0 3
R313 0 72 1E8
G51 4 0 72 0 3.55E-12
I64 4 0 76E-15
G52 23 0 72 0 3.55E-12
I65 23 0 76E-15
E54 32 3 69 0 2.58E-4
R315 46 22 4.8E4
R316 52 44 4.8E4
R317 35 23 1E9
R318 31 35 1E9
R319 32 31 1E9
R320 4 22 1E9
V143 55 8 0.11
.MODEL JC NJF IS=1E-18
.MODEL QNL NPN
.MODEL QPL PNP
.MODEL DVN D KF=1.05E-16 IS=1E-16
.MODEL DIN D
.MODEL HVP PMOS KP=200U VTO=-0.7
.MODEL HVN NMOS KP=200U VTO=0.7
.MODEL DL D IS=0.95E-11 N=1.47 XTI=1.5
.MODEL DD D
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP2231

* BEGIN MODEL LMP7300
*/////////////////////////////////////////////////////////////
*Rev. a, September 2008
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*
* FEATURES INCLUDE OFFSET VOLTAGE, OFFSET VOLTAGE
* TEMPCO, IQ, IQ VS VCC, IQ VS TEMP, PROPAGATION
* DELAY VERSUS OVERDRIVE, OPEN COLLECTOR OUTPUT,
* OUTPUT SWING VS IO, INPUT COMMON MODE VOLTAGE
* RANGE, CMRR, PSRR, INPUT BIAS CURRENT, INTERNAL
* REFERENCE OUTPUT, REFERENCE TEMPCO, REFERENCE
* VOLTAGE NOISE VS FREQUENCY, REFERENCE LINE
* REGULATION, AND REFERENCE OUTPUT IMPEDANCE.
* PINOUT ORDER +IN -IN GND OUT HYSTN HYSTP REF V+
* PINOUT ORDER  1   2   3   4    5     6    7   8
.SUBCKT LMP7300 1 2 3 4 5 6 7 8
R81 9 8 0.5
R82 3 10 0.5
R83 11 12 1E5
R84 13 14 2.47E3
R85 15 16 0.5
R86 11 17 0.5
D21 18 8 DD
D22 3 18 DD
E25 11 0 3 0 1
E26 16 0 8 0 1
M24 19 20 10 10 NOUT L=3U W=6000U
M25 21 22 9 9 POUT L=3U W=6000U
M26 23 23 15 15 POUT L=3U W=6000U
M29 24 24 17 17 NOUT L=3U W=6000U
R96 25 22 100
R97 26 20 100
C32 14 18 1E-12
C36 18 0 1E-12
I28 23 24 0.5E-6
R105 18 21 17
R106 19 18 27
G16 27 28 13 28 -1E-3
G17 28 29 13 28 1E-3
G18 28 30 24 11 1E-3
G19 31 28 16 23 1E-3
D31 31 27 DD
D32 29 30 DD
R110 27 31 100E6
R111 30 29 100E6
R112 31 16 1E3
R113 11 30 1E3
E39 16 25 16 31 1
E40 26 11 30 11 1
R114 29 28 1E6
R115 30 28 1E6
R116 28 31 1E6
R117 28 27 1E6
R118 3 8 6.2E6
G20 8 3 32 0 -1.6E-5
D33 33 0 DD
V33 33 32 0.6
R119 0 32 1E6
I31 8 3 6.2E-6
I34 0 33 0.2U
E44 28 11 16 11 0.5
R120 34 35 1.2E6
D34 36 34 DD
D35 34 37 DD
V45 37 38 0.3
V46 39 36 0.3
C42 13 28 0.02E-12
R121 34 13 1.1E6
E45 39 28 40 0 1
E46 38 28 40 0 -1
D36 41 0 DD
I35 0 41 1.5E-6
V47 41 40 0.487
R122 0 40 1E9
D37 42 43 DD
D38 44 42 DD
G21 42 28 45 0 0.2E-3
R123 28 42 3.5E6
C43 42 28 6E-12
M30 35 42 43 43 POUT L=3U W=30U
M31 35 42 44 44 NOUT L=3U W=30U
V55 43 28 2.5
V56 44 28 -2.5
G24 0 45 46 47 1E-3
E58 48 49 50 0 30
E59 51 7 50 0 -30
V58 52 51 15
V59 53 48 -15
R144 48 0 1E12
R145 51 0 1E12
M43 7 53 49 54 PSW L=1.5U W=150U
M44 49 52 7 55 NSW L=1.5U W=150U
R146 54 0 1E12
R147 55 0 1E12
E60 56 57 58 0 30
E61 59 7 58 0 -30
V60 60 59 15
V61 61 56 -15
R148 56 0 1E12
R149 59 0 1E12
M45 7 61 57 62 PSW L=1.5U W=150U
M46 57 60 7 63 NSW L=1.5U W=150U
R150 62 0 1E12
R151 63 0 1E12
G25 0 45 7 57 -1E-3
G26 0 45 49 7 1E-3
R152 0 45 1K
M47 58 4 0 0 NOUT L=3U W=6000U
R155 58 64 1E5
V66 64 0 1
M48 50 58 0 0 NOUT L=3U W=6000U
R156 50 64 1E5
R157 65 49 1E6
R158 66 57 1E6
C44 45 0 400E-12
Q1 67 68 11 Q34A
R159 12 68 1E5
E66 12 11 18 11 1
C45 68 67 0.25E-12
E67 69 11 46 70 -100
M49 71 69 11 11 NCLP L=3U W=30U
V68 70 11 1
E68 72 11 46 16 100
M50 71 72 11 11 NCLP L=3U W=30U
E69 73 11 49 74 -100
M51 71 73 11 11 NCLP L=3U W=30U
V69 74 11 1
E70 75 11 49 16 100
M52 71 75 11 11 NCLP L=3U W=30U
E71 76 11 47 77 -100
M53 71 76 11 11 NCLP L=3U W=30U
V70 77 11 1
E72 78 11 47 16 100
M54 71 78 11 11 NCLP L=3U W=30U
E73 79 11 57 80 -100
M55 71 79 11 11 NCLP L=3U W=30U
V71 80 11 1
E74 81 11 57 16 100
M56 71 81 11 11 NCLP L=3U W=30U
R161 82 71 1E4
V72 82 11 3
R162 68 83 1
R164 11 75 1E12
R165 11 69 1E12
R166 11 76 1E12
R167 11 78 1E12
R168 11 72 1E12
R169 11 73 1E12
R170 11 79 1E12
R171 11 81 1E12
C47 71 82 1E-12
Q2 83 84 11 Q34B
G27 84 11 71 82 1E-5
D39 11 84 DD
I38 16 85 1.2E-9
R174 86 85 1E11
I39 16 87 1.2E-9
I40 16 88 1.2E-9
I41 16 89 1.2E-9
V73 11 86 0.75
C48 5 0 2E-12
C49 6 0 2E-12
C50 47 0 2E-12
C51 46 0 2E-12
C52 67 11 2E-12
R177 67 4 1
G28 0 3 67 4 1
D40 90 0 DVN
D41 91 0 DVN
I42 0 90 0.1E-3
I43 0 91 0.1E-3
E75 92 93 94 95 5
R178 93 92 1E9
E76 93 96 32 0 -4.21E-3
R179 96 93 1E9
R180 96 7 0.23
C53 7 11 2E-12
V75 92 11 2.04863
R181 90 94 1.1E6
R182 91 95 1.1E6
C54 94 95 9E-12
E77 97 0 98 0 1
R183 97 99 1E6
R184 0 99 100
E78 46 100 99 0 0.1
R185 101 98 1E3
R186 98 102 1E3
C55 97 99 2E-12
E79 102 0 47 0 1
E80 101 0 46 0 1
R187 100 46 1E9
R188 98 0 1E9
E81 103 0 16 0 1
R189 103 104 1E6
R190 0 104 100
E82 100 105 104 0 0.1
C56 103 104 2E-12
R191 105 100 1E9
E83 106 0 11 0 1
R192 106 107 1E6
R193 0 107 100
E84 105 1 107 0 -0.1
C57 106 107 2E-12
R194 1 105 1E9
V76 108 2 120U
R195 0 47 1E12
R196 0 2 1E12
R197 11 70 1E12
R198 11 77 1E12
R199 11 80 1E12
R200 11 74 1E12
E85 47 108 32 0 6.94E-4
R201 0 108 1E12
M57 85 85 86 86 NIM L=3U W=30U
M58 5 85 86 86 NIM L=3U W=30U
R202 86 87 1E11
M59 87 87 86 86 NIM L=3U W=30U
M60 6 87 86 86 NIM L=3U W=30U
R203 86 88 1E11
M61 88 88 86 86 NIM L=3U W=30U
M62 47 88 86 86 NIM L=3U W=30U
R204 86 89 1E11
M63 89 89 86 86 NIM L=3U W=30U
M64 46 89 86 86 NIM L=3U W=30U
E86 65 0 6 0 1
E87 66 0 5 0 1
R205 65 0 1E12
R206 66 0 1E12
.MODEL DVN D KF=3E-14 IS=1E-16
.MODEL JC NJF IS=1E-18
.MODEL DD D
.MODEL POUT PMOS KP=200U VTO=-0.7 LAMBDA=0.01
.MODEL NOUT NMOS KP=200U VTO=0.7 LAMBDA=0.01
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL NIM NMOS KP=200U VTO=0.7 IS=1E-18
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL NCLP NMOS KP=200U VTO=5 IS=1E-18
.MODEL NCSW NMOS KP=200U VTO=5 IS=1E-18
.MODEL Q34A NPN BF=1612 VAF=150 VAR=25
+RC=7 RB=41 RE=1.4 IKF=0.35E-01 ISE=0.45E-18
+TF=0.557E-10 CJC=0.791E-15 CJE=3.57E-15
+XTI=3.0 NE=1.5 ISC=0.15E-18 EG=1.11 VJC=0.75
+VJE=0.75 IS=0.50E-15 MJC=0.33 MJE=0.33 XTF=4.0
+NC =1.7 FC=0.50 RBM=29 IRB=0.50E-02
.MODEL Q34B NPN BF= 200 VAF= 96 VAR= 9.6
+RC=17 RB=41 RE=1.4 IKF=0.35E-01 ISE=0.45E-18
+TF=0.557E-10 CJC=0.791E-16 CJE=3.57E-16
+XTI=3.0 NE=1.5 ISC=0.15E-14 EG=1.11
.ENDS
* END MODEL LMP7300

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* LMP7702 SPICE MODEL PERFORMANCE
*///////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, GAIN AND PHASE, SLEW RATE, COMMON MODE
* REJECTION WITH FREQUENCY EFFECTS, POWER SUPPLY REJECTION
* WITH FREQUENCY EFFECTS, INPUT VOLTAGE NOISE WITH 1/F,
* INPUT CURRENT NOISE WITH F^2, QUIESCENT	CURRENT AND CHANGE
* WITH SUPPLY VOLTAGE AND TEMPERATURE, INPUT OFFSET VOLTAGE
* CHANGE NEAR THE POSITIVE RAIL, INPUT BIAS CURRENT, INPUT
* BIAS CURRENT VARIANCE WITH COMMON MODE VOLTAGE INCLUDING
* A STEEPER SLOPE BEYOND THE RAILS, AND INPUT AND OUTPUT
* CLAMP DIODES.THE MODEL HAS TWO INPUT STAGES FOR 300MV
* BEYOND THE RAIL OPERATION AND A RAIL TO RAIL OUTPUT STAGE
* THAT INCLUDES BODE CHANGES WITH LOAD, CLASS AB BIAS, AND
* ABILITY TO DRIVE LARGE CLOADS.
*/////////////////////////////////////////////////////////////
*  MODEL TEMP RANGE IS -55 TO +125 DEG C.
* NOTE THAT THE MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT
* ALL PARAMETERS TRACK THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////////
* Note:  Model is for single device only and simulated
*	 supply current is 1/2 of the total device current.
*///////////////////////////////////////////////////////////
* BEGIN MODEL LMP7702
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP7701 3 4 5 2 1
* BEGIN NOTES
* BECAUSE UNDER SOME CONDITIONS THE INPUT
* BIAS CURRENT OF THIS PART IS SO LOW,
* FOR ACCURATE BIAS CURRENTS YOU MAY NEED
* TO CHANGE THE ANALYSIS PARAMETER GMIN
* FROM THE DEFAULT VALUE OF 1E-12 TO
* THE VALUE OF 3E-13 IN THE OPTIONS LINE
* END NOTES
Q21 6 7 8 QNL
R86 9 10 75
R87 11 10 75
R88 7 12 100
R89 13 14 100
R90 15 5 3.5
R91 2 16 3.5
R93 17 18 1.5E3
R94 19 20 3.5
R95 8 21 3.5
D20 1 5 DD
D21 2 1 DD
D22 22 0 DIN
D23 23 0 DIN
I20 0 22 0.1E-3
I21 0 23 0.1E-3
E27 8 0 2 0 1
E28 20 0 5 0 1
D24 24 0 DVN
D25 25 0 DVN
I22 0 24 0.2E-6
I23 0 25 0.2E-6
E29 26 4 24 25 0.06
G12 27 4 22 23 4.8E-7
R96 2 5 50E3
E30 28 0 20 0 1
E31 29 0 8 0 1
E32 30 0 31 0 1
R98 28 32 1E6
R99 29 33 1E6
R100 30 34 1E6
R101 0 32 100
R102 0 33 100
R103 0 34 100
E33 35 3 34 0 -0.0015
R104 36 31 1E3
R105 31 37 1E3
C26 28 32 0.2E-12
C27 29 33 5E-12
C28 30 34 1E-12
E34 38 35 33 0 0.2
E35 27 38 32 0 0.17
E36 39 8 20 8 0.5
D26 17 20 DD
D27 8 17 DD
M24 40 41 16 16 NOUT L=3U W=500U
M25 42 43 15 15 POUT L=3U W=500U
M26 44 44 19 19 POUT L=3U W=500U
M27 45 46 9 9 PIN L=3U W=500U
M28 47 26 11 11 PIN L=3U W=500U
M29 48 48 21 21 NOUT L=3U W=500U
R106 49 43 100
R107 50 41 100
G13 17 39 51 39 0.2E-3
R108 39 17 7E8
C29 18 1 31E-12
R109 8 45 2E3
R110 8 47 2E3
C30 45 47 5E-12
C31 27 0 25E-12
C32 26 0 25E-12
C33 1 0 1E-12
D28 41 6 DD
D29 52 43 DD
Q22 52 13 20 QPL
V26 27 46 25U
M30 53 54 55 55 NIN L=3U W=500U
R111 56 55 75
M31 57 26 58 58 NIN L=3U W=500U
R112 56 58 75
R113 53 20 2E3
R114 57 20 2E3
C34 53 57 5E-12
V27 46 54 -50U
M32 59 60 61 61 PIN L=6U W=500U
M33 62 63 20 20 PIN L=6U W=500U
V28 20 60 1.3
M34 56 59 8 8 NIN L=6U W=500U
M35 59 59 8 8 NIN L=6U W=500U
G14 17 39 64 39 0.2E-3
I24 44 48 40E-6
E37 37 0 27 0 1
E38 36 0 4 0 1
M36 63 63 20 20 PIN L=6U W=500U
I25 63 8 80E-6
V29 62 10 0
R115 1 42 7
R116 40 1 7
J5 65 27 65 JN
J6 65 26 65 JN
J7 26 66 26 JN
J8 27 66 27 JN
C35 27 26 4E-12
E39 67 39 57 53 1
R117 67 64 10E3
C36 64 39 5E-12
E40 68 39 47 45 1
R118 68 51 10E3
C37 51 39 5E-12
G15 69 39 17 39 -1E-3
G16 39 70 17 39 1E-3
G17 39 71 48 8 1E-3
G18 72 39 20 44 1E-3
D30 72 69 DD
D31 70 71 DD
R120 69 72 100E6
R121 71 70 100E6
R122 72 20 1E3
R123 8 71 1E3
E41 20 49 20 72 1
E42 50 8 71 8 1
R124 70 39 1E6
R125 71 39 1E6
R126 39 72 1E6
R127 39 69 1E6
G19 5 2 73 0 -470U
I26 0 74 1E-3
D32 74 0 DD
V31 74 73 0.71
R128 0 73 1E6
R129 38 27 1E9
R130 35 38 1E9
R131 3 35 1E9
R132 4 26 1E9
R133 39 51 1E9
R134 39 64 1E9
R135 49 20 1E9
R136 8 50 1E9
R137 31 0 1E9
R138 61 62 3K
E43 14 20 5 15 -3.1
E44 12 8 16 2 3.1
R139 17 1 5E10
V33 20 65 0.22
V34 66 8 0.22
R142 44 20 1E9
R143 8 48 1E9
D33 27 26 DC
D34 26 27 DC
I27 5 2 535E-6
R144 63 20 1E9
.MODEL JN NJF IS=1E-20
.MODEL DVN D KF=5E-16 IS=1E-16
.MODEL DIN D
.MODEL DD D
.MODEL DC D IS=1E-17 RS=10
.MODEL QNL NPN
.MODEL QPL PNP
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS
* END MODEL LMP7702

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* LMP7704 SPICE MODEL PERFORMANCE
*///////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, GAIN AND PHASE, SLEW RATE, COMMON MODE
* REJECTION WITH FREQUENCY EFFECTS, POWER SUPPLY REJECTION
* WITH FREQUENCY EFFECTS, INPUT VOLTAGE NOISE WITH 1/F,
* INPUT CURRENT NOISE WITH F^2, QUIESCENT	CURRENT AND CHANGE
* WITH SUPPLY VOLTAGE AND TEMPERATURE, INPUT OFFSET VOLTAGE
* CHANGE NEAR THE POSITIVE RAIL, INPUT BIAS CURRENT, INPUT
* BIAS CURRENT VARIANCE WITH COMMON MODE VOLTAGE INCLUDING
* A STEEPER SLOPE BEYOND THE RAILS, AND INPUT AND OUTPUT
* CLAMP DIODES.THE MODEL HAS TWO INPUT STAGES FOR 300MV
* BEYOND THE RAIL OPERATION AND A RAIL TO RAIL OUTPUT STAGE
* THAT INCLUDES BODE CHANGES WITH LOAD, CLASS AB BIAS, AND
* ABILITY TO DRIVE LARGE CLOADS.
*/////////////////////////////////////////////////////////////
*  MODEL TEMP RANGE IS -55 TO +125 DEG C.
* NOTE THAT THE MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT
* ALL PARAMETERS TRACK THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////////
* Note:  Model is for single device only and simulated
*	 supply current is 1/4 of the total device current.
*///////////////////////////////////////////////////////////
* BEGIN MODEL LMP7704
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP7701 3 4 5 2 1
* BEGIN NOTES
* BECAUSE UNDER SOME CONDITIONS THE INPUT
* BIAS CURRENT OF THIS PART IS SO LOW,
* FOR ACCURATE BIAS CURRENTS YOU MAY NEED
* TO CHANGE THE ANALYSIS PARAMETER GMIN
* FROM THE DEFAULT VALUE OF 1E-12 TO
* THE VALUE OF 3E-13 IN THE OPTIONS LINE
* END NOTES
Q21 6 7 8 QNL
R86 9 10 75
R87 11 10 75
R88 7 12 100
R89 13 14 100
R90 15 5 3.5
R91 2 16 3.5
R93 17 18 1.5E3
R94 19 20 3.5
R95 8 21 3.5
D20 1 5 DD
D21 2 1 DD
D22 22 0 DIN
D23 23 0 DIN
I20 0 22 0.1E-3
I21 0 23 0.1E-3
E27 8 0 2 0 1
E28 20 0 5 0 1
D24 24 0 DVN
D25 25 0 DVN
I22 0 24 0.2E-6
I23 0 25 0.2E-6
E29 26 4 24 25 0.06
G12 27 4 22 23 4.8E-7
R96 2 5 50E3
E30 28 0 20 0 1
E31 29 0 8 0 1
E32 30 0 31 0 1
R98 28 32 1E6
R99 29 33 1E6
R100 30 34 1E6
R101 0 32 100
R102 0 33 100
R103 0 34 100
E33 35 3 34 0 -0.0015
R104 36 31 1E3
R105 31 37 1E3
C26 28 32 0.2E-12
C27 29 33 5E-12
C28 30 34 1E-12
E34 38 35 33 0 0.2
E35 27 38 32 0 0.17
E36 39 8 20 8 0.5
D26 17 20 DD
D27 8 17 DD
M24 40 41 16 16 NOUT L=3U W=500U
M25 42 43 15 15 POUT L=3U W=500U
M26 44 44 19 19 POUT L=3U W=500U
M27 45 46 9 9 PIN L=3U W=500U
M28 47 26 11 11 PIN L=3U W=500U
M29 48 48 21 21 NOUT L=3U W=500U
R106 49 43 100
R107 50 41 100
G13 17 39 51 39 0.2E-3
R108 39 17 7E8
C29 18 1 31E-12
R109 8 45 2E3
R110 8 47 2E3
C30 45 47 5E-12
C31 27 0 25E-12
C32 26 0 25E-12
C33 1 0 1E-12
D28 41 6 DD
D29 52 43 DD
Q22 52 13 20 QPL
V26 27 46 25U
M30 53 54 55 55 NIN L=3U W=500U
R111 56 55 75
M31 57 26 58 58 NIN L=3U W=500U
R112 56 58 75
R113 53 20 2E3
R114 57 20 2E3
C34 53 57 5E-12
V27 46 54 -50U
M32 59 60 61 61 PIN L=6U W=500U
M33 62 63 20 20 PIN L=6U W=500U
V28 20 60 1.3
M34 56 59 8 8 NIN L=6U W=500U
M35 59 59 8 8 NIN L=6U W=500U
G14 17 39 64 39 0.2E-3
I24 44 48 40E-6
E37 37 0 27 0 1
E38 36 0 4 0 1
M36 63 63 20 20 PIN L=6U W=500U
I25 63 8 80E-6
V29 62 10 0
R115 1 42 7
R116 40 1 7
J5 65 27 65 JN
J6 65 26 65 JN
J7 26 66 26 JN
J8 27 66 27 JN
C35 27 26 4E-12
E39 67 39 57 53 1
R117 67 64 10E3
C36 64 39 5E-12
E40 68 39 47 45 1
R118 68 51 10E3
C37 51 39 5E-12
G15 69 39 17 39 -1E-3
G16 39 70 17 39 1E-3
G17 39 71 48 8 1E-3
G18 72 39 20 44 1E-3
D30 72 69 DD
D31 70 71 DD
R120 69 72 100E6
R121 71 70 100E6
R122 72 20 1E3
R123 8 71 1E3
E41 20 49 20 72 1
E42 50 8 71 8 1
R124 70 39 1E6
R125 71 39 1E6
R126 39 72 1E6
R127 39 69 1E6
G19 5 2 73 0 -470U
I26 0 74 1E-3
D32 74 0 DD
V31 74 73 0.71
R128 0 73 1E6
R129 38 27 1E9
R130 35 38 1E9
R131 3 35 1E9
R132 4 26 1E9
R133 39 51 1E9
R134 39 64 1E9
R135 49 20 1E9
R136 8 50 1E9
R137 31 0 1E9
R138 61 62 3K
E43 14 20 5 15 -3.1
E44 12 8 16 2 3.1
R139 17 1 5E10
V33 20 65 0.22
V34 66 8 0.22
R142 44 20 1E9
R143 8 48 1E9
D33 27 26 DC
D34 26 27 DC
I27 5 2 535E-6
R144 63 20 1E9
.MODEL JN NJF IS=1E-20
.MODEL DVN D KF=5E-16 IS=1E-16
.MODEL DIN D
.MODEL DD D
.MODEL DC D IS=1E-17 RS=10
.MODEL QNL NPN
.MODEL QPL PNP
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS
* END MODEL LMP7704

* BEGIN MODEL LMP7708
* Rev. a 12/2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP7708 3 4 5 2 1
*//////////////////////////////////////////////////////////////////
* BEGIN NOTES
* BECAUSE UNDER SOME CONDITIONS THE INPUT
* BIAS CURRENT OF THIS PART IS SO LOW,
* FOR ACCURATE BIAS CURRENTS YOU MAY NEED
* TO CHANGE THE SPICE ANALYSIS PARAMETER
* GMIN FROM THE DEFAULT VALUE OF 1E-12 TO
* THE VALUE OF 3E-13
*//////////////////////////////////////////////////////////////////
* THE TWO LINES BELOW CONTROL OFFSET
* THIS LINE CONTROLS BASE OFFSET
* FOR VCM FROM
* (-V-0.2) TO (+V-1.2) VOLTS
V26 27 46 -25E-6
* THIS LINE CONTROLS ADDITIONAL OFFSET
* FOR VCM FROM
* (+V-1.2) TO (+V+0.2) VOLTS
V27 46 54 50E-6
* END NOTES
*//////////////////////////////////////////////////////////////////////
* BEGIN FEATURES
* OUTPUT SWING, OUTPUT CURRENT THRU THE SUPPLY RAILS,
* GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
* WITH FREQUENCY EFFECTS, POWER SUPPLY REJECTION WITH
* FREQUENCY EFFECTS, INPUT VOLTAGE NOISE WITH 1/F,
* INPUT CURRENT NOISE, QUIESCENT CURRENT AND CHANGE
* WITH SUPPLY VOLTAGE AND TEMPERATURE, INPUT OFFSET
* VOLTAGE CHANGE NEAR THE POSITIVE RAIL, INPUT BIAS
* CURRENT, INPUT BIAS CURRENT VARIANCE WITH COMMON
* MODE VOLTAGE INCLUDING A STEEPER SLOPE BEYOND THE
* RAILS, AND INPUT AND OUTPUT CLAMP DIODES. OUTPUT
* STAGE THAT INCLUDES BODE CHANGES WITH LOAD, CLASS
* AB BIAS, AND ABILITY TO DRIVE LARGE CLOADS.
* END FEATURES
* NOTE THAT SUPPLY CURRENT MODELED IS THAT OF A SINGLE AMPLIFIER ONLY
*///////////////////////////////////////////////////////////////////////////
Q21 6 7 8 QNL
R86 9 10 75
R87 11 10 75
R88 7 12 100
R89 13 14 100
R90 15 5 3.5
R91 2 16 3.5
R93 17 18 5
R94 19 20 3.5
R95 8 21 3.5
D20 1 5 DD
D21 2 1 DD
D22 22 0 DIN
D23 23 0 DIN
I20 0 22 0.1E-3
I21 0 23 0.1E-3
E27 8 0 2 0 1
E28 20 0 5 0 1
D24 24 0 DVN
D25 25 0 DVN
I22 0 24 0.2E-6
I23 0 25 0.2E-6
E29 26 4 24 25 0.06
G12 27 4 22 23 4.8E-7
R96 2 5 50E3
E30 28 0 20 0 1
E31 29 0 8 0 1
E32 30 0 31 0 1
R98 28 32 1E6
R99 29 33 1E6
R100 30 34 1E6
R101 0 32 100
R102 0 33 100
R103 0 34 100
E33 35 3 34 0 1E-4
R104 36 31 1E3
R105 31 37 1E3
C26 28 32 0.2E-12
C27 29 33 5E-12
C28 30 34 1E-12
E34 38 35 33 0 -0.05
E35 27 38 32 0 0.05
E36 39 8 20 8 0.5
D26 17 20 DD
D27 8 17 DD
M24 40 41 16 16 NOUT L=3U W=500U
M25 42 43 15 15 POUT L=3U W=500U
M26 44 44 19 19 POUT L=3U W=500U
M27 45 46 9 9 PIN L=3U W=500U
M28 47 26 11 11 PIN L=3U W=500U
M29 48 48 21 21 NOUT L=3U W=500U
R106 49 43 100
R107 50 41 100
G13 17 39 51 39 0.2E-3
R108 39 17 2.5E8
R139 17 1 2E10
C29 18 1 5.3E-12
R109 8 45 2E3
R110 8 47 2E3
C30 45 47 4E-12
C31 27 0 25E-12
C32 26 0 25E-12
C33 1 0 1E-12
D28 41 6 DD
D29 52 43 DD
Q22 52 13 20 QPL
M30 53 54 55 55 NIN L=3U W=500U
R111 56 55 75
M31 57 26 58 58 NIN L=3U W=500U
R112 56 58 75
R113 53 20 2E3
R114 57 20 2E3
C34 53 57 4E-12
M32 59 60 61 61 PIN L=6U W=500U
M33 62 63 20 20 PIN L=6U W=500U
V28 20 60 1.3
M34 56 59 8 8 NIN L=6U W=500U
M35 59 59 8 8 NIN L=6U W=500U
G14 17 39 64 39 0.2E-3
I24 44 48 40E-6
E37 37 0 27 0 1
E38 36 0 4 0 1
M36 63 63 20 20 PIN L=6U W=500U
I25 63 8 80E-6
V29 62 10 0
R115 1 42 7
R116 40 1 7
J5 65 27 65 JN
J6 65 26 65 JN
J7 26 66 26 JN
J8 27 66 27 JN
C35 27 26 4E-12
E39 67 39 57 53 1
R117 67 64 10E3
C36 64 39 1.5E-12
E40 68 39 47 45 1
R118 68 51 10E3
C37 51 39 1.5E-12
G15 69 39 17 39 -1E-3
G16 39 70 17 39 1E-3
G17 39 71 48 8 1E-3
G18 72 39 20 44 1E-3
D30 72 69 DD
D31 70 71 DD
R120 69 72 100E6
R121 71 70 100E6
R122 72 20 1E3
R123 8 71 1E3
E41 20 49 20 72 1
E42 50 8 71 8 1
R124 70 39 1E6
R125 71 39 1E6
R126 39 72 1E6
R127 39 69 1E6
G19 5 2 73 0 -470U
I26 0 74 1E-3
D32 74 0 DD
V31 74 73 0.71
R128 0 73 1E6
R129 38 27 1E9
R130 35 38 1E9
R131 3 35 1E9
R132 4 26 1E9
R133 39 51 1E9
R134 39 64 1E9
R135 49 20 1E9
R136 8 50 1E9
R137 31 0 1E9
R138 61 62 3K
E43 14 20 5 15 -3.1
E44 12 8 16 2 3.1
V33 20 65 0.22
V34 66 8 0.22
R142 44 20 1E9
R143 8 48 1E9
D33 27 26 DC
D34 26 27 DC
I27 5 2 535E-6
R144 63 20 1E9
.MODEL JN NJF IS=1E-20
.MODEL DVN D KF=5E-16 IS=1E-16
.MODEL DIN D
.MODEL DD D
.MODEL DC D IS=1E-17 RS=10
.MODEL QNL NPN
.MODEL QPL PNP
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS
* END MODEL LMP7708

* BEGIN MODEL LMP7707
* Rev. a 12/2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP7707 3 4 5 2 1
*//////////////////////////////////////////////////////////////////
* BEGIN NOTES
* BECAUSE UNDER SOME CONDITIONS THE INPUT
* BIAS CURRENT OF THIS PART IS SO LOW,
* FOR ACCURATE BIAS CURRENTS YOU MAY NEED
* TO CHANGE THE SPICE ANALYSIS PARAMETER
* GMIN FROM THE DEFAULT VALUE OF 1E-12 TO
* THE VALUE OF 3E-13
*//////////////////////////////////////////////////////////////////
* THE TWO LINES BELOW CONTROL OFFSET
* THIS LINE CONTROLS BASE OFFSET
* FOR VCM FROM
* (-V-0.2) TO (+V-1.2) VOLTS
V26 27 46 -25E-6
* THIS LINE CONTROLS ADDITIONAL OFFSET
* FOR VCM FROM
* (+V-1.2) TO (+V+0.2) VOLTS
V27 46 54 50E-6
* END NOTES
*//////////////////////////////////////////////////////////////////////
* BEGIN FEATURES
* OUTPUT SWING, OUTPUT CURRENT THRU THE SUPPLY RAILS,
* GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
* WITH FREQUENCY EFFECTS, POWER SUPPLY REJECTION WITH
* FREQUENCY EFFECTS, INPUT VOLTAGE NOISE WITH 1/F,
* INPUT CURRENT NOISE, QUIESCENT CURRENT AND CHANGE
* WITH SUPPLY VOLTAGE AND TEMPERATURE, INPUT OFFSET
* VOLTAGE CHANGE NEAR THE POSITIVE RAIL, INPUT BIAS
* CURRENT, INPUT BIAS CURRENT VARIANCE WITH COMMON
* MODE VOLTAGE INCLUDING A STEEPER SLOPE BEYOND THE
* RAILS, AND INPUT AND OUTPUT CLAMP DIODES. OUTPUT
* STAGE THAT INCLUDES BODE CHANGES WITH LOAD, CLASS
* AB BIAS, AND ABILITY TO DRIVE LARGE CLOADS.
* END FEATURES
*///////////////////////////////////////////////////////////////////////////
Q21 6 7 8 QNL
R86 9 10 75
R87 11 10 75
R88 7 12 100
R89 13 14 100
R90 15 5 3.5
R91 2 16 3.5
R93 17 18 5
R94 19 20 3.5
R95 8 21 3.5
D20 1 5 DD
D21 2 1 DD
D22 22 0 DIN
D23 23 0 DIN
I20 0 22 0.1E-3
I21 0 23 0.1E-3
E27 8 0 2 0 1
E28 20 0 5 0 1
D24 24 0 DVN
D25 25 0 DVN
I22 0 24 0.2E-6
I23 0 25 0.2E-6
E29 26 4 24 25 0.06
G12 27 4 22 23 4.8E-7
R96 2 5 50E3
E30 28 0 20 0 1
E31 29 0 8 0 1
E32 30 0 31 0 1
R98 28 32 1E6
R99 29 33 1E6
R100 30 34 1E6
R101 0 32 100
R102 0 33 100
R103 0 34 100
E33 35 3 34 0 1E-4
R104 36 31 1E3
R105 31 37 1E3
C26 28 32 0.2E-12
C27 29 33 5E-12
C28 30 34 1E-12
E34 38 35 33 0 -0.05
E35 27 38 32 0 0.05
E36 39 8 20 8 0.5
D26 17 20 DD
D27 8 17 DD
M24 40 41 16 16 NOUT L=3U W=500U
M25 42 43 15 15 POUT L=3U W=500U
M26 44 44 19 19 POUT L=3U W=500U
M27 45 46 9 9 PIN L=3U W=500U
M28 47 26 11 11 PIN L=3U W=500U
M29 48 48 21 21 NOUT L=3U W=500U
R106 49 43 100
R107 50 41 100
G13 17 39 51 39 0.2E-3
R108 39 17 2.5E8
R139 17 1 2E10
C29 18 1 5.3E-12
R109 8 45 2E3
R110 8 47 2E3
C30 45 47 4E-12
C31 27 0 25E-12
C32 26 0 25E-12
C33 1 0 1E-12
D28 41 6 DD
D29 52 43 DD
Q22 52 13 20 QPL
M30 53 54 55 55 NIN L=3U W=500U
R111 56 55 75
M31 57 26 58 58 NIN L=3U W=500U
R112 56 58 75
R113 53 20 2E3
R114 57 20 2E3
C34 53 57 4E-12
M32 59 60 61 61 PIN L=6U W=500U
M33 62 63 20 20 PIN L=6U W=500U
V28 20 60 1.3
M34 56 59 8 8 NIN L=6U W=500U
M35 59 59 8 8 NIN L=6U W=500U
G14 17 39 64 39 0.2E-3
I24 44 48 40E-6
E37 37 0 27 0 1
E38 36 0 4 0 1
M36 63 63 20 20 PIN L=6U W=500U
I25 63 8 80E-6
V29 62 10 0
R115 1 42 7
R116 40 1 7
J5 65 27 65 JN
J6 65 26 65 JN
J7 26 66 26 JN
J8 27 66 27 JN
C35 27 26 4E-12
E39 67 39 57 53 1
R117 67 64 10E3
C36 64 39 1.5E-12
E40 68 39 47 45 1
R118 68 51 10E3
C37 51 39 1.5E-12
G15 69 39 17 39 -1E-3
G16 39 70 17 39 1E-3
G17 39 71 48 8 1E-3
G18 72 39 20 44 1E-3
D30 72 69 DD
D31 70 71 DD
R120 69 72 100E6
R121 71 70 100E6
R122 72 20 1E3
R123 8 71 1E3
E41 20 49 20 72 1
E42 50 8 71 8 1
R124 70 39 1E6
R125 71 39 1E6
R126 39 72 1E6
R127 39 69 1E6
G19 5 2 73 0 -470U
I26 0 74 1E-3
D32 74 0 DD
V31 74 73 0.71
R128 0 73 1E6
R129 38 27 1E9
R130 35 38 1E9
R131 3 35 1E9
R132 4 26 1E9
R133 39 51 1E9
R134 39 64 1E9
R135 49 20 1E9
R136 8 50 1E9
R137 31 0 1E9
R138 61 62 3K
E43 14 20 5 15 -3.1
E44 12 8 16 2 3.1
V33 20 65 0.22
V34 66 8 0.22
R142 44 20 1E9
R143 8 48 1E9
D33 27 26 DC
D34 26 27 DC
I27 5 2 535E-6
R144 63 20 1E9
.MODEL JN NJF IS=1E-20
.MODEL DVN D KF=5E-16 IS=1E-16
.MODEL DIN D
.MODEL DD D
.MODEL DC D IS=1E-17 RS=10
.MODEL QNL NPN
.MODEL QPL PNP
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS
* END MODEL LMP7707

* BEGIN MODEL LMP7715
*//////////////////////////////////////////////////////////////
*Rev.a August-2006
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
*THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
*OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
*WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
*INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT
*CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
*INPUT OFFSET, HIGH CLOAD EFFECTS, QUIESCENT CURRENT, AND
*QUIESCENT CURRENT VS VOLTAGE
*//////////////////////////////
*MODEL TEMP RANGE IS -55 TO +125 DEG C.
*NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL
*PARAMETERS TRACK THOSE OF THE REAL PART.
*//////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   6  2  1
.SUBCKT LMP7715 3 4 6 2 1
Q12 7 8 9 QP
Q13 10 10 11 QP
Q14 12 12 10 QP
Q15 9 13 11 QP
Q17 14 9 15 QOP
Q18 16 16 17 QN
Q19 17 17 18 QN
Q20 7 19 20 QN
Q21 21 7 22 QON
Q22 9 16 7 QN
R10 19 22 100
R11 13 15 100
R12 15 6 3
R13 2 22 30
G1 7 20 23 24 -2E-4
R16 23 25 300
C2 25 1 20E-12
R17 8 12 3
R18 20 18 30
D5 1 6 DD
D6 2 1 DD
E2 20 0 2 0 1
E3 11 0 6 0 1
I12 6 2 1E-6
R22 26 6 13E3
G4 23 24 27 28 2E-3
R40 23 24 2E6
E14 24 20 11 20 0.5
D11 23 11 DD
D12 20 23 DD
C11 1 0 0.5E-12
R41 21 1 30
R42 1 14 3
Q23 9 29 11 QP
Q24 16 30 11 QP
Q25 7 31 20 QN
Q26 8 32 20 QN
Q33 33 34 11 QP
R45 35 36 12
R46 37 36 12
R47 38 39 300
R49 20 27 300
R50 20 28 300
R51 40 41 300
Q35 42 42 43 QP
Q36 41 41 42 QP
Q37 43 43 44 QN
Q38 44 44 41 QN
D13 43 11 DD
D14 41 11 DD
D15 45 46 DD
D16 45 41 DD
V9 43 46 0
V10 39 46 -152E-6
D17 47 0 DIN
D18 48 0 DIN
I14 0 47 0.1E-3
I15 0 48 0.1E-3
C13 38 0 1.5E-12
C14 4 0 1.5E-12
D19 49 0 DVN
D20 50 0 DVN
I16 0 49 0.1E-3
I17 0 50 0.1E-3
E15 40 4 49 50 1.24
G5 38 40 47 48 2.8E-8
E16 51 0 11 0 1
E17 52 0 20 0 1
E18 53 0 54 0 1
R56 51 55 1E6
R57 52 56 1E6
R58 53 57 1E6
R59 0 55 100
R60 0 56 100
R61 0 57 100
E19 58 3 57 0 20E-3
R62 59 54 1E3
R63 54 60 1E3
C15 51 55 1E-12
C16 52 56 1E-12
C17 53 57 1E-12
E20 61 58 56 0 0.3
E21 38 61 55 0 -0.3
C19 27 28 20E-12
M1 28 46 35 35 MIP L=2U W=350U
M2 27 41 37 37 MIP L=2U W=350U
G6 34 11 62 0 4E-6
G7 29 11 62 0 3.4E-7
G8 30 11 62 0 1.45E-7
G9 20 31 62 0 1.7E-7
G10 20 32 62 0 7.25E-8
R64 0 62 1E12
E49 63 24 62 0 30
E50 64 23 62 0 -30
V50 65 64 15
V51 66 63 -15
R128 63 0 1E12
R129 64 0 1E12
M42 23 66 24 67 PSW L=1.5U W=150U
M43 24 65 23 68 NSW L=1.5U
R130 67 0 1E12
R131 68 0 1E12
R132 1 23 500E6
M45 69 5 11 11 PEN L=2U W=100U
M46 69 5 20 20 NEN L=2U W=100U
M47 62 70 0 0 NEN L=2U W=10000U
R133 62 71 1E6
V52 71 0 1
M48 70 72 0 0 NEN L=2U W=100U
R134 70 71 1E4
M49 72 69 0 0 NEN L=2U W=100U
R135 72 71 1E4
C20 71 72 2E-12
C21 71 70 110E-12
M50 26 73 2 2 NEN L=2U W=100U
G11 6 2 62 0 0.76E-3
E51 73 2 62 0 2
I18 0 38 1.5E-12
I19 0 4 1.5E-12
V53 45 20 0
V54 33 36 0.18
G12 38 40 74 0 1E-6
R136 0 74 12E3
R137 0 74 12E3
R138 3 58 1E9
R139 58 61 1E9
R140 61 38 1E9
R141 2 73 1E9
E54 60 0 38 0 1
E55 59 0 40 0 1
C23 38 40 0.25E-12
R142 5 6 1E6
.MODEL QON NPN VAF=40
.MODEL QOP PNP VAF=40
.MODEL MIP PMOS KP=600U VTO=-0.7
.MODEL DD D
.MODEL QN NPN
.MODEL QP PNP
.MODEL DVN D KF=5E-16
.MODEL DIN D KF=8E-17
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP7715

* BEGIN MODEL LMP7716
*//////////////////////////////////////////////////////////////
*Rev.a August-2006
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
*THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
*OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
*WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
*INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT
*CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
*INPUT OFFSET, HIGH CLOAD EFFECTS, QUIESCENT CURRENT, AND
*QUIESCENT CURRENT VS VOLTAGE
*/////////////////////////////////////
* Note:  Model is for single device only and simulated
*        supply current is 1/2 of the total device current.
*//////////////////////////////
*MODEL TEMP RANGE IS -55 TO +125 DEG C.
*NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL
*PARAMETERS TRACK THOSE OF THE REAL PART.
*//////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   6  2  1
.SUBCKT LMP7716 3 4 6 2 1
Q12 7 8 9 QP
Q13 10 10 11 QP
Q14 12 12 10 QP
Q15 9 13 11 QP
Q17 14 9 15 QOP
Q18 16 16 17 QN
Q19 17 17 18 QN
Q20 7 19 20 QN
Q21 21 7 22 QON
Q22 9 16 7 QN
R10 19 22 100
R11 13 15 100
R12 15 6 3
R13 2 22 30
G1 7 20 23 24 -2E-4
R16 23 25 300
C2 25 1 20E-12
R17 8 12 3
R18 20 18 30
D5 1 6 DD
D6 2 1 DD
E2 20 0 2 0 1
E3 11 0 6 0 1
I12 6 2 1E-6
R22 26 6 13E3
G4 23 24 27 28 2E-3
R40 23 24 2E6
E14 24 20 11 20 0.5
D11 23 11 DD
D12 20 23 DD
C11 1 0 0.5E-12
R41 21 1 30
R42 1 14 3
Q23 9 29 11 QP
Q24 16 30 11 QP
Q25 7 31 20 QN
Q26 8 32 20 QN
Q33 33 34 11 QP
R45 35 36 12
R46 37 36 12
R47 38 39 300
R49 20 27 300
R50 20 28 300
R51 40 41 300
Q35 42 42 43 QP
Q36 41 41 42 QP
Q37 43 43 44 QN
Q38 44 44 41 QN
D13 43 11 DD
D14 41 11 DD
D15 45 46 DD
D16 45 41 DD
V9 43 46 0
V10 39 46 -152E-6
D17 47 0 DIN
D18 48 0 DIN
I14 0 47 0.1E-3
I15 0 48 0.1E-3
C13 38 0 1.5E-12
C14 4 0 1.5E-12
D19 49 0 DVN
D20 50 0 DVN
I16 0 49 0.1E-3
I17 0 50 0.1E-3
E15 40 4 49 50 1.24
G5 38 40 47 48 2.8E-8
E16 51 0 11 0 1
E17 52 0 20 0 1
E18 53 0 54 0 1
R56 51 55 1E6
R57 52 56 1E6
R58 53 57 1E6
R59 0 55 100
R60 0 56 100
R61 0 57 100
E19 58 3 57 0 20E-3
R62 59 54 1E3
R63 54 60 1E3
C15 51 55 1E-12
C16 52 56 1E-12
C17 53 57 1E-12
E20 61 58 56 0 0.3
E21 38 61 55 0 -0.3
C19 27 28 20E-12
M1 28 46 35 35 MIP L=2U W=350U
M2 27 41 37 37 MIP L=2U W=350U
G6 34 11 62 0 4E-6
G7 29 11 62 0 3.4E-7
G8 30 11 62 0 1.45E-7
G9 20 31 62 0 1.7E-7
G10 20 32 62 0 7.25E-8
R64 0 62 1E12
E49 63 24 62 0 30
E50 64 23 62 0 -30
V50 65 64 15
V51 66 63 -15
R128 63 0 1E12
R129 64 0 1E12
M42 23 66 24 67 PSW L=1.5U W=150U
M43 24 65 23 68 NSW L=1.5U
R130 67 0 1E12
R131 68 0 1E12
R132 1 23 500E6
M45 69 5 11 11 PEN L=2U W=100U
M46 69 5 20 20 NEN L=2U W=100U
M47 62 70 0 0 NEN L=2U W=10000U
R133 62 71 1E6
V52 71 0 1
M48 70 72 0 0 NEN L=2U W=100U
R134 70 71 1E4
M49 72 69 0 0 NEN L=2U W=100U
R135 72 71 1E4
C20 71 72 2E-12
C21 71 70 110E-12
M50 26 73 2 2 NEN L=2U W=100U
G11 6 2 62 0 0.76E-3
E51 73 2 62 0 2
I18 0 38 1.5E-12
I19 0 4 1.5E-12
V53 45 20 0
V54 33 36 0.18
G12 38 40 74 0 1E-6
R136 0 74 12E3
R137 0 74 12E3
R138 3 58 1E9
R139 58 61 1E9
R140 61 38 1E9
R141 2 73 1E9
E54 60 0 38 0 1
E55 59 0 40 0 1
C23 38 40 0.25E-12
R142 5 6 1E6
.MODEL QON NPN VAF=40
.MODEL QOP PNP VAF=40
.MODEL MIP PMOS KP=600U VTO=-0.7
.MODEL DD D
.MODEL QN NPN
.MODEL QP PNP
.MODEL DVN D KF=5E-16
.MODEL DIN D KF=8E-17
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP7716

* BEGIN MODEL LMP7717
* Rev. a 12/2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* PSPICE Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP7717 3 4 5 2 1
*////////////////////////////////////////////////////////////////////
* USE V44 BELOW TO ADJUST OFFSET
* PRESENT VALUE OF 92 UV GIVES 10UV NET
* ADJUST UP OR DN FROM 92 UV
V44 27 11 92E-6
*/////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE, INPUT BIAS CURRENT, INPUT BIAS CURRENT TEMPERATURE
* EFFECTS, INPUT COMMON MODE RANGE, INPUT OFFSET VOLTAGE
* WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT VS
* VOLTAGE AND TEMPERATURE.
*/////////////////////////////////////////////////////////
* NOTE
* USE GMIN OF 1E-13 TO 1E-14 FOR ACCURATE INPUT BIAS CURRENT
* AT ROOM AND COLD
*//////////////////////////////////////////////////////////
D17 6 0 DIN
D18 7 0 DIN
I14 0 6 0.1E-3
I15 0 7 0.1E-3
D19 8 0 DVN
D20 9 0 DVN
I16 0 8 0.1E-3
I17 0 9 0.1E-3
E15 10 4 8 9 0.52
G5 11 10 6 7 1.1E-14
E16 12 0 13 0 1
E17 14 0 15 0 1
E18 16 0 17 0 1
R56 12 18 1E6
R57 14 19 1E6
R58 16 20 3E3
R59 0 18 10
R60 0 19 10
R61 0 20 10
E19 21 22 23 0 0.33
R62 24 17 1E3
R63 17 25 1E3
C15 12 18 1E-12
C16 14 19 1E-12
C17 16 20 3E-9
E20 26 21 19 0 -2
E21 27 26 18 0 3
R64 0 28 1E12
G12 11 10 29 0 1.1E-6
R136 0 29 10E3
R137 0 29 10E3
R138 22 21 1E9
R139 21 26 1E9
R140 26 27 1E9
E54 25 0 11 0 1
E55 24 0 10 0 1
C23 11 10 0.05E-12
E57 22 3 30 0 -5.61E-4
R146 22 3 1E9
R147 0 28 1E12
Q41 31 32 15 QLN
R148 32 33 1E3
R149 34 35 1E3
R150 36 13 5
R151 15 37 5
R153 38 39 1
R154 40 13 5
R155 15 41 5
D22 42 5 DD
D23 2 42 DD
E58 15 0 2 0 1
E59 13 0 5 0 1
R156 2 5 10E6
E67 43 15 13 15 0.5
D24 44 13 DD
D25 15 45 DD
R157 46 47 100
R158 48 49 100
G14 38 43 50 43 0.1E-3
R159 43 38 25E6
C24 39 51 2.05E-12
C25 42 0 0.5E-12
D26 49 31 DD
D27 52 47 DD
Q42 52 35 13 QLP
R160 42 53 1
R161 54 42 1
E61 55 43 56 57 1
R162 55 50 1E4
C26 50 43 0.3E-12
G15 58 43 38 43 -1E-3
G16 43 59 38 43 1E-3
G17 43 60 61 15 1E-3
G18 62 43 13 63 1E-3
D28 62 58 DD
D29 59 60 DD
R163 58 62 100E6
R164 60 59 100E6
R165 62 13 1E3
R166 15 60 1E3
R167 59 43 1E6
R168 60 43 1E6
R169 43 62 1E6
R170 43 58 1E6
G19 5 2 64 0 0.95E-3
R171 43 50 1E9
R172 46 13 1E9
R173 15 48 1E9
G20 63 61 28 0 0.1E-3
L2 42 1 0.4E-9
C116 11 0 15E-12
C117 10 0 15E-12
R175 42 1 400
R176 63 13 1E8
R177 15 61 1E8
R178 37 49 1E8
R179 36 47 1E8
R180 0 28 1E9
E99 13 34 13 36 1.9
E100 33 15 37 15 6.5
E124 51 0 42 0 1
R219 38 51 2.6E8
I30 0 65 1E-3
D46 65 0 DD
R278 0 65 10E6
V27 65 30 0.65
R279 0 30 10E6
Q52 53 47 36 QOP
Q53 54 49 37 QON
Q54 61 61 41 QON
Q55 63 63 40 QOP
E144 13 46 13 62 1
E145 48 15 60 15 1
I33 0 66 1E-3
D49 66 0 DD
R287 0 66 10E6
V130 66 67 1.2301
R288 0 67 10E6
E50 68 0 67 0 -1.75
R289 0 68 10E6
R290 69 68 10E6
M3 69 70 0 0 NEN L=2U W=1000U
G22 71 72 69 0 3E-6
V32 73 0 1
R791 73 70 1E6
M4 70 28 0 0 NEN L=2U W=100U
E51 38 45 43 15 0.7
E52 44 38 13 43 0.7
G23 5 0 53 42 1
G24 2 0 42 54 -1
V35 13 74 1
M45 75 76 77 77 NEN L=3U W=3000U
R293 77 78 1E4
R294 75 13 1E6
V36 13 77 1
C110 13 74 1E-12
E53 28 0 79 77 1
V37 75 79 1.111E-6
R295 77 79 1E12
R296 74 13 1E6
C111 78 77 3E-15
C112 13 75 3E-15
M20 80 81 77 77 NEN L=3U W=300U
M21 76 80 77 77 NEN L=3U W=300U
R297 80 13 1E4
R298 76 13 1E4
C113 13 80 55E-12
C114 13 76 150E-12
E154 82 38 28 0 30
E155 83 43 28 0 -30
V138 84 83 15
V139 85 82 -15
R300 82 0 1E12
R301 83 0 1E12
M12 43 85 38 86 PSW L=1.5U W=150U
M13 38 84 43 87 NSW L=1.5U W=150U
R302 86 0 1E12
R303 87 0 1E12
M14 78 74 13 13 PEN L=6U W=60U
E156 88 77 78 77 -1
R304 77 88 10E6
R305 77 88 10E6
V40 81 88 1
R306 77 81 10E6
E157 89 0 20 0 1
R307 89 23 3E3
R308 0 23 10
C115 89 23 3E-9
M55 90 91 2 2 NEN L=2U W=1000U
R809 90 5 100E3
E37 91 2 28 0 3
M56 64 92 0 0 NEN L=2U W=10M
R811 64 68 850E3
E60 93 0 28 0 -1
R312 0 93 10E6
R313 0 93 10E6
V43 92 93 1
R814 0 92 10E6
G25 5 2 28 0 -0.33E-3
G26 5 2 94 0 0.7E-4
E161 95 0 5 2 1
M57 94 92 0 0 NEN L=2U W=10M
R815 94 95 75E3
R317 4 10 1E9
R319 96 57 2E3
R320 96 56 2E3
C47 57 56 1.2E-12
M58 57 97 98 98 PIN L=3U W=2500U
M59 56 99 100 100 PIN L=3U W=2500U
Q58 101 71 72 QPI
R321 11 97 780
R322 10 99 780
R323 98 101 1
R324 100 101 1
V145 13 72 0.2
V46 96 15 0
D50 102 103 DL
V47 103 0 3
R325 0 102 1E8
G51 10 0 102 0 1E-10
I61 10 0 0.1E-12
G52 11 0 102 0 1E-10
I62 11 0 0.1E-12
J1 104 97 104 JC
J2 97 105 97 JC
J3 104 99 104 JC
J4 99 105 99 JC
V48 13 104 0.48
V49 105 15 0.15
.MODEL DL D IS=0.95E-11 N=1.9 XTI=1.5
.MODEL JC NJF IS=1E-18
.MODEL QPI PNP
.MODEL QON NPN RC=5
.MODEL QOP PNP RC=5
.MODEL DD D
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=8E-17
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIQS NMOS KP=200U VTO=0.7 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.7 IS=1E-18
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.ENDS
* END MODEL LMP7717

* BEGIN MODEL LMP7718
* Rev. a 12/2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* PSPICE Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP7718 3 4 5 2 1
*////////////////////////////////////////////////////////////////////
* USE V44 BELOW TO ADJUST OFFSET
* PRESENT VALUE OF 92 UV GIVES 10UV NET
* ADJUST UP OR DN FROM 92 UV
V44 27 11 92E-6
*/////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE, INPUT BIAS CURRENT, INPUT BIAS CURRENT TEMPERATURE
* EFFECTS, INPUT COMMON MODE RANGE, INPUT OFFSET VOLTAGE
* WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT VS
* VOLTAGE AND TEMPERATURE.
* NOTE THAT SUPPLY CURRENT MODELED IS THAT OF A SINGLE AMPLIFIER ONLY
*/////////////////////////////////////////////////////////
* NOTE
* USE GMIN OF 1E-13 TO 1E-14 FOR ACCURATE INPUT BIAS CURRENT
* AT ROOM AND COLD
*//////////////////////////////////////////////////////////
D17 6 0 DIN
D18 7 0 DIN
I14 0 6 0.1E-3
I15 0 7 0.1E-3
D19 8 0 DVN
D20 9 0 DVN
I16 0 8 0.1E-3
I17 0 9 0.1E-3
E15 10 4 8 9 0.52
G5 11 10 6 7 1.1E-14
E16 12 0 13 0 1
E17 14 0 15 0 1
E18 16 0 17 0 1
R56 12 18 1E6
R57 14 19 1E6
R58 16 20 3E3
R59 0 18 10
R60 0 19 10
R61 0 20 10
E19 21 22 23 0 0.33
R62 24 17 1E3
R63 17 25 1E3
C15 12 18 1E-12
C16 14 19 1E-12
C17 16 20 3E-9
E20 26 21 19 0 -2
E21 27 26 18 0 3
R64 0 28 1E12
G12 11 10 29 0 1.1E-6
R136 0 29 10E3
R137 0 29 10E3
R138 22 21 1E9
R139 21 26 1E9
R140 26 27 1E9
E54 25 0 11 0 1
E55 24 0 10 0 1
C23 11 10 0.05E-12
E57 22 3 30 0 -5.61E-4
R146 22 3 1E9
R147 0 28 1E12
Q41 31 32 15 QLN
R148 32 33 1E3
R149 34 35 1E3
R150 36 13 5
R151 15 37 5
R153 38 39 1
R154 40 13 5
R155 15 41 5
D22 42 5 DD
D23 2 42 DD
E58 15 0 2 0 1
E59 13 0 5 0 1
R156 2 5 10E6
E67 43 15 13 15 0.5
D24 44 13 DD
D25 15 45 DD
R157 46 47 100
R158 48 49 100
G14 38 43 50 43 0.1E-3
R159 43 38 25E6
C24 39 51 2.05E-12
C25 42 0 0.5E-12
D26 49 31 DD
D27 52 47 DD
Q42 52 35 13 QLP
R160 42 53 1
R161 54 42 1
E61 55 43 56 57 1
R162 55 50 1E4
C26 50 43 0.3E-12
G15 58 43 38 43 -1E-3
G16 43 59 38 43 1E-3
G17 43 60 61 15 1E-3
G18 62 43 13 63 1E-3
D28 62 58 DD
D29 59 60 DD
R163 58 62 100E6
R164 60 59 100E6
R165 62 13 1E3
R166 15 60 1E3
R167 59 43 1E6
R168 60 43 1E6
R169 43 62 1E6
R170 43 58 1E6
G19 5 2 64 0 0.95E-3
R171 43 50 1E9
R172 46 13 1E9
R173 15 48 1E9
G20 63 61 28 0 0.1E-3
L2 42 1 0.4E-9
C116 11 0 15E-12
C117 10 0 15E-12
R175 42 1 400
R176 63 13 1E8
R177 15 61 1E8
R178 37 49 1E8
R179 36 47 1E8
R180 0 28 1E9
E99 13 34 13 36 1.9
E100 33 15 37 15 6.5
E124 51 0 42 0 1
R219 38 51 2.6E8
I30 0 65 1E-3
D46 65 0 DD
R278 0 65 10E6
V27 65 30 0.65
R279 0 30 10E6
Q52 53 47 36 QOP
Q53 54 49 37 QON
Q54 61 61 41 QON
Q55 63 63 40 QOP
E144 13 46 13 62 1
E145 48 15 60 15 1
I33 0 66 1E-3
D49 66 0 DD
R287 0 66 10E6
V130 66 67 1.2301
R288 0 67 10E6
E50 68 0 67 0 -1.75
R289 0 68 10E6
R290 69 68 10E6
M3 69 70 0 0 NEN L=2U W=1000U
G22 71 72 69 0 3E-6
V32 73 0 1
R791 73 70 1E6
M4 70 28 0 0 NEN L=2U W=100U
E51 38 45 43 15 0.7
E52 44 38 13 43 0.7
G23 5 0 53 42 1
G24 2 0 42 54 -1
V35 13 74 1
M45 75 76 77 77 NEN L=3U W=3000U
R293 77 78 1E4
R294 75 13 1E6
V36 13 77 1
C110 13 74 1E-12
E53 28 0 79 77 1
V37 75 79 1.111E-6
R295 77 79 1E12
R296 74 13 1E6
C111 78 77 3E-15
C112 13 75 3E-15
M20 80 81 77 77 NEN L=3U W=300U
M21 76 80 77 77 NEN L=3U W=300U
R297 80 13 1E4
R298 76 13 1E4
C113 13 80 55E-12
C114 13 76 150E-12
E154 82 38 28 0 30
E155 83 43 28 0 -30
V138 84 83 15
V139 85 82 -15
R300 82 0 1E12
R301 83 0 1E12
M12 43 85 38 86 PSW L=1.5U W=150U
M13 38 84 43 87 NSW L=1.5U W=150U
R302 86 0 1E12
R303 87 0 1E12
M14 78 74 13 13 PEN L=6U W=60U
E156 88 77 78 77 -1
R304 77 88 10E6
R305 77 88 10E6
V40 81 88 1
R306 77 81 10E6
E157 89 0 20 0 1
R307 89 23 3E3
R308 0 23 10
C115 89 23 3E-9
M55 90 91 2 2 NEN L=2U W=1000U
R809 90 5 100E3
E37 91 2 28 0 3
M56 64 92 0 0 NEN L=2U W=10M
R811 64 68 850E3
E60 93 0 28 0 -1
R312 0 93 10E6
R313 0 93 10E6
V43 92 93 1
R814 0 92 10E6
G25 5 2 28 0 -0.33E-3
G26 5 2 94 0 0.7E-4
E161 95 0 5 2 1
M57 94 92 0 0 NEN L=2U W=10M
R815 94 95 75E3
R317 4 10 1E9
R319 96 57 2E3
R320 96 56 2E3
C47 57 56 1.2E-12
M58 57 97 98 98 PIN L=3U W=2500U
M59 56 99 100 100 PIN L=3U W=2500U
Q58 101 71 72 QPI
R321 11 97 780
R322 10 99 780
R323 98 101 1
R324 100 101 1
V145 13 72 0.2
V46 96 15 0
D50 102 103 DL
V47 103 0 3
R325 0 102 1E8
G51 10 0 102 0 1E-10
I61 10 0 0.1E-12
G52 11 0 102 0 1E-10
I62 11 0 0.1E-12
J1 104 97 104 JC
J2 97 105 97 JC
J3 104 99 104 JC
J4 99 105 99 JC
V48 13 104 0.48
V49 105 15 0.15
.MODEL DL D IS=0.95E-11 N=1.9 XTI=1.5
.MODEL JC NJF IS=1E-18
.MODEL QPI PNP
.MODEL QON NPN RC=5
.MODEL QOP PNP RC=5
.MODEL DD D
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=8E-17
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIQS NMOS KP=200U VTO=0.7 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.7 IS=1E-18
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.ENDS
* END MODEL LMP7718

* BEGIN MODEL LMP7721
* Rev.A March-2008
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* PSPICE Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU THE SUPPLY RAILS,    * OUTPUT CURRENT LIMIT, OPEN LOOP GAIN AND PHASE WITH RL AND CL EFFECTS, SLEW   * RATE, COMMON MODE REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT BIAS   * CURRENT, INPUT BIAS CURRENT TEMPERATURE EFFECTS, INPUT COMMON MODE RANGE,     * INPUT OFFSET VOLTAGE WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT VS
* VOLTAGE AND TEMPERATURE.
*///////////////////////////////////////////////////////////////////////////////
* MODEL TEMP RANGE IS -40 TO +125 DEG C. NOTE THAT MODEL IS FUNCTIONAL OVER THIS * RANGE BUT NOT ALL PARAMETERS TRACK THOSE OF THE REAL PART
*///////////////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP7721 3 4 5 2 1
*
* USE V44 BELOW TO ADJUST OFFSET
* PRESENT VALUE OF 248.7 UV GIVES 26 UV NET
* NOTE THAT VOS CHANGES VIA CMRR,PSRR, AND TCVOS
* ADJUST UP OR DN FROM 248.7 UV
V44 26 11 248.7E-6
*
* USE R325 BELOW TO ADJUST BIAS CURRENT
* PRESENT VALUE OF 1E7 GIVES TYPICAL  IB
* USE              1E8 FOR WORST CASE IB
R325 0 100 1E7
*
* NOTE
* USE ANALYSIS OPTION GMIN OF 1E-13 TO 1E-15 AND
* RELTOL = 0.00001 TO 0.000001 FOR ACCURATE INPUT
* BIAS CURRENT
*
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE, INPUT BIAS CURRENT, INPUT BIAS CURRENT TEMPERATURE
* EFFECTS, INPUT COMMON MODE RANGE, INPUT OFFSET VOLTAGE
* WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT VS
* VOLTAGE AND TEMPERATURE.
*
D17 6 0 DIN
D18 7 0 DIN
I14 0 6 0.1E-3
I15 0 7 0.1E-3
D19 8 0 DVN
D20 9 0 DVN
I16 0 8 0.1E-3
I17 0 9 0.1E-3
E15 10 4 8 9 0.7
G5 11 10 6 7 1.1E-14
E16 12 0 13 0 1
E17 14 0 15 0 1
E18 16 0 17 0 1
R56 12 18 1E6
R57 14 19 1E6
R58 16 20 1E6
R59 0 18 10
R60 0 19 10
R61 0 20 10
E19 21 22 20 0 1.4
R62 23 17 1E3
R63 17 24 1E3
C15 12 18 1E-12
C16 14 19 1E-12
C17 16 20 10E-12
E20 25 21 19 0 -6
E21 26 25 18 0 6
R64 0 27 1E12
G12 11 10 28 0 1.1E-6
R136 0 28 10E3
R137 0 28 10E3
R138 22 21 1E9
R139 21 25 1E9
R140 25 26 1E9
E54 24 0 11 0 1
E55 23 0 10 0 1
C23 11 10 0.05E-12
E57 22 3 29 0 8.45E-4
R146 22 3 1E9
R147 0 27 1E12
Q41 30 31 15 QLN
R148 31 32 1E3
R149 33 34 1E3
R150 35 13 5
R151 15 36 5
R153 37 38 200
R154 39 13 5
R155 15 40 5
D22 41 5 DD
D23 2 41 DD
E58 15 0 2 0 1
E59 13 0 5 0 1
R156 2 5 10E6
E67 42 15 13 15 0.5
D24 43 13 DD
D25 15 44 DD
R157 45 46 100
R158 47 48 100
G14 37 42 49 42 0.1E-3
R159 42 37 3.3E7
C24 38 50 5.25E-12
C25 41 0 0.5E-12
D26 48 30 DD
D27 51 46 DD
Q42 51 34 13 QLP
R160 41 52 1
R161 53 41 1
E61 54 42 55 56 1
R162 54 49 1E4
C26 49 42 0.3E-12
G15 57 42 37 42 -1E-3
G16 42 58 37 42 1E-3
G17 42 59 60 15 1E-3
G18 61 42 13 62 1E-3
D28 61 57 DD
D29 58 59 DD
R163 57 61 100E6
R164 59 58 100E6
R165 61 13 1E3
R166 15 59 1E3
R167 58 42 1E6
R168 59 42 1E6
R169 42 61 1E6
R170 42 57 1E6
G19 5 2 63 0 0.95E-3
R171 42 49 1E9
R172 45 13 1E9
R173 15 47 1E9
G20 62 60 27 0 0.1E-3
L2 41 1 0.4E-9
R175 41 1 400
R176 62 13 1E8
R177 15 60 1E8
R178 36 48 1E8
R179 35 46 1E8
R180 0 27 1E9
E99 13 33 13 35 1.9
E100 32 15 36 15 6.5
E124 50 0 41 0 1
R219 37 50 3.3E9
I30 0 64 1E-3
D46 64 0 DD
R278 0 64 10E6
V27 64 29 0.65
R279 0 29 10E6
Q52 52 46 35 QOP
Q53 53 48 36 QON
Q54 60 60 40 QON
Q55 62 62 39 QOP
E144 13 45 13 61 1
E145 47 15 59 15 1
I33 0 65 1E-3
D49 65 0 DD
R287 0 65 10E6
V130 65 66 1.2301
R288 0 66 10E6
E50 67 0 66 0 -1.75
R289 0 67 10E6
R290 68 67 10E6
M3 68 69 0 0 NEN L=2U W=1000U
G22 70 71 68 0 3E-6
V32 72 0 1
R791 72 69 1E6
M4 69 27 0 0 NEN L=2U W=100U
E51 37 44 42 15 0.7
E52 43 37 13 42 0.7
G23 5 0 52 41 1
G24 2 0 41 53 -1
V35 13 73 1
M45 74 75 76 76 NEN L=3U W=3000U
R293 76 77 1E4
R294 74 13 1E6
V36 13 76 1
C110 13 73 1E-12
E53 27 0 78 76 1
V37 74 78 1.111E-6
R295 76 78 1E12
R296 73 13 1E6
C111 77 76 3E-15
C112 13 74 3E-15
M20 79 80 76 76 NEN L=3U W=300U
M21 75 79 76 76 NEN L=3U W=300U
R297 79 13 1E4
R298 75 13 1E4
C113 13 79 55E-12
C114 13 75 150E-12
E154 81 37 27 0 30
E155 82 42 27 0 -30
V138 83 82 15
V139 84 81 -15
R300 81 0 1E12
R301 82 0 1E12
M12 42 84 37 85 PSW L=1.5U W=150U
M13 37 83 42 86 NSW L=1.5U W=150U
R302 85 0 1E12
R303 86 0 1E12
M14 77 73 13 13 PEN L=6U W=60U
E156 87 76 77 76 -1
R304 76 87 10E6
R305 76 87 10E6
V40 80 87 1
R306 76 80 10E6
M55 88 89 2 2 NEN L=2U W=1000U
R809 88 5 100E3
E37 89 2 27 0 3
M56 63 90 0 0 NEN L=2U W=10M
R811 63 67 850E3
E60 91 0 27 0 -1
R312 0 91 10E6
R313 0 91 10E6
V43 90 91 1
R814 0 90 10E6
G25 5 2 27 0 -0.33E-3
G26 5 2 92 0 0.7E-4
E161 93 0 5 2 1
M57 92 90 0 0 NEN L=2U W=10M
R815 92 93 75E3
R317 4 10 1E9
R319 94 56 2E3
R320 94 55 2E3
C47 56 55 1.2E-12
M58 56 95 96 96 PIN L=3U W=650U
M59 55 97 98 98 PIN L=3U W=650U
Q58 99 70 71 QPI
R321 11 95 40
R322 10 97 40
R323 96 99 1
R324 98 99 1
V145 13 71 0.2
V46 94 15 0
D50 100 101 DL
V47 101 0 3
G51 10 0 100 0 1.6E-11
I61 10 0 1E-15
G52 11 0 100 0 1.6E-11
I62 11 0 1E-15
J1 102 95 102 JC
J2 95 103 95 JC
J3 102 97 102 JC
J4 97 103 97 JC
V48 13 102 0.48
V49 103 15 0.15
G53 104 3 104 3 2.5E-13
G54 104 4 104 4 2.5E-13
V146 104 15 1
.MODEL DL D IS=0.95E-11 N=1.9 XTI=1.5
.MODEL JC NJF IS=1E-18
.MODEL QPI PNP
.MODEL QON NPN RC=5
.MODEL QOP PNP RC=5
.MODEL DD D
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=8E-17
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIQS NMOS KP=200U VTO=0.7 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.7 IS=1E-18
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.ENDS
* END MODEL LMP7721

* BEGIN MODEL LMP7731
*//////////////////////////////////////////////////////////////////////
*Rev.a
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* MODEL TEMP RANGE IS -40 TO +125 DEG C.
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS	RANGE BUT NOT ALL PARAMETERS TRACK    * THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP7731 3 4 5 2 1
*///////////////////////////////////////////////////////////////////////
* USE V10 BELOW TO ADJUST OFFSET
V10 13 25 0.22E-6
*////////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE WITH 1/F, INPUT BIAS CURRENT, INPUT COMMON MODE
* RANGE, INPUT OFFSET VOLTAGE WITH TEMPERATURE EFFECTS,
* AND QUIESCENT CURRENT VS VOLTAGE AND TEMPERATURE.
* MODEL INCLUDES TRIPLE DIFF INPUT PROTECTION DIODES.
*//////////////////////////////////////////////////////////////////
* MODEL TEMP RANGE IS -40 TO +125 DEG C.
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS	RANGE BUT NOT ALL PARAMETERS TRACK    * THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////////////////////

Q33 6 7 8 QPC
R45 9 10 1
R46 11 10 1
R47 12 13 130
R49 14 15 2K
R50 14 16 2K
R51 17 18 130
Q35 19 19 20 QPC
Q36 21 21 19 QPC
Q37 20 20 22 QN
Q38 22 22 23 QN
D13 20 8 DD
D14 18 8 DD
D15 24 25 DD
D16 24 18 DD
V9 20 25 0
D17 26 0 DIN
D18 27 0 DIN
I14 0 26 0.1E-3
I15 0 27 0.1E-3
C13 12 0 1.5E-12
C14 4 0 1.5E-12
D19 28 0 DVN
D20 29 0 DVN
I16 0 28 0.1E-3
I17 0 29 0.1E-3
E15 17 4 28 29 0.046
G5 12 17 26 27 3.4E-4
E16 30 0 8 0 1
E17 31 0 14 0 1
E18 32 0 33 0 1
R56 30 34 1E6
R57 31 35 1E6
R58 32 36 1E6
R59 0 34 100
R60 0 35 100
R61 0 36 100
E19 37 38 36 0 5E-4
R62 39 33 1E3
R63 33 40 1E3
C15 30 34 1E-12
C16 31 35 1E-12
C17 32 36 1E-12
E20 41 37 35 0 -10.6E-3
E21 12 41 34 0 9.4E-3
C19 15 16 0.25E-12
M1 16 25 9 9 MDP L=2U W=1400U
M2 15 18 11 11 MDP L=2U W=1400U
G6 7 8 42 0 1.3E-6
R64 0 42 1E12
V52 42 0 1
I18 0 12 5E-9
I19 0 4 5E-9
V53 24 14 0.18
V54 6 10 -0.8
G12 12 17 43 0 1.45E-4
R136 0 43 10E3
R137 0 43 10E3
R138 38 37 1E9
R139 37 41 1E9
R140 41 12 1E9
E54 40 0 12 0 1
E55 39 0 17 0 1
C23 12 17 0.05E-12
Q39 44 44 21 QPC
Q40 23 23 44 QN
E57 38 3 45 0 2.81E-4
R146 38 3 1E9
R147 0 42 1E12
Q41 46 47 14 QLN
R148 47 48 1E3
R149 49 50 1E3
R150 51 5 5
R151 2 52 5
R153 53 54 30
R154 55 8 5
R155 14 56 5
D22 57 5 DD
D23 2 57 DD
E58 14 0 2 0 1
E59 8 0 5 0 1
R156 2 5 10E3
E60 58 14 8 14 0.51
D24 53 8 DD
D25 14 53 DD
M3 59 60 52 52 NL L=3U W=1000U
M4 61 62 51 51 PL L=3U W=1000U
M5 63 63 55 55 PL L=3U W=1000U
M9 64 64 56 56 NL L=3U W=1000U
R157 65 62 100
R158 66 60 100
G14 53 58 67 58 0.2E-3
R159 58 53 1.7E7
C24 54 68 20E-12
C25 57 0 0.5E-12
D26 60 46 DD
D27 69 62 DD
Q42 69 50 8 QLP
R160 57 61 10
R161 59 57 10
E61 70 58 15 16 1
R162 70 67 1E4
C26 67 58 0.1E-12
G15 71 58 53 58 -1E-3
G16 58 72 53 58 1E-3
G17 58 73 64 14 1E-3
G18 74 58 8 63 1E-3
D28 74 71 DD
D29 72 73 DD
R163 71 74 100E6
R164 73 72 100E6
R165 74 8 1E3
R166 14 73 1E3
E62 8 65 8 74 1
E63 66 14 73 14 1
R167 72 58 1E6
R168 73 58 1E6
R169 58 74 1E6
R170 58 71 1E6
G19 5 2 45 0 -3.5E-3
R171 58 67 1E9
R172 65 8 1E9
R173 14 66 1E9
G20 63 64 42 0 180E-6
I22 5 2 1.82E-3
L2 57 1 0.4E-9
R175 57 1 400
R176 63 8 1E8
R177 14 64 1E8
R178 52 60 1E8
R179 51 62 1E8
E99 8 49 5 51 3.45
E100 48 14 52 2 3.45
E124 68 0 57 0 1
R719 53 68 3E9
I30 0 75 1E-3
D46 75 0 DD
R182 0 75 10E6
V127 75 45 0.65
R779 0 45 10E6
R180 18 44 50
R181 4 17 1E9
.MODEL DD D
.MODEL QN NPN
.MODEL QPC PNP
.MODEL DVN D KF=2.5E-16
.MODEL DIN D KF=8E-17
.MODEL MDP PMOS KP=600U VTO=-0.7
.MODEL PL PMOS KP=200U VTO=-0.7
.MODEL NL NMOS KP=200U VTO=0.7
.MODEL QLN NPN
.MODEL QLP PNP
.ENDS
* END MODEL LMP7731

* BEGIN MODEL LMP7732
*//////////////////////////////////////////////////////////////////////
*Rev.a September 2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* MODEL TEMP RANGE IS -40 TO +125 DEG C.
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS	RANGE BUT NOT ALL PARAMETERS TRACK    * THOSE OF THE REAL PART.
* NOTE THAT SUPPLY CURRENT IS MODELED FOR ONLY ONE AMPLIFIER AND IS HENCE HALF OF THE TOTAL SUPPLY CONSUMED BY THE LMP7732
*///////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMP7732 3 4 5 2 1
*///////////////////////////////////////////////////////////////////////
* USE V10 BELOW TO ADJUST OFFSET
V10 13 25 0.22E-6
*////////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE WITH 1/F, INPUT BIAS CURRENT, INPUT COMMON MODE
* RANGE, INPUT OFFSET VOLTAGE WITH TEMPERATURE EFFECTS,
* AND QUIESCENT CURRENT VS VOLTAGE AND TEMPERATURE.
* MODEL INCLUDES TRIPLE DIFF INPUT PROTECTION DIODES.
*//////////////////////////////////////////////////////////////////
* MODEL TEMP RANGE IS -40 TO +125 DEG C.
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS	RANGE BUT NOT ALL PARAMETERS TRACK    * THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////////////////////

Q33 6 7 8 QPC
R45 9 10 1
R46 11 10 1
R47 12 13 130
R49 14 15 2K
R50 14 16 2K
R51 17 18 130
Q35 19 19 20 QPC
Q36 21 21 19 QPC
Q37 20 20 22 QN
Q38 22 22 23 QN
D13 20 8 DD
D14 18 8 DD
D15 24 25 DD
D16 24 18 DD
V9 20 25 0
D17 26 0 DIN
D18 27 0 DIN
I14 0 26 0.1E-3
I15 0 27 0.1E-3
C13 12 0 1.5E-12
C14 4 0 1.5E-12
D19 28 0 DVN
D20 29 0 DVN
I16 0 28 0.1E-3
I17 0 29 0.1E-3
E15 17 4 28 29 0.046
G5 12 17 26 27 3.4E-4
E16 30 0 8 0 1
E17 31 0 14 0 1
E18 32 0 33 0 1
R56 30 34 1E6
R57 31 35 1E6
R58 32 36 1E6
R59 0 34 100
R60 0 35 100
R61 0 36 100
E19 37 38 36 0 5E-4
R62 39 33 1E3
R63 33 40 1E3
C15 30 34 1E-12
C16 31 35 1E-12
C17 32 36 1E-12
E20 41 37 35 0 -10.6E-3
E21 12 41 34 0 9.4E-3
C19 15 16 0.25E-12
M1 16 25 9 9 MDP L=2U W=1400U
M2 15 18 11 11 MDP L=2U W=1400U
G6 7 8 42 0 1.3E-6
R64 0 42 1E12
V52 42 0 1
I18 0 12 5E-9
I19 0 4 5E-9
V53 24 14 0.18
V54 6 10 -0.8
G12 12 17 43 0 1.45E-4
R136 0 43 10E3
R137 0 43 10E3
R138 38 37 1E9
R139 37 41 1E9
R140 41 12 1E9
E54 40 0 12 0 1
E55 39 0 17 0 1
C23 12 17 0.05E-12
Q39 44 44 21 QPC
Q40 23 23 44 QN
E57 38 3 45 0 2.81E-4
R146 38 3 1E9
R147 0 42 1E12
Q41 46 47 14 QLN
R148 47 48 1E3
R149 49 50 1E3
R150 51 5 5
R151 2 52 5
R153 53 54 30
R154 55 8 5
R155 14 56 5
D22 57 5 DD
D23 2 57 DD
E58 14 0 2 0 1
E59 8 0 5 0 1
R156 2 5 10E3
E60 58 14 8 14 0.51
D24 53 8 DD
D25 14 53 DD
M3 59 60 52 52 NL L=3U W=1000U
M4 61 62 51 51 PL L=3U W=1000U
M5 63 63 55 55 PL L=3U W=1000U
M9 64 64 56 56 NL L=3U W=1000U
R157 65 62 100
R158 66 60 100
G14 53 58 67 58 0.2E-3
R159 58 53 1.7E7
C24 54 68 20E-12
C25 57 0 0.5E-12
D26 60 46 DD
D27 69 62 DD
Q42 69 50 8 QLP
R160 57 61 10
R161 59 57 10
E61 70 58 15 16 1
R162 70 67 1E4
C26 67 58 0.1E-12
G15 71 58 53 58 -1E-3
G16 58 72 53 58 1E-3
G17 58 73 64 14 1E-3
G18 74 58 8 63 1E-3
D28 74 71 DD
D29 72 73 DD
R163 71 74 100E6
R164 73 72 100E6
R165 74 8 1E3
R166 14 73 1E3
E62 8 65 8 74 1
E63 66 14 73 14 1
R167 72 58 1E6
R168 73 58 1E6
R169 58 74 1E6
R170 58 71 1E6
G19 5 2 45 0 -3.5E-3
R171 58 67 1E9
R172 65 8 1E9
R173 14 66 1E9
G20 63 64 42 0 180E-6
I22 5 2 1.82E-3
L2 57 1 0.4E-9
R175 57 1 400
R176 63 8 1E8
R177 14 64 1E8
R178 52 60 1E8
R179 51 62 1E8
E99 8 49 5 51 3.45
E100 48 14 52 2 3.45
E124 68 0 57 0 1
R719 53 68 3E9
I30 0 75 1E-3
D46 75 0 DD
R182 0 75 10E6
V127 75 45 0.65
R779 0 45 10E6
R180 18 44 50
R181 4 17 1E9
.MODEL DD D
.MODEL QN NPN
.MODEL QPC PNP
.MODEL DVN D KF=2.5E-16
.MODEL DIN D KF=8E-17
.MODEL MDP PMOS KP=600U VTO=-0.7
.MODEL PL PMOS KP=200U VTO=-0.7
.MODEL NL NMOS KP=200U VTO=0.7
.MODEL QLN NPN
.MODEL QLP PNP
.ENDS
* END MODEL LMP7732

* BEGIN MODEL LMP8271
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
*
* PINOUT ORDER -IN GND A1 A2 OUT VS OFF +IN
* PINOUT ORDER  1   2   3  4  5   6  7   8
.SUBCKT LMP8271 1 2 3 4 5 6 7 8
Q20 9 10 11 QON
R10 10 12 100
R11 13 14 100
R12 14 6 20
R13 2 12 20
R16 15 16 2E3
R17 17 18 20
R18 11 19 20
D5 20 6 DD
D6 2 20 DD
D7 21 11 DIN
D8 22 11 DIN
I8 11 21 0.1E-3
I9 11 22 0.1E-3
E3 18 0 6 0 1
D9 23 11 DVN
D10 24 11 DVN
I10 11 23 0.4E-6
I11 11 24 0.4E-6
E4 25 26 23 24 63
G2 27 26 21 22 2.9E-7
E5 28 11 18 11 1
E6 29 11 11 11 1
R30 28 30 1E6
R31 29 31 1E6
R33 11 30 100
R34 11 31 100
C6 28 30 0.2E-12
C7 29 31 0.2E-12
E11 32 33 31 11 0.031
E12 27 32 30 11 0.13
E14 34 11 18 11 0.5
D11 15 18 DD
D12 11 15 DD
M1 35 36 12 12 NOUT L=3U W=200U
M2 37 38 14 14 POUT L=3U W=200U
M3 39 39 17 17 POUT L=3U W=200U
M4 40 41 42 42 PIN L=3U W=22U
M5 43 25 42 42 PIN L=3U W=22U
M8 44 44 19 19 NOUT L=3U W=200U
R43 45 38 100
R44 46 36 100
G3 15 34 47 34 0.2E-3
R45 34 15 6E6
C12 16 20 33E-12
R46 11 40 2.05E3
R47 11 43 2.05E3
C13 40 43 30E-12
C14 27 11 1.5E-12
C15 25 11 1.5E-12
C16 20 0 1E-12
D13 36 9 DD
D14 48 38 DD
Q15 48 13 18 QOP
V18 27 41 -0.35E-3
M16 49 50 51 51 NIN L=3U W=22U
M17 52 25 51 51 NIN L=3U W=22U
R55 49 18 2.05E3
R56 52 18 2.05E3
C20 49 52 30E-12
V19 41 50 0
M18 53 54 55 55 PIN L=6U W=500U
M19 56 57 18 18 PIN L=6U W=500U
V20 18 54 1.9
M21 51 53 11 11 NIN L=6U W=500U
M22 53 53 11 11 NIN L=6U W=500U
G6 15 34 58 34 0.2E-3
I14 39 44 80E-6
M23 57 57 18 18 PIN L=6U W=500U
I15 57 11 100E-6
V21 56 42 0
R59 20 37 50
R60 35 59 50
J1 18 27 18 JC
J2 18 25 18 JC
J3 25 11 25 JC
J4 27 11 27 JC
C21 27 25 0.5E-12
E19 60 34 52 49 1
R61 60 58 10E3
C22 58 34 11E-12
E20 61 34 43 40 1
R62 61 47 10E3
C23 47 34 11E-12
G7 62 34 15 34 -1E-3
G8 34 63 15 34 1E-3
G9 34 64 44 11 1E-3
G10 65 34 18 39 1E-3
D17 65 62 DD
D18 63 64 DD
R66 62 65 100E6
R67 64 63 100E6
R68 65 18 1E3
R69 11 64 1E3
E23 18 45 18 65 1
E24 46 11 64 11 1
R70 63 34 1E6
R71 64 34 1E6
R72 34 65 1E6
R73 34 62 1E6
R77 33 32 1E9
R78 32 27 1E9
R79 26 25 1E9
R80 45 18 1E9
R81 11 46 1E9
R82 34 47 1E9
R83 34 58 1E9
R85 55 56 6.5E3
R86 2 6 1E6
G12 6 2 66 2 -290E-12
I22 2 67 1E-3
D20 67 2 DD
V24 67 66 0.71
R87 2 66 1E6
I23 6 2 618E-6
Q21 68 69 70 QON
R88 69 71 100
R89 72 73 100
R90 73 6 20
R91 2 71 20
R92 74 75 5E3
R93 76 77 20
R94 70 78 20
D22 2 5 DD
D23 79 70 DIN
D24 80 70 DIN
I24 70 79 0.1E-3
I25 70 80 0.1E-3
E26 77 0 6 0 1
D25 81 70 DVN
D26 82 70 DVN
I26 70 81 0.4E-6
I27 70 82 0.4E-6
E27 83 84 81 82 13
G13 4 84 79 80 2.9E-7
E34 85 70 77 70 0.5
D27 74 77 DD
D28 70 74 DD
M24 86 87 71 71 NOUT L=3U W=200U
M25 88 89 73 73 POUT L=3U W=200U
M26 90 90 76 76 POUT L=3U W=200U
M27 91 92 93 93 PIN L=3U W=60U
M28 94 83 93 93 PIN L=3U W=60U
M29 95 95 78 78 NOUT L=3U W=200U
R103 96 89 100
R104 97 87 100
G14 74 85 98 85 0.2E-3
R105 85 74 6E6
C27 75 5 24E-12
R106 70 91 2.05E3
R107 70 94 2.05E3
C28 91 94 30E-12
C29 4 70 4.5E-12
C30 83 70 4.5E-12
C31 5 0 1E-12
D29 87 68 DD
D30 99 89 DD
Q22 99 72 77 QOP
V25 4 92 0
M30 100 101 102 102 NIN L=3U W=60U
M31 103 83 102 102 NIN L=3U W=60U
R108 100 77 2.05E3
R109 103 77 2.05E3
C32 100 103 30E-12
V26 92 101 0
M32 104 105 106 106 PIN L=6U W=500U
M33 107 108 77 77 PIN L=6U W=500U
V27 77 105 1.9
M34 102 104 70 70 NIN L=6U W=500U
M35 104 104 70 70 NIN L=6U W=500U
G15 74 85 109 85 0.2E-3
I28 90 95 80E-6
M36 108 108 77 77 PIN L=6U W=500U
I29 108 70 45E-6
V28 107 93 0
R110 5 88 25
R111 86 110 25
J5 77 4 77 JC
J6 77 83 77 JC
J7 83 70 83 JC
J8 4 70 4 JC
C33 4 83 3.5E-12
E37 111 85 103 100 1
R112 111 109 10E3
C34 109 85 11E-12
E38 112 85 94 91 1
R113 112 98 10E3
C35 98 85 11E-12
G16 113 85 74 85 -1E-3
G17 85 114 74 85 1E-3
G18 85 115 95 70 1E-3
G19 116 85 77 90 1E-3
D31 116 113 DD
D32 114 115 DD
R114 113 116 100E6
R115 115 114 100E6
R116 116 77 1E3
R117 70 115 1E3
E39 77 96 77 116 1
E40 97 70 115 70 1
R118 114 85 1E6
R119 115 85 1E6
R120 85 116 1E6
R121 85 113 1E6
R125 84 83 1E9
R126 96 77 1E9
R127 70 97 1E9
R128 85 98 1E9
R129 85 109 1E9
R131 106 107 6.5E3
D33 5 6 DD
E41 117 70 8 70 1
R132 118 8 200E3
R133 1 118 200E3
E42 119 70 1 70 1
R134 120 117 1E3
R135 119 120 1E3
E44 121 122 8 1 10
V31 122 123 0.5
E45 123 70 124 70 1
R136 124 118 10E3
C72 118 124 1E-9
M37 125 118 70 70 MCP L=3U W=300U
M38 125 126 70 70 MCN L=3U W=300U
E46 126 70 118 70 -1
R137 125 127 1
R138 128 124 10
M39 129 118 70 70 MCMRP L=3U W=300U
M40 129 130 70 70 MCMRN L=3U W=300U
E47 130 70 118 70 -1
V32 131 70 5
R139 129 131 10E3
M41 128 129 70 70 MCMRS L=3U W=3000U
R140 70 124 100
R141 26 20 100E3
R142 132 26 100E3
R143 20 3 100E3
C73 3 0 0.1E-12
R144 70 84 100E3
R145 84 133 50E3
V33 134 122 -0.5
R147 121 127 9E3
C74 26 20 11.4E-12
E48 133 0 5 0 1
E49 118 70 120 70 1
C75 8 118 1E-12
C76 118 1 1E-12
C77 8 70 1E-12
C78 1 70 1E-12
G21 8 70 118 70 4.9E-6
G22 1 70 118 70 4.9E-6
I31 70 135 1E-3
D35 135 70 DD
V37 135 136 0.71
R149 70 136 1E6
E50 132 122 136 70 0.085
E51 137 127 7 134 0.025E-6
R153 7 84 100E3
R154 33 137 92E3
R155 11 33 200E3
R156 7 33 200E3
C79 84 133 25E-12
R157 0 134 1E11
I32 20 2 100E-6
I33 5 2 100E-6
V39 20 59 5E-3
V40 5 110 5E-3
E52 70 0 2 0 1
E53 11 0 2 0 1
.MODEL MCP NMOS KP=200U VTO=36.5
.MODEL MCN NMOS KP=200U VTO=2.2
.MODEL MCMRP NMOS KP=200U VTO=27.2
.MODEL MCMRN NMOS KP=200U VTO=2
.MODEL MCMRS NMOS KP=200U VTO=1
.MODEL DD D
.MODEL QON NPN
.MODEL QOP PNP
.MODEL JC NJF
.MODEL DVN D KF=1E-17 IS=1E-16
.MODEL DIN D
.MODEL POUT PMOS KP=200U VTO=-0.7 LAMBDA=0.01
.MODEL NOUT NMOS KP=200U VTO=0.7 LAMBDA=0.01
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL PSW PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP8271

* BEGIN MODEL LMP8272
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
*
* PINOUT ORDER -IN GND A1 A2 OUT VS +IN
* PINOUT ORDER  1   2   3  4  5   7   8
.SUBCKT LMP8272 1 2 3 4 5 7 8
Q20 9 10 11 QON
R10 10 12 100
R11 13 14 100
R12 14 7 20
R13 2 12 20
R16 15 16 2E3
R17 17 18 20
R18 11 19 20
D5 20 7 DD
D6 2 20 DD
D7 21 11 DIN
D8 22 11 DIN
I8 11 21 0.1E-3
I9 11 22 0.1E-3
E3 18 0 7 0 1
D9 23 11 DVN
D10 24 11 DVN
I10 11 23 0.4E-6
I11 11 24 0.4E-6
E4 25 26 23 24 40
G2 27 26 21 22 2.9E-7
E5 28 11 18 11 1
E6 29 11 11 11 1
R30 28 30 1E6
R31 29 31 1E6
R33 11 30 100
R34 11 31 100
C6 28 30 0.2E-12
C7 29 31 0.2E-12
E11 32 33 31 11 0.031
E12 27 32 30 11 0.13
E14 34 11 18 11 0.5
D11 15 18 DD
D12 11 15 DD
M1 35 36 12 12 NOUT L=3U W=200U
M2 37 38 14 14 POUT L=3U W=200U
M3 39 39 17 17 POUT L=3U W=200U
M4 40 41 42 42 PIN L=3U W=22U
M5 43 25 42 42 PIN L=3U W=22U
M8 44 44 19 19 NOUT L=3U W=200U
R43 45 38 100
R44 46 36 100
G3 15 34 47 34 0.2E-3
R45 34 15 6E6
C12 16 20 33E-12
R46 11 40 2.05E3
R47 11 43 2.05E3
C13 40 43 30E-12
C14 27 11 1.5E-12
C15 25 11 1.5E-12
C16 20 0 1E-12
D13 36 9 DD
D14 48 38 DD
Q15 48 13 18 QOP
V18 27 41 -0.35E-3
M16 49 50 51 51 NIN L=3U W=22U
M17 52 25 51 51 NIN L=3U W=22U
R55 49 18 2.05E3
R56 52 18 2.05E3
C20 49 52 30E-12
V19 41 50 0
M18 53 54 55 55 PIN L=6U W=500U
M19 56 57 18 18 PIN L=6U W=500U
V20 18 54 1.9
M21 51 53 11 11 NIN L=6U W=500U
M22 53 53 11 11 NIN L=6U W=500U
G6 15 34 58 34 0.2E-3
I14 39 44 80E-6
M23 57 57 18 18 PIN L=6U W=500U
I15 57 11 100E-6
V21 56 42 0
R59 20 37 50
R60 35 59 50
J1 18 27 18 JC
J2 18 25 18 JC
J3 25 11 25 JC
J4 27 11 27 JC
C21 27 25 0.5E-12
E19 60 34 52 49 1
R61 60 58 10E3
C22 58 34 11E-12
E20 61 34 43 40 1
R62 61 47 10E3
C23 47 34 11E-12
G7 62 34 15 34 -1E-3
G8 34 63 15 34 1E-3
G9 34 64 44 11 1E-3
G10 65 34 18 39 1E-3
D17 65 62 DD
D18 63 64 DD
R66 62 65 100E6
R67 64 63 100E6
R68 65 18 1E3
R69 11 64 1E3
E23 18 45 18 65 1
E24 46 11 64 11 1
R70 63 34 1E6
R71 64 34 1E6
R72 34 65 1E6
R73 34 62 1E6
R77 33 32 1E9
R78 32 27 1E9
R79 26 25 1E9
R80 45 18 1E9
R81 11 46 1E9
R82 34 47 1E9
R83 34 58 1E9
R85 55 56 6.5E3
R86 2 7 1E6
G12 7 2 66 2 -290E-12
I22 2 67 1E-3
D20 67 2 DD
V24 67 66 0.71
R87 2 66 1E6
I23 7 2 618E-6
Q21 68 69 70 QON
R88 69 71 100
R89 72 73 100
R90 73 7 20
R91 2 71 20
R92 74 75 5E3
R93 76 77 20
R94 70 78 20
D22 2 5 DD
D23 79 70 DIN
D24 80 70 DIN
I24 70 79 0.1E-3
I25 70 80 0.1E-3
E26 77 0 7 0 1
D25 81 70 DVN
D26 82 70 DVN
I26 70 81 0.4E-6
I27 70 82 0.4E-6
E27 83 84 81 82 13
G13 4 84 79 80 2.9E-7
E34 85 70 77 70 0.5
D27 74 77 DD
D28 70 74 DD
M24 86 87 71 71 NOUT L=3U W=200U
M25 88 89 73 73 POUT L=3U W=200U
M26 90 90 76 76 POUT L=3U W=200U
M27 91 92 93 93 PIN L=3U W=60U
M28 94 83 93 93 PIN L=3U W=60U
M29 95 95 78 78 NOUT L=3U W=200U
R103 96 89 100
R104 97 87 100
G14 74 85 98 85 0.2E-3
R105 85 74 6E6
C27 75 5 24E-12
R106 70 91 2.05E3
R107 70 94 2.05E3
C28 91 94 30E-12
C29 4 70 4.5E-12
C30 83 70 4.5E-12
C31 5 0 1E-12
D29 87 68 DD
D30 99 89 DD
Q22 99 72 77 QOP
V25 4 92 0
M30 100 101 102 102 NIN L=3U W=60U
M31 103 83 102 102 NIN L=3U W=60U
R108 100 77 2.05E3
R109 103 77 2.05E3
C32 100 103 30E-12
V26 92 101 0
M32 104 105 106 106 PIN L=6U W=500U
M33 107 108 77 77 PIN L=6U W=500U
V27 77 105 1.9
M34 102 104 70 70 NIN L=6U W=500U
M35 104 104 70 70 NIN L=6U W=500U
G15 74 85 109 85 0.2E-3
I28 90 95 80E-6
M36 108 108 77 77 PIN L=6U W=500U
I29 108 70 45E-6
V28 107 93 0
R110 5 88 25
R111 86 110 25
J5 77 4 77 JC
J6 77 83 77 JC
J7 83 70 83 JC
J8 4 70 4 JC
C33 4 83 3.5E-12
E37 111 85 103 100 1
R112 111 109 10E3
C34 109 85 11E-12
E38 112 85 94 91 1
R113 112 98 10E3
C35 98 85 11E-12
G16 113 85 74 85 -1E-3
G17 85 114 74 85 1E-3
G18 85 115 95 70 1E-3
G19 116 85 77 90 1E-3
D31 116 113 DD
D32 114 115 DD
R114 113 116 100E6
R115 115 114 100E6
R116 116 77 1E3
R117 70 115 1E3
E39 77 96 77 116 1
E40 97 70 115 70 1
R118 114 85 1E6
R119 115 85 1E6
R120 85 116 1E6
R121 85 113 1E6
R125 84 83 1E9
R126 96 77 1E9
R127 70 97 1E9
R128 85 98 1E9
R129 85 109 1E9
R131 106 107 6.5E3
D33 5 7 DD
E41 117 70 8 70 1
R132 118 8 200E3
R133 1 118 200E3
E42 119 70 1 70 1
R134 120 117 1E3
R135 119 120 1E3
E44 121 122 8 1 7
V31 122 123 0.5
E45 123 70 124 70 1
R136 124 118 10E3
C72 118 124 1E-9
M37 125 118 70 70 MCP L=3U W=300U
M38 125 126 70 70 MCN L=3U W=300U
E46 126 70 118 70 -1
R137 125 127 1
R138 128 124 10
M39 129 118 70 70 MCMRP L=3U W=300U
M40 129 130 70 70 MCMRN L=3U W=300U
E47 130 70 118 70 -1
V32 131 70 5
R139 129 131 10E3
M41 128 129 70 70 MCMRS L=3U W=3000U
R140 70 124 100
R141 26 20 100E3
R142 132 26 100E3
R143 20 3 100E3
C73 3 0 0.1E-12
R144 70 84 100E3
R145 84 133 50E3
V33 134 122 -0.5
R147 121 127 9E3
C74 26 20 11.4E-12
E48 133 0 5 0 1
E49 118 70 120 70 1
C75 8 118 1E-12
C76 118 1 1E-12
C77 8 70 1E-12
C78 1 70 1E-12
G21 8 70 118 70 4.9E-6
G22 1 70 118 70 4.9E-6
I31 70 135 1E-3
D35 135 70 DD
V37 135 136 0.71
R149 70 136 1E6
E50 132 122 136 70 0.059
E51 137 127 147 134 0.025E-6
R153 147 84 100E3
R154 33 137 92E3
R155 11 33 200E3
R156 147 33 200E3
C79 84 133 25E-12
R157 0 134 1E11
I32 20 2 100E-6
I33 5 2 100E-6
V39 20 59 5E-3
V40 5 110 5E-3
E52 70 0 2 0 1
E53 11 0 2 0 1
RSIN 147 0 1
.MODEL MCP NMOS KP=200U VTO=36.5
.MODEL MCN NMOS KP=200U VTO=2.2
.MODEL MCMRP NMOS KP=200U VTO=27.2
.MODEL MCMRN NMOS KP=200U VTO=2
.MODEL MCMRS NMOS KP=200U VTO=1
.MODEL DD D
.MODEL QON NPN
.MODEL QOP PNP
.MODEL JC NJF
.MODEL DVN D KF=1.5E-17 IS=1E-16
.MODEL DIN D
.MODEL POUT PMOS KP=200U VTO=-0.7 LAMBDA=0.01
.MODEL NOUT NMOS KP=200U VTO=0.7 LAMBDA=0.01
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL PSW PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP8272

* BEGIN MODEL LMP8275
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
*
* PINOUT ORDER -IN GND A1 A2 OUT VS +IN
* PINOUT ORDER  1   2   3  4  5   6   8
.SUBCKT LMP8275 1 2 3 4 5 6 8
Q20 9 10 11 QON
R10 10 12 100
R11 13 14 100
R12 14 6 20
R13 2 12 20
R16 15 16 2E3
R17 17 18 20
R18 11 19 20
D5 20 6 DD
D6 2 20 DD
D7 21 11 DIN
D8 22 11 DIN
I8 11 21 0.1E-3
I9 11 22 0.1E-3
E3 18 0 6 0 1
D9 23 11 DVN
D10 24 11 DVN
I10 11 23 0.4E-6
I11 11 24 0.4E-6
E4 25 26 23 24 63
G2 27 26 21 22 2.9E-7
E5 28 11 18 11 1
E6 29 11 11 11 1
R30 28 30 1E6
R31 29 31 1E6
R33 11 30 100
R34 11 31 100
C6 28 30 0.2E-12
C7 29 31 0.2E-12
E11 32 33 31 11 0.031
E12 27 32 30 11 0.13
E14 34 11 18 11 0.5
D11 15 18 DD
D12 11 15 DD
M1 35 36 12 12 NOUT L=3U W=200U
M2 37 38 14 14 POUT L=3U W=200U
M3 39 39 17 17 POUT L=3U W=200U
M4 40 41 42 42 PIN L=3U W=22U
M5 43 25 42 42 PIN L=3U W=22U
M8 44 44 19 19 NOUT L=3U W=200U
R43 45 38 100
R44 46 36 100
G3 15 34 47 34 0.2E-3
R45 34 15 6E6
C12 16 20 33E-12
R46 11 40 2.05E3
R47 11 43 2.05E3
C13 40 43 30E-12
C14 27 11 1.5E-12
C15 25 11 1.5E-12
C16 20 0 1E-12
D13 36 9 DD
D14 48 38 DD
Q15 48 13 18 QOP
V18 27 41 2.35E-3
M16 49 50 51 51 NIN L=3U W=22U
M17 52 25 51 51 NIN L=3U W=22U
R55 49 18 2.05E3
R56 52 18 2.05E3
C20 49 52 30E-12
V19 41 50 0
M18 53 54 55 55 PIN L=6U W=500U
M19 56 57 18 18 PIN L=6U W=500U
V20 18 54 1.9
M21 51 53 11 11 NIN L=6U W=500U
M22 53 53 11 11 NIN L=6U W=500U
G6 15 34 58 34 0.2E-3
I14 39 44 80E-6
M23 57 57 18 18 PIN L=6U W=500U
I15 57 11 100E-6
V21 56 42 0
R59 20 37 50
R60 35 59 50
J1 18 27 18 JC
J2 18 25 18 JC
J3 25 11 25 JC
J4 27 11 27 JC
C21 27 25 0.5E-12
E19 60 34 52 49 1
R61 60 58 10E3
C22 58 34 11E-12
E20 61 34 43 40 1
R62 61 47 10E3
C23 47 34 11E-12
G7 62 34 15 34 -1E-3
G8 34 63 15 34 1E-3
G9 34 64 44 11 1E-3
G10 65 34 18 39 1E-3
D17 65 62 DD
D18 63 64 DD
R66 62 65 100E6
R67 64 63 100E6
R68 65 18 1E3
R69 11 64 1E3
E23 18 45 18 65 1
E24 46 11 64 11 1
R70 63 34 1E6
R71 64 34 1E6
R72 34 65 1E6
R73 34 62 1E6
R77 33 32 1E9
R78 32 27 1E9
R79 26 25 1E9
R80 45 18 1E9
R81 11 46 1E9
R82 34 47 1E9
R83 34 58 1E9
R85 55 56 6.5E3
R86 2 6 1E6
G12 6 2 66 2 -290E-12
I22 2 67 1E-3
D20 67 2 DD
V24 67 66 0.71
R87 2 66 1E6
I23 6 2 618E-6
Q21 68 69 70 QON
R88 69 71 100
R89 72 73 100
R90 73 6 20
R91 2 71 20
R92 74 75 5E3
R93 76 77 20
R94 70 78 20
D22 2 5 DD
D23 79 70 DIN
D24 80 70 DIN
I24 70 79 0.1E-3
I25 70 80 0.1E-3
E26 77 0 6 0 1
D25 81 70 DVN
D26 82 70 DVN
I26 70 81 0.4E-6
I27 70 82 0.4E-6
E27 83 84 81 82 13
G13 4 84 79 80 2.9E-7
E34 85 70 77 70 0.5
D27 74 77 DD
D28 70 74 DD
M24 86 87 71 71 NOUT L=3U W=200U
M25 88 89 73 73 POUT L=3U W=200U
M26 90 90 76 76 POUT L=3U W=200U
M27 91 92 93 93 PIN L=3U W=60U
M28 94 83 93 93 PIN L=3U W=60U
M29 95 95 78 78 NOUT L=3U W=200U
R103 96 89 100
R104 97 87 100
G14 74 85 98 85 0.2E-3
R105 85 74 6E6
C27 75 5 24E-12
R106 70 91 2.05E3
R107 70 94 2.05E3
C28 91 94 30E-12
C29 4 70 4.5E-12
C30 83 70 4.5E-12
C31 5 0 1E-12
D29 87 68 DD
D30 99 89 DD
Q22 99 72 77 QOP
V25 4 92 0
M30 100 101 102 102 NIN L=3U W=60U
M31 103 83 102 102 NIN L=3U W=60U
R108 100 77 2.05E3
R109 103 77 2.05E3
C32 100 103 30E-12
V26 92 101 0
M32 104 105 106 106 PIN L=6U W=500U
M33 107 108 77 77 PIN L=6U W=500U
V27 77 105 1.9
M34 102 104 70 70 NIN L=6U W=500U
M35 104 104 70 70 NIN L=6U W=500U
G15 74 85 109 85 0.2E-3
I28 90 95 80E-6
M36 108 108 77 77 PIN L=6U W=500U
I29 108 70 45E-6
V28 107 93 0
R110 5 88 25
R111 86 110 25
J5 77 4 77 JC
J6 77 83 77 JC
J7 83 70 83 JC
J8 4 70 4 JC
C33 4 83 3.5E-12
E37 111 85 103 100 1
R112 111 109 10E3
C34 109 85 11E-12
E38 112 85 94 91 1
R113 112 98 10E3
C35 98 85 11E-12
G16 113 85 74 85 -1E-3
G17 85 114 74 85 1E-3
G18 85 115 95 70 1E-3
G19 116 85 77 90 1E-3
D31 116 113 DD
D32 114 115 DD
R114 113 116 100E6
R115 115 114 100E6
R116 116 77 1E3
R117 70 115 1E3
E39 77 96 77 116 1
E40 97 70 115 70 1
R118 114 85 1E6
R119 115 85 1E6
R120 85 116 1E6
R121 85 113 1E6
R125 84 83 1E9
R126 96 77 1E9
R127 70 97 1E9
R128 85 98 1E9
R129 85 109 1E9
R131 106 107 6.5E3
D33 5 6 DD
E41 117 70 8 70 1
R132 118 8 200E3
R133 1 118 200E3
E42 119 70 1 70 1
R134 120 117 1E3
R135 119 120 1E3
E44 121 122 8 1 10
V31 122 123 0.5
E45 123 70 124 70 1
R136 124 118 10E3
C72 118 124 1E-9
M37 125 118 70 70 MCP L=3U W=300U
M38 125 126 70 70 MCN L=3U W=300U
E46 126 70 118 70 -1
R137 125 127 1
R138 128 124 10
M39 129 118 70 70 MCMRP L=3U W=300U
M40 129 130 70 70 MCMRN L=3U W=300U
E47 130 70 118 70 -1
V32 131 70 5
R139 129 131 10E3
M41 128 129 70 70 MCMRS L=3U W=3000U
R140 70 124 100
R141 26 20 100E3
R142 132 26 100E3
R143 20 3 100E3
C73 3 0 0.1E-12
R144 70 84 100E3
R145 84 133 50E3
V33 134 122 -0.5
R147 121 127 9E3
C74 26 20 11.4E-12
E48 133 0 5 0 1
E49 118 70 120 70 1
C75 8 118 1E-12
C76 118 1 1E-12
C77 8 70 1E-12
C78 1 70 1E-12
G21 8 70 118 70 4.9E-6
G22 1 70 118 70 4.9E-6
I31 70 135 1E-3
D35 135 70 DD
V37 135 136 0.71
R149 70 136 1E6
E50 132 122 136 70 0.17
E51 137 127 147 134 0.025E-6
R153 147 84 100E3
R154 33 137 92E3
R155 11 33 200E3
R156 147 33 200E3
C79 84 133 25E-12
R157 0 134 1E11
I32 20 2 100E-6
I33 5 2 100E-6
V39 20 59 5E-3
V40 5 110 5E-3
E52 70 0 2 0 1
E53 11 0 2 0 1
RSIN 147 0 1
.MODEL MCP NMOS KP=200U VTO=36.5
.MODEL MCN NMOS KP=200U VTO=2.2
.MODEL MCMRP NMOS KP=200U VTO=27.2
.MODEL MCMRN NMOS KP=200U VTO=2
.MODEL MCMRS NMOS KP=200U VTO=1
.MODEL DD D
.MODEL QON NPN
.MODEL QOP PNP
.MODEL JC NJF
.MODEL DVN D KF=1E-17 IS=1E-16
.MODEL DIN D
.MODEL POUT PMOS KP=200U VTO=-0.7 LAMBDA=0.01
.MODEL NOUT NMOS KP=200U VTO=0.7 LAMBDA=0.01
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL PSW PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP8275

* BEGIN MODEL LMP8276
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
*
* PINOUT ORDER -IN GND A1 A2 OUT VS OFF +IN
* PINOUT ORDER  1   2   3  4  5   6  7   8
.SUBCKT LMP8276 1 2 3 4 5 6 7 8
Q20 9 10 11 QON
R10 10 12 100
R11 13 14 100
R12 14 6 20
R13 2 12 20
R16 15 16 2E3
R17 17 18 20
R18 11 19 20
D5 20 6 DD
D6 2 20 DD
D7 21 11 DIN
D8 22 11 DIN
I8 11 21 0.1E-3
I9 11 22 0.1E-3
E3 18 0 6 0 1
D9 23 11 DVN
D10 24 11 DVN
I10 11 23 0.4E-6
I11 11 24 0.4E-6
E4 25 26 23 24 63
G2 27 26 21 22 2.9E-7
E5 28 11 18 11 1
E6 29 11 11 11 1
R30 28 30 1E6
R31 29 31 1E6
R33 11 30 100
R34 11 31 100
C6 28 30 0.2E-12
C7 29 31 0.2E-12
E11 32 33 31 11 0.031
E12 27 32 30 11 0.13
E14 34 11 18 11 0.5
D11 15 18 DD
D12 11 15 DD
M1 35 36 12 12 NOUT L=3U W=200U
M2 37 38 14 14 POUT L=3U W=200U
M3 39 39 17 17 POUT L=3U W=200U
M4 40 41 42 42 PIN L=3U W=22U
M5 43 25 42 42 PIN L=3U W=22U
M8 44 44 19 19 NOUT L=3U W=200U
R43 45 38 100
R44 46 36 100
G3 15 34 47 34 0.2E-3
R45 34 15 6E6
C12 16 20 33E-12
R46 11 40 2.05E3
R47 11 43 2.05E3
C13 40 43 30E-12
C14 27 11 1.5E-12
C15 25 11 1.5E-12
C16 20 0 1E-12
D13 36 9 DD
D14 48 38 DD
Q15 48 13 18 QOP
V18 27 41 -0.15E-3
M16 49 50 51 51 NIN L=3U W=22U
M17 52 25 51 51 NIN L=3U W=22U
R55 49 18 2.05E3
R56 52 18 2.05E3
C20 49 52 30E-12
V19 41 50 0
M18 53 54 55 55 PIN L=6U W=500U
M19 56 57 18 18 PIN L=6U W=500U
V20 18 54 1.9
M21 51 53 11 11 NIN L=6U W=500U
M22 53 53 11 11 NIN L=6U W=500U
G6 15 34 58 34 0.2E-3
I14 39 44 80E-6
M23 57 57 18 18 PIN L=6U W=500U
I15 57 11 100E-6
V21 56 42 0
R59 20 37 50
R60 35 59 50
J1 18 27 18 JC
J2 18 25 18 JC
J3 25 11 25 JC
J4 27 11 27 JC
C21 27 25 0.5E-12
E19 60 34 52 49 1
R61 60 58 10E3
C22 58 34 11E-12
E20 61 34 43 40 1
R62 61 47 10E3
C23 47 34 11E-12
G7 62 34 15 34 -1E-3
G8 34 63 15 34 1E-3
G9 34 64 44 11 1E-3
G10 65 34 18 39 1E-3
D17 65 62 DD
D18 63 64 DD
R66 62 65 100E6
R67 64 63 100E6
R68 65 18 1E3
R69 11 64 1E3
E23 18 45 18 65 1
E24 46 11 64 11 1
R70 63 34 1E6
R71 64 34 1E6
R72 34 65 1E6
R73 34 62 1E6
R77 33 32 1E9
R78 32 27 1E9
R79 26 25 1E9
R80 45 18 1E9
R81 11 46 1E9
R82 34 47 1E9
R83 34 58 1E9
R85 55 56 6.5E3
R86 2 6 1E6
G12 6 2 66 2 -290E-12
I22 2 67 1E-3
D20 67 2 DD
V24 67 66 0.71
R87 2 66 1E6
I23 6 2 618E-6
Q21 68 69 70 QON
R88 69 71 100
R89 72 73 100
R90 73 6 20
R91 2 71 20
R92 74 75 5E3
R93 76 77 20
R94 70 78 20
D22 2 5 DD
D23 79 70 DIN
D24 80 70 DIN
I24 70 79 0.1E-3
I25 70 80 0.1E-3
E26 77 0 6 0 1
D25 81 70 DVN
D26 82 70 DVN
I26 70 81 0.4E-6
I27 70 82 0.4E-6
E27 83 84 81 82 13
G13 4 84 79 80 2.9E-7
E34 85 70 77 70 0.5
D27 74 77 DD
D28 70 74 DD
M24 86 87 71 71 NOUT L=3U W=200U
M25 88 89 73 73 POUT L=3U W=200U
M26 90 90 76 76 POUT L=3U W=200U
M27 91 92 93 93 PIN L=3U W=60U
M28 94 83 93 93 PIN L=3U W=60U
M29 95 95 78 78 NOUT L=3U W=200U
R103 96 89 100
R104 97 87 100
G14 74 85 98 85 0.2E-3
R105 85 74 6E6
C27 75 5 24E-12
R106 70 91 2.05E3
R107 70 94 2.05E3
C28 91 94 30E-12
C29 4 70 4.5E-12
C30 83 70 4.5E-12
C31 5 0 1E-12
D29 87 68 DD
D30 99 89 DD
Q22 99 72 77 QOP
V25 4 92 0
M30 100 101 102 102 NIN L=3U W=60U
M31 103 83 102 102 NIN L=3U W=60U
R108 100 77 2.05E3
R109 103 77 2.05E3
C32 100 103 30E-12
V26 92 101 0
M32 104 105 106 106 PIN L=6U W=500U
M33 107 108 77 77 PIN L=6U W=500U
V27 77 105 1.9
M34 102 104 70 70 NIN L=6U W=500U
M35 104 104 70 70 NIN L=6U W=500U
G15 74 85 109 85 0.2E-3
I28 90 95 80E-6
M36 108 108 77 77 PIN L=6U W=500U
I29 108 70 45E-6
V28 107 93 0
R110 5 88 25
R111 86 110 25
J5 77 4 77 JC
J6 77 83 77 JC
J7 83 70 83 JC
J8 4 70 4 JC
C33 4 83 3.5E-12
E37 111 85 103 100 1
R112 111 109 10E3
C34 109 85 11E-12
E38 112 85 94 91 1
R113 112 98 10E3
C35 98 85 11E-12
G16 113 85 74 85 -1E-3
G17 85 114 74 85 1E-3
G18 85 115 95 70 1E-3
G19 116 85 77 90 1E-3
D31 116 113 DD
D32 114 115 DD
R114 113 116 100E6
R115 115 114 100E6
R116 116 77 1E3
R117 70 115 1E3
E39 77 96 77 116 1
E40 97 70 115 70 1
R118 114 85 1E6
R119 115 85 1E6
R120 85 116 1E6
R121 85 113 1E6
R125 84 83 1E9
R126 96 77 1E9
R127 70 97 1E9
R128 85 98 1E9
R129 85 109 1E9
R131 106 107 6.5E3
D33 5 6 DD
E41 117 70 8 70 1
R132 118 8 200E3
R133 1 118 200E3
E42 119 70 1 70 1
R134 120 117 1E3
R135 119 120 1E3
E44 121 122 8 1 10
V31 122 123 0.5
E45 123 70 124 70 1
R136 124 118 10E3
C72 118 124 1E-9
M37 125 118 70 70 MCP L=3U W=300U
M38 125 126 70 70 MCN L=3U W=300U
E46 126 70 118 70 -1
R137 125 127 1
R138 128 124 10
M39 129 118 70 70 MCMRP L=3U W=300U
M40 129 130 70 70 MCMRN L=3U W=300U
E47 130 70 118 70 -1
V32 131 70 5
R139 129 131 10E3
M41 128 129 70 70 MCMRS L=3U W=3000U
R140 70 124 100
R141 26 20 100E3
R142 132 26 100E3
R143 20 3 100E3
C73 3 0 0.1E-12
R144 70 84 100E3
R145 84 133 50E3
V33 134 122 -0.5
R147 121 127 9E3
C74 26 20 11.4E-12
E48 133 0 5 0 1
E49 118 70 120 70 1
C75 8 118 1E-12
C76 118 1 1E-12
C77 8 70 1E-12
C78 1 70 1E-12
G21 8 70 118 70 4.9E-6
G22 1 70 118 70 4.9E-6
I31 70 135 1E-3
D35 135 70 DD
V37 135 136 0.71
R149 70 136 1E6
E50 132 122 136 70 0.085
E51 137 127 7 134 0.025E-6
R153 7 84 100E3
R154 33 137 92E3
R155 11 33 200E3
R156 7 33 200E3
C79 84 133 25E-12
R157 0 134 1E11
I32 20 2 100E-6
I33 5 2 100E-6
V39 20 59 5E-3
V40 5 110 5E-3
E52 70 0 2 0 1
E53 11 0 2 0 1
.MODEL MCP NMOS KP=200U VTO=36.5
.MODEL MCN NMOS KP=200U VTO=2.2
.MODEL MCMRP NMOS KP=200U VTO=27.2
.MODEL MCMRN NMOS KP=200U VTO=2
.MODEL MCMRS NMOS KP=200U VTO=1
.MODEL DD D
.MODEL QON NPN
.MODEL QOP PNP
.MODEL JC NJF
.MODEL DVN D KF=1E-17 IS=1E-16
.MODEL DIN D
.MODEL POUT PMOS KP=200U VTO=-0.7 LAMBDA=0.01
.MODEL NOUT NMOS KP=200U VTO=0.7 LAMBDA=0.01
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL PSW PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP8276

* BEGIN MODEL LMP8277
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
*
* PINOUT ORDER -IN GND A1 A2 OUT VS +IN
* PINOUT ORDER  1   2   3  4  5   7   8
.SUBCKT LMP8277 1 2 3 4 5 7 8
Q20 9 10 11 QON
R10 10 12 100
R11 13 14 100
R12 14 7 20
R13 2 12 20
R16 15 16 2E3
R17 17 18 20
R18 11 19 20
D5 20 7 DD
D6 2 20 DD
D7 21 11 DIN
D8 22 11 DIN
I8 11 21 0.1E-3
I9 11 22 0.1E-3
E3 18 0 7 0 1
D9 23 11 DVN
D10 24 11 DVN
I10 11 23 0.4E-6
I11 11 24 0.4E-6
E4 25 26 23 24 40
G2 27 26 21 22 2.9E-7
E5 28 11 18 11 1
E6 29 11 11 11 1
R30 28 30 1E6
R31 29 31 1E6
R33 11 30 100
R34 11 31 100
C6 28 30 0.2E-12
C7 29 31 0.2E-12
E11 32 33 31 11 0.031
E12 27 32 30 11 0.13
E14 34 11 18 11 0.5
D11 15 18 DD
D12 11 15 DD
M1 35 36 12 12 NOUT L=3U W=200U
M2 37 38 14 14 POUT L=3U W=200U
M3 39 39 17 17 POUT L=3U W=200U
M4 40 41 42 42 PIN L=3U W=22U
M5 43 25 42 42 PIN L=3U W=22U
M8 44 44 19 19 NOUT L=3U W=200U
R43 45 38 100
R44 46 36 100
G3 15 34 47 34 0.2E-3
R45 34 15 6E6
C12 16 20 33E-12
R46 11 40 2.05E3
R47 11 43 2.05E3
C13 40 43 30E-12
C14 27 11 1.5E-12
C15 25 11 1.5E-12
C16 20 0 1E-12
D13 36 9 DD
D14 48 38 DD
Q15 48 13 18 QOP
V18 27 41 0.85E-3
M16 49 50 51 51 NIN L=3U W=22U
M17 52 25 51 51 NIN L=3U W=22U
R55 49 18 2.05E3
R56 52 18 2.05E3
C20 49 52 30E-12
V19 41 50 0
M18 53 54 55 55 PIN L=6U W=500U
M19 56 57 18 18 PIN L=6U W=500U
V20 18 54 1.9
M21 51 53 11 11 NIN L=6U W=500U
M22 53 53 11 11 NIN L=6U W=500U
G6 15 34 58 34 0.2E-3
I14 39 44 80E-6
M23 57 57 18 18 PIN L=6U W=500U
I15 57 11 100E-6
V21 56 42 0
R59 20 37 50
R60 35 59 50
J1 18 27 18 JC
J2 18 25 18 JC
J3 25 11 25 JC
J4 27 11 27 JC
C21 27 25 0.5E-12
E19 60 34 52 49 1
R61 60 58 10E3
C22 58 34 11E-12
E20 61 34 43 40 1
R62 61 47 10E3
C23 47 34 11E-12
G7 62 34 15 34 -1E-3
G8 34 63 15 34 1E-3
G9 34 64 44 11 1E-3
G10 65 34 18 39 1E-3
D17 65 62 DD
D18 63 64 DD
R66 62 65 100E6
R67 64 63 100E6
R68 65 18 1E3
R69 11 64 1E3
E23 18 45 18 65 1
E24 46 11 64 11 1
R70 63 34 1E6
R71 64 34 1E6
R72 34 65 1E6
R73 34 62 1E6
R77 33 32 1E9
R78 32 27 1E9
R79 26 25 1E9
R80 45 18 1E9
R81 11 46 1E9
R82 34 47 1E9
R83 34 58 1E9
R85 55 56 6.5E3
R86 2 7 1E6
G12 7 2 66 2 -290E-12
I22 2 67 1E-3
D20 67 2 DD
V24 67 66 0.71
R87 2 66 1E6
I23 7 2 618E-6
Q21 68 69 70 QON
R88 69 71 100
R89 72 73 100
R90 73 7 20
R91 2 71 20
R92 74 75 5E3
R93 76 77 20
R94 70 78 20
D22 2 5 DD
D23 79 70 DIN
D24 80 70 DIN
I24 70 79 0.1E-3
I25 70 80 0.1E-3
E26 77 0 7 0 1
D25 81 70 DVN
D26 82 70 DVN
I26 70 81 0.4E-6
I27 70 82 0.4E-6
E27 83 84 81 82 13
G13 4 84 79 80 2.9E-7
E34 85 70 77 70 0.5
D27 74 77 DD
D28 70 74 DD
M24 86 87 71 71 NOUT L=3U W=200U
M25 88 89 73 73 POUT L=3U W=200U
M26 90 90 76 76 POUT L=3U W=200U
M27 91 92 93 93 PIN L=3U W=60U
M28 94 83 93 93 PIN L=3U W=60U
M29 95 95 78 78 NOUT L=3U W=200U
R103 96 89 100
R104 97 87 100
G14 74 85 98 85 0.2E-3
R105 85 74 6E6
C27 75 5 24E-12
R106 70 91 2.05E3
R107 70 94 2.05E3
C28 91 94 30E-12
C29 4 70 4.5E-12
C30 83 70 4.5E-12
C31 5 0 1E-12
D29 87 68 DD
D30 99 89 DD
Q22 99 72 77 QOP
V25 4 92 0
M30 100 101 102 102 NIN L=3U W=60U
M31 103 83 102 102 NIN L=3U W=60U
R108 100 77 2.05E3
R109 103 77 2.05E3
C32 100 103 30E-12
V26 92 101 0
M32 104 105 106 106 PIN L=6U W=500U
M33 107 108 77 77 PIN L=6U W=500U
V27 77 105 1.9
M34 102 104 70 70 NIN L=6U W=500U
M35 104 104 70 70 NIN L=6U W=500U
G15 74 85 109 85 0.2E-3
I28 90 95 80E-6
M36 108 108 77 77 PIN L=6U W=500U
I29 108 70 45E-6
V28 107 93 0
R110 5 88 25
R111 86 110 25
J5 77 4 77 JC
J6 77 83 77 JC
J7 83 70 83 JC
J8 4 70 4 JC
C33 4 83 3.5E-12
E37 111 85 103 100 1
R112 111 109 10E3
C34 109 85 11E-12
E38 112 85 94 91 1
R113 112 98 10E3
C35 98 85 11E-12
G16 113 85 74 85 -1E-3
G17 85 114 74 85 1E-3
G18 85 115 95 70 1E-3
G19 116 85 77 90 1E-3
D31 116 113 DD
D32 114 115 DD
R114 113 116 100E6
R115 115 114 100E6
R116 116 77 1E3
R117 70 115 1E3
E39 77 96 77 116 1
E40 97 70 115 70 1
R118 114 85 1E6
R119 115 85 1E6
R120 85 116 1E6
R121 85 113 1E6
R125 84 83 1E9
R126 96 77 1E9
R127 70 97 1E9
R128 85 98 1E9
R129 85 109 1E9
R131 106 107 6.5E3
D33 5 7 DD
E41 117 70 8 70 1
R132 118 8 200E3
R133 1 118 200E3
E42 119 70 1 70 1
R134 120 117 1E3
R135 119 120 1E3
E44 121 122 8 1 7
V31 122 123 0.5
E45 123 70 124 70 1
R136 124 118 10E3
C72 118 124 1E-9
M37 125 118 70 70 MCP L=3U W=300U
M38 125 126 70 70 MCN L=3U W=300U
E46 126 70 118 70 -1
R137 125 127 1
R138 128 124 10
M39 129 118 70 70 MCMRP L=3U W=300U
M40 129 130 70 70 MCMRN L=3U W=300U
E47 130 70 118 70 -1
V32 131 70 5
R139 129 131 10E3
M41 128 129 70 70 MCMRS L=3U W=3000U
R140 70 124 100
R141 26 20 100E3
R142 132 26 100E3
R143 20 3 100E3
C73 3 0 0.1E-12
R144 70 84 100E3
R145 84 133 50E3
V33 134 122 -0.5
R147 121 127 9E3
C74 26 20 11.4E-12
E48 133 0 5 0 1
E49 118 70 120 70 1
C75 8 118 1E-12
C76 118 1 1E-12
C77 8 70 1E-12
C78 1 70 1E-12
G21 8 70 118 70 4.9E-6
G22 1 70 118 70 4.9E-6
I31 70 135 1E-3
D35 135 70 DD
V37 135 136 0.71
R149 70 136 1E6
E50 132 122 136 70 0.12
E51 137 127 147 134 0.025E-6
R153 147 84 100E3
R154 33 137 92E3
R155 11 33 200E3
R156 147 33 200E3
C79 84 133 25E-12
R157 0 134 1E11
I32 20 2 100E-6
I33 5 2 100E-6
V39 20 59 5E-3
V40 5 110 5E-3
E52 70 0 2 0 1
E53 11 0 2 0 1
RSIN 147 0 1
.MODEL MCP NMOS KP=200U VTO=36.5
.MODEL MCN NMOS KP=200U VTO=2.2
.MODEL MCMRP NMOS KP=200U VTO=27.2
.MODEL MCMRN NMOS KP=200U VTO=2
.MODEL MCMRS NMOS KP=200U VTO=1
.MODEL DD D
.MODEL QON NPN
.MODEL QOP PNP
.MODEL JC NJF
.MODEL DVN D KF=1.5E-17 IS=1E-16
.MODEL DIN D
.MODEL POUT PMOS KP=200U VTO=-0.7 LAMBDA=0.01
.MODEL NOUT NMOS KP=200U VTO=0.7 LAMBDA=0.01
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL PSW PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP8277

*BEGIN MODEL LMP8601
*//////////////////////////////////////////////////
*Rev. A October, 2008
*///////////////////////////////////////////////////////
* (C) National Semiconductor Corporation
*  Models developed and under copyright by: 
*  National Semiconductor, Corporation
*////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* PSPICE models are provided AS IS, WITH NO WARRANTY OF ANY KIND.
*/////////////////////////////////////////////////////////
* 
* PINOUT ORDER  -IN  +IN  +V  -V  OUT A1 A2  OFFSET
* PIN ORDER     INM  INP  VCC VEE OUT RF IN2 OFFSET
.SUBCKT LMP8601 INM INP VCC VEE OUT RF IN2 OFFSET
*/////////////////////////////////////////////////////////////  
M7 OUT A221 A14 VDD  PMOS  L=1E-6 W=1E-3 AD=+1.05000000E-09 
+AS=+1.05000000E-09 PD=+2.00210000E-03 PS=+2.00210000E-03 M=1.0 
M6 A12 A12 A14 VDD  PMOS  L=1E-6 W=1E-3 AD=+1.05000000E-09 AS=+1.05000000E-09 
+PD=+2.00210000E-03 PS=+2.00210000E-03 M=1.0 
M5 A182 A205 A20 VDD  PMOS  L=1E-6 W=1E-3 AD=+1.05000000E-09 
+AS=+1.05000000E-09 PD=+2.00210000E-03 PS=+2.00210000E-03 M=1.0 
M4 A18 A18 A20 VDD  PMOS  L=1E-6 W=1E-3 AD=+1.05000000E-09 AS=+1.05000000E-09 
+PD=+2.00210000E-03 PS=+2.00210000E-03 M=1.0 
M3 OUT A187 A26 0  NMOS  L=1E-6 W=500E-6 AD=+5.25000000E-10 AS=+5.25000000E-10 
+PD=+1.00210000E-03 PS=+1.00210000E-03 M=1.0 
M2 A24 A24 A26 0  NMOS  L=1E-6 W=500E-6 AD=+5.25000000E-10 AS=+5.25000000E-10 
+PD=+1.00210000E-03 PS=+1.00210000E-03 M=1.0 
M1 A182 A183 A32 0  NMOS  L=1E-6 W=500E-6 AD=+5.25000000E-10 
+AS=+5.25000000E-10 PD=+1.00210000E-03 PS=+1.00210000E-03 M=1.0 
M0 A30 A30 A32 0  NMOS  L=1E-6 W=500E-6 AD=+5.25000000E-10 AS=+5.25000000E-10 
+PD=+1.00210000E-03 PS=+1.00210000E-03 M=1.0 
RIN1 A34 A46  400E3 
RIN2 A36 1  400E3 
RESDA1 INM A89  1E6 
RESDB1 A89 VEE  350E3 
RESDB2 A42 VEE  350E3 
RESDA2 A72 A42  1E6 
RDIVIDE1 A46 A45  10E3 
RDIVIDE2 1 A45  10E3 
RFB2 1 A49  4E6 
RFB1 A46 A51  4E6 
RF1 A83 A53  10E3 
RF2 A53 A55  10E3 
RF3 A55 A57  10E3 
RPSI VCC VEE  17E3 
RFILTER A182 RF  100E3 
RCMRR1 INM A34  100E-3 
RCLAMP1 A162 INT1  1E3 
ROFFSET1 OFFSET A80  100E3 
ROFFSET2 A70 VEE  100E3 
RCMRR2 A72 A36  2.0 
ROUT1 A183 VEE  10E6 
ROUT2 A187 VEE  10E6 
RCLAMP2 A209 A77  1E3 
R3 A80 A86  1.0 
RGE1 A51 VREF  1.0 
RGE2 A49 A83  1.0 
R4 A86 A70  300.0 
DESD2 VEE A42  DIODEIDEAL  AREA=1.0 
DESD1 VEE A89  DIODEIDEAL  AREA=1.0
DCMVRLO1 A229 A197  DIODEIDEAL  AREA=1.0
DCMVRLO2 1 A197  DIODEIDEAL  AREA=1.0
DCLAMP1B INT1 A213  DIODEIDEAL  AREA=1.0
DCLAMP1A A123 INT1  DIODEIDEAL  AREA=1.0
DCLAMP2B A77 A225  DIODEIDEAL  AREA=1.0 
DCLAMP2A A125 A77  DIODEIDEAL  AREA=1.0 
DISNK2 A187 A131  DIODEIDEAL  AREA=1.0 
DCMVRHI2 A110 1  DIODEIDEAL  AREA=1.0
DISRC2 A108 A221  DIODEIDEAL  AREA=1.0
DCMVRHI1 A110 A233  DIODEIDEAL  AREA=1.0
DTEMP3 A112 VEE  DIODEIDEAL  AREA=1.0
DTEMP2 A116 VEE  DIODEIDEAL  AREA=1.0
DTEMP1 A116 VEE  DIODEIDEAL  AREA=1.0
VDIVIDE A45 VEE  1.5 
VOFFSET2 A119 IN2  500E-6 
VCLAMP1B VCC A122  800E-3 
VCLAMP1A A123 VEE  800E-3 
VCLAMP2A A125 VEE  800E-3 
VCMVRLO A230 VEE  1.1 
VPSW2 VCC A14  10E-3 
VISNK2 A131 VEE  800E-3 
VPSW1 VCC A20  15E-3 
VOFFSET INP A237  150E-6 
VNSW2 A26 VEE  4E-3 
VNSW1 A32 VEE  2E-3 
VCLAMP2B VCC A142  800E-3 
VISRC2 VCC A108  1.2 
VCMVRHI A234 VEE  1.775 
VTEMP A147 VEE  -1.80000000E-02 
CIN2 A72 VEE  3E-12 
CACCMRR1 A46 VEE  1E-15 
CIN1 INM VEE  3E-12 
C7 A187 OUT  100E-12 
CF1 A53 VEE  356E-12 
CF2 A57 VEE  51.7E-12 
CF3 A55 A162  940E-12 
CACCMRR2 1 VEE  150E-15 
C8 A221 OUT  100E-12 
CPOUT1 A205 A182  100E-12 
CNOUT1 A183 A182  100E-12 
CSTAGE2 A119 VEE  3E-12 
GSTAGE1 A83 VREF 1 A46 1.0 
GF A162 VEE A162 A57 1.0
GOUT1 A183 VEE INT1 A182 1E-3
GOUT2 A187 VEE A77 OUT 1E-3
IOUT1 A18 A30  DC=100E-6 
IPSI VCC VEE  DC=370E-6 
IOUT2 A12 A24  DC=100E-6 
ICMVRHI VEE A110  DC=1E-6 
ICMVRLO A197 VEE  DC=1E-6 
ITEMP1 VEE A116  DC=10E-6 
ITEMP2 VEE A112  DC=10E-6 
EOUT1 A205 A183 A18 A30 1.0 
EGAIN2 A209 VREF A119 VREF 2.0 
ECLAMP1B A213 VEE A122 VEE 1.0 
EOFFSET VREF VEE A86 VEE 1.0 
EOUT2 A221 A187 A12 A24 1.0 
ECLAMP2 A225 VEE A142 VEE 1.0 
ECMVRLO A229 A230 VCC VEE 470E-3 
ECMVRHI A233 A234 VCC VEE  -235E-3 
ETCVOS A237 A72 2 VEE  2E-6 
ETEMP1 A241 A147 A112 A116  1.0 
ETEMP2 2 VEE A241 VEE  16.666E3 
     
   
.MODEL DIODEIDEAL D 
.MODEL PMOS PMOS VT0=-0.9    
.MODEL NMOS NMOS VT0=0.7  
   
* END OF NETLIST 
.ENDS

*Rev.a May-2007
* BEGIN MODEL LMV551
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
* OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
* WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
* INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE WITH 1/F,
* INPUT CAPACITANCE, INPUT BIAS CURRENT VS TEMPERATURE, INPUT
* COMMON MODE RANGE, INPUT OFFSET VS TEMPERATURE, HIGH CLOAD
* EFFECTS, AND QUIESCENT CURRENT VS VOLTAGE AND TEMPERATURE.
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   3   5  2  4
.SUBCKT LMV551 1 3 5 2 4
Q20 6 7 8 QLN
R3 9 10 2E3
R4 9 11 2E3
R10 7 12 1E3
R11 13 14 1E3
R12 15 5 8
R13 2 16 8
R16 17 18 10E3
R17 19 20 8
R18 8 21 8
D5 4 5 DD
D6 2 4 DD
D7 22 0 DIN
D8 23 0 DIN
I8 0 22 0.1E-3
I9 0 23 0.1E-3
E2 8 0 2 0 1
E3 20 0 5 0 1
D9 24 0 DVN
D10 25 0 DVN
I10 0 24 1E-3
I11 0 25 1E-3
E4 26 3 24 25 19E-3
G2 27 3 22 23 3E-6
R22 2 5 5E6
E5 28 0 20 0 1
E6 29 0 8 0 1
E7 30 0 31 0 1
R30 28 32 1E5
R31 29 33 1E5
R32 30 34 1E5
R33 0 32 10
R34 0 33 10
R35 0 34 10
E10 35 1 34 0 3E-2
R36 36 31 1E3
R37 31 37 1E3
C6 28 32 1E-12
C7 29 33 1E-12
C8 30 34 1E-12
E11 38 35 33 0 0.2
E12 27 38 32 0 -0.48
E14 39 8 20 8 0.6
D11 17 20 DD
D12 8 17 DD
M1 40 41 16 16 NOUT L=3U W=400U
M2 42 43 15 15 POUT L=3U W=400U
M3 44 44 19 19 POUT L=3U W=400U
M8 45 45 21 21 NOUT L=3U W=400U
R43 46 43 100
R44 47 41 100
G3 17 39 48 39 0.125E-3
R45 39 17 9.2E6
C12 18 49 3.6E-12
R46 50 51 2
R47 52 51 2
C13 10 11 2E-12
C14 27 0 1E-12
C15 26 0 1E-12
C16 4 0 3E-12
D13 41 6 DD
D14 53 43 DD
Q15 53 14 20 QLP
V18 54 55 0.8E-3
E17 37 0 27 0 1
E18 36 0 3 0 1
V21 9 8 0
R59 56 42 40
R60 40 57 10
J1 58 27 58 JNC
J2 58 26 58 JNC
J3 26 59 26 JNC
J4 27 59 27 JNC
E20 60 39 11 10 1
R62 60 48 1E4
C23 48 39 4E-12
G7 61 39 17 39 -1E-3
G8 39 62 17 39 1E-3
G9 39 63 45 8 1E-3
G10 64 39 20 44 1E-3
D17 64 61 DD
D18 62 63 DD
R66 61 64 100E6
R67 63 62 100E6
R68 64 20 1E3
R69 8 63 1E3
E23 20 46 20 64 1
E24 47 8 63 8 1
R70 62 39 1E6
R71 63 39 1E6
R72 39 64 1E6
R73 39 61 1E6
R75 38 27 1E9
R76 35 38 1E9
R77 1 35 1E9
R78 3 26 1E9
R79 39 48 1E9
R81 46 20 1E9
R82 8 47 1E9
R83 31 0 1E9
G14 65 8 66 0 15.37E-6
G15 44 45 66 0 15E-6
V51 66 0 1
I21 5 2 18.5E-6
V78 20 58 0
V79 59 8 0.2
R155 44 20 1E8
R156 8 45 1E8
R157 16 41 1E8
R158 15 43 1E8
E98 20 13 5 15 8
E99 12 8 16 2 3.5
R336 17 49 5.5E8
R340 0 66 1E12
R341 0 66 1E12
R342 55 67 127K
R343 26 68 127K
E100 49 0 4 0 1
I22 27 0 19E-9
I23 26 0 19E-9
G25 27 3 69 70 3.7E-6
R409 0 69 5E4
R410 0 69 5E4
R411 0 70 5E4
R412 0 70 5E4
V127 56 4 0.070
V128 4 57 0.125
I31 0 71 1E-3
D31 71 0 DD
R415 0 71 1E9
V131 71 72 0.65
R416 0 72 2E9
G26 5 2 72 0 -6E-5
G27 27 0 72 0 -2E-8
G28 26 0 72 0 -2E-8
E120 27 54 72 0 3.3E-3
V133 73 51 0.09
M21 10 67 52 52 PIN L=3U W=90U
M22 11 68 50 50 PIN L=3U W=90U
M23 65 65 20 20 PIN L=3U W=90U
M24 73 65 20 20 PIN L=3U W=90U
R418 65 20 1E12
R419 0 72 2E9
C35 54 0 1E-15
.MODEL DVN D KF=9E-12 IS=1E-16
.MODEL DD D
.MODEL DIN D KF=9E-16 IS=1E-16
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF IS=1E-18
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.ENDS
* END MODEL LMV551

*Rev.a September-2007
* BEGIN MODEL LMV554
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
* OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
* WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
* INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE WITH 1/F,
* INPUT CAPACITANCE, INPUT BIAS CURRENT VS TEMPERATURE, INPUT
* COMMON MODE RANGE, INPUT OFFSET VS TEMPERATURE, HIGH CLOAD
* EFFECTS, AND QUIESCENT CURRENT VS VOLTAGE AND TEMPERATURE.
* NOTE THAT SUPPLY CURRENT MODELED IS THAT OF A SINGLE AMPLIFIER ONLY
*///////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   3   5  2  4
.SUBCKT LMV554 1 3 5 2 4
Q20 6 7 8 QLN
R3 9 10 2E3
R4 9 11 2E3
R10 7 12 1E3
R11 13 14 1E3
R12 15 5 8
R13 2 16 8
R16 17 18 10E3
R17 19 20 8
R18 8 21 8
D5 4 5 DD
D6 2 4 DD
D7 22 0 DIN
D8 23 0 DIN
I8 0 22 0.1E-3
I9 0 23 0.1E-3
E2 8 0 2 0 1
E3 20 0 5 0 1
D9 24 0 DVN
D10 25 0 DVN
I10 0 24 1E-3
I11 0 25 1E-3
E4 26 3 24 25 19E-3
G2 27 3 22 23 3E-6
R22 2 5 5E6
E5 28 0 20 0 1
E6 29 0 8 0 1
E7 30 0 31 0 1
R30 28 32 1E5
R31 29 33 1E5
R32 30 34 1E5
R33 0 32 10
R34 0 33 10
R35 0 34 10
E10 35 1 34 0 3E-2
R36 36 31 1E3
R37 31 37 1E3
C6 28 32 1E-12
C7 29 33 1E-12
C8 30 34 1E-12
E11 38 35 33 0 0.2
E12 27 38 32 0 -0.48
E14 39 8 20 8 0.6
D11 17 20 DD
D12 8 17 DD
M1 40 41 16 16 NOUT L=3U W=400U
M2 42 43 15 15 POUT L=3U W=400U
M3 44 44 19 19 POUT L=3U W=400U
M8 45 45 21 21 NOUT L=3U W=400U
R43 46 43 100
R44 47 41 100
G3 17 39 48 39 0.125E-3
R45 39 17 9.2E6
C12 18 49 3.6E-12
R46 50 51 2
R47 52 51 2
C13 10 11 2E-12
C14 27 0 1E-12
C15 26 0 1E-12
C16 4 0 3E-12
D13 41 6 DD
D14 53 43 DD
Q15 53 14 20 QLP
V18 54 55 0.8E-3
E17 37 0 27 0 1
E18 36 0 3 0 1
V21 9 8 0
R59 56 42 40
R60 40 57 10
J1 58 27 58 JNC
J2 58 26 58 JNC
J3 26 59 26 JNC
J4 27 59 27 JNC
E20 60 39 11 10 1
R62 60 48 1E4
C23 48 39 4E-12
G7 61 39 17 39 -1E-3
G8 39 62 17 39 1E-3
G9 39 63 45 8 1E-3
G10 64 39 20 44 1E-3
D17 64 61 DD
D18 62 63 DD
R66 61 64 100E6
R67 63 62 100E6
R68 64 20 1E3
R69 8 63 1E3
E23 20 46 20 64 1
E24 47 8 63 8 1
R70 62 39 1E6
R71 63 39 1E6
R72 39 64 1E6
R73 39 61 1E6
R75 38 27 1E9
R76 35 38 1E9
R77 1 35 1E9
R78 3 26 1E9
R79 39 48 1E9
R81 46 20 1E9
R82 8 47 1E9
R83 31 0 1E9
G14 65 8 66 0 15.37E-6
G15 44 45 66 0 15E-6
V51 66 0 1
I21 5 2 18.5E-6
V78 20 58 0
V79 59 8 0.2
R155 44 20 1E8
R156 8 45 1E8
R157 16 41 1E8
R158 15 43 1E8
E98 20 13 5 15 8
E99 12 8 16 2 3.5
R336 17 49 5.5E8
R340 0 66 1E12
R341 0 66 1E12
R342 55 67 127K
R343 26 68 127K
E100 49 0 4 0 1
I22 27 0 19E-9
I23 26 0 19E-9
G25 27 3 69 70 3.7E-6
R409 0 69 5E4
R410 0 69 5E4
R411 0 70 5E4
R412 0 70 5E4
V127 56 4 0.070
V128 4 57 0.125
I31 0 71 1E-3
D31 71 0 DD
R415 0 71 1E9
V131 71 72 0.65
R416 0 72 2E9
G26 5 2 72 0 -6E-5
G27 27 0 72 0 -2E-8
G28 26 0 72 0 -2E-8
E120 27 54 72 0 3.3E-3
V133 73 51 0.09
M21 10 67 52 52 PIN L=3U W=90U
M22 11 68 50 50 PIN L=3U W=90U
M23 65 65 20 20 PIN L=3U W=90U
M24 73 65 20 20 PIN L=3U W=90U
R418 65 20 1E12
R419 0 72 2E9
C35 54 0 1E-15
.MODEL DVN D KF=9E-12 IS=1E-16
.MODEL DD D
.MODEL DIN D KF=9E-16 IS=1E-16
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF IS=1E-18
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.ENDS
* END MODEL LMV554

* BEGIN MODEL LMV641
* Rev. A October-2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL KEY FEATURES INCLUDE:
* OUTPUT SWING, OPEN LOOP GAIN AND PHASE, SLEW RATE, 
* COMMON MODE REJECTION vs FREQUENCY, POWER SUPPLY REJECTION vs FREQUENCY,
* INPUT VOLTAGE NOISE WITH 1/F, OUTPUT SATURATION VOLTAGE,
* INPUT CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE, 
* INPUT OFFSET VOLTAGE, QUIESCENT SUPPLY CURRENT.
*//////////////////////////////////////////////////////////////////////
*MODEL TEMP RANGE IS +25 DEG C (ROOM TEMP ONLY).
* Vsupply = +/-5V
* DEVICE PINOUT ORDER  +IN -IN +V -V OUT
* DEVICE PIN NUMBER     1   3   5  2  4 
*//////////////////////////////////////////////////////////////////
* Node Assignments
*              noninverting input
*              | inverting input
*              | | positive supply
*              | | |  negative supply
*              | | |  |  output
*              | | |  |  |
*              | | |  |  |
.SUBCKT LMV641 1 2 99 50 45
*
*  INPUT STAGE
*
Q1    5  7  3 PIX
Q2    6  2  4 PIX
RC1   5 50 4E3
RC2   6 50 4E3
RE1   3 10 68.5
RE2   4 10 68.5
I1   99 10 100E-6
C1    5  6 8.44E-13
D1    3  8 DX
V1   99  8  1.5
EOS   7  1 POLY(5) (73,98) (22,98) (81,98) (80,98) (83,98) 0.4E-3 1 1 1 1 1
IOS   1  2 1.1E-9

*
*CMRR Network
*
E1  72 98 POLY(2) (1,98) (2,98) 0 5E-01 5E-01
R10 72 73 1.59E+02
R20 73 98 1.59E-03
C10 72 73 1.00E-06
*
* PSRR Network
*
EPSY 21 98 POLY(1) (99,50) -1.2E-02 1
RPS1 21 22 1.59E+2
RPS2 22 98 1.59E-3
CPS1 21 22 1.00E-06

* VOLTAGE NOISE REFERENCE OF 15nV/rt(Hz)
*
VN1 80 98 0
RN1 80 98 16.45E-3
HN  81 98 VN1 14
RN2 81 98 1
*
* FLICKER NOISE CORNER 
*
DFN 82 98 DNOISE
VFN 82 98 DC 0.6551
HFN 83 98 POLY(1) VFN 1.00E-03 1.00E+00
RFN 83 98 1
*
* INTERNAL VOLTAGE REFERENCE
*
EREF 98  0 POLY(2) (99,0) (50,0) 0 0.5 0.5
GSY  99 50 POLY(1) (99,50) -7.65E-03 3E-05
EVP  97 98 (99,50) 0.5
EVN  51 98 (50,99) 0.5
*

*
* GAIN STAGE
*
G1   98 30 POLY(1) (5,6)  0 17E-3
R1   30 98 1E6
CF   30 31 1.7E-9
Rz   31 45 2
D5   30 97 DX
D6   51 30 DX
*
* RAIL-TO-RAIL OUTPUT STAGE
*
Q5   45 41 99 POUT
Q6   45 43 50 NOUT
EB1  99 40 POLY(1) (98,30) 0.7745 1
EB2  42 50 POLY(1) (30,98) 0.7745 1
RB1  40 41 2.4e2
RB2  42 43 2.4e2
D7   46 99 DX
D8   47 43 DX
V5   46 41 0.5
V6   47 50 0.5
*

.MODEL PIX PNP (BF=625,IS=1E-16,VAF=130)
.MODEL POUT PNP (BF=625,IS=1E-15,VAF=200)
.MODEL NOUT NPN (BF=100,IS=1E-15,VAF=200)
.MODEL DX D(IS=1E-16,RS=5)
.MODEL DNOISE D(IS=1E-14,KF=2.25E-13)
.ENDS 
* END MODEL LMV641

* BEGIN MODEL LMV651
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
* OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
* WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
* INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT
* CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
* INPUT OFFSET, HIGH CLOAD EFFECTS, AND QUIESCENT CURRENT
* VS VOLTAGE AND TEMPERATURE.
*///////////////////////////////////////////////////////////////
* MODEL TEMP RANGE IS -40 TO +125 DEG C. 
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS	RANGE BUT NOT ALL
* PARAMETERS TRACK THOSE OF THE REAL PART.
*////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   3   5  2  4
.SUBCKT LMV651 1 3 5 2 4
Q12 6 7 8 QP
Q13 9 9 10 QP
Q14 11 11 9 QP
Q15 8 12 10 QP
Q17 13 8 14 QOP
Q18 15 15 16 QN
Q19 16 16 17 QN
Q20 6 18 19 QN
Q21 20 6 21 QON
Q22 8 15 6 QN
R10 18 22 100
R11 12 23 100
R12 14 5 50
R13 2 21 4
G1 6 19 24 25 -2E-4
R16 24 26 100
C2 26 4 17E-12
R17 7 11 50
R18 19 17 4
D5 4 5 DD
D6 2 4 DD
E2 19 0 2 0 1
E3 10 0 5 0 1
I12 5 2 105E-6
G4 24 25 27 28 2E-3
R40 24 25 9E5
E14 25 19 10 19 0.5
D11 24 10 DD
D12 19 24 DD
R41 20 4 2
R42 4 13 4
Q23 8 29 10 QP
Q24 15 30 10 QP
Q25 6 31 19 QN
Q26 7 32 19 QN
Q33 33 34 10 QP
R45 35 36 1
R46 37 36 1
R47 38 39 7E3
R49 19 27 425
R50 19 28 425
R51 40 41 7E3
Q35 41 41 42 QP
Q37 42 42 41 QN
D13 42 10 DD
D14 41 10 DD
D15 43 42 DD
D16 43 41 DD
V10 39 42 -0.07E-3
D17 44 0 DIN
D18 45 0 DIN
I14 0 44 0.1E-3
I15 0 45 0.1E-3
C13 38 0 3E-12
C14 3 0 3E-12
D19 46 0 DVN
D20 47 0 DVN
I16 0 46 0.1E-3
I17 0 47 0.1E-3
E15 40 3 46 47 1.75
G5 38 40 44 45 3.6E-5
E16 49 0 10 0 1
E17 50 0 19 0 1
E18 51 0 52 0 1
R56 49 53 1E6
R57 50 54 1E6
R58 51 55 1E6
R59 0 53 100
R60 0 54 100
R61 0 55 100
E19 56 1 55 0 -47E-3
R62 57 52 1E3
R63 52 58 1E3
C15 49 53 1E-12
C16 50 54 1E-12
C17 51 55 70E-12
E20 59 56 54 0 0.25
E21 38 59 53 0 -0.20
C19 27 28 8E-12
G6 34 10 60 0 0.68E-6
G7 29 10 60 0 3.4E-7
G8 30 10 60 0 1.45E-7
G9 19 31 60 0 1.7E-7
G10 19 32 60 0 7.25E-8
R64 0 60 1E12
R132 4 24 1E8
I18 38 0 80E-9
I19 3 0 80E-9
V53 43 19 0.07
V54 33 36 0.1
G12 38 40 61 0 8E-6
R136 0 61 12E3
R137 0 61 12E3
R138 1 56 1E9
R139 56 59 1E9
R140 59 38 1E9
E54 58 0 38 0 1
E55 57 0 40 0 1
C23 38 40 0.25E-12
E72 22 19 21 2 3.5
E73 23 10 14 10 0.75
M61 28 42 35 35 MIP L=2U W=150U
M62 27 41 37 37 MIP L=2U W=150U
V55 60 0 1
R141 2 5 1E6
G13 5 2 62 0 -2E-4
I20 0 63 1E-3
D21 63 0 DD
V56 63 62 0.65
R143 0 62 1E6
.MODEL QON NPN VAF=40
.MODEL QOP PNP VAF=40
.MODEL MIP PMOS KP=600U VTO=-0.7
.MODEL DD D
.MODEL QN NPN
.MODEL QP PNP
.MODEL DVN D KF=0.7E-16
.MODEL DIN D KF=8E-17
.ENDS
* END MODEL LMV651

* BEGIN MODEL LMV654
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
* OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
* WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
* INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT
* CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
* INPUT OFFSET, HIGH CLOAD EFFECTS, AND QUIESCENT CURRENT
* VS VOLTAGE AND TEMPERATURE.
*///////////////////////////////////////////////////////////////
* MODEL TEMP RANGE IS -40 TO +125 DEG C. 
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS	RANGE BUT NOT ALL
* PARAMETERS TRACK THOSE OF THE REAL PART.
*////////////////////////////////////////////////////////////
* Note:  Model is for single device only and simulated
*	 supply current is 1/4 of the total device current.
*///////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   3   5  2  4
.SUBCKT LMV654 1 3 5 2 4
Q12 6 7 8 QP
Q13 9 9 10 QP
Q14 11 11 9 QP
Q15 8 12 10 QP
Q17 13 8 14 QOP
Q18 15 15 16 QN
Q19 16 16 17 QN
Q20 6 18 19 QN
Q21 20 6 21 QON
Q22 8 15 6 QN
R10 18 22 100
R11 12 23 100
R12 14 5 50
R13 2 21 4
G1 6 19 24 25 -2E-4
R16 24 26 100
C2 26 4 17E-12
R17 7 11 50
R18 19 17 4
D5 4 5 DD
D6 2 4 DD
E2 19 0 2 0 1
E3 10 0 5 0 1
I12 5 2 105E-6
G4 24 25 27 28 2E-3
R40 24 25 9E5
E14 25 19 10 19 0.5
D11 24 10 DD
D12 19 24 DD
R41 20 4 2
R42 4 13 4
Q23 8 29 10 QP
Q24 15 30 10 QP
Q25 6 31 19 QN
Q26 7 32 19 QN
Q33 33 34 10 QP
R45 35 36 1
R46 37 36 1
R47 38 39 7E3
R49 19 27 425
R50 19 28 425
R51 40 41 7E3
Q35 41 41 42 QP
Q37 42 42 41 QN
D13 42 10 DD
D14 41 10 DD
D15 43 42 DD
D16 43 41 DD
V10 39 42 -0.07E-3
D17 44 0 DIN
D18 45 0 DIN
I14 0 44 0.1E-3
I15 0 45 0.1E-3
C13 38 0 3E-12
C14 3 0 3E-12
D19 46 0 DVN
D20 47 0 DVN
I16 0 46 0.1E-3
I17 0 47 0.1E-3
E15 40 3 46 47 1.75
G5 38 40 44 45 3.6E-5
E16 49 0 10 0 1
E17 50 0 19 0 1
E18 51 0 52 0 1
R56 49 53 1E6
R57 50 54 1E6
R58 51 55 1E6
R59 0 53 100
R60 0 54 100
R61 0 55 100
E19 56 1 55 0 -47E-3
R62 57 52 1E3
R63 52 58 1E3
C15 49 53 1E-12
C16 50 54 1E-12
C17 51 55 70E-12
E20 59 56 54 0 0.25
E21 38 59 53 0 -0.20
C19 27 28 8E-12
G6 34 10 60 0 0.68E-6
G7 29 10 60 0 3.4E-7
G8 30 10 60 0 1.45E-7
G9 19 31 60 0 1.7E-7
G10 19 32 60 0 7.25E-8
R64 0 60 1E12
R132 4 24 1E8
I18 38 0 80E-9
I19 3 0 80E-9
V53 43 19 0.07
V54 33 36 0.1
G12 38 40 61 0 8E-6
R136 0 61 12E3
R137 0 61 12E3
R138 1 56 1E9
R139 56 59 1E9
R140 59 38 1E9
E54 58 0 38 0 1
E55 57 0 40 0 1
C23 38 40 0.25E-12
E72 22 19 21 2 3.5
E73 23 10 14 10 0.75
M61 28 42 35 35 MIP L=2U W=150U
M62 27 41 37 37 MIP L=2U W=150U
V55 60 0 1
R141 2 5 1E6
G13 5 2 62 0 -2E-4
I20 0 63 1E-3
D21 63 0 DD
V56 63 62 0.65
R143 0 62 1E6
.MODEL QON NPN VAF=40
.MODEL QOP PNP VAF=40
.MODEL MIP PMOS KP=600U VTO=-0.7
.MODEL DD D
.MODEL QN NPN
.MODEL QP PNP
.MODEL DVN D KF=0.7E-16
.MODEL DIN D KF=8E-17
.ENDS
* END MODEL LMV654

* BEGIN MODEL LMV716
*///////////////////////////////////////////////////////////////////
*Rev.a October-2006
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
* OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
* WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
* INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT
* CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
* INPUT OFFSET, HIGH CLOAD EFFECTS, QUIESCENT CURRENT VS
* VOLTAGE, AND QUIESCENT CURRENT VS TEMPERATURE.
*/////////////////////////////////////
* Note:  Model is for single device only and simulated
*        supply current is 1/2 of the total device current.
*//////////////////////////////
*MODEL TEMP RANGE IS -40 TO +85 DEG C.
*NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL
*PARAMETERS TRACK THOSE OF THE REAL PART.
*//////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   2   8  4  1
.SUBCKT LMV716 3 2 8 4 1
G3 20 42 54 42 0.2E-3
R45 42 20 1.5E8
C12 21 1 9.9E-12
R46 11 48 2E3
R47 11 50 2E3
C13 48 50 2E-12
C14 30 0 9E-12
C15 29 0 9E-12
C16 1 0 0.5E-12
D13 44 9 DD
D14 55 46 DD
Q15 55 17 23 QLP
V18 30 49 -1.3E-3
M19 56 57 23 23 PIN L=6U W=500U
E17 40 0 30 0 1
E18 39 0 2 0 1
M23 57 57 23 23 PIN L=6U W=500U
V21 56 13 0.3
R59 1 45 4
R60 43 1 2
J1 58 30 58 JNC
J2 58 29 58 JNC
J3 29 59 29 JNC
J4 30 59 30 JNC
E20 60 42 50 48 1
R62 60 54 1E4
C23 54 42 1E-12
G7 61 42 20 42 -1E-3
G8 42 62 20 42 1E-3
G9 42 63 51 11 1E-3
G10 64 42 23 47 1E-3
D17 64 61 DD
D18 62 63 DD
R66 61 64 100E6
R67 63 62 100E6
R68 64 23 1E3
R69 11 63 1E3
E23 23 52 23 64 1
E24 53 11 63 11 1
Q20 9 10 11 QLN
R3 12 13 2
R4 14 13 2
R10 10 15 1E3
R11 16 17 1E3
R12 18 8 3.6
R13 4 19 3.6
R16 20 21 1K
R17 22 23 3.6
R18 11 24 3.6
D5 1 8 DD
D6 4 1 DD
D7 25 0 DIN
D8 26 0 DIN
I8 0 25 0.1E-3
I9 0 26 0.1E-3
E2 11 0 4 0 1
E3 23 0 8 0 1
D9 27 0 DVN
D10 28 0 DVN
I10 0 27 1E-3
I11 0 28 1E-3
E4 29 2 27 28 0.086
G2 30 2 25 26 5E-6
R22 4 8 30E3
E5 31 0 23 0 1
E6 32 0 11 0 1
E7 33 0 34 0 1
R30 31 35 1E5
R31 32 36 1E5
R32 33 37 1E5
R33 0 35 10
R34 0 36 10
R35 0 37 10
E10 38 3 37 0 0.5
R36 39 34 1E3
R37 34 40 1E3
C6 31 35 1E-12
C7 32 36 1E-12
C8 33 37 1E-9
E11 41 38 36 0 -0.18
E12 30 41 35 0 1.7
E14 42 11 23 11 0.6
D11 20 23 DD
D12 11 20 DD
M1 43 44 19 19 NOUT L=3U W=300U
M2 45 46 18 18 POUT L=3U W=300U
M3 47 47 22 22 POUT L=3U W=300U
M4 48 49 12 12 PIN L=3U W=80U
M5 50 29 14 14 PIN L=3U W=80U
M8 51 51 24 24 NOUT L=3U W=300U
R43 52 46 100
R44 53 44 100
R70 62 42 1E6
R71 63 42 1E6
R72 42 64 1E6
R73 42 61 1E6
R75 41 30 1E9
R76 38 41 1E9
R77 3 38 1E9
R78 2 29 1E9
R79 42 54 1E9
R81 52 23 1E9
R82 11 53 1E9
R83 34 0 1E9
G14 57 11 65 0 148E-6
G15 47 51 65 0 180E-6
V51 65 0 1
I21 8 4 1.1E-3
V78 23 58 0
V79 59 11 0.1
R155 47 23 1E8
R156 11 51 1E8
R157 19 44 1E8
R158 18 46 1E8
G34 29 0 66 0 1.12E-12
I40 29 0 70E-15
I45 0 67 1E-3
D43 67 0 DD
V111 67 68 0.7
R293 0 68 1E6
E92 69 0 68 0 -571
R294 0 69 1E6
R295 70 69 1E6
D44 71 70 DD
V112 71 72 23.9
V113 70 66 23.3
I46 0 73 1E-3
D45 73 0 DD
V114 73 74 0.7
R296 0 74 1E6
E93 72 0 74 0 1
G35 30 0 66 0 1.12E-12
I47 30 0 70E-15
E98 23 16 8 18 7.2
E99 15 11 19 4 4
R309 0 72 1E9
R310 0 66 1E9
R335 57 23 1E12
R336 20 1 9E9
R340 0 65 1E12
R341 0 65 1E12
G36 8 4 69 0 4E-6
.MODEL DVN D KF=9E-12 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS
* END MODEL LMV716

* BEGIN MODEL LMV792
*//////////////////////////////////////////////////////////////////////
*Rev.b July-2006
*This model was updated to enhance modeled PSRR performance
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
*THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
*OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
*WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
*INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT
*CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
*INPUT OFFSET, HIGH CLOAD EFFECTS, SHUTDOWN WITH ON AND OFF
*DELAYS, QUIESCENT CURRENT, QUISCENT CURRENT VS VOLTAGE, AND
*QUIESCENT CURRENT IN SHUTDOWN.
*/////////////////////////////////////
* Note:  Model is for single device only and simulated
*        supply current is 1/2 of the total device current.
*//////////////////////////////
*MODEL TEMP RANGE IS -55 TO +125 DEG C.
*NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL
*PARAMETERS TRACK THOSE OF THE REAL PART.
*//////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT EN
* PINOUT ORDER  3   4   6  2  1   5
.SUBCKT LMV792 3 4 6 2 1 5
Q12 7 8 9 QP
Q13 10 10 11 QP
Q14 12 12 10 QP
Q15 9 13 11 QP
Q17 14 9 15 QOP
Q18 16 16 17 QN
Q19 17 17 18 QN
Q20 7 19 20 QN
Q21 21 7 22 QON
Q22 9 16 7 QN
R10 19 22 100
R11 13 15 100
R12 15 6 3
R13 2 22 30
G1 7 20 23 24 -2E-4
R16 23 25 300
C2 25 1 20E-12
R17 8 12 3
R18 20 18 30
D5 1 6 DD
D6 2 1 DD
E2 20 0 2 0 1
E3 11 0 6 0 1
I12 6 2 1E-6
R22 26 6 13E3
G4 23 24 27 28 2E-3
R40 23 24 2E6
E14 24 20 11 20 0.5
D11 23 11 DD
D12 20 23 DD
C11 1 0 0.5E-12
R41 21 1 30
R42 1 14 3
Q23 9 29 11 QP
Q24 16 30 11 QP
Q25 7 31 20 QN
Q26 8 32 20 QN
Q33 33 34 11 QP
R45 35 36 12
R46 37 36 12
R47 38 39 300
R49 20 27 300
R50 20 28 300
R51 40 41 300
Q35 42 42 43 QP
Q36 41 41 42 QP
Q37 43 43 44 QN
Q38 44 44 41 QN
D13 43 11 DD
D14 41 11 DD
D15 45 46 DD
D16 45 41 DD
V9 43 46 0
V10 39 46 1.32E-3
D17 47 0 DIN
D18 48 0 DIN
I14 0 47 0.1E-3
I15 0 48 0.1E-3
C13 38 0 1.5E-12
C14 4 0 1.5E-12
D19 49 0 DVN
D20 50 0 DVN
I16 0 49 0.1E-3
I17 0 50 0.1E-3
E15 40 4 49 50 1.24
G5 38 40 47 48 2.8E-8
E16 51 0 11 0 1
E17 52 0 20 0 1
E18 53 0 54 0 1
R56 51 55 1E6
R57 52 56 1E6
R58 53 57 1E6
R59 0 55 100
R60 0 56 100
R61 0 57 100
E19 58 3 57 0 20E-3
R62 59 54 1E3
R63 54 60 1E3
C15 51 55 1E-12
C16 52 56 1E-12
C17 53 57 1E-12
E20 61 58 56 0 0.3
E21 38 61 55 0 -0.3
C19 27 28 20E-12
M1 28 46 35 35 MIP L=2U W=350U
M2 27 41 37 37 MIP L=2U W=350U
G6 34 11 62 0 4E-6
G7 29 11 62 0 3.4E-7
G8 30 11 62 0 1.45E-7
G9 20 31 62 0 1.7E-7
G10 20 32 62 0 7.25E-8
R64 0 62 1E12
E49 63 24 62 0 30
E50 64 23 62 0 -30
V50 65 64 15
V51 66 63 -15
R128 63 0 1E12
R129 64 0 1E12
M42 23 66 24 67 PSW L=1.5U W=150U
M43 24 65 23 68 NSW L=1.5U
R130 67 0 1E12
R131 68 0 1E12
R132 1 23 500E6
M45 69 5 11 11 PEN L=2U W=100U
M46 69 5 20 20 NEN L=2U W=100U
M47 62 70 0 0 NEN L=2U W=10000U
R133 62 71 1E6
V52 71 0 1
M48 70 72 0 0 NEN L=2U W=100U
R134 70 71 1E4
M49 72 69 0 0 NEN L=2U W=100U
R135 72 71 1E4
C20 71 72 2E-12
C21 71 70 110E-12
M50 26 73 2 2 NEN L=2U W=100U
G11 6 2 62 0 0.76E-3
E51 73 2 62 0 2
I18 0 38 1.5E-12
I19 0 4 1.5E-12
V53 45 20 0
V54 33 36 0.18
G12 38 40 74 0 1E-6
R136 0 74 12E3
R137 0 74 12E3
R138 3 58 1E9
R139 58 61 1E9
R140 61 38 1E9
C22 5 0 2E-12
R141 2 73 1E9
E54 60 0 38 0 1
E55 59 0 40 0 1
C23 38 40 0.25E-12
.MODEL QON NPN VAF=40
.MODEL QOP PNP VAF=40
.MODEL MIP PMOS KP=600U VTO=-0.7
.MODEL DD D
.MODEL QN NPN
.MODEL QP PNP
.MODEL DVN D KF=5E-16
.MODEL DIN D KF=8E-17
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMV792

* BEGIN MODEL LMV793
* Rev. a 8/2008
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* PSPICE Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMV793 3 4 5 2 1
*////////////////////////////////////////////////////////////////////
* USE V44 BELOW TO ADJUST OFFSET
* PRESENT VALUE OF 22 UV GIVES 100UV NET
* ADJUST UP OR DN FROM 22 UV
V44 27 11 22E-6
*/////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE, INPUT BIAS CURRENT, INPUT BIAS CURRENT TEMPERATURE
* EFFECTS, INPUT COMMON MODE RANGE, INPUT OFFSET VOLTAGE
* WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT VS
* VOLTAGE AND TEMPERATURE.
*/////////////////////////////////////////////////////////
* NOTE
* USE GMIN OF 1E-13 TO 1E-14 FOR ACCURATE INPUT BIAS CURRENT
* AT ROOM AND COLD
*//////////////////////////////////////////////////////////
D17 6 0 DIN
D18 7 0 DIN
I14 0 6 0.1E-3
I15 0 7 0.1E-3
D19 8 0 DVN
D20 9 0 DVN
I16 0 8 0.1E-3
I17 0 9 0.1E-3
E15 10 4 8 9 0.52
G5 11 10 6 7 1.1E-14
E16 12 0 13 0 1
E17 14 0 15 0 1
E18 16 0 17 0 1
R56 12 18 1E6
R57 14 19 1E6
R58 16 20 3E3
R59 0 18 10
R60 0 19 10
R61 0 20 10
E19 21 22 23 0 0.33
R62 24 17 1E3
R63 17 25 1E3
C15 12 18 1E-12
C16 14 19 1E-12
C17 16 20 3E-9
E20 26 21 19 0 -2
E21 27 26 18 0 3
R64 0 28 1E12
G12 11 10 29 0 1.1E-6
R136 0 29 10E3
R137 0 29 10E3
R138 22 21 1E9
R139 21 26 1E9
R140 26 27 1E9
E54 25 0 11 0 1
E55 24 0 10 0 1
C23 11 10 0.05E-12
E57 22 3 30 0 -5.61E-4
R146 22 3 1E9
R147 0 28 1E12
Q41 31 32 15 QLN
R148 32 33 1E3
R149 34 35 1E3
R150 36 13 5
R151 15 37 5
R153 38 39 1
R154 40 13 5
R155 15 41 5
D22 42 5 DD
D23 2 42 DD
E58 15 0 2 0 1
E59 13 0 5 0 1
R156 2 5 10E6
E67 43 15 13 15 0.5
D24 44 13 DD
D25 15 45 DD
R157 46 47 100
R158 48 49 100
G14 38 43 50 43 0.1E-3
R159 43 38 25E6
C24 39 51 2.05E-12
C25 42 0 0.5E-12
D26 49 31 DD
D27 52 47 DD
Q42 52 35 13 QLP
R160 42 53 1
R161 54 42 1
E61 55 43 56 57 1
R162 55 50 1E4
C26 50 43 0.3E-12
G15 58 43 38 43 -1E-3
G16 43 59 38 43 1E-3
G17 43 60 61 15 1E-3
G18 62 43 13 63 1E-3
D28 62 58 DD
D29 59 60 DD
R163 58 62 100E6
R164 60 59 100E6
R165 62 13 1E3
R166 15 60 1E3
R167 59 43 1E6
R168 60 43 1E6
R169 43 62 1E6
R170 43 58 1E6
G19 5 2 64 0 0.95E-3
R171 43 50 1E9
R172 46 13 1E9
R173 15 48 1E9
G20 63 61 28 0 0.1E-3
L2 42 1 0.4E-9
C116 11 0 15E-12
C117 10 0 15E-12
R175 42 1 400
R176 63 13 1E8
R177 15 61 1E8
R178 37 49 1E8
R179 36 47 1E8
R180 0 28 1E9
E99 13 34 13 36 1.9
E100 33 15 37 15 6.5
E124 51 0 42 0 1
R219 38 51 2.6E8
I30 0 65 1E-3
D46 65 0 DD
R278 0 65 10E6
V27 65 30 0.65
R279 0 30 10E6
Q52 53 47 36 QOP
Q53 54 49 37 QON
Q54 61 61 41 QON
Q55 63 63 40 QOP
E144 13 46 13 62 1
E145 48 15 60 15 1
I33 0 66 1E-3
D49 66 0 DD
R287 0 66 10E6
V130 66 67 1.2301
R288 0 67 10E6
E50 68 0 67 0 -1.75
R289 0 68 10E6
R290 69 68 10E6
M3 69 70 0 0 NEN L=2U W=1000U
G22 71 72 69 0 3E-6
V32 73 0 1
R791 73 70 1E6
M4 70 28 0 0 NEN L=2U W=100U
E51 38 45 43 15 0.7
E52 44 38 13 43 0.7
G23 5 0 53 42 1
G24 2 0 42 54 -1
V35 13 74 1
M45 75 76 77 77 NEN L=3U W=3000U
R293 77 78 1E4
R294 75 13 1E6
V36 13 77 1
C110 13 74 1E-12
E53 28 0 79 77 1
V37 75 79 1.111E-6
R295 77 79 1E12
R296 74 13 1E6
C111 78 77 3E-15
C112 13 75 3E-15
M20 80 81 77 77 NEN L=3U W=300U
M21 76 80 77 77 NEN L=3U W=300U
R297 80 13 1E4
R298 76 13 1E4
C113 13 80 55E-12
C114 13 76 150E-12
E154 82 38 28 0 30
E155 83 43 28 0 -30
V138 84 83 15
V139 85 82 -15
R300 82 0 1E12
R301 83 0 1E12
M12 43 85 38 86 PSW L=1.5U W=150U
M13 38 84 43 87 NSW L=1.5U W=150U
R302 86 0 1E12
R303 87 0 1E12
M14 78 74 13 13 PEN L=6U W=60U
E156 88 77 78 77 -1
R304 77 88 10E6
R305 77 88 10E6
V40 81 88 1
R306 77 81 10E6
E157 89 0 20 0 1
R307 89 23 3E3
R308 0 23 10
C115 89 23 3E-9
M55 90 91 2 2 NEN L=2U W=1000U
R809 90 5 100E3
E37 91 2 28 0 3
M56 64 92 0 0 NEN L=2U W=10M
R811 64 68 850E3
E60 93 0 28 0 -1
R312 0 93 10E6
R313 0 93 10E6
V43 92 93 1
R814 0 92 10E6
G25 5 2 28 0 -0.33E-3
G26 5 2 94 0 0.7E-4
E161 95 0 5 2 1
M57 94 92 0 0 NEN L=2U W=10M
R815 94 95 75E3
R317 4 10 1E9
R319 96 57 2E3
R320 96 56 2E3
C47 57 56 1.2E-12
M58 57 97 98 98 PIN L=3U W=2500U
M59 56 99 100 100 PIN L=3U W=2500U
Q58 101 71 72 QPI
R321 11 97 780
R322 10 99 780
R323 98 101 1
R324 100 101 1
V145 13 72 0.2
V46 96 15 0
D50 102 103 DL
V47 103 0 3
R325 0 102 1E8
G51 10 0 102 0 1E-10
I61 10 0 0.1E-12
G52 11 0 102 0 1E-10
I62 11 0 0.1E-12
J1 104 97 104 JC
J2 97 105 97 JC
J3 104 99 104 JC
J4 99 105 99 JC
V48 13 104 0.48
V49 105 15 0.15
.MODEL DL D IS=0.95E-11 N=1.9 XTI=1.5
.MODEL JC NJF IS=1E-18
.MODEL QPI PNP
.MODEL QON NPN RC=5
.MODEL QOP PNP RC=5
.MODEL DD D
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=8E-17
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIQS NMOS KP=200U VTO=0.7 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.7 IS=1E-18
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.ENDS
* END MODEL LMV793

* BEGIN MODEL LMV794
* Rev. a 8/2008
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* PSPICE Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMV794 3 4 5 2 1
*////////////////////////////////////////////////////////////////////
* USE V44 BELOW TO ADJUST OFFSET
* PRESENT VALUE OF 22 UV GIVES 100UV NET
* ADJUST UP OR DN FROM 22 UV
V44 27 11 22E-6
*/////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE, INPUT BIAS CURRENT, INPUT BIAS CURRENT TEMPERATURE
* EFFECTS, INPUT COMMON MODE RANGE, INPUT OFFSET VOLTAGE
* WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT VS
* VOLTAGE AND TEMPERATURE.
* NOTE THAT SUPPLY CURRENT MODELED IS THAT OF A SINGLE AMPLIFIER ONLY
*/////////////////////////////////////////////////////////
* NOTE
* USE GMIN OF 1E-13 TO 1E-14 FOR ACCURATE INPUT BIAS CURRENT
* AT ROOM AND COLD
*//////////////////////////////////////////////////////////
D17 6 0 DIN
D18 7 0 DIN
I14 0 6 0.1E-3
I15 0 7 0.1E-3
D19 8 0 DVN
D20 9 0 DVN
I16 0 8 0.1E-3
I17 0 9 0.1E-3
E15 10 4 8 9 0.52
G5 11 10 6 7 1.1E-14
E16 12 0 13 0 1
E17 14 0 15 0 1
E18 16 0 17 0 1
R56 12 18 1E6
R57 14 19 1E6
R58 16 20 3E3
R59 0 18 10
R60 0 19 10
R61 0 20 10
E19 21 22 23 0 0.33
R62 24 17 1E3
R63 17 25 1E3
C15 12 18 1E-12
C16 14 19 1E-12
C17 16 20 3E-9
E20 26 21 19 0 -2
E21 27 26 18 0 3
R64 0 28 1E12
G12 11 10 29 0 1.1E-6
R136 0 29 10E3
R137 0 29 10E3
R138 22 21 1E9
R139 21 26 1E9
R140 26 27 1E9
E54 25 0 11 0 1
E55 24 0 10 0 1
C23 11 10 0.05E-12
E57 22 3 30 0 -5.61E-4
R146 22 3 1E9
R147 0 28 1E12
Q41 31 32 15 QLN
R148 32 33 1E3
R149 34 35 1E3
R150 36 13 5
R151 15 37 5
R153 38 39 1
R154 40 13 5
R155 15 41 5
D22 42 5 DD
D23 2 42 DD
E58 15 0 2 0 1
E59 13 0 5 0 1
R156 2 5 10E6
E67 43 15 13 15 0.5
D24 44 13 DD
D25 15 45 DD
R157 46 47 100
R158 48 49 100
G14 38 43 50 43 0.1E-3
R159 43 38 25E6
C24 39 51 2.05E-12
C25 42 0 0.5E-12
D26 49 31 DD
D27 52 47 DD
Q42 52 35 13 QLP
R160 42 53 1
R161 54 42 1
E61 55 43 56 57 1
R162 55 50 1E4
C26 50 43 0.3E-12
G15 58 43 38 43 -1E-3
G16 43 59 38 43 1E-3
G17 43 60 61 15 1E-3
G18 62 43 13 63 1E-3
D28 62 58 DD
D29 59 60 DD
R163 58 62 100E6
R164 60 59 100E6
R165 62 13 1E3
R166 15 60 1E3
R167 59 43 1E6
R168 60 43 1E6
R169 43 62 1E6
R170 43 58 1E6
G19 5 2 64 0 0.95E-3
R171 43 50 1E9
R172 46 13 1E9
R173 15 48 1E9
G20 63 61 28 0 0.1E-3
L2 42 1 0.4E-9
C116 11 0 15E-12
C117 10 0 15E-12
R175 42 1 400
R176 63 13 1E8
R177 15 61 1E8
R178 37 49 1E8
R179 36 47 1E8
R180 0 28 1E9
E99 13 34 13 36 1.9
E100 33 15 37 15 6.5
E124 51 0 42 0 1
R219 38 51 2.6E8
I30 0 65 1E-3
D46 65 0 DD
R278 0 65 10E6
V27 65 30 0.65
R279 0 30 10E6
Q52 53 47 36 QOP
Q53 54 49 37 QON
Q54 61 61 41 QON
Q55 63 63 40 QOP
E144 13 46 13 62 1
E145 48 15 60 15 1
I33 0 66 1E-3
D49 66 0 DD
R287 0 66 10E6
V130 66 67 1.2301
R288 0 67 10E6
E50 68 0 67 0 -1.75
R289 0 68 10E6
R290 69 68 10E6
M3 69 70 0 0 NEN L=2U W=1000U
G22 71 72 69 0 3E-6
V32 73 0 1
R791 73 70 1E6
M4 70 28 0 0 NEN L=2U W=100U
E51 38 45 43 15 0.7
E52 44 38 13 43 0.7
G23 5 0 53 42 1
G24 2 0 42 54 -1
V35 13 74 1
M45 75 76 77 77 NEN L=3U W=3000U
R293 77 78 1E4
R294 75 13 1E6
V36 13 77 1
C110 13 74 1E-12
E53 28 0 79 77 1
V37 75 79 1.111E-6
R295 77 79 1E12
R296 74 13 1E6
C111 78 77 3E-15
C112 13 75 3E-15
M20 80 81 77 77 NEN L=3U W=300U
M21 76 80 77 77 NEN L=3U W=300U
R297 80 13 1E4
R298 76 13 1E4
C113 13 80 55E-12
C114 13 76 150E-12
E154 82 38 28 0 30
E155 83 43 28 0 -30
V138 84 83 15
V139 85 82 -15
R300 82 0 1E12
R301 83 0 1E12
M12 43 85 38 86 PSW L=1.5U W=150U
M13 38 84 43 87 NSW L=1.5U W=150U
R302 86 0 1E12
R303 87 0 1E12
M14 78 74 13 13 PEN L=6U W=60U
E156 88 77 78 77 -1
R304 77 88 10E6
R305 77 88 10E6
V40 81 88 1
R306 77 81 10E6
E157 89 0 20 0 1
R307 89 23 3E3
R308 0 23 10
C115 89 23 3E-9
M55 90 91 2 2 NEN L=2U W=1000U
R809 90 5 100E3
E37 91 2 28 0 3
M56 64 92 0 0 NEN L=2U W=10M
R811 64 68 850E3
E60 93 0 28 0 -1
R312 0 93 10E6
R313 0 93 10E6
V43 92 93 1
R814 0 92 10E6
G25 5 2 28 0 -0.33E-3
G26 5 2 94 0 0.7E-4
E161 95 0 5 2 1
M57 94 92 0 0 NEN L=2U W=10M
R815 94 95 75E3
R317 4 10 1E9
R319 96 57 2E3
R320 96 56 2E3
C47 57 56 1.2E-12
M58 57 97 98 98 PIN L=3U W=2500U
M59 56 99 100 100 PIN L=3U W=2500U
Q58 101 71 72 QPI
R321 11 97 780
R322 10 99 780
R323 98 101 1
R324 100 101 1
V145 13 72 0.2
V46 96 15 0
D50 102 103 DL
V47 103 0 3
R325 0 102 1E8
G51 10 0 102 0 1E-10
I61 10 0 0.1E-12
G52 11 0 102 0 1E-10
I62 11 0 0.1E-12
J1 104 97 104 JC
J2 97 105 97 JC
J3 104 99 104 JC
J4 99 105 99 JC
V48 13 104 0.48
V49 105 15 0.15
.MODEL DL D IS=0.95E-11 N=1.9 XTI=1.5
.MODEL JC NJF IS=1E-18
.MODEL QPI PNP
.MODEL QON NPN RC=5
.MODEL QOP PNP RC=5
.MODEL DD D
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=8E-17
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIQS NMOS KP=200U VTO=0.7 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.7 IS=1E-18
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.ENDS
* END MODEL LMV794

* BEGIN MODEL LMV796
*/////////////////////////////////////////////////////////////////////
*Rev.a August-2006
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
*THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
*OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
*WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
*INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT
*CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
*INPUT OFFSET, HIGH CLOAD EFFECTS, QUIESCENT CURRENT, AND
*QUISCENT CURRENT VS VOLTAGE.
*//////////////////////////////
*MODEL TEMP RANGE IS -55 TO +125 DEG C.
*NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL
*PARAMETERS TRACK THOSE OF THE REAL PART.
*//////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   6  2  1
.SUBCKT LMV796 3 4 6 2 1
Q12 7 8 9 QP
Q13 10 10 11 QP
Q14 12 12 10 QP
Q15 9 13 11 QP
Q17 14 9 15 QOP
Q18 16 16 17 QN
Q19 17 17 18 QN
Q20 7 19 20 QN
Q21 21 7 22 QON
Q22 9 16 7 QN
R10 19 22 100
R11 13 15 100
R12 15 6 3
R13 2 22 30
G1 7 20 23 24 -2E-4
R16 23 25 300
C2 25 1 20E-12
R17 8 12 3
R18 20 18 30
D5 1 6 DD
D6 2 1 DD
E2 20 0 2 0 1
E3 11 0 6 0 1
I12 6 2 1E-6
R22 26 6 13E3
G4 23 24 27 28 2E-3
R40 23 24 2E6
E14 24 20 11 20 0.5
D11 23 11 DD
D12 20 23 DD
C11 1 0 0.5E-12
R41 21 1 30
R42 1 14 3
Q23 9 29 11 QP
Q24 16 30 11 QP
Q25 7 31 20 QN
Q26 8 32 20 QN
Q33 33 34 11 QP
R45 35 36 12
R46 37 36 12
R47 38 39 300
R49 20 27 300
R50 20 28 300
R51 40 41 300
Q35 42 42 43 QP
Q36 41 41 42 QP
Q37 43 43 44 QN
Q38 44 44 41 QN
D13 43 11 DD
D14 41 11 DD
D15 45 46 DD
D16 45 41 DD
V9 43 46 0
V10 39 46 -62E-6
D17 47 0 DIN
D18 48 0 DIN
I14 0 47 0.1E-3
I15 0 48 0.1E-3
C13 38 0 1.5E-12
C14 4 0 1.5E-12
D19 49 0 DVN
D20 50 0 DVN
I16 0 49 0.1E-3
I17 0 50 0.1E-3
E15 40 4 49 50 1.24
G5 38 40 47 48 2.8E-8
E16 51 0 11 0 1
E17 52 0 20 0 1
E18 53 0 54 0 1
R56 51 55 1E6
R57 52 56 1E6
R58 53 57 1E6
R59 0 55 100
R60 0 56 100
R61 0 57 100
E19 58 3 57 0 20E-3
R62 59 54 1E3
R63 54 60 1E3
C15 51 55 1E-12
C16 52 56 1E-12
C17 53 57 1E-12
E20 61 58 56 0 0.3
E21 38 61 55 0 -0.3
C19 27 28 20E-12
M1 28 46 35 35 MIP L=2U W=350U
M2 27 41 37 37 MIP L=2U W=350U
G6 34 11 62 0 4E-6
G7 29 11 62 0 3.4E-7
G8 30 11 62 0 1.45E-7
G9 20 31 62 0 1.7E-7
G10 20 32 62 0 7.25E-8
R64 0 62 1E12
E49 63 24 62 0 30
E50 64 23 62 0 -30
V50 65 64 15
V51 66 63 -15
R128 63 0 1E12
R129 64 0 1E12
M42 23 66 24 67 PSW L=1.5U W=150U
M43 24 65 23 68 NSW L=1.5U
R130 67 0 1E12
R131 68 0 1E12
R132 1 23 500E6
M45 69 5 11 11 PEN L=2U W=100U
M46 69 5 20 20 NEN L=2U W=100U
M47 62 70 0 0 NEN L=2U W=10000U
R133 62 71 1E6
V52 71 0 1
M48 70 72 0 0 NEN L=2U W=100U
R134 70 71 1E4
M49 72 69 0 0 NEN L=2U W=100U
R135 72 71 1E4
C20 71 72 2E-12
C21 71 70 110E-12
M50 26 73 2 2 NEN L=2U W=100U
G11 6 2 62 0 0.76E-3
E51 73 2 62 0 2
I18 0 38 1.5E-12
I19 0 4 1.5E-12
V53 45 20 0
V54 33 36 0.18
G12 38 40 74 0 1E-6
R136 0 74 12E3
R137 0 74 12E3
R138 3 58 1E9
R139 58 61 1E9
R140 61 38 1E9
R141 2 73 1E9
E54 60 0 38 0 1
E55 59 0 40 0 1
C23 38 40 0.25E-12
R142 5 6 1E6
.MODEL QON NPN VAF=40
.MODEL QOP PNP VAF=40
.MODEL MIP PMOS KP=600U VTO=-0.7
.MODEL DD D
.MODEL QN NPN
.MODEL QP PNP
.MODEL DVN D KF=5E-16
.MODEL DIN D KF=8E-17
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMV796

* BEGIN MODEL LMV797
*/////////////////////////////////////////////////////////////////////
*Rev.a August-2006
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
*THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
*OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
*WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
*INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT
*CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
*INPUT OFFSET, HIGH CLOAD EFFECTS, QUIESCENT CURRENT, AND
*QUISCENT CURRENT VS VOLTAGE.
*/////////////////////////////////////
* Note:  Model is for single device only and simulated
*        supply current is 1/2 of the total device current.
*//////////////////////////////
*MODEL TEMP RANGE IS -55 TO +125 DEG C.
*NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL
*PARAMETERS TRACK THOSE OF THE REAL PART.
*//////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   6  2  1
.SUBCKT LMV797 3 4 6 2 1
Q12 7 8 9 QP
Q13 10 10 11 QP
Q14 12 12 10 QP
Q15 9 13 11 QP
Q17 14 9 15 QOP
Q18 16 16 17 QN
Q19 17 17 18 QN
Q20 7 19 20 QN
Q21 21 7 22 QON
Q22 9 16 7 QN
R10 19 22 100
R11 13 15 100
R12 15 6 3
R13 2 22 30
G1 7 20 23 24 -2E-4
R16 23 25 300
C2 25 1 20E-12
R17 8 12 3
R18 20 18 30
D5 1 6 DD
D6 2 1 DD
E2 20 0 2 0 1
E3 11 0 6 0 1
I12 6 2 1E-6
R22 26 6 13E3
G4 23 24 27 28 2E-3
R40 23 24 2E6
E14 24 20 11 20 0.5
D11 23 11 DD
D12 20 23 DD
C11 1 0 0.5E-12
R41 21 1 30
R42 1 14 3
Q23 9 29 11 QP
Q24 16 30 11 QP
Q25 7 31 20 QN
Q26 8 32 20 QN
Q33 33 34 11 QP
R45 35 36 12
R46 37 36 12
R47 38 39 300
R49 20 27 300
R50 20 28 300
R51 40 41 300
Q35 42 42 43 QP
Q36 41 41 42 QP
Q37 43 43 44 QN
Q38 44 44 41 QN
D13 43 11 DD
D14 41 11 DD
D15 45 46 DD
D16 45 41 DD
V9 43 46 0
V10 39 46 -62E-6
D17 47 0 DIN
D18 48 0 DIN
I14 0 47 0.1E-3
I15 0 48 0.1E-3
C13 38 0 1.5E-12
C14 4 0 1.5E-12
D19 49 0 DVN
D20 50 0 DVN
I16 0 49 0.1E-3
I17 0 50 0.1E-3
E15 40 4 49 50 1.24
G5 38 40 47 48 2.8E-8
E16 51 0 11 0 1
E17 52 0 20 0 1
E18 53 0 54 0 1
R56 51 55 1E6
R57 52 56 1E6
R58 53 57 1E6
R59 0 55 100
R60 0 56 100
R61 0 57 100
E19 58 3 57 0 20E-3
R62 59 54 1E3
R63 54 60 1E3
C15 51 55 1E-12
C16 52 56 1E-12
C17 53 57 1E-12
E20 61 58 56 0 0.3
E21 38 61 55 0 -0.3
C19 27 28 20E-12
M1 28 46 35 35 MIP L=2U W=350U
M2 27 41 37 37 MIP L=2U W=350U
G6 34 11 62 0 4E-6
G7 29 11 62 0 3.4E-7
G8 30 11 62 0 1.45E-7
G9 20 31 62 0 1.7E-7
G10 20 32 62 0 7.25E-8
R64 0 62 1E12
E49 63 24 62 0 30
E50 64 23 62 0 -30
V50 65 64 15
V51 66 63 -15
R128 63 0 1E12
R129 64 0 1E12
M42 23 66 24 67 PSW L=1.5U W=150U
M43 24 65 23 68 NSW L=1.5U
R130 67 0 1E12
R131 68 0 1E12
R132 1 23 500E6
M45 69 5 11 11 PEN L=2U W=100U
M46 69 5 20 20 NEN L=2U W=100U
M47 62 70 0 0 NEN L=2U W=10000U
R133 62 71 1E6
V52 71 0 1
M48 70 72 0 0 NEN L=2U W=100U
R134 70 71 1E4
M49 72 69 0 0 NEN L=2U W=100U
R135 72 71 1E4
C20 71 72 2E-12
C21 71 70 110E-12
M50 26 73 2 2 NEN L=2U W=100U
G11 6 2 62 0 0.76E-3
E51 73 2 62 0 2
I18 0 38 1.5E-12
I19 0 4 1.5E-12
V53 45 20 0
V54 33 36 0.18
G12 38 40 74 0 1E-6
R136 0 74 12E3
R137 0 74 12E3
R138 3 58 1E9
R139 58 61 1E9
R140 61 38 1E9
R141 2 73 1E9
E54 60 0 38 0 1
E55 59 0 40 0 1
C23 38 40 0.25E-12
R142 5 6 1E6
.MODEL QON NPN VAF=40
.MODEL QOP PNP VAF=40
.MODEL MIP PMOS KP=600U VTO=-0.7
.MODEL DD D
.MODEL QN NPN
.MODEL QP PNP
.MODEL DVN D KF=5E-16
.MODEL DIN D KF=8E-17
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.5 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMV797

* BEGIN MODEL LMV841
* Rev. A October-2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL KEY FEATURES INCLUDE:
* OUTPUT SWING, OPEN LOOP GAIN AND PHASE, SLEW RATE, 
* COMMON MODE REJECTION vs FREQUENCY, POWER SUPPLY REJECTION vs FREQUENCY,
* INPUT VOLTAGE NOISE WITH 1/F, OUTPUT SATURATION VOLTAGE,
* INPUT CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE, 
* INPUT OFFSET VOLTAGE, QUIESCENT SUPPLY CURRENT.
*/////////////////////////////////////////////////////////////////////
*MODEL TEMP RANGE IS +25 DEG C (ROOM TEMP ONLY).
* Vsupply = +5V
* DEVICE PINOUT ORDER  +IN -IN +V -V OUT
* DEVICE PIN NUMBER     1   3   5  2  4 
* ///////////////////////////////////////////////////////////////////
* Node Assignments
*                   noninverting input
*                      | inverting input
*                      |   |  positive supply
*                      |   |    |  negative supply
*                      |   |    |   |   output
*                      |   |    |   |   |
*                      |   |    |   |   |
.SUBCKT LMV841         1   2    99  50  45
*
* INPUT STAGE
*
M1   4  7  8  8 PIX L=1E-6 W=1.59E-03
M2   6  2  8  8 PIX L=1E-6 W=1.59E-03
M3  14  7 18 18 NIX L=1E-6 W=1.59E-03
M4  16  2 18 18 NIX L=1E-6 W=1.59E-03
RD1  4 50 4.00E+03
RD2  6 50 4.00E+03
RD3 99 14 4.00E+03
RD4 99 16 4.00E+03
C1   4  6 1.70E-12
C2  14 16 1.70E-12
I1  99  8 1.00E-04
I2  18 50 1.00E-04
V1  99  9 1.121E+00
V2  19 50 1.121E+00
D1   8  9 DX
D2  19 18 DX
EOS  7  1 POLY(4) (73,98) (22,98) (81,98) (83,98) 5.00E-04 1 1 1 1
IOS  1  2 2.00E-14
*
*CMRR Network
*
E1  72 98 POLY(2) (1,98) (2,98) 0 2.81E-01 2.81E-01
R10 72 73 1.59E+02
R20 73 98 1.59E-02
C10 72 73 1.00E-06
*
* PSRR Network
*
EPSY 21 98 POLY(1) (99,50) -2.81E-02 5.62E-03
RPS1 21 22 1.59E+00
RPS2 22 98 1.59E-02
CPS1 21 22 1.00E-06
*
* VOLTAGE NOISE REFERENCE OF 12nV/rt(Hz)
*
VN1 80 98 0
RN1 80 98 16.45E-3
HN  81 98 VN1 1.97E+01
RN2 81 98 1
*
* FLICKER NOISE CORNER = 5000 Hz
*
DFN 82 98 DNOISE
VFN 82 98 DC 0.6551
HFN 83 98 POLY(1) VFN 1.00E-03 1.00E+00
RFN 83 98 1
*
* INTERNAL VOLTAGE REFERENCE
*
EREF 98  0 POLY(2) (99,0) (50,0) 0 0.5 0.5
GSY  99 50 POLY(1) (99,50) -6.618E-03 1.50E-05
EVP  97 98 (99,50) 0.5
EVN  51 98 (50,99) 0.5
*
* GAIN STAGE
*
G1 98 30 POLY(2) (4,6) (14,16) 0 2.10E-03 2.10E-03
R1 30 98 1.00E+06
RZ 45 31 7.145E+01
CF 30 31 6.727E-10
V3 32 30 8.77E-01
V4 30 33 2.00E+00
D3 32 97 DX
D4 51 33 DX
*
* OUTPUT STAGE
*
M5  45 46 99 99 POX L=1E-6 W=4.44E-04
M6  45 47 50 50 NOX L=1E-6 W=2.00E-04
EG1 99 46 POLY(1) (98,30) 2.124E+00 1
EG2 47 50 POLY(1) (30,98) 3.005E+00 1
*
* MODELS
*
.MODEL POX PMOS (LEVEL=2,KP=1.00E-05,VTO=-0.328,LAMBDA=0.01,RD=0)
.MODEL NOX NMOS (LEVEL=2,KP=1.00E-05,VTO=+0.328,LAMBDA=0.01,RD=0)
.MODEL PIX PMOS (LEVEL=2,KP=1.00E-05,VTO=-0.5,LAMBDA=0.01)
.MODEL NIX NMOS (LEVEL=2,KP=1.00E-05,VTO=0.5,LAMBDA=0.01)
.MODEL DX D(IS=1E-14,RS=0.1)
.MODEL DNOISE D(IS=1E-14,RS=0,KF=2E-9)
*
*
.ENDS 
* ENDS MODEL LMV841

* BEGIN MODEL LMV842
* Rev. A October-2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL KEY FEATURES INCLUDE:
* OUTPUT SWING, OPEN LOOP GAIN AND PHASE, SLEW RATE, 
* COMMON MODE REJECTION vs FREQUENCY, POWER SUPPLY REJECTION vs FREQUENCY,
* INPUT VOLTAGE NOISE WITH 1/F, OUTPUT SATURATION VOLTAGE,
* INPUT CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE, 
* INPUT OFFSET VOLTAGE, QUIESCENT SUPPLY CURRENT.
* NOTE THAT SUPPLY CURRENT MODELED IS THAT OF A SINGLE AMPLIFIER ONLY
*/////////////////////////////////////////////////////////////////////
*MODEL TEMP RANGE IS +25 DEG C (ROOM TEMP ONLY).
* Vsupply = +5V
* DEVICE PINOUT ORDER  +IN -IN +V -V OUT
* DEVICE PIN NUMBER     1   3   5  2  4 
* ///////////////////////////////////////////////////////////////////
* Node Assignments
*                   noninverting input
*                      | inverting input
*                      |   |  positive supply
*                      |   |    |  negative supply
*                      |   |    |   |   output
*                      |   |    |   |   |
*                      |   |    |   |   |
.SUBCKT LMV842         1   2    99  50  45
*
* INPUT STAGE
*
M1   4  7  8  8 PIX L=1E-6 W=1.59E-03
M2   6  2  8  8 PIX L=1E-6 W=1.59E-03
M3  14  7 18 18 NIX L=1E-6 W=1.59E-03
M4  16  2 18 18 NIX L=1E-6 W=1.59E-03
RD1  4 50 4.00E+03
RD2  6 50 4.00E+03
RD3 99 14 4.00E+03
RD4 99 16 4.00E+03
C1   4  6 1.70E-12
C2  14 16 1.70E-12
I1  99  8 1.00E-04
I2  18 50 1.00E-04
V1  99  9 1.121E+00
V2  19 50 1.121E+00
D1   8  9 DX
D2  19 18 DX
EOS  7  1 POLY(4) (73,98) (22,98) (81,98) (83,98) 5.00E-04 1 1 1 1
IOS  1  2 2.00E-14
*
*CMRR Network
*
E1  72 98 POLY(2) (1,98) (2,98) 0 2.81E-01 2.81E-01
R10 72 73 1.59E+02
R20 73 98 1.59E-02
C10 72 73 1.00E-06
*
* PSRR Network
*
EPSY 21 98 POLY(1) (99,50) -2.81E-02 5.62E-03
RPS1 21 22 1.59E+00
RPS2 22 98 1.59E-02
CPS1 21 22 1.00E-06
*
* VOLTAGE NOISE REFERENCE OF 12nV/rt(Hz)
*
VN1 80 98 0
RN1 80 98 16.45E-3
HN  81 98 VN1 1.97E+01
RN2 81 98 1
*
* FLICKER NOISE CORNER = 5000 Hz
*
DFN 82 98 DNOISE
VFN 82 98 DC 0.6551
HFN 83 98 POLY(1) VFN 1.00E-03 1.00E+00
RFN 83 98 1
*
* INTERNAL VOLTAGE REFERENCE
*
EREF 98  0 POLY(2) (99,0) (50,0) 0 0.5 0.5
GSY  99 50 POLY(1) (99,50) -6.618E-03 1.50E-05
EVP  97 98 (99,50) 0.5
EVN  51 98 (50,99) 0.5
*
* GAIN STAGE
*
G1 98 30 POLY(2) (4,6) (14,16) 0 2.10E-03 2.10E-03
R1 30 98 1.00E+06
RZ 45 31 7.145E+01
CF 30 31 6.727E-10
V3 32 30 8.77E-01
V4 30 33 2.00E+00
D3 32 97 DX
D4 51 33 DX
*
* OUTPUT STAGE
*
M5  45 46 99 99 POX L=1E-6 W=4.44E-04
M6  45 47 50 50 NOX L=1E-6 W=2.00E-04
EG1 99 46 POLY(1) (98,30) 2.124E+00 1
EG2 47 50 POLY(1) (30,98) 3.005E+00 1
*
* MODELS
*
.MODEL POX PMOS (LEVEL=2,KP=1.00E-05,VTO=-0.328,LAMBDA=0.01,RD=0)
.MODEL NOX NMOS (LEVEL=2,KP=1.00E-05,VTO=+0.328,LAMBDA=0.01,RD=0)
.MODEL PIX PMOS (LEVEL=2,KP=1.00E-05,VTO=-0.5,LAMBDA=0.01)
.MODEL NIX NMOS (LEVEL=2,KP=1.00E-05,VTO=0.5,LAMBDA=0.01)
.MODEL DX D(IS=1E-14,RS=0.1)
.MODEL DNOISE D(IS=1E-14,RS=0,KF=2E-9)
*
*
.ENDS 
* ENDS MODEL LMV842

* BEGIN MODEL LMV844
* Rev. A October-2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL KEY FEATURES INCLUDE:
* OUTPUT SWING, OPEN LOOP GAIN AND PHASE, SLEW RATE, 
* COMMON MODE REJECTION vs FREQUENCY, POWER SUPPLY REJECTION vs FREQUENCY,
* INPUT VOLTAGE NOISE WITH 1/F, OUTPUT SATURATION VOLTAGE,
* INPUT CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE, 
* INPUT OFFSET VOLTAGE, QUIESCENT SUPPLY CURRENT.
* NOTE THAT SUPPLY CURRENT MODELED IS THAT OF A SINGLE AMPLIFIER ONLY
*/////////////////////////////////////////////////////////////////////
*MODEL TEMP RANGE IS +25 DEG C (ROOM TEMP ONLY).
* Vsupply = +5V
* DEVICE PINOUT ORDER  +IN -IN +V -V OUT
* DEVICE PIN NUMBER     1   3   5  2  4 
* ///////////////////////////////////////////////////////////////////
* Node Assignments
*                   noninverting input
*                      | inverting input
*                      |   |  positive supply
*                      |   |    |  negative supply
*                      |   |    |   |   output
*                      |   |    |   |   |
*                      |   |    |   |   |
.SUBCKT LMV844         1   2    99  50  45
*
* INPUT STAGE
*
M1   4  7  8  8 PIX L=1E-6 W=1.59E-03
M2   6  2  8  8 PIX L=1E-6 W=1.59E-03
M3  14  7 18 18 NIX L=1E-6 W=1.59E-03
M4  16  2 18 18 NIX L=1E-6 W=1.59E-03
RD1  4 50 4.00E+03
RD2  6 50 4.00E+03
RD3 99 14 4.00E+03
RD4 99 16 4.00E+03
C1   4  6 1.70E-12
C2  14 16 1.70E-12
I1  99  8 1.00E-04
I2  18 50 1.00E-04
V1  99  9 1.121E+00
V2  19 50 1.121E+00
D1   8  9 DX
D2  19 18 DX
EOS  7  1 POLY(4) (73,98) (22,98) (81,98) (83,98) 5.00E-04 1 1 1 1
IOS  1  2 2.00E-14
*
*CMRR Network
*
E1  72 98 POLY(2) (1,98) (2,98) 0 2.81E-01 2.81E-01
R10 72 73 1.59E+02
R20 73 98 1.59E-02
C10 72 73 1.00E-06
*
* PSRR Network
*
EPSY 21 98 POLY(1) (99,50) -2.81E-02 5.62E-03
RPS1 21 22 1.59E+00
RPS2 22 98 1.59E-02
CPS1 21 22 1.00E-06
*
* VOLTAGE NOISE REFERENCE OF 12nV/rt(Hz)
*
VN1 80 98 0
RN1 80 98 16.45E-3
HN  81 98 VN1 1.97E+01
RN2 81 98 1
*
* FLICKER NOISE CORNER = 5000 Hz
*
DFN 82 98 DNOISE
VFN 82 98 DC 0.6551
HFN 83 98 POLY(1) VFN 1.00E-03 1.00E+00
RFN 83 98 1
*
* INTERNAL VOLTAGE REFERENCE
*
EREF 98  0 POLY(2) (99,0) (50,0) 0 0.5 0.5
GSY  99 50 POLY(1) (99,50) -6.618E-03 1.50E-05
EVP  97 98 (99,50) 0.5
EVN  51 98 (50,99) 0.5
*
* GAIN STAGE
*
G1 98 30 POLY(2) (4,6) (14,16) 0 2.10E-03 2.10E-03
R1 30 98 1.00E+06
RZ 45 31 7.145E+01
CF 30 31 6.727E-10
V3 32 30 8.77E-01
V4 30 33 2.00E+00
D3 32 97 DX
D4 51 33 DX
*
* OUTPUT STAGE
*
M5  45 46 99 99 POX L=1E-6 W=4.44E-04
M6  45 47 50 50 NOX L=1E-6 W=2.00E-04
EG1 99 46 POLY(1) (98,30) 2.124E+00 1
EG2 47 50 POLY(1) (30,98) 3.005E+00 1
*
* MODELS
*
.MODEL POX PMOS (LEVEL=2,KP=1.00E-05,VTO=-0.328,LAMBDA=0.01,RD=0)
.MODEL NOX NMOS (LEVEL=2,KP=1.00E-05,VTO=+0.328,LAMBDA=0.01,RD=0)
.MODEL PIX PMOS (LEVEL=2,KP=1.00E-05,VTO=-0.5,LAMBDA=0.01)
.MODEL NIX NMOS (LEVEL=2,KP=1.00E-05,VTO=0.5,LAMBDA=0.01)
.MODEL DX D(IS=1E-14,RS=0.1)
.MODEL DNOISE D(IS=1E-14,RS=0,KF=2E-9)
*
*
.ENDS 
* ENDS MODEL LMV844

*BEGIN MODEL LMV851
*Rev. A October-2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL KEY FEATURES INCLUDE:
*OUTPUT SWING, OPEN LOOP GAIN AND PHASE, SLEW RATE, 
*COMMON MODE REJECTION vs FREQUENCY, POWER SUPPLY REJECTION vs FREQUENCY,
*INPUT VOLTAGE NOISE WITH 1/F, OUTPUT SATURATION VOLTAGE,
*INPUT CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE, 
*INPUT OFFSET VOLTAGE, QUIESCENT SUPPLY CURRENT.
*//////////////////////////////////////////////////////////////////////////
*MODEL TEMP RANGE IS +25 DEG C (ROOM TEMP ONLY).
* Vsupply = +5V
* DEVICE PINOUT ORDER  +IN -IN +V -V OUT
* DEVICE PIN NUMBER     1   3   5  2  4 
* 
*/////////////////////////////////////////////////////////////////////
* Node Assignments
*                       noninverting input
*                       |   inverting input
*                       |   |    positive supply
*                       |   |    |   negative supply
*                       |   |    |   |   output
*                       |   |    |   |   |
*                       |   |    |   |   |
.SUBCKT LMV851          1   2   99  50  45
*
* INPUT STAGE
*
M1   4  7  8  8 PIX L=1E-6 W=1.10E-02
M2   6  2  8  8 PIX L=1E-6 W=1.10E-02
RD1  4 50 4.00E+03
RD2  6 50 4.00E+03
C1   4  6 1.16E-12
I1  99  8 1.00E-04
V1   9  8 1.170E+00
D1   9 99 DX
EOS  7  1 POLY(4) (73,98) (22,98) (81,98) (83,98) 260E-6 0 1 1 1
IOS  1  2 0.1E-12
*
* CMRR=94dB, POLE AT 100 Hz
*
E1  72 98 POLY(2) (1,98) (2,98) 0 9.98E-04 9.98E-04
R10 72 73 1.59
R20 73 98 1.59E-02
C10 72 73 1.00E-06
*
* PSRR=93dB, POLE AT 10 Hz
*
EPSY 21 98 POLY(1) (99,50) -1.12E+02 2.24E+01
RPS1 21 22 1.59E+04
RPS2 22 98 1.59E-02
CPS1 21 22 1.00E-06
*
* VOLTAGE NOISE REFERENCE OF 11nV/rt(Hz)
*
VN1 80 98 0
RN1 80 98 16.45E-3
HN  81 98 VN1 1.09E+01
RN2 81 98 1
*
* FLICKER NOISE CORNER = 1000 Hz
*
DFN 82 98 DNOISE
VFN 82 98 DC 0.6551
HFN 83 98 POLY(1) VFN 1.00E-03 1.00E+00
RFN 83 98 1
*
* INTERNAL VOLTAGE REFERENCE
*
EREF 98  0 POLY(2) (99,0) (50,0) 0 0.5 0.5
GSY  99 50 POLY(1) (99,50) -7.268E-04 2.00E-04
EVP  97 98 (99,50) 0.5
EVN  51 98 (50,99) 0.5
*
* GAIN STAGE
*
G1 98 30 (4,6) 3.73E-03
R1 30 98 1.00E+06
CF 30 31 8.1E-10
RZ 45 31 3.91E+02
V3 32 30 2.14E+00
V4 30 33 2.08E+00
D3 32 97 DX
D4 51 33 DX
*
* OUTPUT STAGE
*
M5  45 46 99 99 POX L=1E-6 W=3.20E-03
M6  45 47 50 50 NOX L=1E-6 W=2.78E-03
EG1 99 46 POLY(1) (98,30) 3.684E-01 1
EG2 47 50 POLY(1) (30,98) 3.714E-01 1
*
* MODELS
*
.MODEL POX PMOS (LEVEL=2,KP=1.00E-05,VTO=-0.328,LAMBDA=0.01,RD=0)
.MODEL NOX NMOS (LEVEL=2,KP=1.00E-05,VTO=+0.328,LAMBDA=0.01,RD=0)
.MODEL PIX PMOS (LEVEL=2,KP=1.00E-05,VTO=-5.00E-01,LAMBDA=0.01)
.MODEL DX D(IS=1E-14,RS=0.1)
.MODEL DNOISE D(IS=1E-14,RS=0,KF=1.21E-10)
*
*
.ENDS 
* END MODEL LMV851

*BEGIN MODEL LMV852
*Rev. A November-2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* PSPICE Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL KEY FEATURES INCLUDE:
*OUTPUT SWING, OPEN LOOP GAIN AND PHASE, SLEW RATE, 
*COMMON MODE REJECTION vs FREQUENCY, POWER SUPPLY REJECTION vs FREQUENCY,
*INPUT VOLTAGE NOISE WITH 1/F, OUTPUT SATURATION VOLTAGE,
*INPUT CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE, 
*INPUT OFFSET VOLTAGE, QUIESCENT SUPPLY CURRENT.
*NOTE THAT SUPPLY CURRENT MODELED IS THAT OF THE SINGLE AMPLIFIER ONLY
*//////////////////////////////////////////////////////////////////////////
*MODEL TEMP RANGE IS +25 DEG C (ROOM TEMP ONLY).
* Vsupply = +5V
* DEVICE PINOUT ORDER  +IN -IN +V -V OUT
* DEVICE PIN NUMBER     1   3   5  2  4 
* 
*/////////////////////////////////////////////////////////////////////
* Node Assignments
*                       noninverting input
*                       |   inverting input
*                       |   |    positive supply
*                       |   |    |   negative supply
*                       |   |    |   |   output
*                       |   |    |   |   |
*                       |   |    |   |   |
.SUBCKT LMV852          1   2   99  50  45
*
* INPUT STAGE
*
M1   4  7  8  8 PIX L=1E-6 W=1.10E-02
M2   6  2  8  8 PIX L=1E-6 W=1.10E-02
RD1  4 50 4.00E+03
RD2  6 50 4.00E+03
C1   4  6 1.16E-12
I1  99  8 1.00E-04
V1   9  8 1.170E+00
D1   9 99 DX
EOS  7  1 POLY(4) (73,98) (22,98) (81,98) (83,98) 260E-6 0 1 1 1
IOS  1  2 0.1E-12
*
* CMRR=94dB, POLE AT 100 Hz
*
E1  72 98 POLY(2) (1,98) (2,98) 0 9.98E-04 9.98E-04
R10 72 73 1.59
R20 73 98 1.59E-02
C10 72 73 1.00E-06
*
* PSRR=93dB, POLE AT 10 Hz
*
EPSY 21 98 POLY(1) (99,50) -1.12E+02 2.24E+01
RPS1 21 22 1.59E+04
RPS2 22 98 1.59E-02
CPS1 21 22 1.00E-06
*
* VOLTAGE NOISE REFERENCE OF 11nV/rt(Hz)
*
VN1 80 98 0
RN1 80 98 16.45E-3
HN  81 98 VN1 1.09E+01
RN2 81 98 1
*
* FLICKER NOISE CORNER = 1000 Hz
*
DFN 82 98 DNOISE
VFN 82 98 DC 0.6551
HFN 83 98 POLY(1) VFN 1.00E-03 1.00E+00
RFN 83 98 1
*
* INTERNAL VOLTAGE REFERENCE
*
EREF 98  0 POLY(2) (99,0) (50,0) 0 0.5 0.5
GSY  99 50 POLY(1) (99,50) -7.268E-04 2.00E-04
EVP  97 98 (99,50) 0.5
EVN  51 98 (50,99) 0.5
*
* GAIN STAGE
*
G1 98 30 (4,6) 3.73E-03
R1 30 98 1.00E+06
CF 30 31 8.1E-10
RZ 45 31 3.91E+02
V3 32 30 2.14E+00
V4 30 33 2.08E+00
D3 32 97 DX
D4 51 33 DX
*
* OUTPUT STAGE
*
M5  45 46 99 99 POX L=1E-6 W=3.20E-03
M6  45 47 50 50 NOX L=1E-6 W=2.78E-03
EG1 99 46 POLY(1) (98,30) 3.684E-01 1
EG2 47 50 POLY(1) (30,98) 3.714E-01 1
*
* MODELS
*
.MODEL POX PMOS (LEVEL=2,KP=1.00E-05,VTO=-0.328,LAMBDA=0.01,RD=0)
.MODEL NOX NMOS (LEVEL=2,KP=1.00E-05,VTO=+0.328,LAMBDA=0.01,RD=0)
.MODEL PIX PMOS (LEVEL=2,KP=1.00E-05,VTO=-5.00E-01,LAMBDA=0.01)
.MODEL DX D(IS=1E-14,RS=0.1)
.MODEL DNOISE D(IS=1E-14,RS=0,KF=1.21E-10)
*
*
.ENDS 
* END MODEL LMV852

*BEGIN MODEL LMV854
*Rev. A November-2007
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* PSPICE Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*MODEL KEY FEATURES INCLUDE:
*OUTPUT SWING, OPEN LOOP GAIN AND PHASE, SLEW RATE, 
*COMMON MODE REJECTION vs FREQUENCY, POWER SUPPLY REJECTION vs FREQUENCY,
*INPUT VOLTAGE NOISE WITH 1/F, OUTPUT SATURATION VOLTAGE,
*INPUT CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE, 
*INPUT OFFSET VOLTAGE, QUIESCENT SUPPLY CURRENT.
*NOTE THAT SUPPLY CURRENT MODELED IS THAT OF THE SINGLE AMPLFIER ONLY.
*//////////////////////////////////////////////////////////////////////////
*MODEL TEMP RANGE IS +25 DEG C (ROOM TEMP ONLY).
* Vsupply = +5V
* DEVICE PINOUT ORDER  +IN -IN +V -V OUT
* DEVICE PIN NUMBER     1   3   5  2  4 
* 
*/////////////////////////////////////////////////////////////////////
* Node Assignments
*                       noninverting input
*                       |   inverting input
*                       |   |    positive supply
*                       |   |    |   negative supply
*                       |   |    |   |   output
*                       |   |    |   |   |
*                       |   |    |   |   |
.SUBCKT LMV854          1   2   99  50  45
*
* INPUT STAGE
*
M1   4  7  8  8 PIX L=1E-6 W=1.10E-02
M2   6  2  8  8 PIX L=1E-6 W=1.10E-02
RD1  4 50 4.00E+03
RD2  6 50 4.00E+03
C1   4  6 1.16E-12
I1  99  8 1.00E-04
V1   9  8 1.170E+00
D1   9 99 DX
EOS  7  1 POLY(4) (73,98) (22,98) (81,98) (83,98) 260E-6 0 1 1 1
IOS  1  2 0.1E-12
*
* CMRR=94dB, POLE AT 100 Hz
*
E1  72 98 POLY(2) (1,98) (2,98) 0 9.98E-04 9.98E-04
R10 72 73 1.59
R20 73 98 1.59E-02
C10 72 73 1.00E-06
*
* PSRR=93dB, POLE AT 10 Hz
*
EPSY 21 98 POLY(1) (99,50) -1.12E+02 2.24E+01
RPS1 21 22 1.59E+04
RPS2 22 98 1.59E-02
CPS1 21 22 1.00E-06
*
* VOLTAGE NOISE REFERENCE OF 11nV/rt(Hz)
*
VN1 80 98 0
RN1 80 98 16.45E-3
HN  81 98 VN1 1.09E+01
RN2 81 98 1
*
* FLICKER NOISE CORNER = 1000 Hz
*
DFN 82 98 DNOISE
VFN 82 98 DC 0.6551
HFN 83 98 POLY(1) VFN 1.00E-03 1.00E+00
RFN 83 98 1
*
* INTERNAL VOLTAGE REFERENCE
*
EREF 98  0 POLY(2) (99,0) (50,0) 0 0.5 0.5
GSY  99 50 POLY(1) (99,50) -7.268E-04 2.00E-04
EVP  97 98 (99,50) 0.5
EVN  51 98 (50,99) 0.5
*
* GAIN STAGE
*
G1 98 30 (4,6) 3.73E-03
R1 30 98 1.00E+06
CF 30 31 8.1E-10
RZ 45 31 3.91E+02
V3 32 30 2.14E+00
V4 30 33 2.08E+00
D3 32 97 DX
D4 51 33 DX
*
* OUTPUT STAGE
*
M5  45 46 99 99 POX L=1E-6 W=3.20E-03
M6  45 47 50 50 NOX L=1E-6 W=2.78E-03
EG1 99 46 POLY(1) (98,30) 3.684E-01 1
EG2 47 50 POLY(1) (30,98) 3.714E-01 1
*
* MODELS
*
.MODEL POX PMOS (LEVEL=2,KP=1.00E-05,VTO=-0.328,LAMBDA=0.01,RD=0)
.MODEL NOX NMOS (LEVEL=2,KP=1.00E-05,VTO=+0.328,LAMBDA=0.01,RD=0)
.MODEL PIX PMOS (LEVEL=2,KP=1.00E-05,VTO=-5.00E-01,LAMBDA=0.01)
.MODEL DX D(IS=1E-14,RS=0.1)
.MODEL DNOISE D(IS=1E-14,RS=0,KF=1.21E-10)
*
*
.ENDS 
* END MODEL LMV854

* BEGIN MODEL LMV951
*/////////////////////////////////////////////////////////////////
*Rev.a Jan-2007
*//////////////////////////////////////////////////////////////////////
* (C) NATIONAL SEMICONDUCTOR, CORPORATION.
* MODELS DEVELOPED AND UNDER COPYRIGHT BY:
* NATIONAL SEMICONDUCTOR, CORPORATION.
*/////////////////////////////////////////////////////////////////////
* LEGAL NOTICE:
* THE MODEL MAY BE COPIED, AND DISTRIBUTED WITHOUT ANY MODIFICATIONS;
* HOWEVER, RESELLING OR LICENSING THE MATERIAL IS ILLEGAL.
* WE RESERVE THE RIGHT TO MAKE CHANGES TO THE MODEL WITHOUT PRIOR NOTICE.
* PSPICE MODELS ARE PROVIDED "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
**********
* NOTE - THIS MODEL DOES NOT INCLUDE THE SHUTDOWN FEATURE
**********
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT SWING VS IO, OUTPUT CURRENT LIMIT,
* OPEN LOOP GAIN AND PHASE, SLEW RATE, COMMON MODE REJECTION
* WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH FREQ EFFECTS,
* INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT
* CAPACITANCE, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
* INPUT OFFSET, HIGH CLOAD EFFECTS, ANDQUIESCENT CURRENT VS
* VOLTAGE.
*///////////////////////////////////////////////////////////
*MODEL TEMP RANGE IS -40 TO +125 DEG C.
*NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL
*PARAMETERS TRACK THOSE OF THE REAL PART
*////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   6  2  1
.SUBCKT LMV951 3 4 6 2 1
Q20 7 8 9 QLN
R3 10 11 2
R4 10 12 2
R10 8 13 1E3
R11 14 15 1E3
R12 16 6 2
R13 2 17 2
R16 18 19 10E3
R17 20 21 2
R18 9 22 2
D5 1 6 DD
D6 2 1 DD
D7 23 0 DIN
D8 24 0 DIN
I8 0 23 0.1E-3
I9 0 24 0.1E-3
E2 9 0 2 0 1
E3 21 0 6 0 1
D9 25 0 DVN
D10 26 0 DVN
I10 0 25 1E-3
I11 0 26 1E-3
E4 27 4 25 26 0.103
G2 28 4 23 24 2.5E-3
R22 2 6 2.05E3
E5 29 0 21 0 1
E6 30 0 9 0 1
E7 31 0 32 0 1
R30 29 33 1E5
R31 30 34 1E5
R32 31 35 1E5
R33 0 33 10
R34 0 34 10
R35 0 35 10
E10 36 3 35 0 0.07
R36 37 32 1E3
R37 32 38 1E3
C6 29 33 1E-12
C7 30 34 10E-12
C8 31 35 1E-12
E11 39 36 34 0 4
E12 28 39 33 0 -0.45
E14 40 9 21 9 0.6
D11 18 21 DD
D12 9 18 DD
M1 41 42 17 17 NOUT L=3U W=1800U
M2 43 44 16 16 POUT L=3U W=1800U
M3 45 45 20 20 POUT L=3U W=1800U
M8 46 46 22 22 NOUT L=3U W=1800U
R43 47 44 100
R44 48 42 100
G3 18 40 49 40 0.125E-3
R45 40 18 5E8
C12 19 50 4E-12
R46 51 21 2E3
R47 52 21 2E3
C13 52 51 2E-12
C14 28 0 3E-12
C15 27 0 3E-12
C16 1 0 3E-12
D13 42 7 DD
D14 53 44 DD
Q15 53 15 21 QLP
V18 28 54 -1.7E-3
E17 38 0 28 0 1
E18 37 0 4 0 1
V21 10 55 -0.98
R59 1 43 2
R60 41 1 2
J1 56 28 56 JNC
J2 56 27 56 JNC
J3 27 57 27 JNC
J4 28 57 28 JNC
E20 58 40 52 51 -1
R62 58 49 1E4
C23 49 40 4E-12
G7 59 40 18 40 -1E-3
G8 40 60 18 40 1E-3
G9 40 61 46 9 1E-3
G10 62 40 21 45 1E-3
D17 62 59 DD
D18 60 61 DD
R66 59 62 100E6
R67 61 60 100E6
R68 62 21 1E3
R69 9 61 1E3
E23 21 47 21 62 1
E24 48 9 61 9 1
R70 60 40 1E6
R71 61 40 1E6
R72 40 62 1E6
R73 40 59 1E6
R75 39 28 1E9
R76 36 39 1E9
R77 3 36 1E9
R78 4 27 1E9
R79 40 49 1E9
R81 47 21 1E9
R82 9 48 1E9
R83 32 0 1E9
G14 21 63 64 0 27E-6
G15 45 46 64 0 180E-6
V51 64 0 1
I21 6 2 -0.35E-3
V78 21 56 -0.1
V79 57 9 -0.08
R155 45 21 1E8
R156 9 46 1E8
R157 17 42 1E8
R158 16 44 1E8
E98 21 14 6 16 4
E99 13 9 17 2 4
R335 9 63 1E12
R336 18 50 1E9
R340 0 64 1E12
R341 0 64 1E12
M9 63 63 9 9 NIN L=3U W=300U
M10 55 63 9 9 NIN L=3U W=300U
R342 54 65 2
R343 27 66 2
M11 52 65 11 11 NIN L=3U W=75U
M12 51 66 12 12 NIN L=3U W=75U
E100 50 0 1 0 1
I22 28 0 34E-9
I23 27 0 34E-9
.MODEL DVN D KF=9E-12 IS=1E-16
.MODEL DD D
.MODEL DIN D KF=9E-16 IS=1E-16
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.ENDS
* END MODEL LMV951

* BEGIN MODEL LPV511
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*///////////LPV511 SPICE MODEL PERFORMANCE///////////////
*MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
*THE SUPPLY RAILS, GAIN AND PHASE, SLEW RATE, COMMON MODE
*REJECTION, POWER SUPPLY REJECTION, INPUT VOLTAGE NOISE
*WITH 1/F, INPUT CURRENT NOISE WITH 1/F, INPUT CAPACITANCE,
*INPUT BIAS CURRENT, INPUT BIAS CURRENT VS VCM, INPUT COMMON
*MODE RANGE, INPUT OFFSET,INPUT OFFSET VS VCM, HIGH CLOAD
*DRIVE CAPABILITY, OUTPUT CLAMPS TO THE RAIL, AND QUIESCENT
*SUPPLY CURRENT.
*////////////////////////////////////////////////////////////
*////MODEL TEMP RANGE IS -55 TO +125 DEG C.////////////
*//NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT NOT ALL
*////PARAMETERS TRACK THOSE OF THE REAL PART./////////////
*///////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LPV511 3 4 5 2 1
Q1 6 7 8 QIN
Q2 9 10 11 QIN
Q3 12 13 14 QNG
Q4 13 13 14 QNG
Q5 15 10 16 QIP
Q6 17 18 19 QIP
Q7 20 21 22 QPG
Q16 13 23 20 QPG
R1 12 8 125
R2 12 11 125
R3 19 20 125
R4 16 20 125
R5 24 25 200
R7 6 22 300
R8 14 15 300
R9 14 17 300
V3 22 23 1
I1 21 22 25E-9
R15 26 10 200
V5 7 18 0.35E-3
V6 25 18 0.2E-3
D7 27 0 DIN
D8 28 0 DIN
I8 0 27 0.1E-3
I9 0 28 0.1E-3
C4 24 0 1E-12
C5 4 0 1E-12
D9 29 0 DVN
D10 30 0 DVN
I10 0 29 0.1E-3
I11 0 30 0.1E-3
E4 26 4 29 30 3.9
G2 24 26 27 28 2.8E-14
E5 31 0 22 0 1
E6 32 0 14 0 1
E7 33 0 34 0 1
R30 31 35 1E6
R31 32 36 1E6
R32 33 37 1E6
R33 0 35 100
R34 0 36 100
R35 0 37 100
E10 38 3 37 0 0.01
R36 26 34 1E9
R37 34 24 1E9
C6 31 35 1E-12
C7 32 36 3E-12
C8 33 37 3E-12
R6 9 22 300
E11 39 38 36 0 0.3
E12 24 39 35 0 0.3
C9 9 6 3E-9
C10 15 17 3E-9
Q21 40 41 14 QNG
R38 41 42 1E3
R39 43 44 1E3
R40 45 5 10
R41 2 46 10
R43 47 48 2E3
R44 49 22 10
R45 14 50 10
D11 1 5 DD
D12 2 1 DD
E16 14 0 2 0 1
E17 22 0 5 0 1
R46 2 5 100E6
E18 51 14 22 14 0.5
D13 47 22 DD
D14 14 47 DD
M2 52 53 46 46 NOUT L=3U W=30U
M3 54 55 45 45 POUT L=3U W=15U
M4 56 56 49 49 POUT L=3U W=15U
M9 57 57 50 50 NOUT L=3U W=30U
R47 58 55 100
R48 59 53 100
G4 47 51 60 51 20E-6
R49 51 47 1.6E10
C13 48 1 18E-12
C17 1 0 0.5E-12
D15 53 40 DD
D16 61 55 DD
Q22 61 44 22 QPG
R60 1 54 50
R61 52 1 5
G8 62 51 47 51 -1E-3
G9 51 63 47 51 1E-3
G10 51 64 57 14 1E-3
G11 65 51 22 56 1E-3
D18 65 62 DD
D19 63 64 DD
R67 62 65 100E6
R68 64 63 100E6
R69 65 22 1E3
R70 14 64 1E3
E24 22 58 22 65 1
E25 59 14 64 14 1
R71 63 51 1E6
R72 64 51 1E6
R73 51 65 1E6
R74 51 62 1E6
R82 58 22 1E9
R83 14 59 1E9
I22 5 2 0.26E-6
R156 56 22 1E8
R157 14 57 1E8
R158 46 53 1E8
R159 45 55 1E8
G37 47 51 66 51 20E-6
R305 51 66 1E9
E99 22 43 5 45 10
E100 42 14 46 2 10
I23 56 57 0.5E-6
E101 60 51 15 17 10
E102 66 51 6 9 -10
D2 10 71 DCL
D20 7 71 DCL
D21 72 10 DCL
D22 72 18 DCL
Q24 67 67 68 QPG
Q25 10 10 67 QPG
Q26 69 69 70 QNG
Q27 70 70 10 QNG
R306 47 1 1.6E11
R307 51 60 1E9
C20 24 10 0.1E-12
Q28 68 68 7 QPG
Q29 7 7 69 QNG
R308 3 38 1E9
R309 38 39 1E9
R310 39 24 1E9
V7 22 71 -0.2
V8 72 14 -0.2
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL DD D
.MODEL DCL D IS=1E-18
.MODEL QNG NPN
.MODEL QPG PNP
.MODEL QIN NPN KF=1.25E-17 BF=9E3
.MODEL QIP PNP KF=1.25E-17 BF=5E3
.MODEL DVN D KF=2.5E-16
.MODEL DIN D KF=8E-17
.ENDS
* END MODEL LPV511

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*CLC446 MACROMODEL
*PINOUT ORDER -IN +IN VCC VEE OUT
*PINOUT ORDER  2   3   7   4   6
.SUBCKT CLC446 2 3 7 4 6
V3 7 5 3
V4 1 4 3
V5 54 2 2E-3
D1 1 54 D1M
D2 54 5 D1M
D3 3 5 D1M
D4 1 3 D1M
R1 3 0 1.5E6
F1 0 11 V10 1
R3 54 49 80
R9 11 23 191.7
R8 11 0 1.8E5
C7 14 0 19E-12
R2 29 0 500
R6 25 0 500
R18 31 0 500
E10 45 46 3 0 0.99841
E6 43 0 30 0 1
E7 28 0 32 0 1
E8 8 0 26 0 1
V10 45 39 0
C2 39 0 0.4E-12
C3 3 0 1E-12
V13 9 0 0
E2 23 13 37 0 1
RGN 37 0 1E15
D6 11 12 D6M
E1 12 0 23 0 1.0
C6 23 9 1.4E-12
G3 0 14 23 0 0.1
R10 14 0 10
G4 0 19 14 0 0.1
R11 19 0 10
C8 19 0 14E-12
I1 0 40 1.068E-4
D10 12 11 D6M
I5 0 41 1.068E-4
E3 22 23 37 0 1
I3 0 38 1E-3
Q9 7 18 27 Q9M
R14 24 16 1000E6
R15 55 16 1000E6
G6 0 26 16 0 2.5E-12
D8 34 7 D8M
Q10 7 19 17 Q10M
Q11 4 17 27 Q11M
D5 38 0 D5M
V11 37 38 -0.71465
R16 26 25 1
L1 25 0 3.2E-7
C4 27 0 2E-12
D17 40 0 DI2M
Q12 4 19 18 Q12M
D19 41 0 DI2M
G7 0 32 0 4 1.27E-3
R21 20 6 1000
G8 0 30 0 7 1.27E-3
R24 30 29 1
L2 29 0 5.3E-7
R25 32 31 1
L3 31 0 5.3E-7
I6 0 42 1.068E-4
I2 0 44 1.068E-4
D20 42 0 DI1M
I7 17 4 704E-6
D15 4 36 D15M
I10 7 18 704E-6
D21 44 0 DI1M
E4 10 0 0 33 1E6
R29 33 43 1
R30 33 28 1
R31 33 8 1
R32 10 33 1
G1 0 3 44 42 4.7E-4
L5 49 39 4E-9
G2 0 2 41 40 4E-3
R4 10 46 1000E6
I11 0 47 1.068E-4
I12 0 48 1.068E-4
D9 47 0 DE1M
E5 10 46 48 47 0.897
D16 48 0 DE1M
V9 34 22 2.6
V12 13 36 2.6
L4 20 6 2E-9
R20 49 39 25
R27 27 20 3
I8 0 2 10E-6
I9 3 0 3E-6
C1 54 0 0.6E-12
I4 7 4 2.61E-3
R13 7 4 50E3
E12 24 0 54 0 1
E13 55 0 3 0 1
.MODEL D1M D (IS=1E-16)
.MODEL D6M D (IS=5.002E-16)
.MODEL Q9M NPN (BF=75)
.MODEL D8M D (IS=1E-15)
.MODEL D15M D (IS=1E-15)
.MODEL Q10M NPN (BF=75)
.MODEL Q11M PNP (BF=75)
.MODEL D5M D (IS=7E-9 M=.333 N=1.67
+ RS=2.95E-01 TT=2.88E-09 VJ=.75)
.MODEL Q12M PNP (BF=75)
.MODEL DE1M D (IS=1E-16 KF=2.6E-15 M=0.45
+ N=2 RS=0.8 TT=6E-09 VJ=0.6V)
.MODEL DI1M D (IS=1E-16 KF=2.9E-14 M=0.45
+ N=2 RS=0.8 TT=6E-09 VJ=0.6V)
.MODEL DI2M D (IS=1E-16 KF=4.2E-15 M=0.45
+ N=2 RS=0.8 TT=6E-09 VJ=0.6V)
.ENDS

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*CLC5602 MACROMODEL
*PINOUT ORDER -IN +IN VCC VEE OUT
*PINOUT ORDER  2   3   7   4   6
.SUBCKT CLC5602 2 3 7 4 6
* !!!!!!!!
* NOTE !!! ADJUST VALUES BELOW PER TOTAL SUPPLY VOLTAGE
* OTHERWISE, MODEL DEFAULTS TO 10 V TOTAL SUPPLY VOLTAGE
* !!!!!!!!
*
* BEGIN ADJUSTMENTS
*
* TOTAL SUPPLY VOLTAGE    C7    F1     R8      R9
*              5 VOLTS   80PF  1.25   4.0E5   1169
*             10 VOLTS   60PF  1.50   3.3E5    863
*
* FOR  5 VOLTS TOTAL
* USE THESE FOUR LINES
*C7 14 0 80E-12
*F1 0 11 V10 1.25
*R8 11 0 4.0E5
*R9 11 23 1169
*
* FOR 10 VOLTS TOTAL
* USE THESE FOUR LINES
C7 14 0 60E-12
F1 0 11 V10 1.50
R8 11 0 3.3E5
R9 11 23 863
*
* END ADJUSTMENTS
*
V3 7 5 1.5
V4 1 4 1.5
V5 54 2 0
D1 1 54 D1M
D2 54 5 D1M
D3 3 5 D1M
D4 1 3 D1M
R1 3 0 500E3
R2 29 0 500
R6 25 0 500
R18 31 0 500
E10 45 46 3 0 0.998
E6 43 0 30 0 1
E7 28 0 32 0 1
E8 8 0 26 0 1
V10 45 39 0
R3 54 49 90
C2 39 0 0.7E-12
C3 3 0 1.45E-12
V13 9 0 0
E2 23 13 37 0 1
RGN 37 0 1E15
D6 11 12 D6M
E1 12 0 23 0 1.0
C6 23 9 2.1E-12
G3 0 14 23 0 0.1
R10 14 0 10
G4 0 19 14 0 0.1
R11 19 0 10
C8 19 0 32E-12
I1 0 40 1.068E-4
D10 12 11 D6M
I5 0 41 1.068E-4
E3 22 23 37 0 1
I3 0 38 1E-3
Q9 7 18 27 Q9M
R14 24 16 1000E6
R15 55 16 1000E6
G6 0 26 16 0 2.5E-12
D8 34 7 D8M
Q10 7 19 17 Q10M
Q11 4 17 27 Q11M
D5 38 0 D5M
V11 37 38 -0.71465
R16 26 25 1
L1 25 0 3.2E-7
C4 27 0 2E-12
D17 40 0 D9M
Q12 4 19 18 Q12M
D19 41 0 D16M
G7 0 32 0 4 1.8E-3
R21 20 6 1000
G8 0 30 0 7 1.8E-3
R24 30 29 1
L2 29 0 8E-7
R25 32 31 1
L3 31 0 8E-7
I6 0 42 1.068E-4
I2 0 44 1.068E-4
D20 42 0 D9M
I7 17 4 280E-6
D15 4 36 D15M
I10 7 18 280E-6
D21 44 0 D16M
E4 10 0 0 33 1E6
R29 33 43 1
R30 33 28 1
R31 33 8 1
R32 10 33 1
G1 0 3 44 42 0.00175
L5 49 39 4E-9
G2 0 2 41 40 0.00217
R4 10 46 1000E6
I11 0 47 1.068E-4
I12 0 48 1.068E-4
D9 47 0 D9M
E5 10 46 48 47 0.780
D16 48 0 D16M
V9 34 22 1.0
V12 13 36 1.0
L4 20 6 2E-9
R20 49 39 25
R27 27 20 24
I8 0 2 3E-6
I9 3 0 5E-6
C1 54 0 0.7E-12
I4 7 4 560E-6
R13 7 4 50E3
E12 24 0 54 0 1
E13 55 0 3 0 1
.MODEL D1M D (IS=1E-16)
.MODEL D6M D (IS=5.002E-16)
.MODEL Q9M NPN (BF=500)
.MODEL D8M D (IS=1E-15)
.MODEL D15M D (IS=1E-15)
.MODEL Q10M NPN (BF=500)
.MODEL Q11M PNP (BF=500)
.MODEL D5M D (IS=7E-9 M=.333 N=1.67
+ RS=2.95E-01 TT=2.88E-09 VJ=.75)
.MODEL D9M D (BV=100V CJO=4E-12 IS=1E-16
+ KF=0.28E-15 M=.45 N=2 RS=.8 TT=6E-09 VJ=.6V)
.MODEL Q12M PNP (BF=500)
.MODEL D16M D (BV=100V CJO=4E-12 IS=1E-16
+ KF=0.28E-15 M=0.45 N=2 RS=0.8 TT=6E-09 VJ=0.6V)
.ENDS

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*CLC5612 MACROMODEL
*PINOUT ORDER -IN +IN VCC VEE OUT
*PINOUT ORDER  56  3   7   4   6
.SUBCKT CLC5612 56 3 7 4 6
* !!!!!!!!
* NOTE !!! ADJUST VALUES BELOW PER TOTAL SUPPLY VOLTAGE
* AND GAIN ACCURACY
* !!!!!!!!
* UNADJUSTED MODEL IS FOR 10 VOLTS TOTAL SUPPLY
* AND 0.3 PERCENT
*
* BEGIN ADJUSTMENTS FOR SUPPLY VOLTAGE AND GAIN ACCY
*
* TOTAL SUPPLY VOLTAGE    F1      R9
*              5 VOLTS  1.35     1412
*             10 VOLTS  1.50      901
*
* FOR  5 VOLTS TOTAL
* USE THESE TWO LINES
*F1 0 11 V10 1.35
*R9 11 23 1412
*
* FOR 10 VOLTS TOTAL
* USE THESE TWO LINES
F1 0 11 V10 1.50
R9 11 23 901
*
* SET GAIN ACCY (RESISTOR MATCHING)
* DEFAULT BELOW IS 0.3 PERCENT
RGIN 56 2 1003
RGFB 2  6 1000
*
* END ADJUSTMENTS
*
RD 56 0 1E9
R8 11 0 3.3E5
C7 14 0 60E-12
V3 7 5 1.5
V4 1 4 1.5
V5 54 2 0
D1 1 54 D1M
D2 54 5 D1M
D3 3 5 D1M
D4 1 3 D1M
R1 3 0 500E3
R2 29 0 500
R6 25 0 500
R18 31 0 500
E10 45 46 3 0 0.998
E6 43 0 30 0 1
E7 28 0 32 0 1
E8 8 0 26 0 1
V10 45 39 0
R3 54 49 90
C2 39 0 0.1E-12
C3 3 0 1.45E-12
V13 9 0 0
E2 23 13 37 0 1
RGN 37 0 1E15
D6 11 12 D6M
E1 12 0 23 0 1.0
C6 23 9 2.1E-12
G3 0 14 23 0 0.1
R10 14 0 10
G4 0 19 14 0 0.1
R11 19 0 10
C8 19 0 32E-12
I1 0 40 1.068E-4
D10 12 11 D6M
I5 0 41 1.068E-4
E3 22 23 37 0 1
I3 0 38 1E-3
Q9 7 18 27 Q9M
R14 24 16 1000E6
R15 55 16 1000E6
G6 0 26 16 0 2.5E-12
D8 34 7 D8M
Q10 7 19 17 Q10M
Q11 4 17 27 Q11M
D5 38 0 D5M
V11 37 38 -0.71465
R16 26 25 1
L1 25 0 3.2E-7
C4 27 0 2E-12
D17 40 0 D9M
Q12 4 19 18 Q12M
D19 41 0 D16M
G7 0 32 0 4 1.8E-3
R21 20 6 1000
G8 0 30 0 7 1.8E-3
R24 30 29 1
L2 29 0 8E-7
R25 32 31 1
L3 31 0 8E-7
I6 0 42 1.068E-4
I2 0 44 1.068E-4
D20 42 0 D9M
I7 17 4 280E-6
D15 4 36 D15M
I10 7 18 280E-6
D21 44 0 D16M
E4 10 0 0 33 1E6
R29 33 43 1
R30 33 28 1
R31 33 8 1
R32 10 33 1
G1 0 3 44 42 0.00175
L5 49 39 4E-9
G2 0 2 41 40 0.00217
R4 10 46 1000E6
I11 0 47 1.068E-4
I12 0 48 1.068E-4
D9 47 0 D9M
E5 10 46 48 47 0.780
D16 48 0 D16M
V9 34 22 1.0
V12 13 36 1.0
L4 20 6 2E-9
R20 49 39 25
R27 27 20 24
I8 0 2 3E-6
I9 3 0 5E-6
C1 54 0 1.4E-12
I4 7 4 560E-6
R13 7 4 50E3
E12 24 0 54 0 1
E13 55 0 3 0 1
.MODEL D1M D (IS=1E-16)
.MODEL D6M D (IS=5.002E-16)
.MODEL Q9M NPN (BF=500)
.MODEL D8M D (IS=1E-15)
.MODEL D15M D (IS=1E-15)
.MODEL Q10M NPN (BF=500)
.MODEL Q11M PNP (BF=500)
.MODEL D5M D (IS=7E-9 M=.333 N=1.67
+ RS=2.95E-01 TT=2.88E-09 VJ=.75)
.MODEL D9M D (BV=100V CJO=4E-12 IS=1E-16
+ KF=0.28E-15 M=.45 N=2 RS=.8 TT=6E-09 VJ=.6V)
.MODEL Q12M PNP (BF=500)
.MODEL D16M D (BV=100V CJO=4E-12 IS=1E-16
+ KF=0.28E-15 M=0.45 N=2 RS=0.8 TT=6E-09 VJ=0.6V)
.ENDS

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*CLC5633 MACROMODEL
*PINOUT ORDER -IN +IN VCC VEE OUT
*PINOUT ORDER  56  3   7   4   6
.SUBCKT CLC5633 56 3 7 4 6
* !!!!!!!!
* NOTE !!! ADJUST VALUES BELOW PER TOTAL SUPPLY VOLTAGE
* AND GAIN ACCURACY
* !!!!!!!!
* UNADJUSTED MODEL IS FOR 10 VOLTS TOTAL SUPPLY
* AND 0.3 PERCENT
*
* BEGIN ADJUSTMENTS FOR SUPPLY VOLTAGE AND GAIN ACCY
*
* TOTAL SUPPLY VOLTAGE    F1      R9     C7     C8
*              5 VOLTS  1.55      871   80P    45P
*             10 VOLTS  1.70      616   60P    32P
*
* FOR  5 VOLTS TOTAL
* USE THESE FOUR LINES
*F1 0 11 V10 1.55
*R9 11 23 871
*C7 14 0 80E-12
*C8 19 0 45E-12
*
* FOR  10 VOLTS TOTAL
* USE THESE FOUR LINES
F1 0 11 V10 1.70
R9 11 23 616
C7 14 0 60E-12
C8 19 0 32E-12
*
* SET GAIN ACCY (RESISTOR MATCHING)
* DEFAULT BELOW IS 0.3 PERCENT
RGIN 56 2 1003
RGFB 2  6 1000
*
* END ADJUSTMENTS
*
RD 56 0 1E9
R8 11 0 3.3E5
V3 7 5 1.5
V4 1 4 1.5
V5 54 2 0.007
D1 1 54 D1M
D2 54 5 D1M
D3 3 5 D1M
D4 1 3 D1M
R1 3 0 500E3
R2 29 0 500
R6 25 0 500
R18 31 0 500
E10 45 46 3 0 0.9975
E6 43 0 30 0 1
E7 28 0 32 0 1
E8 8 0 26 0 1
V10 45 39 0
R3 54 49 90
C2 39 0 0.1E-12
C3 3 0 1.45E-12
V13 9 0 0
E2 23 13 37 0 1
RGN 37 0 1E15
D6 11 12 D6M
E1 12 0 23 0 1.0
C6 23 9 2.1E-12
G3 0 14 23 0 0.1
R10 14 0 10
G4 0 19 14 0 0.1
R11 19 0 10
I1 0 40 1.068E-4
D10 12 11 D6M
I5 0 41 1.068E-4
E3 22 23 37 0 1
I3 0 38 1E-3
Q9 7 18 27 Q9M
R14 24 16 1000E6
R15 55 16 1000E6
G6 0 26 16 0 2.5E-12
D8 34 7 D8M
Q10 7 19 17 Q10M
Q11 4 17 27 Q11M
D5 38 0 D5M
V11 37 38 -0.71465
R16 26 25 1
L1 25 0 3.2E-7
C4 27 0 2E-12
D17 40 0 D9M
Q12 4 19 18 Q12M
D19 41 0 D16M
G7 0 32 0 4 1.8E-3
R21 20 6 1000
G8 0 30 0 7 1.8E-3
R24 30 29 1
L2 29 0 8E-7
R25 32 31 1
L3 31 0 8E-7
I6 0 42 1.068E-4
I2 0 44 1.068E-4
D20 42 0 D9M
I7 17 4 280E-6
D15 4 36 D15M
I10 7 18 280E-6
D21 44 0 D16M
E4 10 0 0 33 1E6
R29 33 43 1
R30 33 28 1
R31 33 8 1
R32 10 33 1
G1 0 3 44 42 0.00184
L5 49 39 4E-9
G2 0 2 41 40 0.00278
R4 10 46 1000E6
I11 0 47 1.068E-4
I12 0 48 1.068E-4
D9 47 0 D9M
E5 10 46 48 47 1.18
D16 48 0 D16M
V9 34 22 1.0
V12 13 36 1.0
L4 20 6 2E-9
R20 49 39 25
R27 27 20 24
I8 0 2 3E-6
I9 3 0 5E-6
C1 54 0 1.4E-12
I4 7 4 1.96E-3
R13 7 4 25E3
E12 24 0 54 0 1
E13 55 0 3 0 1
.MODEL D1M D (IS=1E-16)
.MODEL D6M D (IS=5.002E-16)
.MODEL Q9M NPN (BF=500)
.MODEL D8M D (IS=1E-15)
.MODEL D15M D (IS=1E-15)
.MODEL Q10M NPN (BF=500)
.MODEL Q11M PNP (BF=500)
.MODEL D5M D (IS=7E-9 M=.333 N=1.67
+ RS=2.95E-01 TT=2.88E-09 VJ=.75)
.MODEL D9M D (BV=100V CJO=4E-12 IS=1E-16
+ KF=0.28E-15 M=.45 N=2 RS=.8 TT=6E-09 VJ=.6V)
.MODEL Q12M PNP (BF=500)
.MODEL D16M D (BV=100V CJO=4E-12 IS=1E-16
+ KF=0.28E-15 M=0.45 N=2 RS=0.8 TT=6E-09 VJ=0.6V)
.ENDS

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* CLC5801 Macromodel Net List--- Subcircuit Format (MMD.06)
*
*   This is a Low Noise, Wideband Monolithic Voltage
*   Feedback Op Amp.
*
* Version 1, Rev. A, Date 5-10-00.
*
* Connections  Non-Inverting Input
*              |  Inverting Input
*              |  |  Output
*              |  |  |  +Vcc
*              |  |  |  |  -Vee
*              |  |  |  |  |
*              |  |  |  |  |  
.SUBCKT CLC5801 3  2  6  7  4  
*
* INPUT STAGE
*
C1 2 0 1.00P
D1 17 2 DZ
Q1 12 2 17 QINN 4.00
E1 3 16 POLY(3) 29 0 30 0 8 4 1.00M 
+ 1.338 1.338 0 0 0 -2.172 0 -2.172 0
C5 16 0 1.00P
D2 17 16 DZ
Q2 15 16 17 QINN 4.00
*
R1 7 10 136
R3 7 11 10.0
C7 11 10 80.0P
V1 10 12 1.70
C2 12 0 912F
R2 7 13 136
R4 7 14 10.0
C8 14 13 80.0P
V2 13 15 1.70
C4 15 0 912F
C3 12 15 4.18P
*
G1 17 4 POLY(3) 8 4 7 4 17 4 0 
+ 10.59M 17.20U 0 0 0 34.56U 0 56.14N 0
C6 17 0 244F
V3 18 4 1.70
D3 18 17 DX
*
* INTERMEDIATE STAGE
*
C9 15 21 4.30P
C10 15 6 1.00P
V4 7 19 1.70
D4 21 19 DX
G2 7 21 POLY(3) 7 13 7 10 28 0 0 9.000M 9.000M 260.1M
*
C11 21 0 2.49P
*
V5 20 4 1.70
D5 20 21 DX
G3 21 4 POLY(3) 8 4 7 4 21 4 0 5.000M 
+ 12.40U 0 0 0 5.504U 0 2.275U 0
*
* OUTPUT STAGE
*
G4 7 22 POLY(1) 8 4 750.0U 1.000M
C12 22 0 946F
C13 23 0 686F
G5 23 4 POLY(2) 8 4 7 4 0 13.33M 28.30U
*
Q3 4 21 22 QOUTP1
Q4 7 21 23 QOUTN1
Q5 7 22 24 QOUTN2
Q6 4 23 25 QOUTP2
R5 24 6 10.0
R6 6 25 10.0
C14 6 0 4.00P
V6 7 26 1.50
R7 26 8 25.0K
R8 8 4 1.00K
G6 7 4 POLY(1) 8 4 0 2.508M
*
* EXCESS PHASE BLOCK
*
E2 27 0 POLY(1) 10 13 0 1.00
L1 27 28 9.259P
C15 28 0 3.086P
R9 28 0 1.00
*
* NOISE BLOCK
*
I1 30 29 DC 846U
D6 29 0 DN
D7 0 30 DN
*
* MODELS
*
.MODEL DN D IS=0.166F RS=15.2 KF=10F AF=1.00
.MODEL DX D TT=200N
.MODEL DZ D IS=0.166F
*
.MODEL QINN NPN
+ IS =0.166F    BF =500       NF =1.000E+00 VAF=84.6
+ IKF=2.462E-02 ISE=2.956E-17 NE =1.300     BR =3.719E+01
+ NR =1.000E+00 VAR=1.696E+00 IKR=3.964E-02 ISC=1.835E-19
+ NC =1.700E+00 RB =68        IRB=0.000E+00 RBM=15.1
+ RC =2.645E+01 CJE=1.632E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.948E-11 XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.955E-02 PTF=0.000E+00 CJC=1.720E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=171M     TR =4.212E-10 CJS=629F
+ MJS=0         KF =1.00F     AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QOUTN1 NPN
+ IS =7.822E-16 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=9.079E-02 ISE=1.090E-16  NE =1.197E+00 BR =3.960E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.462E-01 ISC=5.656E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RC =6.141E+00 CJE=5.858E-13  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.874E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=2.196E-01 PTF=0.000E+00  CJC=5.143E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.709E-01 TR =1.069E-09 CJS=8.567E-13
+ VJS=5.723E-01 MJS=4.105E-01  KF =1.0F      AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QOUTN2 NPN
+ IS =1.880E-15 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=2.182E-01 ISE=2.620E-16  NE =1.197E+00 BR =3.971E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=3.513E-01 ISC=1.348E-18
+ NC =1.700E+00 RB =57.7       IRB=0.000E+00 RBM=51.7
+ RC =3.738E+00 CJE=1.408E-12  VJE=7.973E-01
+ MJE=4.950E-01 TF =1.871E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.278E-01 PTF=0.000E+00  CJC=1.224E-12 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.726E-01 TR =1.296E-09 CJS=1.496E-12
+ VJS=5.723E-01 MJS=4.105E-01  KF =1.0F      AF =1.000E+00
+ FC =9.765E-01
*
.MODEL QOUTP1 PNP
+ IS =4.744E-16 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=6.940E-02 ISE=2.353E-15  NE =1.366E+00 BR =1.948E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=4.873E-01 ISC=1.322E-17
+ NC =1.634E+00 RB =1.780E+01  IRB=0.000E+00 RBM=2.100E+00
+ RC =1.037E+01 CJE=5.858E-13  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.073E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.875E-01 PTF=0.000E+00  CJC=8.147E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.709E-01 TR =1.450E-10 CJS=1.364E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =1.0F      AF =1.000E+00
+ FC =8.803E-01
*
.MODEL QOUTP2 PNP
+ IS =1.140E-15 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=1.668E-01 ISE=5.655E-15  NE =1.366E+00 BR =1.953E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=1.171E+00 ISC=3.173E-17
+ NC =1.634E+00 RB =53.2       IRB=0.000E+00 RBM=50.8
+ RC =6.213E+00 CJE=1.408E-12  VJE=7.975E-01
+ MJE=5.000E-01 TF =3.070E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=4.506E-01 PTF=0.000E+00  CJC=1.939E-12 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.726E-01 TR =1.850E-10 CJS=2.351E-12
+ VJS=6.691E-01 MJS=3.950E-01  KF =1.0F      AF =1.000E+00
+ FC =8.803E-01
*
.ENDS CLC5801

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* CLC5802 Macromodel Net List--- Subcircuit Format (MMD.06)
*
* This is an Dual Low Noise, Voltage Feedback Op Amp
*
* Version 1, Rev. A, Date 05-23-94, by KEB
*
* Connections:  Non-Inverting Input
*               | Inverting
*               | | Output
*               | | | +Vcc
*               | | | | -Vee
*               | | | | |
.SUBCKT CLC5802 3 2 1 8 4
*
*
* BIAS CIRCUITRY
*
G1 8 4 POLY(1) 8 4 -1.35M 15.0U
*
G2 8 10 POLY(2) 8 4 8 10 538U 7.00U 1.39U
C1 10 0 800F
G7 8 25 POLY(2) 8 4 8 25 538U 7.00U 1.39U
C4 25 0 800F
*
G4 11 4 POLY(2) 8 4 11 4 1.09M 20.0U 400N
C3 11 0 400F
G9 27 4 POLY(2) 8 4 27 4 1.09M 20.0U 400N
C6 27 0 400F
*
* INPUT STAGE
*
C2 2 0 1.00P
G3 2 0 POLY(2) 40 0 41 0 0 1.00M 1.00M
Q1 4 2 10 QINP1
Q2 8 2 11 QINN1
V1 8 12 DC 1.00
Q3 12 10 13 QINN1
Q4 14 11 13 QINP1
V2 14 4 DC 1.00
*
R1 13 22 33.3
*
Q5 21 25 22 QINN2
Q6 23 27 22 QINP2
Q7 8 26 27 QINN2
Q8 4 26 25 QINP2
G8 26 0 POLY(2) 42 0 43 0 0 1.00M 1.00M
E1 3 26 POLY(2) 44 0 45 0 -600U 1.00 1.00
C5 3 0 1.00P
*
* GAIN STAGE
*
D1 8 20 DY
G5 20 21 POLY(1) 20 21 0 1.00
R2 8 21 450
V3 8 30 DC 1.75
D3 31 30 DX
C7 8 31 6.00P
G10 8 31 POLY(3) 8 31 8 21 20 21 0 574N 2.22M 250M 0 4.78U 538U
C8 21 33 400F
G12 8 33 POLY(1) 8 21 0 2.22M
C11 33 0 800F
*
G6 23 24 POLY(1) 23 24 0 1.00
D2 24 4 DY
R3 23 4 450
D4 32 31 DX
V4 32 4 DC 1.75
C10 31 4 6.00P
G11 31 4 POLY(3) 31 4 23 4 23 24 0 1.33U 2.22M 250M 0 11.1U 1.25M
C9 23 34 800F
G13 34 4 POLY(1) 23 4 0 8.00M
C13 34 0 400F
*
* OUTPUT STAGE
*
C12 31 0 1.00P
Q9 4 31 33 QOUTP1 2.00
Q10 8 31 34 QOUTN1 2.00
Q11 8 33 1 QOUTN2
C14 1 0 1.00P
Q12 4 34 1 QOUTP2
D5 31 1 DY
D6 1 31 DY
*
* NOISE BLOCKS
*
I1 41 40 DC 356U
D7 40 0 DN1
D8 0 41 DN1
*
I2 43 42 DC 459U
D9 42 0 DN2
D10 0 43 DN2
*
I3 45 44 DC 198U
D11 44 0 DN3
D12 0 45 DN3
*
* MODELS
*
.MODEL DN1 D IS=0.166F KF=61.0F AF=1.00
.MODEL DN2 D IS=0.166F KF=74.0F AF=1.00
.MODEL DN3 D IS=0.166F KF=1.52F AF=1.00
.MODEL DX D TT=100N
.MODEL DY D IS=4.11E-16 RS=1.00
.MODEL DZ D IS=3.07E-17 RS=1.00
*
.MODEL QINN1 NPN
+ IS =5.800E-16 BF =3.239E+02  NF =1.000E+00 VAF=4.229E+01
+ IKF=6.700E-02 ISE=8.000E-17  NE =1.197E+00 BR =4.003E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.000E-01 ISC=4.000E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RE =2.100E-01 RC =1.000E+01  CJE=4.300E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.862E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.651E-01 PTF=0.000E+00  CJC=3.500E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.778E-01 TR =7.000E-10 CJS=1.600E-12
+ VJS=5.723E-01 MJS=0.000E+00  FC =9.765E-01
*
.MODEL QINN2 NPN
+ IS =5.800E-16 BF =2.939E+02  NF =1.000E+00 VAF=3.279E+01
+ IKF=6.700E-02 ISE=8.000E-17  NE =1.197E+00 BR =4.003E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=1.000E-01 ISC=4.000E-19
+ NC =1.700E+00 RB =1.843E+01  IRB=0.000E+00 RBM=4.083E+00
+ RE =2.100E-01 RC =1.000E+01  CJE=4.300E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.862E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.651E-01 PTF=0.000E+00  CJC=3.500E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.778E-01 TR =7.000E-10 CJS=1.600E-12
+ VJS=5.723E-01 MJS=0.000E+00  FC =9.765E-01
*
.MODEL QOUTN1 NPN
+ IS =3.954E-16 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=4.590E-02 ISE=5.512E-17  NE =1.197E+00 BR =3.957E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=7.392E-02 ISC=2.867E-19
+ NC =1.700E+00 RB =3.645E+01  IRB=0.000E+00 RBM=8.077E+00
+ RE =3.010E-01 RC =2.438E+01  CJE=2.962E-13 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.875E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=1.110E-01 PTF=0.000E+00  CJC=2.608E-13 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.704E-01 TR =5.832E-10 CJS=4.115E-13
+ VJS=5.723E-01 MJS=4.105E-01  FC =9.765E-01
*
.MODEL QOUTN2 NPN
+ IS =1.880E-15 BF =3.239E+02  NF =1.000E+00 VAF=8.457E+01
+ IKF=2.182E-01 ISE=2.620E-16  NE =1.197E+00 BR =4.090E+01
+ NR =1.000E+00 VAR=1.696E+00  IKR=3.513E-01 ISC=1.229E-18
+ NC =1.700E+00 RB =7.668E+00  IRB=0.000E+00 RBM=1.699E+00
+ RE =5.063E+00 RC =3.371E+00  CJE=1.408E-12 VJE=7.973E-01
+ MJE=4.950E-01 TF =1.838E-11  XTF=1.873E+01 VTF=2.825E+00
+ ITF=5.278E-01 PTF=0.000E+00  CJC=1.095E-12 VJC=8.046E-01
+ MJC=4.931E-01 XCJC=1.930E-01 TR =1.296E-09 CJS=1.217E-12
+ VJS=5.723E-01 MJS=4.105E-01  FC =9.765E-01
*
.MODEL QINP1 PNP
+ IS =3.500E-16 BF =7.165E+01  NF =1.000E+00 VAF=1.720E+01
+ IKF=4.120E-02 ISE=1.750E-15  NE =1.366E+00 BR =1.970E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=3.600E-01 ISC=9.877E-18
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=1.915E+00
+ RE =2.260E-01 RC =1.500E+01  CJE=4.300E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.032E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.374E-01 PTF=0.000E+00  CJC=5.600E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.778E-01 TR =1.605E-09 CJS=1.600E-12
+ VJS=6.691E-01 MJS=0.000E+00  FC =8.803E-01
*
.MODEL QINP2 PNP
+ IS =3.500E-16 BF =6.565E+01  NF =1.000E+00 VAF=1.370E+01
+ IKF=4.120E-02 ISE=1.750E-15  NE =1.366E+00 BR =1.970E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=3.600E-01 ISC=9.877E-18
+ NC =1.634E+00 RB =7.797E+00  IRB=0.000E+00 RBM=1.915E+00
+ RE =2.260E-01 RC =1.500E+01  CJE=4.300E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.032E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=1.374E-01 PTF=0.000E+00  CJC=5.600E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.778E-01 TR =1.605E-09 CJS=1.600E-12
+ VJS=6.691E-01 MJS=0.000E+00  FC =8.803E-01
*
.MODEL QOUTP1 PNP
+ IS =2.399E-16 BF =7.165E+01  NF =1.000E+00 VAF=3.439E+01
+ IKF=3.509E-02 ISE=1.190E-15  NE =1.366E+00 BR =1.946E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=2.464E-01 ISC=6.685E-18
+ NC =1.634E+00 RB =1.542E+01  IRB=0.000E+00 RBM=3.788E+00
+ RE =3.281E-01 RC =1.420E+01  CJE=2.962E-13 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.051E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=9.481E-02 PTF=0.000E+00  CJC=4.131E-13 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.704E-01 TR =1.388E-09 CJS=9.092E-13
+ VJS=6.691E-01 MJS=3.950E-01  FC =8.803E-01
*
.MODEL QOUTP2 PNP
+ IS =1.140E-15 BF =1.401E+02  NF =1.000E+00 VAF=3.439E+01
+ IKF=1.668E-01 ISE=5.655E-15  NE =1.366E+00 BR =2.009E+01
+ NR =1.000E+00 VAR=1.805E+00  IKR=1.171E+00 ISC=3.141E-17
+ NC =1.634E+00 RB =3.245E+00  IRB=0.000E+00 RBM=7.970E-01
+ RE =5.069E+00 RC =5.381E+00  CJE=1.408E-12 VJE=7.975E-01
+ MJE=5.000E-01 TF =3.013E-11  XTF=5.386E+00 VTF=2.713E+00
+ ITF=4.506E-01 PTF=0.000E+00  CJC=1.734E-12 VJC=7.130E-01
+ MJC=4.200E-01 XCJC=1.929E-01 TR =2.704E-09 CJS=2.020E-12
+ VJS=6.691E-01 MJS=3.950E-01  FC =8.803E-01
*
.ENDS

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	  : LM5027 Voltage Mode Active Clamp Controller
* Last Revision Date : Jan 05, 2010
* Revision Number    :1.0
* E-mail feedback 	  : http://wwwd.national.com/feedback/
* Generated from Pspice Plugin Ver. 16.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*<Introduction >
* This document contains the SPICE model, application example for National Semiconductor's LM5027 Voltage Mode Active Clamp Controller
* The LM5027 PWM controller contains all of the features necessary to implement power converters utilizing the Active Clamp Reset technique
* With the active clamp technique, higher efficiencies and greater power densities can be realized compared to conventional catch winding or RDC clamp reset techniques
*<LM5027 Model>
*The LM5027 PSPICE Model contains all of the basic features including;
*- Voltage Mode Control
*- Line Feedforward PWM Ramp
*- Internal Start-up Bias Regulator 
*- Programmable line UVLO with adjustable hysteresis
*- Dual mode over-current protection including cycle-by-clcle and hiccup mode current limit 
*- Programmable volt-second limiter 
*- Programmable soft-start 
*- Programmable synchronous rectifier soft start and soft stop 
*- Programmable Switching Frequency
*- 5V reference
*- Programmable time delays between outputs
*<Assumptions and limitations>
*Model & Example Assumptions;
*- The temperature for this model is 25C
*- No parasitic elements of components are considered
*Some functions/characteristics of LM5027 are not included in this model;
*- Thermal shutdown 
*- Oscillator Synchronization
*Some characteristics of LM5027 are included but not optimized
*- Gate driver capability 
*- Power consumption of controller  
*- SS & SSSR full discharging time
*Also AGND&PGND pin of LM5027 are internally tied to GND (node number 0)
*<Note>
*-To run the simulation a simulation profile should be added first--> click 'New Simulation Profile' 
*-The simulation takes around 1~3min actual time per 1mSec simulation on a 1.7GHz machine.
*-Vsupply should have a slope lower than 150V/Sec 
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

.SUBCKT LM5027 VIN RAMP TIME3 TIME2 TIME1 RT COMP REF OUTB OUTA OUTSR VCC CS SS RES SSSR OTP UVLO
Sdriverhb VCC OUTB OB1 0 SWdriverHb
Sssr4 SSR5 0 SHORTSSSR 0 S5K
Sres2 RES3 RES2 RES3 RES2 SWCLAMP
Sss2 SS1 0 SHORTSS_SSRESET 0 S5K
Sret5 LIM22 0 RET2 0 Sleb
Suvi2 SD_VREFOFF_VCCOFF 0 UV2 0 Sleb
Sret7 0 RES 0 RES SWCLAMP
Sret12 RET7 DOWN_PULSE RET7 DOWN_PULSE SWCLAMP
Suvc1 V5V VCCUV UVC1 0 Sleb
Sdly2 0 TIMERAMPA 0 TIMERAMPA SWCLAMP
Sres3 RES5 HICCUPCOMPLETE RES5 HICCUPCOMPLETE SWCLAMP
Sret1 V5V LIM22LATCH LATS 0 Sres
Spwm1 PWM1 0 PWM2 0 S5K
Svc1 VC3 VCC VC3 VCC SWCLAMP
Sret6 LATR 0 HICCUPCOMPLETE 0 S5K
Stsw1 TOFFRAMP 0 TSW1 0 SOSC
Sssr1 SSSRRAMP 0 SSR1 0 S5K
Sret9 V5V UP UP_PULSE 0 Sleb
Sdriverha VCC OUTA OA1 0 SWdriverHa
Sdly1 TIMERAMPA V5V TIMERAMPA V5V SWCLAMP
Sret2 LIM22LATCH 0 LATR 0 Sres
Suvc2 VCCUV 0 UVC2 0 Sleb
Sres4 8COUNTERC 0 HICCUPCOMPLETE 0 S5k
Sdly4 0 TIMERAMPB 0 TIMERAMPB SWCLAMP
Sret11 RET6 UP_PULSE RET6 UP_PULSE  SWCLAMP
Sss1 SS V5V SS V5V SWCLAMP
Stsw3 V5V TSW7 TSW5 0 Sleb
Suvr1 V5V VREFUV UV10 0 Sleb
Sres5 8COUNTERREF 0 HICCUPCOMPLETE 0 S5k
Sret10 UP 0 DOWN_PULSE 0 Sleb
Spwm3 V5V PWM14 PWM10 0 S10R
Stsw2 TONRAMP 0 TSW2 0 SOSC
Suvi1 V5V SD_VREFOFF_VCCOFF UV1 0  Sleb
Slg1 LG2 OUTPUTDIS_SSFAULT LG2 OUTPUTDIS_SSFAULT SWCLAMP
Sdriverla OUTA 0 OA1 0 SWdriverLa
Spwm2 PWM4 0 V5V PWM5 S5k
Sssr3 0 SSSR 0 SSSR SWCLAMP
Sret8 RES 0 HICCUPCOMPLETE 0 S5k
Suvr2 VREFUV 0 UV11 0 Sleb
Spwm4 PWM14 0 PWM13 0 S20R
Sdriverlb1 OUTSR 0 OC1 0 SWdriverLsr
Sres1 RES4 RES1 RES4 RES1 SWCLAMP
Sret4 V5V LIM22 RET1 0 Sleb
Sdly3 TIMERAMPB V5V TIMERAMPB V5V SWCLAMP
Stsw4 TSW7 0 TSW6 0 Sleb
Sssr2 SSSR V5V SSSR V5V SWCLAMP
Sret3 LATS 0 HICCUPCOMPLETE 0 S5k
Sdriverhb1 VCC OUTSR OC1 0 SWdriverHsr
Sdriverlb OUTB 0 OB1 0 SWdriverLb

Cdly2 TIMERAMPB 0  32p IC=0
Rotp2 0 OTP  10Meg
Cret1 LATS 0  3p IC=0
Eres3 RES5 0 VALUE { if(V(8COUNTERC)>8.5 & V(UP_PULSE)>2.5,5,0) }
Cpwm1 PWM2 0  10p IC=0
Epwm5 PWM12 0 VALUE { If(V(PWM11)>2.5 & V(NCLK)>2.5,5,0)  }
Clg5 LG6 0  3p IC=0
Qpwm2 COMPINT COMP PWM7 QbreakN
Ctsw5 TSW7 0  400p IC=0
Gvc3 VC4 0 TABLE { V(VCC) } ( (0,0) (9.5,0.0055)  )
Cret8 DOWN_PULSE 0  10p IC=0
Gvr1 0 REF TABLE { V(VR2, REF) } ( (0,0)(0.02,0.0175) )
Etsw5 CLK 0 VALUE { {V(V5V)-V(NCLK)} }
Rpwm3 PWM4 CS  10
Ruvi4 NSB UV5  500
Cpwm7 PWM14 0  400p IC=0
Cres2 8COUNTERREF 0  400p IC=0
Euvi2 UV4 0 VALUE { if(V(UVLO)>0.4,5,0) }
Css1 SS 0  3p IC=0
Cuvr1 VREFUV 0  400p IC=0
Essr3 SOFTSTOPSS 0 VALUE { if(V(SSSR)<2 & V(NSB)>2.5,5,0) }
VTIMEB TB1 TIME2 0
Cssr4 SSSR 0  3p IC=0
Rtsw4 TSW6 TSW4  500
Cpwm3 PWM5 0  10p IC=0
Rret5 UP_PULSE RET6  1k
Dpwm1 PWM5 DRVASIGNAL D5K
Rres2 8COUNTERREF RES2  10
Epwm4 PWM9 0 VALUE { If(V(CLK)>2.5 & V(PWM8)<2.5,5,0)  }
Epwm2 ILIM 0 VALUE { If(V(CSINT)>0.5,5,0)  }
Rvc4 0 VC2  5k
VRT TSW8 RT 0
Rpwm11 PWM13 PWM12  500
Clg6 LG8 0  3p IC=0
Rtc1 TIME3 0  10E6
Roa OA1 OA2  500
Cvr1 VR2 0  3p IC=0
Edly1 OUTASIGNAL 0 VALUE { if(V(TIMERAMPA)>2.5 & V(DRVASIGNAL)>2.5,5,0) }
Etsw3 NCLK 0 VALUE { IF(V(TSW7)>2.5,5,0) }
Ruvr2 UV11 UV13  500
Etsw1 TSW3 0 VALUE { If(V(TOFFRAMP)>2.5,5,0)  }
Edly2 OUTBSIGNAL 0 VALUE { if(V(TIMERAMPA)>2.5 | V(DRVASIGNAL)>2.5,5,0) }
Coc OC1 0  3p IC=0
Rlg4 VCCUV LG5  500
Essr4 SRSIGNAL 0 VALUE { IF(V(SSSRramp)>(V(V5V)-0.5-V(SSSR)),5,0) }
Ctsw4 TSW6 0  3p IC=0
Cuvi4 NSB 0  3p IC=0
Rlg3 LG4 SOFTSTOP  500
Rpwm7 PWM6 0  200
Etb1 TB1 0 TABLE { V(REF) } ( (0,0) (5,2.5) )
Rvc1 VIN 0  155k
Cret7 UP_PULSE 0  10p IC=0
Eotp OTP1 0 VALUE { if(V(OTP)<1.25,5,0) }
Eret1 RET3 0 VALUE { if(V(ILIM)>2.5,5,0) }
Cuvlo7 LIM22 0  400p IC=0
Etsw4 TSW8 0 TABLE { V(REF) } ( (0,0) (5,2) )
Roc OC1 OC2  500
Rtsw2 CLK TSW2  500
Cob OB1 0  3p IC=0
Cuvr3 UV11 0  3p IC=0
Cuvi1 SD_VREFOFF_VCCOFF 0  400p IC=0
Cpwm6 PWM13 0  3p IC=0
Eres1 RES4 0 VALUE { if(V(UP)<1,V(8COUNTERref)+0.5,0) }
Rvc2 VCCREF VC1  1
Rtsw3 TSW5 TSW3  500
Eoc OC2 0 VALUE { if(V(OUTCSIGNAL)>2.5 & V(VCCUV)<2.5 & V(SRsignal)>2.5 ,5,0) }
Elg1 LG2 0 VALUE { if(V(RES)>1 | V(STANDBY)>2.5,5,0) }
Rotp1 OTPSIG OTP1  500
Rvc3 0 VC1  2k
Rssr1 SSR1 SSR2  500
Rret4 RET2 RET4  500
Rss3 SHORTSS_SSRESET SS3  500
Rpwm8 PWM7 0  200
Ruvr1 UV10 UV12  500
Rssr2 SSR3 SSR4  3000
Ruvi2 UV2 UV4  500
Voffset RAMPINT RAMP 1
Ess1 SSSRDISCHARGE 0 VALUE { if(V(SS)<4,5,0) }
Eret2 RET4 0 VALUE { if(V(CLK)>2.5,5,0) }
Rob OB1 OB2  500
Rpwm12 DRVASIGNAL DRVASIGNAL1  500
Rres1 RES1 8COUNTERC  10
Elg2 LG4 0 VALUE { If(V(LG3)>2.5,5,0)  }
Rpwm10 PWM10 PWM9  500
VTIMEC TC1 TIME3 0
Cvc1 VC1 0  3p IC=0
Ruvi1 UV1 UV3  500
Rss1 SS SS1  5.5k
Eres2 RES3 0 VALUE { if(V(UP)>4,V(8COUNTERC)+0.5,0) }
Etsw2 TSW4 0 VALUE { If(V(TONRAMP)>2.5,5,0)  }
Rta1 TIME1 0  10E6
Ctsw2 TSW2 0  3p IC=0
Cvr2 REF 0  3p IC=0
Gramp2 0 TONRAMP VALUE { IF(V(SS)>0.7 & I(VRT)>0,I(VRT)/15.4,0) }
Cuvr2 UV10 0  3p IC=0
Eob OB2 0 VALUE { if(V(OUTBSIGNAL)>2.5 & V(VCCUV)<2.5,5,0) }
Cssr3 SSR3 0  10p IC=0
Gssr2 0 SSSR VALUE { IF((V(SD_VREFoff_VCCoff)<2.5 & V(nSB)>2.5 & V(SS)>4) | V(OTPsig)>2.5,-20E-6,if(V(SHORTSSSR)<2.5,25E-6,0)) }
Elg3 LG7 0 VALUE { If(V(LG5)>2.5| V(LG6)>2.5,5,0)  }
Essr5 SHORTSSSR1 0 VALUE { if(V(STANDBY)>2.5 | V(SSSRDISCHARGE)>2.5,5,0) }
Cotp2 OTP 0  15p IC=0
Euvr1 UV12 0 VALUE { if(V(REF)<1.75,5,0) }
Cotp1 OTPSIG 0  3p IC=0
Cret4 RET2 0  3p IC=0
Cuvi3 UV2 0  3p IC=0
Cpwm8 DRVASIGNAL 0  3p IC=0
Ctsw3 TSW5 0  3p IC=0
Cpwm5 PWM10 0  3p IC=0
Rpwm4 CSINT CS  1
Rlg1 OUTPUTDIS_SSFAULT LG2  10k
VVCC VC2 VC3 0
Elg4 STANDBY 0 VALUE { If(V(LG7)>2.5| V(LG8)>2.5,5,0)  }
Etc1 TC1 0 TABLE { V(REF) } ( (0,0) (5,2.5) )
Cpwm10 COMP 0  1p IC=0
Cuvi2 UV1 0  3p IC=0
Epwm6 DRVASIGNAL1 0 VALUE { If(V(PWM14)>2.5 & V(nCLK)>2.5 & V(shortSS_SSreset)<2.5,5,0)  }
Essr1 SSR2 0 VALUE { If(V(NCLK)>2.5 & V(SSR3)<2.5,5,0)  }
Eoa OA2 0 VALUE { if(V(OUTASIGNAL)>2.5 & V(VCCUV)<2.5,5,0) }
Cvc4 VCC 0  10p IC=0
Cssr2 SSR1 0  3p IC=0
Gdly2 0 TIMERAMPB VALUE { if(V(DRVASIGNAL)>2.5,I(VTIMEA)*10,-I(VTIMEC)*10) }
Rret3 RET1 RET3  500
Euvc1 UVC3 0 VALUE { if(V(VCC)<6,5,0) }
Rret2 LATR RET5  500
Gret2 0 RES VALUE { IF(V(RES)>1 ,IF(V(UP)>2.5,5E-6,-5E-6),-1E-10)  }
Rpwm2 PWM3 PWM2  500
Ess4 SS4 0 VALUE { if(V(SOFTSTOP)>2.5 & V(SSSR)<1.5 ,5,0) }
Con TONRAMP 0  7.98p IC=0
Gssr1 0 SSSRRAMP VALUE { IF(V(SSSR)>2 & V(SSSR)<4.8 & I(VRT)>0,I(VRT)/15.4,0) }
Cssr5 SHORTSSSR 0  3p IC=0
Epwm1 PWM3 0 VALUE { If(V(CLK)>2.5 | V(SHORTSS_SSRESET)>2.5,5,0) }
Evr1 VR1 0 TABLE { V(VCC) } ( (0,0) (8,5) )
Gret1 0 RES VALUE { IF(V(LIM22LATCH)>2.5 & V(RES)<1.01,17E-6,0) }
Cpwm2 CSINT 0  3p IC=0
Cuvc1 VCCUV 0  400p IC=0
Clg1 OUTPUTDIS_SSFAULT 0  10p IC=0
Rlg5 VREFUV LG6  500
Cret5 RES 0  10p IC=0
Cdly1 TIMERAMPA 0  32p IC=0
Cres3 HICCUPCOMPLETE 0  1n IC=0
Coa OA1 0  3p IC=0
Essr2 SSR4 0 VALUE { IF(V(NCLK)>2.5,5,0) }
Ess2 SS3 0 VALUE { if(V(SS4)>2.5|V(SS2)>2.5,5,0) }
Ruvc2 UVC2 UVC4  500
Rssr4 SHORTSSSR SHORTSSSR1  500
VTIMEA TA1 TIME1 0
Rssr3 SSSR SSR5  5k
Cret3 RET1 0  3p IC=0
Cret2 LATR 0  3p IC=0
Ruvi3 0 UVLO  10Meg
Rvr3 0 REF  5k
Rpwm1 PWM1 RAMP  10
Eret4 RET6 0 VALUE { if(V(RES)<2 ,5,0) }
Clg3 SOFTSTOP 0  3p IC=0
Rret1 LATS LIM22  500
Clg4 LG5 0  3p IC=0
Eret3 RET5 0 VALUE { if(V(RES)>1,5,0) }
Rtsw1 NCLK TSW1  500
Cpwm4 PWM8 0  10p IC=0
Cvc2 VC2 0  3p IC=0
Edly3 OUTCSIGNAL 0 VALUE { if(V(DRVASIGNAL)>2.5 | V(TIMERAMPB)>2.5,0,5) }
Euvr2 UV13 0 VALUE { if(V(REF)>2.6,5,0) }
Euvi1 UV3 0 VALUE { if(V(UVLO)<0.3,5,0) }
Cvc5 VC4 0  3p IC=0
Ess3 SS2 0 VALUE { if(V(OUTPUTDIS_SSFAULT)>2.5|V(SOFTSTOPSS)>2.5,5,0) }
Clg2 LG3 0  3p IC=0
Cvc3 VC3 0  10p IC=0
Cuvc3 UVC2 0  3p IC=0
Rret8 0 LIM22LATCH  10Meg
Rtb1 TIME2 0  10E6
Cret6 UP 0  400p IC=0
Etia1 TA1 0 TABLE { V(REF) } ( (0,0) (5,2.5) )
Guvi4 UVLO 0 VALUE { if(V(NSB)>2.5, 20u, 0) }
Cssr1 SSSRRAMP 0  7.98p IC=0
Coff TOFFRAMP 0  0.51p IC=0
Gotp 0 OTP VALUE { if(V(OTPSIG)>2.5, 20u, 0) }
Cres1 8COUNTERC 0  400p IC=0
Rvr1 VR1 VR2  1
Css2 SHORTSS_SSRESET 0  3p IC=0
Ruvc1 UVC1 UVC3  500
Rlg6 LG8 SD_VREFOFF_VCCOFF  500
Qpwm1 COMP COMP PWM6 QbreakN
Rpwm9 CLK PWM8  3000
Essr6 VCC_LOW_HIGH 0 VALUE { IF(V(SSSR)>2.5,0,2) }
Eret5 RET7 0 VALUE { if(V(RES)>4,5,0) }
Euvc2 UVC4 0 VALUE { if(V(VCC)>(V(VCCREF)-0.18),5,0) }
Rres3 RES5 HICCUPCOMPLETE  10k
Rlg2 OTPSIG LG3  500
Gdly1 0 TIMERAMPA VALUE { if(V(DRVASIGNAL)>2.5,I(VTIMEA)*10,-I(VTIMEB)*10) }
Gvc1 VIN 0 VALUE { I(VVCC) }
Ctsw1 TSW1 0  3p IC=0
Rret6 DOWN_PULSE RET7  1k
Rvc5 VC4 VCC  1
Cret9 LIM22LATCH 0  400p IC=0
Rvr2 0 VR2  5k
Epwm3 PWM11 0 VALUE { If((V(RAMP)>2.5 | V(STANDBY)>2.5 | V(shortSS_SSreset)>2.5 
+ | V(SSint)<V(RAMPint) | V(COMPint)<V(RAMPint) | V(ILIM)>2.5)& V(NCLK)>2.5,5,0)  }
Rpwm6 REF COMPINT  5k
Evc1 VCCREF VCC_LOW_HIGH TABLE { V(VIN) } ( (0,-2)(3,-2)(13,7.5) )
Gvc2 0 VC2 TABLE { V(VC1, VC2) } ( (0,0)(0.1,0.065) )
Gss1 0 SS VALUE { if(V(SHORTSS_SSRESET)<2.5,22E-6,0) }
Rss2 SS SSint  1k
Gtsw1 0 TOFFRAMP VALUE { IF(V(SS)>0.7 & I(VRT)>0,I(VRT)/15.4,0) }
Cuvc2 UVC1 0  3p IC=0
Euvi3 UV5 0 VALUE { if(V(UVLO)<2.0,5,0) }
Rpwm5 DRVASIGNAL PWM5  10k
V5Va V5V 0 5

.MODEL D5K D IS=1E-14 CJO=0 VJ=1
.MODEL SWdriverHa VSWITCH RON=2.1 ROFF=0.5E6 VON=2.6V VOFF=2.4V
.MODEL SWdriverLa VSWITCH RON=0.5E6 ROFF=1.5 VON=2.6V VOFF=2.4V
.MODEL SWdriverHb VSWITCH RON=3.1 ROFF=0.5E6 VON=2.6V VOFF=2.4V
.MODEL SWdriverLb VSWITCH RON=0.5E6 ROFF=2 VON=2.6V VOFF=2.4V
.MODEL SWdriverHsr VSWITCH RON=1.1 ROFF=0.5E6 VON=2.6V VOFF=2.4V
.MODEL SWdriverLsr VSWITCH RON=0.5E6 ROFF=1 VON=2.6V VOFF=2.4V
.MODEL SOSC VSWITCH RON=100 ROFF=100MEG VON=2.6V VOFF=2.4V
.MODEL SWCLAMP VSWITCH RON=0.001 ROFF=100E6 VON=10m VOFF=0
.MODEL S5K VSWITCH RON=1 ROFF=100MEG VON=1V VOFF=0V
.MODEL Sleb VSWITCH RON=35 ROFF=100MEG VON=1V VOFF=0V
.MODEL Sres VSWITCH RON=35 ROFF=100MEG VON=2.6V VOFF=2.4V
.MODEL S10R VSWITCH RON=10 ROFF=100MEG VON=1V VOFF=0V
.MODEL S20R VSWITCH RON=20 ROFF=100MEG VON=1V VOFF=0V
.MODEL Qbreakn NPN ()
.ENDS LM5027

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	  : LM5030 100V Push-Pull Current Mode PWM Controller
* Last Revision Date : Mar 19, 2010
* Revision Number    :1.1
* E-mail feedback 	  : http://wwwd.national.com/feedback/
* Generated from Pspice Plugin Ver. 16.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* This model has only been tested with Orcad PSPICE.  
* Additional modifications maybe required to work with other SPICE packages
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*<Introduction >
*This document contains the SPICE model, application example for National Semiconductor's LM5030 100V Push-Pull Current Mode PWM Controller
*The LM5030 PWM controller contains all of the features needed to implement Push-Pull and Bridge topologies.
*<LM5030 Model>
*The LM5030 PSPICE Model contains all of the basic features including;
*- Internal Start-up Bias Regulator 
*- Single Resistor Programmable Switching Frequency
*- Internal Error Amplifier
*- Programmable Soft Start 
*- Dual Mode Over-Currrent Protection
*- Current Mode with Slope Compensation
*- Direct Optocoupler Interface 
*<Assumptions and limitations>
*Model & Example Assumptions;
*- The temperature for this model is 25C
*- ESR and ESL of capacitors are zero.
*- Wire DCR and leakage inductances of transformer are zero.
*- No parasitic elements of package. 
*Some functions/characteristics of LM5030 are not included in this model;
*- Thermal shutdown 
*- Oscillator Synchronization
*Some characteristics of LM5030 are included but not optimized
*- Gate driver capability 
*- Power consumption of controller  
*- SS discharging time 
*- Deadtime
*Also GND pin of LM5030 is internally tied to GND (node number 0)
*<Note>
*-To run the simulation a simulation profile should be added first--> click 'New Simulation Profile' 
*-The simulation takes around 1~3min actual time per 1mSec simulation on a 1.7GHz machine.
*-Vsupply should have a slope lower than 150V/Sec 
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

.SUBCKT LM5030 VIN VFB COMP VCC OUT1 OUT2 CS RT SS
Rbw C4 0  1
E11 GH2A 0 VALUE { if(V(select12)>2.5 & V(pulsedclkleb)<2.5 & V(err1)>2.5 & V(uv2)>2.5,5,0) }
VRT RT1 RT 0
Sleb1 CSRAMP1 0 PULSEDCLKLEB 0  Sleb
Gss 0 SS VALUE { if(V(uv1)<2.5 | V(uv2)<2.5,0, V(vdd)*2E-6) }
Rvcc3 VCC6 VCC  1
Gramp2 0 RAMP VALUE { I(VRT)/40 }
Cq2 GL1A 0  3p IC=0 
Evccuv10 DFF9 0 VALUE { if(V(PULSEDCLKLEB)>2.5,0,5) }
Rq16 SELECT12 DFF2  50
I1 0 SS DC 10u
Ric6 VDD COMP  5k
Cq3 GH1A 0  3p IC=0
E13 C9 0 VALUE { if( ( V(MAXDUTY)>4.5 & V(PULSEDCLKLEB)<1 & V(vdd)>4.5 ),0,5) }
Sdriverh VCC OUT1 GH1A 0 SWdriverH
Ereference POS 0 TABLE { V(vdd) } ( (0,0) (1.245,1.245) )
Cq1 UV2 0  3p IC=0
Sramp1 ERR1 0 N2309181 0 S5K
Cvcc3 VCC5 0  3p IC=0.77
Cq10 PULSEDCLKLEB 0  3p IC=0
Ric12 C8 0  1
Dss SS VCLAMP D5K
Evcc2 VCC2 0 VALUE { if(V(uv1)>1 & V(SS)>0.45, V(vcc1), 0.77) }
Cq15 SELECT12 0  30p IC=0
Rqz1 U3 U2  500
Rq9 C7 C9  500
Givcc VCC6 0 TABLE { V(vcc) } ( (0,0) (7.5,0.003)  )
Sdriverl OUT1 0 GL1A 0 SWdriverL 
Gldo 0 VCC5 TABLE { V(vcc3, vcc4) } ( (0,0) (0.3,0.01)  )
Cramp RAMP 0  7.9p IC=0
Dic5 COMP C2 Dcomp
Sssdis1 SELECT12 MEMORY DFF9 0 S5K
Dea1 C4 VCLAMP D5K
Ecomp4 N2310140 0 VALUE { if(V(csramp)>(V(comp2)-0.05) | V(csramp)>0.5 ,5,0) }
Rqz2 DFF5 DFF6  50
Cq9 C7 0  3p IC=0
Rq11 C12 VFB  1
Rq8 GH1B GH2B  500
T1 C8 0 C10 0 Z0=1 TD=135n
Evccuv1 U6 0 VALUE { if(V(VCC)<6,5,0) }
E12 C13 0 VALUE { if(V(OSC)>-0.99,5,0) }
Rvcc2 VCC2 VCC3  1
Dvcc VCC4 VCC D5K
Evcc1 VCC1 0 TABLE { V(VIN) } ( (0, 0.77) (4.0, 0.77) (4.5, 2.27) (11.7, 8.47) )
Rq18 N2309181 N2310140  500
Cq16 N2305005 0  3p IC=0
VdefaultUV2 V5V 0 5
Ess C3 0 SS 0 1
Ric2 COMP2 0  5.8k
Cic1 COMP2 0  5p IC=0
Rq13 GL1B GL2B  500
Ric3 COMP2 C1  10k
Rq2 GH1A GH2A  500
Rq6 U4 U6  500
Cq5 ERR1 0  400p IC=0
Ric11 CS 0  43k
Sdriverl1 OUT2 0 GL1B 0 SWdriverL
Evdd VDD1 0 TABLE { V(VCC) } ( (5.3,0.0) (7.5,5) )
Cq17 MEMORY 0  3p IC=5
Cq6 U4 0  3p IC=0
Eclampgnd VCLAMPGND 0 TABLE { V(vdd) } ( (0,0) (0.77,0.77) )
Rssdis1 SSDISCONT N1976297  10k
Rq3 GL1A GL2A  500
Cq18 N2309181 0  3p IC=0
VVCC VCC5 VCC4 0
Dss2 N1976297 SSDISCONT D5K
Ecomp2 N1976297 0 VALUE { if(V(uv1)<1 | V(uv2)<1 | V(csramp)>0.625,5,0) }
Cqz1 U3 0  3p IC=5
Gramp1 0 CSRAMP VALUE { V(RAMP)*0.05E-3 }
Evccuv5 DFF4 0 VALUE { if(V(MEMORY)>2.5 & V(PULSEDCLKLEB)>2.5,5,0) }
Cq7 U5 0  3p IC=0
Cq13 DFF3 0  3p IC=0
Cvdd1 VDD 0  3p IC=0
Sdriverh1 VCC OUT2 GH1B 0 SWdriverH
Dea2 VCLAMPGND C4 D5K
Rvdd1 VDD1 VDD  1
Sramp RAMP 0 C7 0 S5K
Ric10 CSRAMP1 CS  2k
Evccuv2 U7 0 VALUE { if(V(VCC)>7.5,5,0) }
E14 GL2A 0 V5V GH2A 1
Cssdis2 SSDISCONT 0  1n IC=0
Rq17 N2305005 N2307017  500
Rq14 DFF3 DFF4  500
Rssdis N1874071 SSDIS  200
Dic7 VCLAMPGND COMP D5K
Dss1 SS N1874071 D5K
Cq14 DFF7 0  3p IC=0
VdefaultUV1 UV1 0 5
Rvindummy VIN 0  192k
Sssdis SSDIS 0 SSDISCONT 0 S5K
Cbw C4 0  0.0796u IC=0
Rq7 U5 U7  500
EMAX VCLAMP 0 VALUE { V(vdd) }
Eosc1 C6 0 VALUE { if(V(C8)<2.5 & V(MAXDUTY)>2.5,5,0) }
Cq12 MAXDUTY 0  3p IC=0
Evccuv3 U1 0 VALUE { if(V(U4)>2.5 | V(U3)>2.5,0,5) }
Cqz2 DFF5 0  30p IC=5
Rfbd1 C12 0  10Meg
Eosc OSC 0 VALUE { if(V(vdd)>4.5,sin(6.28*i(VRT)*TIME/(364E-12+172E-9*I(VRT))),0) }
Cvcc2 VCC3 0  3p IC=0.77
Rq12 MAXDUTY C13  500
Eramp3 C10 0 MAXDUTY 0 1
Ecomp5 N2307017 0 VALUE { if(V(PULSEDCLKLEB)>2.5,5,0) }
Gea 0 C4 VALUE { if(V(Vdd)>4.5, (V(C12)-V(POS))*308,0) }
Evccuv7 DFF2 0 VALUE { if(V(DFF3)>2.5 | V(DFF5)>2.5,0,5) }
Ggateloss VIN 0 VALUE { I(VVCC) }
Evccuv6 DFF8 0 VALUE { if(V(PULSEDCLKLEB)>2.5 & V(MEMORY)<2.5,5,0) }
Rvddp 0 VDD  5k
Evccuv4 U2 0 VALUE { if(V(UV2)>2.5 | V(U5)>2.5,0,5) }
Dic4 C2 C1 Dcomp
Cq8 GL1B 0  3p IC=0
Radd CSRAMP CSRAMP1  200
E10 GH2B 0 VALUE { if(V(select12)<2.5 & V(pulsedclkleb)<2.5 & V(err1)>2.5 & V(uv2)>2.5,5,0) }
E15 GL2B 0 V5V GH2B 1
Rq15 DFF7 DFF8  500
Rq10 PULSEDCLKLEB C6  100
Ert RT1 0 TABLE { V(vdd) } ( (0,0) (2,2) )
Sramp2 V5V ERR1 N2305005 0 S5K
Evccuv8 DFF6 0 VALUE { if(V(SELECT12)>2.5 | V(DFF7)>2.5,0,5) }
Cq11 GH1B 0  3p IC=0
Dic8 COMP C3 D5K
Rq1 UV2 U1  500  
Ggnamp COMP 0 C4 0 {0.0026}
.MODEL D5K D IS=1E-14 CJO=0 VJ=1

.MODEL SWdriverH VSWITCH RON=5 ROFF=1MEG VON=1.5V VOFF=0.5V

.MODEL SWdriverL VSWITCH RON=2.5 ROFF=1MEG VON=1.5V VOFF=0.5V

.MODEL S5K VSWITCH RON=1m ROFF=10MEG VON=1V VOFF=0V


.MODEL Dcomp D IS=1E-20 CJO=0 VJ=1.1

.MODEL Sleb VSWITCH RON=50 ROFF=1MEG VON=1.5V VOFF=0.5V

.MODEL SWCLAMP VSWITCH (RON=0.001 ROFF=10E6 VON=0.01 VOFF=0) 
.ENDS LM5030

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without any prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	     : LM5035 PWM Controller with Integrated Half-Bridge and SyncFET Drivers
* Last Revision Date : July 12, 2010
* Revision Number    : 1.0
* E-mail feedback    : http://wwwd.national.com/feedback/
* Generated from Pspice Plugin Ver. 16.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* This model has only been tested with Orcad PSPICE.  
* Additional modifications maybe required to work with other SPICE packages
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*<Introduction >
*This document contains the PSPICE model and the simulation circuit example for National Semiconductor's LM5035.
*The LM5035 Half-Bridge Controller/Gate Driver contains all of the features necessary to implement half-bridge topology power converters
*using voltage mode control with line voltage feed-forward.
*<LM5035 Model>
*The LM5035 Model contains all of the basic features including;
*- Voltage Mode with Line Feed-Forward
*- Internal Start-up Bias Regulator
*- Half-Bridge Gate Drivers
*- Synchronous Rectifier Control Outputs with Programmable Delay
*- Single Resistor Programmable Switching Frequency
*- Programmable Soft Start
*- Programmable UVLO and OVP
*- Volt-Second Limiting
*- Cycle-by-Cycle Current Limit
*- Versatile Hiccup mode Current Limit
*- Direct Optocoupler Interface
*- 5V Reference
*<Assumptions and limitations>
*Model & Example Assumptions;
*- The temperature is 25C
*- ESR and ESL of capacitors are zero.
*- Wire DCR and leakage inductances of transformer are zero.
*- No parasitic elements of IC package. 
*Some functions/characteristics of LM5035 are not included in this model;
*- Thermal Shutdown 
*- Oscillator Synchronization
*Some characteristics of LM5035 are included but not optimized
*- Gate driver capability/strength
*- Power consumption of controller  
*- SS discharging time 
*- UVLO shutdown hysteresis (0.1V)
*- 80ns CS delay to output
*Also AGND and PGND pin of LM5035 are internally tied to GND (node number 0)
*<Note>
*- To run the simulation, a simulation profile should be added first. Click 'New Simulation Profile' 
*- The simulation takes around 5~8min actual time per 1ms simulation on a 1.7GHz machine.
*- Vsupply should have a slope lower than 1V/us
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
.SUBCKT LM5035 RAMP UVLO OVP COMP RT CS SS DLY RES HB HS HO LO VCC SR2 SR1 REF VIN
VVCC VCC4 VCC5 0
Rram3_discharge 0 RAM2 1k
Rres6 RES9 RES11 500
Cresdum1 RES 0 3p IC=0
Rcomp1 REF COMPX 5k
Ccs6 ILIM 0 100p IC=0
Rdr5 DRVHISIG DR5 500
Cvcc4 VCC6 0 3p IC=0
Ecs4 CS7 0 VALUE { if(V(RAMPINT)>3.5 | V(CLK)>2.5 | V(PWMout)>2.5,5,0) }
Cotr7 OTR10 0 3p IC=0
Rovdummy 0 OVP 10Meg
Guvihys1 UVLO 0 VALUE { if(V(NSB)>2.5, 0, 23E-6) }
Rram2 RAM2 RAM3 500
Eosc1 OSC1 0 VALUE { if(V(OSC2)>cos(2*3.14*35E-9/(2/(6.25E9*I(VRT))+110E-9)),5,0) }
Cres6 RES9 0 3p IC=0
Xuvr1 UVR2 VREFLOW VREFuv uvr1 rsff5k PARAMS:
Rcs3 CS5 CS7 500
Cotr8 OTR11 0 3p IC=5
Tleb LEB1 0 LEB2 0 Z0=1 TD=50n
Cuvi1 SD 0 3p IC=0
Ess1 SSRESET 0 VALUE { if(V(DRIVERSoff)>2.5 | V(CLtimerout)>2.5 | V(SD)>2.5,5,0) }
Edff4 DFF7 0 VALUE { if(V(CLK)>2.5,V(DFF5),0) }
V1 V5V 0 5
Rdlydummy DLY 0 10E6
Ruvb3 UVB2 UVB3 500
Rdr7 SR1SIG DR7 500
Rotr1 OTR1 OUTPUTTIMERRESET 500
Cosc1 CLK 0 5p IC=5
Rcs4 CS6 CS8 500
Cres5 RES8 0 3p IC=0
Cdlo1 ENHOLO 0 3p IC=0
Edff3 DFF6 0 VALUE { if(V(CLK)>2.5,V(DFF4),0) }
Rcomp2 COMP2 0 200
V1V RAMPINT RAMP 1
Cuvc3 UVC2 0 3p IC=0
Xdff1 DFF2 DFF3 DFF4 DFF5 rsff5k PARAMS:
Rosc1 CLK OSC1 500
Evref2 VREF2 0 VALUE { if(V(VCCuv)>2.5 | V(VCClow)>2.5 | V(SD)>2.5,0,V(VREF1)) }
Euvc1 UVC3 0 VALUE { if(V(VCC)>7.4,5,0) }
Rleb1 LEB1 0 1
Cotr1 OUTPUTTIMERRESET 0 3p IC=0
Cuvb1 UVB2 0 3p IC=0
Css7 SS2 0 300p IC=0
Euvi2 UVI2 0 VALUE { if(V(UVLO)>1.25,5,0) }
Cvref1 VREF3 0 3p IC=0
Rcomp3 COMP3 0 200
Cvcc2 VCC4 0 3p IC=0
Rdr6 DRVLOSIG DR6  500
Cdr11 SR1 0 3p IC=0
Gss2 SS 0 VALUE { if(V(VCCuv)<=2.5 & V(VREFuv)<=2.5,if(V(nSB)<=2.5,110E-6,0),0) }
Cvcc5 VCC7 0 3p IC=0
Ruvc3 UVC2 UVC3  500
Cmon1 MON2 0 10p IC=0
Cmon2 MON1 0 20p IC=0
Cmon3 MON3 0 3p IC=0
Eosc2 OSC3 0 VALUE { if(V(VREFuv)<=2.5,sin(2*3.141592*TIME/(2/(6.25E9*I(VRT))+110E-9)),0) }
Rosc2 OSC2 OSC3 500
Cosc2 OSC2 0 3p IC=0
Eleb2 LEB2 0 LEB3 0 1
Cuvr1 UVR2 0 3p IC=0
Ccs3 CS5 0 3p IC=0
Eotr1 OTR1 0 VALUE { if(V(DRIVERSOFF)>2.5 | V(SSRESTART)>2.5,5,0) }
Cvcc3 VCC5 0 3p IC=0
Cdl1 DRVLATCH 0 400p IC=0
Cuvc4 VCCLOW 0 3p IC=0
Edrv5 DRVHISIG 0 VALUE { if(V(ENholo)<=2.5,0,if(V(DRVHI)>2.5 & V(DELAYDRVHI)>2.5 & V(VCClow)<=2.5 & V(UVb)>2.5,5,0)) }
Cuvb2 UVB4 0 3p IC=0
Rdlo2 PENSR1SR2 ENSR1SR2 500
Euvr1 UVR3 0 VALUE { if(V(REF)>4,5,0) }
Ruvi2 NSB UVI2 500
Eov1 OV1 0 VALUE { if(V(OVP)>1.25,5,0) }
Ccs4 CS6 0 3p IC=0
VDLY VDLY1 DLY 0
Xres_sub1 RES5 RES6 RESLATCH res4 rsff5k PARAMS:
Euvi1 UVI1 0 VALUE { if(V(UVLO)>0.35,0,5) }
Rmon2 MON3 MON4 500
Cdr8 DR8 0 3p IC=0
Xdff2 DFF6 DFF7 SELECTHILO DFF1 rsff5k PARAMS:
Ggateloss VIN 0 VALUE { I(VVCC) }
Ecomp1 COMP4 0 VALUE { V(SS) }
Xuvb1 UVB2 UVB4 uvb1 UVb rsff5k PARAMS:
Rdl1 DRVLATCH DL1 2
Rvcc4 VCC7 VCC 1
Eleb1 CS8 0 VALUE { if(V(LEB1)>2.5 & V(LEB4)>2.5,5,0)  }
Ruvr1 UVR2 UVR3 500
Rov1  OVPSIG OV1 500
Eotr2 OTR6 0 VALUE { if(V(DRVHI)>2.5 | V(DRIVERSOFF)>2.5,5,0) }
Rpwm3 PWMOUT PWM5 50
Evcc1 VCC1 0 TABLE { V(VIN) } ( (0,0)(4.5,0)(4.6,0.7)(12,7.6) )
Edrv7 SR1SIG 0 VALUE { if(V(ENsr1sr2)<=2.5,0,if(V(DRVHI)>2.5 | V(DELAYDRVHI)>2.5,0,if(V(VCClow)<=2.5,5,0))) }
Cuvi2 NSB 0 3p IC=0
Eres_sub1 RES5 0 VALUE { if(V(CLK)>2.5,V(RES7),0) }
Eres_sub2 RES6 0 VALUE { if(V(CLK)>2.5,V(ILIMLATCH),0) }
Rotr4 OTR5 OTR6 500
Emon1 MON4 0 VALUE { if(V(RAMPint)>3.5,5,0) }
Rleb2 LEB3 LEB4 500
Evdly1 VDLY1 0 TABLE { V(REF,0) } ( (0,0) (2.5,2.5) )
Cuvr2 VREFLOW 0 3p IC=0
Rss7 SS1 SS 32
Cdd1 DELAYDRVHI 0 40p IC=0
Cdlo2 ENSR1SR2 0 3p IC=0
Rvccint1 VCC6 VCCINT  100m
Euvc2 UVC5 0 VALUE { if(V(VCC)<6.2,5,0) }
Cvref2 REF 0 3p IC=0
Givcc1 VCC7 0 TABLE { V(VCC) } ( (0,0) (7.5,0.004)  )
Cdr10 LO 0 3p IC=0
Cleb1 LEB3 0 3p IC=0
Cov1 OVPSIG 0 3p IC=0
Rdrvhi1 DRVHI PDRVHI  500
Cotr4 OTR5 0 10p IC=0
Rres1 RES1 RES 32
Rmon1 MON2 MON3 200
Xcs1 CS5 CS6 cs4 CSBLANK rsff5k PARAMS:
Ruvc4 VCCLOW UVC5 500
Cdrvhi1 DRVHI 0  10p IC=0
Xotr2 OTR10 OTR11 CLTIMEROUT otr9 rsff5k PARAMS:
Epwm1 PWM5 0 VALUE { if((V(RAMPINT)>V(COMPX)) | V(maxONlatch)>2.5 | V(ILIMlatch)>2.5 | V(DRIVERSoff)>2.5 | V(SSreset)>2.5,5,0) }
Ruvb2 UVB4 UVB5 500
Eosc3 NCLK 0 VALUE { {5-V(CLK)} }
Eleb3 LEB4 0 VALUE { if(V(DRVLOSIG)>2.5 | V(DRVHISIG)>2.5,5,0) }
Tresd1 DCLK 0 RESD2 0 Z0=1 TD=80n
Qcomp2 COMPX COMP COMP3 NOMNPN
Rdr8 SR2SIG DR8 500
Rvcc3 0 VCC4 5k
Euvr2 UVR5 0 VALUE { if(V(REF)<3,5,0) }
Eres1 RES3 0 VALUE { if(V(CLTIMEROUT)>2.5,5,0) }
Xpwm1 PWMOUT PWM2 PWMOUT2 pwm1 rsff5k PARAMS:
Evref1 VREF1 0 TABLE { V(VCC) } ( (0,0) (6,5) )
Ecs2 CS9 0 VALUE { if(V(CLK)>0.1,0,if(V(CS1)>0.25 & V(PWMOUT2)>2.5,5,0)) }
Cdl2 MAXONLATCH 0 500p IC=0
Rdrvoff1 PDRIVERSOFF DRIVERSOFF 500
Rram1 RAM1 RAMP 10
Edff1 DFF2 0 VALUE { if(V(NCLK)>2.5,V(DFF1),0) }
RdumRT RT 0 10E6
Ruvr2 VREFLOW UVR5 500
Rvindummy1 VIN 0 1.28Meg
Rresd1 DCLK 0 1
Rdrvlo1 DRVLO PDRVLO 500
Rcs5 CS CS1 2k
Edrv8 SR2SIG 0 VALUE { if(V(ENsr1sr2)<=2.5,0,if(V(DRVLO)>2.5 | V(DELAYDRVLO)>2.5,0,if(V(VCClow)<=2.5,5,0))) }
Cdrvoff1 DRIVERSOFF 0 3p IC=0
Xotr1 OTR5 CLTIMEROUT SSRESTART otr4 rsff5k PARAMS:
Epwm2 PWM4 0 VALUE { if(V(CLK)>4.5, 5, 0) }
Eram1 RAM3 0 VALUE { if(V(SSRESET)>2.5 | V(CLK)>2.5 | V(maxONlatch)>2.5,5,0) }
Eres2 RES10 0 VALUE { if(V(DCLK)>2.5,5,0) }
Eotr3 OTR12 0 VALUE { if(V(RES)<0.1 & V(SS)<0.1,5,0) }
Cdd2 DELAYDRVLO 0 40p IC=0
Cdr9 HO HS 3p IC=0
Rvcc1 VCC2 VCC3 1
Cdrvlo1 DRVLO 0 10p IC=0
Ccs5 CS1 0 6p IC=0
Eresd1 RESD2 0 CLK 0 1
Rvref3 0 REF 5k
Edlo1 PENHOLO 0 VALUE { if(V(DRVlatch)>2.5 & V(DRIVERSoff)<=2.5,5,0)}
Edrv6 DRVLOSIG 0 VALUE { if(V(ENholo)<=2.5,0,if(V(DRVLO)>2.5 & V(DELAYDRVLO)>2.5 & V(VCClow)<=2.5,5,0)) }
Rotr7 OTR10 OTR12 500
Rpwm2 PWM2 PWM4 500
Rvcc2 0 VCC3 2k
Xres1 RES8 RES9 ILIMLATCH RES7 rsff5k PARAMS:
Ruvi1 SD UVI1 500
Cres1 RES2 0 300p IC=0
VRT VRT1 RT 0
Cvccint1 0 VCCINT 10p IC=0
Cdr7 DR7 0 3p IC=0
Rres5 RES8 RES10 500
Eotr4 OTR13 0 VALUE { if(V(DRIVERSOFF)>2.5 | V(RES)>2.5,5,0) }
Gres1 0 RES VALUE { if(V(RESLATCH)>2.5, 22E-6, -12E-6) }
Edff2 DFF3 0 VALUE { if(V(NCLK)>2.5,V(SELECTHILO),0) }
Rres2 RES2 RES3 500
Rresdum1 0 RES 1G
Rdl2 MAXONLATCH MON1 5
Evrt1 VRT1 0 TABLE { V(REF,0) } ( (0,0) (2,2) )
Govhys1 0 OVP VALUE { if(V(OVPSIG)>2.5,23E-6,0) }
Cvcc1 VCC3 0 3p IC=0
Qcomp1 COMP COMP COMP2 NOMNPN
Rotr8 OTR11 OTR13 500
Css5 SS 0 3p IC=0
Cpwm1 PWMOUT 0 400p IC=0
Rcs6 CS9 ILIM 500
Rdlo1 PENHOLO ENHOLO 500
Eres3 RES11 0 VALUE { if(V(ILIM)>4.5,5,0) }
Rvref1 VREF2 VREF3  1
Xuvc1 UVC2 VCCLOW VCCuv uvc1 rsff5k PARAMS:
Cram1 RAM2 0 3p IC=0
Ruvidummy 0 UVLO 10Meg
Rss8 SS2 SSRESET 500
Cpwm2 PWM2 0 3p IC=0
Evcc2 VCC2 0 VALUE { IF(V(SD)>2.5,0,V(VCC1)) }
Cdr6 DR6 0 3p IC=0
Ccomp1 COMP 0 1p IC=0
Rcs7 CS CS2 32
Ccs7 CS2 0 10p IC=0
Rvccint2 VCCINT VCC 10m
Cdr12 SR2 0 3p IC=0
Cdr5 DR5 0 3p IC=0
Rvref2 0 VREF3  5k
Cdl3 DL1 0 10p IC=0
Gvref1 0 REF TABLE { V(VREF3, REF) } ( (0,0)(0.15,0.02) )
Dvcc1 vcctemp VIN DNOM 
Dvcc2 VCC vcctemp DNOM 
Dvref1 REF VCC DNOM
*SWITCHs
Sdiode_vcc1 VCC5 VCC6 VCC5 VCC6 SWCLAMP
Spwmdiode1 PWM5 PWMOUT PWM5 PWMOUT SWCLAMP
Scompdiode1 COMPX COMP4 COMPX COMP4 SWCLAMP
Smondiode1 MON4 MON3 MON4 MON3 SWCLAMP
Suvi1 0 UVLO 0 UVLO SWCLAMP
Sresdiode1 RES V5V RES V5V SWCLAMP
Sresdiode2 0 RES 0 RES SWCLAMP
Scsdiode1 CS9 ILIM CS9 ILIM SWCLAMP
Scsdiode2 ILIM V5V ILIM V5V SWCLAMP
Sssdiode1 SS V5V SS V5V SWCLAMP
Sssdiode2 0 SS 0 SS SWCLAMP
Sdd1 DELAYDRVHI V5V DELAYDRVHI V5V SWCLAMP
Sdd2 0 DELAYDRVHI 0 DELAYDRVHI SWCLAMP
Sdd3 DELAYDRVLO V5V DELAYDRVLO V5V SWCLAMP
Sdd4 0 DELAYDRVLO 0 DELAYDRVLO SWCLAMP
Sres1 RES1 0 RES2 0 S5K
Sdl1 V5V DL1 DRVLO 0 S5K
Sss1 SS1 0 SS2 0 S5K
Sram1 RAM1 0 RAM2 0 S5K
Scs1 CS2 0 CSBLANK 0 S5K
Smon1 V5V MON1 MON2 0 S5K
Smon2 MON1 0 CLK 0 S5K
Sdriver1 HB HO DR5 0 SdriverT
Sdriver2 HO HS DR5 0 SdriverB
Sdriver3 VCC LO DR6 0 SdriverT
Sdriver4 LO 0 DR6 0 SdriverB
Sdriver6 SR1 0 DR7 0 SdriverSRB
Sdriver8 SR2 0 DR8 0 SdriverSRB
Rgiga1 VCC5 VCC6 1G
Rgiga2 PWM5 PWMOUT 1G
Rgiga3 COMPX COMP4 1G
Rgiga4 MON4 MON3 1G
Rgiga5 0 UVLO 1G
Rgiga6 RES V5V 1G
Rgiga7 0 RES 1G
Rgiga8 CS9 ILIM 1G
Rgiga9 ILIM V5V 1G
Rgiga10 SS V5V 1G
Rgiga11 0 SS 1G
Rgiga12 DELAYDRVHI V5V 1G
Rgiga13 0 DELAYDRVHI 1G
Rgiga14 DELAYDRVLO V5V 1G
Rgiga15 0 DELAYDRVLO 1G
Rgiga16 RES2 0 1G
Rgiga17 DRVLO 0 1G
Rgiga18 SS2 0 1G
Rgiga19 RAM2 0 1G
Rgiga20 CSBLANK 0 1G
Rgiga21 MON2 0 1G
Rgiga22 CLK 0 1G
Rgiga23 DR5 0 1G
Rgiga24 DR5 0 1G
Rgiga25 DR6 0 1G
Rgiga26 DR6 0 1G
Rgiga27 DR7 0 1G
Rgiga28 DR8 0 1G
Rgiga29	OUTPUTTIMERRESET 0 1G
Rgiga30 DR7 0 1G
Rgiga331 DR8 0 1G
*35
Gvcc1 0 VCC4 TABLE { V(VCC3, VCC4) } ( (0,0)(0.3,0.020) )
Euvb1 UVB3 0 VALUE { if((V(HB)-V(HS))>4.9,5,0) }
Euvb2 UVB5 0 VALUE { if((V(HB)-V(HS))<4.5,5,0) }
Gss1 0 SS VALUE { if(V(VCCuv)<=2.5 & V(VREFuv)<=2.5, if(V(nSB)<=2.5 | V(SSrestart)>2.5 | V(SSreset)>2.5, 1.2E-6, 55E-6),0) }
Edriversoff PDRIVERSOFF 0 VALUE { if(V(VREFuv)>2.5 | V(VREFlow)>2.5 | V(ovpsig)>2.5 | V(VCClow)>2.5 | V(SD)>2.5,5,0) }
Edrvhi1 PDRVHI 0 VALUE { if(V(selectHILO)>2.5 & V(PWMout2)>2.5 & V(SSreset)<=2.5 & V(nCLK)>2.5,5,0) }
Edrvlo1 PDRVLO 0 VALUE { if(V(selectHILO)<=2.5 & V(PWMout2)>2.5 & V(SSreset)<=2.5 & V(nCLK)>2.5,5,0) }
Edlo2 PENSR1SR2 0 VALUE { if(V(DRVlatch)>2.5 & V(DRIVERSoff)<=2.5,5,0) }
Gdd1 0 DELAYDRVHI VALUE { if(V(DRVHI)>2.5,I(VDLY)*14.286,-I(VDLY)*29.63) }
Gdd2 0 DELAYDRVLO VALUE { if(V(DRVLO)>2.5,I(VDLY)*14.286,-I(VDLY)*29.63) }
Sdl2 DL1 0 DRIVERSoff 0 S5K
Sdriver5 VCC SR1 DR7 0 SdriverSRT
Sdriver7 VCC SR2 DR8 0 SdriverSRT
*subckt
.MODEL Dnom D IS=100n RS=30m CJO=10p VJ=0.5 EG=0.6
.MODEL S5K VSWITCH RON=1 ROFF=100E6 VON=1V VOFF=0.0V
.MODEL SWCLAMP VSWITCH RON=0.001 ROFF=100E6 VON=10m VOFF=0
.MODEL SdriverT VSWITCH RON=8 ROFF=0.5E6 VON=2.6V VOFF=2.4V
.MODEL SdriverB VSWITCH RON=0.5E6 ROFF=5 VON=2.6V VOFF=2.4V
.MODEL SdriverSRT VSWITCH RON=20 ROFF=0.5E6 VON=2.6V VOFF=2.4V
.MODEL SdriverSRB VSWITCH RON=0.5E6 ROFF=20 VON=2.6V VOFF=2.4V
.MODEL NOMNPN NPN RB=350 RC=600 RE=20
.ENDS LM5035
* RSFF
.SUBCKT RSFF5K R S Q NQ
Eff1 PSTATE 0 VALUE { if(V(R)>2.5 & V(S)<=2.5,0,if(V(R)<=2.5 & V(S)>2.5,5,2.5)) }
Rff1 STATE PSTATE 500  
Cff1 STATE 0  9p IC=0 
Eff2 PQ 0 VALUE {if(V(STATE)>=4.5,5,if(V(STATE)<=0.5,0,if(V(FFMEM)>2.5,5,0))) }
Rff2 Q PQ  500 
Cff2 Q 0  12p IC=0 
Eff3 PNQ 0 VALUE {if(V(STATE)>=4.5,0,if(V(STATE)<=0.5,5,if(V(FFMEM)>2.5,0,5))) }
Rff3 NQ PNQ  500  
Cff3 NQ 0  12p IC=0 
Sff4 V5V FFMEM Q 0 SFF
Rff4 Q 0 1G
Sff5 FFMEM 0 NQ 0 SFF
Rff5 NQ 0 1G
Cff6 FFMEM 0  3p IC=0  
Vff7 V5V 0 5
.MODEL SFF VSWITCH RON=500 ROFF=100MEG VON=4.5V VOFF=0.5V
.ENDS RSFF5K_5035

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without any prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	     : LM5035A PWM Controller with Integrated Half-Bridge and SyncFET Drivers
* Last Revision Date : July 12, 2010
* Revision Number    : 1.0
* E-mail feedback    : http://wwwd.national.com/feedback/
* Generated from Pspice Plugin Ver. 16.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* This model has only been tested with Orcad PSPICE.  
* Additional modifications maybe required to work with other SPICE packages
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*<Introduction >
*This document contains the PSPICE model and the simulation circuit example for National Semiconductor's LM5035A.
*The LM5035A Half-Bridge Controller/Gate Driver contains all of the features necessary to implement half-bridge topology power converters
*using voltage mode control with line voltage feed-forward.
*<LM5035A Model>
*The LM5035A Model contains all of the basic features including;
*- Voltage Mode with Line Feed-Forward
*- Internal Start-up Bias Regulator
*- Half-Bridge Gate Drivers
*- Synchronous Rectifier Control Outputs with Programmable Delay
*- Single Resistor Programmable Switching Frequency
*- Programmable Soft Start
*- Programmable UVLO and OVP
*- Volt-Second Limiting
*- Cycle-by-Cycle Current Limit
*- Versatile Hiccup mode Current Limit
*- Direct Optocoupler Interface
*- 5V Reference
*<Assumptions and limitations>
*Model & Example Assumptions;
*- The temperature is 25C
*- ESR and ESL of capacitors are zero.
*- Wire DCR and leakage inductances of transformer are zero.
*- No parasitic elements of IC package. 
*Some functions/characteristics of LM5035A are not included in this model;
*- Thermal Shutdown 
*- Oscillator Synchronization
*Some characteristics of LM5035A are included but not optimized
*- Gate driver capability/strength
*- Power consumption of controller  
*- SS discharging time 
*- UVLO shutdown hysteresis (0.1V)
*- 80ns CS delay to output
*Also AGND and PGND pin of LM5035A are internally tied to GND (node number 0)
*<Note>
*- To run the simulation, a simulation profile should be added first. Click 'New Simulation Profile' 
*- The simulation takes around 4~8min actual time per 1ms simulation on a 1.7GHz machine.
*- Vsupply should have a slope lower than 1V/us
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
.SUBCKT LM5035A RAMP UVLO OVP COMP RT CS SS DLY RES HB HS HO LO VCC SR2 SR1 REF VIN
VVCC VCC4 VCC5 0
Rram3_discharge 0 RAM2 1k
Rres6 RES9 RES11 500
Cresdum1 RES 0 3p IC=0
Rcomp1 REF COMPX 5k
Ccs6 ILIM 0 100p IC=0
Rdr5 DRVHISIG DR5 500
Cvcc4 VCC6 0 3p IC=0
Ecs4 CS7 0 VALUE { if(V(RAMPINT)>3.5 | V(CLK)>2.5 | V(PWMout)>2.5,5,0) }
Cotr7 OTR10 0 3p IC=0
Rovdummy 0 OVP 10Meg
Guvihys1 UVLO 0 VALUE { if(V(NSB)>2.5, 0, 23E-6) }
Rram2 RAM2 RAM3 500
Eosc1 OSC1 0 VALUE { if(V(OSC2)>cos(2*3.14*35E-9/(2/(6.25E9*I(VRT))+110E-9)),5,0) }
Cres6 RES9 0 3p IC=0
Xuvr1 UVR2 VREFLOW VREFuv uvr1 RSFF5K_5035A PARAMS:
Rcs3 CS5 CS7 500
Cotr8 OTR11 0 3p IC=5
Tleb LEB1 0 LEB2 0 Z0=1 TD=50n
Cuvi1 SD 0 3p IC=0
Ess1 SSRESET 0 VALUE { if(V(DRIVERSoff)>2.5 | V(CLtimerout)>2.5 | V(SD)>2.5,5,0) }
Edff4 DFF7 0 VALUE { if(V(CLK)>2.5,V(DFF5),0) }
V1 V5V 0 5
Rdlydummy DLY 0 10E6
Ruvb3 UVB2 UVB3 500
Rdr7 SR1SIG DR7 500
Rotr1 OTR1 OUTPUTTIMERRESET 500
Cosc1 CLK 0 5p IC=5
Rcs4 CS6 CS8 500
Cres5 RES8 0 3p IC=0
Cdlo1 ENHOLO 0 3p IC=0
Edff3 DFF6 0 VALUE { if(V(CLK)>2.5,V(DFF4),0) }
Rcomp2 COMP2 0 200
V1V RAMPINT RAMP 1
Cuvc3 UVC2 0 3p IC=0
Xdff1 DFF2 DFF3 DFF4 DFF5 RSFF5K_5035A PARAMS:
Rosc1 CLK OSC1 500
Evref2 VREF2 0 VALUE { if(V(VCCuv)>2.5 | V(VCClow)>2.5 | V(SD)>2.5,0,V(VREF1)) }
Euvc1 UVC3 0 VALUE { if(V(VCC)>7.4,5,0) }
Rleb1 LEB1 0 1
Cotr1 OUTPUTTIMERRESET 0 3p IC=0
Cuvb1 UVB2 0 3p IC=0
Css7 SS2 0 300p IC=0
Euvi2 UVI2 0 VALUE { if(V(UVLO)>1.25,5,0) }
Cvref1 VREF3 0 3p IC=0
Rcomp3 COMP3 0 200
Cvcc2 VCC4 0 3p IC=0
Rdr6 DRVLOSIG DR6  500
Cdr11 SR1 0 3p IC=0
Gss2 SS 0 VALUE { if(V(VCCuv)<=2.5 & V(VREFuv)<=2.5,if(V(nSB)<=2.5,110E-6,0),0) }
Cvcc5 VCC7 0 3p IC=0
Ruvc3 UVC2 UVC3  500
Cmon1 MON2 0 10p IC=0
Cmon2 MON1 0 20p IC=0
Cmon3 MON3 0 3p IC=0
Eosc2 OSC3 0 VALUE { if(V(VREFuv)<=2.5,sin(2*3.141592*TIME/(2/(6.25E9*I(VRT))+110E-9)),0) }
Rosc2 OSC2 OSC3 500
Cosc2 OSC2 0 3p IC=0
Eleb2 LEB2 0 LEB3 0 1
Cuvr1 UVR2 0 3p IC=0
Ccs3 CS5 0 3p IC=0
Eotr1 OTR1 0 VALUE { if(V(DRIVERSOFF)>2.5 | V(SSRESTART)>2.5,5,0) }
Cvcc3 VCC5 0 3p IC=0
Cdl1 DRVLATCH 0 400p IC=0
Cuvc4 VCCLOW 0 3p IC=0
Edrv5 DRVHISIG 0 VALUE { if(V(ENholo)<=2.5,0,if(V(DRVHI)>2.5 & V(DELAYDRVHI)>2.5 & V(VCClow)<=2.5 & V(UVb)>2.5,5,0)) }
Cuvb2 UVB4 0 3p IC=0
Rdlo2 PENSR1SR2 ENSR1SR2 500
Euvr1 UVR3 0 VALUE { if(V(REF)>4,5,0) }
Ruvi2 NSB UVI2 500
Eov1 OV1 0 VALUE { if(V(OVP)>1.25,5,0) }
Ccs4 CS6 0 3p IC=0
VDLY VDLY1 DLY 0
Xres_sub1 RES5 RES6 RESLATCH res4 RSFF5K_5035A PARAMS:
Euvi1 UVI1 0 VALUE { if(V(UVLO)>0.35,0,5) }
Rmon2 MON3 MON4 500
Cdr8 DR8 0 3p IC=0
Xdff2 DFF6 DFF7 SELECTHILO DFF1 RSFF5K_5035A PARAMS:
Ggateloss VIN 0 VALUE { I(VVCC) }
Ecomp1 COMP4 0 VALUE { V(SS) }
Xuvb1 UVB2 UVB4 uvb1 UVb RSFF5K_5035A PARAMS:
Rdl1 DRVLATCH DL1 2
Rvcc4 VCC7 VCC 1
Eleb1 CS8 0 VALUE { if(V(LEB1)>2.5 & V(LEB4)>2.5,5,0)  }
Ruvr1 UVR2 UVR3 500
Rov1  OVPSIG OV1 500
Eotr2 OTR6 0 VALUE { if(V(DRVHI)>2.5 | V(DRIVERSOFF)>2.5,5,0) }
Rpwm3 PWMOUT PWM5 50
Evcc1 VCC1 0 TABLE { V(VIN) } ( (0,0)(4.5,0)(4.6,0.7)(12,7.6) )
Edrv7 SR1SIG 0 VALUE { if(V(ENsr1sr2)<=2.5,0,if(V(DRVHI)>2.5 | V(DELAYDRVHI)>2.5,0,if(V(VCClow)<=2.5,5,0))) }
Cuvi2 NSB 0 3p IC=0
Eres_sub1 RES5 0 VALUE { if(V(CLK)>2.5,V(RES7),0) }
Eres_sub2 RES6 0 VALUE { if(V(CLK)>2.5,V(ILIMLATCH),0) }
Rotr4 OTR5 OTR6 500
Emon1 MON4 0 VALUE { if(V(RAMPint)>3.5,5,0) }
Rleb2 LEB3 LEB4 500
Evdly1 VDLY1 0 TABLE { V(REF,0) } ( (0,0) (2.5,2.5) )
Cuvr2 VREFLOW 0 3p IC=0
Rss7 SS1 SS 32
Cdd1 DELAYDRVHI 0 40p IC=0
Cdlo2 ENSR1SR2 0 3p IC=0
Rvccint1 VCC6 VCCINT  100m
Euvc2 UVC5 0 VALUE { if(V(VCC)<6.2,5,0) }
Cvref2 REF 0 3p IC=0
Givcc1 VCC7 0 TABLE { V(VCC) } ( (0,0) (7.5,0.004)  )
Cdr10 LO 0 3p IC=0
Cleb1 LEB3 0 3p IC=0
Cov1 OVPSIG 0 3p IC=0
Rdrvhi1 DRVHI PDRVHI  500
Cotr4 OTR5 0 10p IC=0
Rres1 RES1 RES 32
Rmon1 MON2 MON3 200
Xcs1 CS5 CS6 cs4 CSBLANK RSFF5K_5035A PARAMS:
Ruvc4 VCCLOW UVC5 500
Cdrvhi1 DRVHI 0  10p IC=0
Xotr2 OTR10 OTR11 CLTIMEROUT otr9 RSFF5K_5035A PARAMS:
Epwm1 PWM5 0 VALUE { if((V(RAMPINT)>V(COMPX)) | V(maxONlatch)>2.5 | V(ILIMlatch)>2.5 | V(DRIVERSoff)>2.5 | V(SSreset)>2.5,5,0) }
Ruvb2 UVB4 UVB5 500
Eosc3 NCLK 0 VALUE { {5-V(CLK)} }
Eleb3 LEB4 0 VALUE { if(V(DRVLOSIG)>2.5 | V(DRVHISIG)>2.5,5,0) }
Tresd1 DCLK 0 RESD2 0 Z0=1 TD=80n
Qcomp2 COMPX COMP COMP3 NOMNPN
Rdr8 SR2SIG DR8 500
Rvcc3 0 VCC4 5k
Euvr2 UVR5 0 VALUE { if(V(REF)<3,5,0) }
Eres1 RES3 0 VALUE { if(V(CLTIMEROUT)>2.5,5,0) }
Xpwm1 PWMOUT PWM2 PWMOUT2 pwm1 RSFF5K_5035A PARAMS:
Evref1 VREF1 0 TABLE { V(VCC) } ( (0,0) (6,5) )
Ecs2 CS9 0 VALUE { if(V(CLK)>0.1,0,if(V(CS1)>0.25 & V(PWMOUT2)>2.5,5,0)) }
Cdl2 MAXONLATCH 0 500p IC=0
Rdrvoff1 PDRIVERSOFF DRIVERSOFF 500
Rram1 RAM1 RAMP 10
Edff1 DFF2 0 VALUE { if(V(NCLK)>2.5,V(DFF1),0) }
RdumRT RT 0 10E6
Ruvr2 VREFLOW UVR5 500
Rvindummy1 VIN 0 1.28Meg
Rresd1 DCLK 0 1
Rdrvlo1 DRVLO PDRVLO 500
Rcs5 CS CS1 2k
Edrv8 SR2SIG 0 VALUE { if(V(ENsr1sr2)<=2.5,0,if(V(DRVLO)>2.5 | V(DELAYDRVLO)>2.5,0,if(V(VCClow)<=2.5,5,0))) }
Cdrvoff1 DRIVERSOFF 0 3p IC=0
Xotr1 OTR5 CLTIMEROUT SSRESTART otr4 RSFF5K_5035A PARAMS:
Epwm2 PWM4 0 VALUE { if(V(CLK)>4.5, 5, 0) }
Eram1 RAM3 0 VALUE { if(V(SSRESET)>2.5 | V(CLK)>2.5 | V(maxONlatch)>2.5,5,0) }
Eres2 RES10 0 VALUE { if(V(DCLK)>2.5,5,0) }
Eotr3 OTR12 0 VALUE { if(V(RES)<0.1 & V(SS)<0.1,5,0) }
Cdd2 DELAYDRVLO 0 40p IC=0
Cdr9 HO HS 3p IC=0
Rvcc1 VCC2 VCC3 1
Cdrvlo1 DRVLO 0 10p IC=0
Ccs5 CS1 0 6p IC=0
Eresd1 RESD2 0 CLK 0 1
Rvref3 0 REF 5k
Edlo1 PENHOLO 0 VALUE { if(V(DRVlatch)>2.5 & V(DRIVERSoff)<=2.5,5,0)}
Edrv6 DRVLOSIG 0 VALUE { if(V(ENholo)<=2.5,0,if(V(DRVLO)>2.5 & V(DELAYDRVLO)>2.5 & V(VCClow)<=2.5,5,0)) }
Rotr7 OTR10 OTR12 500
Rpwm2 PWM2 PWM4 500
Rvcc2 0 VCC3 2k
Xres1 RES8 RES9 ILIMLATCH RES7 RSFF5K_5035A PARAMS:
Ruvi1 SD UVI1 500
Cres1 RES2 0 300p IC=0
VRT VRT1 RT 0
Cvccint1 0 VCCINT 10p IC=0
Cdr7 DR7 0 3p IC=0
Rres5 RES8 RES10 500
Eotr4 OTR13 0 VALUE { if(V(DRIVERSOFF)>2.5 | V(RES)>2.5,5,0) }
Gres1 0 RES VALUE { if(V(RESLATCH)>2.5, 22E-6, -12E-6) }
Edff2 DFF3 0 VALUE { if(V(NCLK)>2.5,V(SELECTHILO),0) }
Rres2 RES2 RES3 500
Rresdum1 0 RES 1G
Rdl2 MAXONLATCH MON1 5
Evrt1 VRT1 0 TABLE { V(REF,0) } ( (0,0) (2,2) )
Govhys1 0 OVP VALUE { if(V(OVPSIG)>2.5,23E-6,0) }
Cvcc1 VCC3 0 3p IC=0
Qcomp1 COMP COMP COMP2 NOMNPN
Rotr8 OTR11 OTR13 500
Css5 SS 0 3p IC=0
Cpwm1 PWMOUT 0 400p IC=0
Rcs6 CS9 ILIM 500
Rdlo1 PENHOLO ENHOLO 500
Eres3 RES11 0 VALUE { if(V(ILIM)>4.5,5,0) }
Rvref1 VREF2 VREF3  1
Xuvc1 UVC2 VCCLOW VCCuv uvc1 RSFF5K_5035A PARAMS:
Cram1 RAM2 0 3p IC=0
Ruvidummy 0 UVLO 10Meg
Rss8 SS2 SSRESET 500
Cpwm2 PWM2 0 3p IC=0
Evcc2 VCC2 0 VALUE { IF(V(SD)>2.5,0,V(VCC1)) }
Cdr6 DR6 0 3p IC=0
Ccomp1 COMP 0 1p IC=0
Rcs7 CS CS2 32
Ccs7 CS2 0 10p IC=0
Rvccint2 VCCINT VCC 10m
Cdr12 SR2 0 3p IC=0
Cdr5 DR5 0 3p IC=0
Rvref2 0 VREF3  5k
Cdl3 DL1 0 10p IC=0
Gvref1 0 REF TABLE { V(VREF3, REF) } ( (0,0)(0.15,0.02) )
Dvcc1 vcctemp VIN DNOM 
Dvcc2 VCC vcctemp DNOM 
Dvref1 REF VCC DNOM
*SWITCHs
Sdiode_vcc1 VCC5 VCC6 VCC5 VCC6 SWCLAMP
Spwmdiode1 PWM5 PWMOUT PWM5 PWMOUT SWCLAMP
Scompdiode1 COMPX COMP4 COMPX COMP4 SWCLAMP
Smondiode1 MON4 MON3 MON4 MON3 SWCLAMP
Suvi1 0 UVLO 0 UVLO SWCLAMP
Sresdiode1 RES V5V RES V5V SWCLAMP
Sresdiode2 0 RES 0 RES SWCLAMP
Scsdiode1 CS9 ILIM CS9 ILIM SWCLAMP
Scsdiode2 ILIM V5V ILIM V5V SWCLAMP
Sssdiode1 SS V5V SS V5V SWCLAMP
Sssdiode2 0 SS 0 SS SWCLAMP
Sdd1 DELAYDRVHI V5V DELAYDRVHI V5V SWCLAMP
Sdd2 0 DELAYDRVHI 0 DELAYDRVHI SWCLAMP
Sdd3 DELAYDRVLO V5V DELAYDRVLO V5V SWCLAMP
Sdd4 0 DELAYDRVLO 0 DELAYDRVLO SWCLAMP
Sres1 RES1 0 RES2 0 S5K
Sdl1 V5V DL1 DRVLO 0 S5K
Sss1 SS1 0 SS2 0 S5K
Sram1 RAM1 0 RAM2 0 S5K
Scs1 CS2 0 CSBLANK 0 S5K
Smon1 V5V MON1 MON2 0 S5K
Smon2 MON1 0 CLK 0 S5K
Sdriver1 HB HO DR5 0 SdriverT
Sdriver2 HO HS DR5 0 SdriverB
Sdriver3 VCC LO DR6 0 SdriverT
Sdriver4 LO 0 DR6 0 SdriverB
Sdriver6 SR1 0 DR7 0 SdriverSRB
Sdriver8 SR2 0 DR8 0 SdriverSRB
Rgiga1 VCC5 VCC6 1G
Rgiga2 PWM5 PWMOUT 1G
Rgiga3 COMPX COMP4 1G
Rgiga4 MON4 MON3 1G
Rgiga5 0 UVLO 1G
Rgiga6 RES V5V 1G
Rgiga7 0 RES 1G
Rgiga8 CS9 ILIM 1G
Rgiga9 ILIM V5V 1G
Rgiga10 SS V5V 1G
Rgiga11 0 SS 1G
Rgiga12 DELAYDRVHI V5V 1G
Rgiga13 0 DELAYDRVHI 1G
Rgiga14 DELAYDRVLO V5V 1G
Rgiga15 0 DELAYDRVLO 1G
Rgiga16 RES2 0 1G
Rgiga17 DRVLO 0 1G
Rgiga18 SS2 0 1G
Rgiga19 RAM2 0 1G
Rgiga20 CSBLANK 0 1G
Rgiga21 MON2 0 1G
Rgiga22 CLK 0 1G
Rgiga23 DR5 0 1G
Rgiga24 DR5 0 1G
Rgiga25 DR6 0 1G
Rgiga26 DR6 0 1G
Rgiga27 DR7 0 1G
Rgiga28 DR8 0 1G
Rgiga29	OUTPUTTIMERRESET 0 1G
Rgiga30 DR7 0 1G
Rgiga331 DR8 0 1G
*35A
Gvcc1 0 VCC4 TABLE { V(VCC3, VCC4) } ( (0,0)(0.3,0.025) )
Euvb1 UVB3 0 VALUE { if((V(HB)-V(HS))>3.8,5,0) }
Euvb2 UVB5 0 VALUE { if((V(HB)-V(HS))<3.3,5,0) }
Gss1 0 SS VALUE { if(V(VCCuv)<=2.5 & V(VREFuv)<=2.5, if(V(nSB)<=2.5 | V(SSrestart)>2.5 | V(SSreset)>2.5, 1.2E-6, 110E-6),0) }
Edriversoff PDRIVERSOFF 0 VALUE { if(V(VREFuv)>2.5 | V(VREFlow)>2.5 | V(ovpsig)>2.5 | V(VCClow)>2.5 | V(SD)>2.5,5,0) }
Edrvhi1 PDRVHI 0 VALUE { if(V(selectHILO)>2.5 & V(PWMout2)>2.5 & V(SSreset)<=2.5 & V(nCLK)>2.5,5,0) }
Edrvlo1 PDRVLO 0 VALUE { if(V(selectHILO)<=2.5 & V(PWMout2)>2.5 & V(SSreset)<=2.5 & V(nCLK)>2.5,5,0) }
Edlo2 PENSR1SR2 0 VALUE { if(V(DRVlatch)>2.5 & V(DRIVERSoff)<=2.5,5,0) }
Gdd1 0 DELAYDRVHI VALUE { if(V(DRVHI)>2.5,I(VDLY)*13.333,-I(VDLY)*57.143) }
Gdd2 0 DELAYDRVLO VALUE { if(V(DRVLO)>2.5,I(VDLY)*13.333,-I(VDLY)*57.143) }
Sdl2 DL1 0 DRIVERSoff 0 S5K
Sdriver5 VCC SR1 DR7 0 SdriverSRT
Sdriver7 VCC SR2 DR8 0 SdriverSRT
*subckt
.MODEL Dnom D IS=100n RS=30m CJO=10p VJ=0.5 EG=0.6
.MODEL S5K VSWITCH RON=1 ROFF=100E6 VON=1V VOFF=0.0V
.MODEL SWCLAMP VSWITCH RON=0.001 ROFF=100E6 VON=10m VOFF=0
.MODEL SdriverT VSWITCH RON=8 ROFF=0.5E6 VON=2.6V VOFF=2.4V
.MODEL SdriverB VSWITCH RON=0.5E6 ROFF=5 VON=2.6V VOFF=2.4V
.MODEL SdriverSRT VSWITCH RON=20 ROFF=0.5E6 VON=2.6V VOFF=2.4V
.MODEL SdriverSRB VSWITCH RON=0.5E6 ROFF=20 VON=2.6V VOFF=2.4V
.MODEL NOMNPN NPN RB=350 RC=600 RE=20
.ENDS LM5035A
* RSFF
.SUBCKT RSFF5K_5035A R S Q NQ
Eff1 PSTATE 0 VALUE { if(V(R)>2.5 & V(S)<=2.5,0,if(V(R)<=2.5 & V(S)>2.5,5,2.5)) }
Rff1 STATE PSTATE 500  
Cff1 STATE 0  9p IC=0 
Eff2 PQ 0 VALUE {if(V(STATE)>=4.5,5,if(V(STATE)<=0.5,0,if(V(FFMEM)>2.5,5,0))) }
Rff2 Q PQ  500 
Cff2 Q 0  12p IC=0 
Eff3 PNQ 0 VALUE {if(V(STATE)>=4.5,0,if(V(STATE)<=0.5,5,if(V(FFMEM)>2.5,0,5))) }
Rff3 NQ PNQ  500  
Cff3 NQ 0  12p IC=0 
Sff4 V5V FFMEM Q 0 SFF
Rff4 Q 0 1G
Sff5 FFMEM 0 NQ 0 SFF
Rff5 NQ 0 1G
Cff6 FFMEM 0  3p IC=0  
Vff7 V5V 0 5
.MODEL SFF VSWITCH RON=500 ROFF=100MEG VON=4.5V VOFF=0.5V
.ENDS RSFF5K_5035A

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without any prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	     : LM5035B PWM Controller with Integrated Half-Bridge and SyncFET Drivers
* Last Revision Date : July 12, 2010
* Revision Number    : 1.0
* E-mail feedback    : http://wwwd.national.com/feedback/
* Generated from Pspice Plugin Ver. 16.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* This model has only been tested with Orcad PSPICE.  
* Additional modifications maybe required to work with other SPICE packages
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*<Introduction >
*This document contains the PSPICE model and the simulation circuit example for National Semiconductor's LM5035B.
*The LM5035B Half-Bridge Controller/Gate Driver contains all of the features necessary to implement half-bridge topology power converters
*using voltage mode control with line voltage feed-forward.
*<LM5035B Model>
*The LM5035B Model contains all of the basic features including;
*- Voltage Mode with Line Feed-Forward
*- Internal Start-up Bias Regulator
*- Half-Bridge Gate Drivers
*- Synchronous Rectifier Control Outputs with Programmable Delay
*- Single Resistor Programmable Switching Frequency
*- Programmable Soft Start
*- Programmable UVLO and OVP
*- Volt-Second Limiting
*- Cycle-by-Cycle Current Limit
*- Versatile Hiccup mode Current Limit
*- Direct Optocoupler Interface
*- 5V Reference
*<Assumptions and limitations>
*Model & Example Assumptions;
*- The temperature is 25C
*- ESR and ESL of capacitors are zero.
*- Wire DCR and leakage inductances of transformer are zero.
*- No parasitic elements of IC package. 
*Some functions/characteristics of LM5035B are not included in this model;
*- Thermal Shutdown 
*- Oscillator Synchronization
*Some characteristics of LM5035B are included but not optimized
*- Gate driver capability/strength
*- Power consumption of controller  
*- SS discharging time 
*- UVLO shutdown hysteresis (0.1V)
*- 80ns CS delay to output
*Also AGND and PGND pin of LM5035B are internally tied to GND (node number 0)
*<Note>
*- To run the simulation, a simulation profile should be added first. Click 'New Simulation Profile' 
*- The simulation takes around 5~8min actual time per 1ms simulation on a 1.7GHz machine.
*- Vsupply should have a slope lower than 1V/us
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
.SUBCKT LM5035B RAMP UVLO OVP COMP RT CS SS DLY RES HB HS HO LO VCC SR2 SR1 REF VIN
VVCC VCC4 VCC5 0
Rram3_discharge 0 RAM2 1k
Rres6 RES9 RES11 500
Cresdum1 RES 0 3p IC=0
Rcomp1 REF COMPX 5k
Ccs6 ILIM 0 100p IC=0
Rdr5 DRVHISIG DR5 500
Cvcc4 VCC6 0 3p IC=0
Ecs4 CS7 0 VALUE { if(V(RAMPINT)>3.5 | V(CLK)>2.5 | V(PWMout)>2.5,5,0) }
Cotr7 OTR10 0 3p IC=0
Rovdummy 0 OVP 10Meg
Guvihys1 UVLO 0 VALUE { if(V(NSB)>2.5, 0, 23E-6) }
Rram2 RAM2 RAM3 500
Eosc1 OSC1 0 VALUE { if(V(OSC2)>cos(2*3.14*35E-9/(2/(6.25E9*I(VRT))+110E-9)),5,0) }
Cres6 RES9 0 3p IC=0
Xuvr1 UVR2 VREFLOW VREFuv uvr1 RSFF5K_5035B PARAMS:
Rcs3 CS5 CS7 500
Cotr8 OTR11 0 3p IC=5
Tleb LEB1 0 LEB2 0 Z0=1 TD=50n
Cuvi1 SD 0 3p IC=0
Ess1 SSRESET 0 VALUE { if(V(DRIVERSoff)>2.5 | V(CLtimerout)>2.5 | V(SD)>2.5,5,0) }
Edff4 DFF7 0 VALUE { if(V(CLK)>2.5,V(DFF5),0) }
V1 V5V 0 5
Rdlydummy DLY 0 10E6
Ruvb3 UVB2 UVB3 500
Rdr7 SR1SIG DR7 500
Rotr1 OTR1 OUTPUTTIMERRESET 500
Cosc1 CLK 0 5p IC=5
Rcs4 CS6 CS8 500
Cres5 RES8 0 3p IC=0
Cdlo1 ENHOLO 0 3p IC=0
Edff3 DFF6 0 VALUE { if(V(CLK)>2.5,V(DFF4),0) }
Rcomp2 COMP2 0 200
V1V RAMPINT RAMP 1
Cuvc3 UVC2 0 3p IC=0
Xdff1 DFF2 DFF3 DFF4 DFF5 RSFF5K_5035B PARAMS:
Rosc1 CLK OSC1 500
Evref2 VREF2 0 VALUE { if(V(VCCuv)>2.5 | V(VCClow)>2.5 | V(SD)>2.5,0,V(VREF1)) }
Euvc1 UVC3 0 VALUE { if(V(VCC)>7.4,5,0) }
Rleb1 LEB1 0 1
Cotr1 OUTPUTTIMERRESET 0 3p IC=0
Cuvb1 UVB2 0 3p IC=0
Css7 SS2 0 300p IC=0
Euvi2 UVI2 0 VALUE { if(V(UVLO)>1.25,5,0) }
Cvref1 VREF3 0 3p IC=0
Rcomp3 COMP3 0 200
Cvcc2 VCC4 0 3p IC=0
Rdr6 DRVLOSIG DR6  500
Cdr11 SR1 0 3p IC=0
Gss2 SS 0 VALUE { if(V(VCCuv)<=2.5 & V(VREFuv)<=2.5,if(V(nSB)<=2.5,110E-6,0),0) }
Cvcc5 VCC7 0 3p IC=0
Ruvc3 UVC2 UVC3  500
Cmon1 MON2 0 10p IC=0
Cmon2 MON1 0 20p IC=0
Cmon3 MON3 0 3p IC=0
Eosc2 OSC3 0 VALUE { if(V(VREFuv)<=2.5,sin(2*3.141592*TIME/(2/(6.25E9*I(VRT))+110E-9)),0) }
Rosc2 OSC2 OSC3 500
Cosc2 OSC2 0 3p IC=0
Eleb2 LEB2 0 LEB3 0 1
Cuvr1 UVR2 0 3p IC=0
Ccs3 CS5 0 3p IC=0
Eotr1 OTR1 0 VALUE { if(V(DRIVERSOFF)>2.5 | V(SSRESTART)>2.5,5,0) }
Cvcc3 VCC5 0 3p IC=0
Cdl1 DRVLATCH 0 400p IC=0
Cuvc4 VCCLOW 0 3p IC=0
Edrv5 DRVHISIG 0 VALUE { if(V(ENholo)<=2.5,0,if(V(DRVHI)>2.5 & V(DELAYDRVHI)>2.5 & V(VCClow)<=2.5 & V(UVb)>2.5,5,0)) }
Cuvb2 UVB4 0 3p IC=0
Rdlo2 PENSR1SR2 ENSR1SR2 500
Euvr1 UVR3 0 VALUE { if(V(REF)>4,5,0) }
Ruvi2 NSB UVI2 500
Eov1 OV1 0 VALUE { if(V(OVP)>1.25,5,0) }
Ccs4 CS6 0 3p IC=0
VDLY VDLY1 DLY 0
Xres_sub1 RES5 RES6 RESLATCH res4 RSFF5K_5035B PARAMS:
Euvi1 UVI1 0 VALUE { if(V(UVLO)>0.35,0,5) }
Rmon2 MON3 MON4 500
Cdr8 DR8 0 3p IC=0
Xdff2 DFF6 DFF7 SELECTHILO DFF1 RSFF5K_5035B PARAMS:
Ggateloss VIN 0 VALUE { I(VVCC) }
Ecomp1 COMP4 0 VALUE { V(SS) }
Xuvb1 UVB2 UVB4 uvb1 UVb RSFF5K_5035B PARAMS:
Rdl1 DRVLATCH DL1 2
Rvcc4 VCC7 VCC 1
Eleb1 CS8 0 VALUE { if(V(LEB1)>2.5 & V(LEB4)>2.5,5,0)  }
Ruvr1 UVR2 UVR3 500
Rov1  OVPSIG OV1 500
Eotr2 OTR6 0 VALUE { if(V(DRVHI)>2.5 | V(DRIVERSOFF)>2.5,5,0) }
Rpwm3 PWMOUT PWM5 50
Evcc1 VCC1 0 TABLE { V(VIN) } ( (0,0)(4.5,0)(4.6,0.7)(12,7.6) )
Edrv7 SR1SIG 0 VALUE { if(V(ENsr1sr2)<=2.5,0,if(V(DRVHI)>2.5 | V(DELAYDRVHI)>2.5,0,if(V(VCClow)<=2.5,5,0))) }
Cuvi2 NSB 0 3p IC=0
Eres_sub1 RES5 0 VALUE { if(V(CLK)>2.5,V(RES7),0) }
Eres_sub2 RES6 0 VALUE { if(V(CLK)>2.5,V(ILIMLATCH),0) }
Rotr4 OTR5 OTR6 500
Emon1 MON4 0 VALUE { if(V(RAMPint)>3.5,5,0) }
Rleb2 LEB3 LEB4 500
Evdly1 VDLY1 0 TABLE { V(REF,0) } ( (0,0) (2.5,2.5) )
Cuvr2 VREFLOW 0 3p IC=0
Rss7 SS1 SS 32
Cdd1 DELAYDRVHI 0 40p IC=0
Cdlo2 ENSR1SR2 0 3p IC=0
Rvccint1 VCC6 VCCINT  100m
Euvc2 UVC5 0 VALUE { if(V(VCC)<6.2,5,0) }
Cvref2 REF 0 3p IC=0
Givcc1 VCC7 0 TABLE { V(VCC) } ( (0,0) (7.5,0.004)  )
Cdr10 LO 0 3p IC=0
Cleb1 LEB3 0 3p IC=0
Cov1 OVPSIG 0 3p IC=0
Rdrvhi1 DRVHI PDRVHI  500
Cotr4 OTR5 0 10p IC=0
Rres1 RES1 RES 32
Rmon1 MON2 MON3 200
Xcs1 CS5 CS6 cs4 CSBLANK RSFF5K_5035B PARAMS:
Ruvc4 VCCLOW UVC5 500
Cdrvhi1 DRVHI 0  10p IC=0
Xotr2 OTR10 OTR11 CLTIMEROUT otr9 RSFF5K_5035B PARAMS:
Epwm1 PWM5 0 VALUE { if((V(RAMPINT)>V(COMPX)) | V(maxONlatch)>2.5 | V(ILIMlatch)>2.5 | V(DRIVERSoff)>2.5 | V(SSreset)>2.5,5,0) }
Ruvb2 UVB4 UVB5 500
Eosc3 NCLK 0 VALUE { {5-V(CLK)} }
Eleb3 LEB4 0 VALUE { if(V(DRVLOSIG)>2.5 | V(DRVHISIG)>2.5,5,0) }
Tresd1 DCLK 0 RESD2 0 Z0=1 TD=80n
Qcomp2 COMPX COMP COMP3 NOMNPN
Rdr8 SR2SIG DR8 500
Rvcc3 0 VCC4 5k
Euvr2 UVR5 0 VALUE { if(V(REF)<3,5,0) }
Eres1 RES3 0 VALUE { if(V(CLTIMEROUT)>2.5,5,0) }
Xpwm1 PWMOUT PWM2 PWMOUT2 pwm1 RSFF5K_5035B PARAMS:
Evref1 VREF1 0 TABLE { V(VCC) } ( (0,0) (6,5) )
Ecs2 CS9 0 VALUE { if(V(CLK)>0.1,0,if(V(CS1)>0.25 & V(PWMOUT2)>2.5,5,0)) }
Cdl2 MAXONLATCH 0 500p IC=0
Rdrvoff1 PDRIVERSOFF DRIVERSOFF 500
Rram1 RAM1 RAMP 10
Edff1 DFF2 0 VALUE { if(V(NCLK)>2.5,V(DFF1),0) }
RdumRT RT 0 10E6
Ruvr2 VREFLOW UVR5 500
Rvindummy1 VIN 0 1.28Meg
Rresd1 DCLK 0 1
Rdrvlo1 DRVLO PDRVLO 500
Rcs5 CS CS1 2k
Edrv8 SR2SIG 0 VALUE { if(V(ENsr1sr2)<=2.5,0,if(V(DRVLO)>2.5 | V(DELAYDRVLO)>2.5,0,if(V(VCClow)<=2.5,5,0))) }
Cdrvoff1 DRIVERSOFF 0 3p IC=0
Xotr1 OTR5 CLTIMEROUT SSRESTART otr4 RSFF5K_5035B PARAMS:
Epwm2 PWM4 0 VALUE { if(V(CLK)>4.5, 5, 0) }
Eram1 RAM3 0 VALUE { if(V(SSRESET)>2.5 | V(CLK)>2.5 | V(maxONlatch)>2.5,5,0) }
Eres2 RES10 0 VALUE { if(V(DCLK)>2.5,5,0) }
Eotr3 OTR12 0 VALUE { if(V(RES)<0.1 & V(SS)<0.1,5,0) }
Cdd2 DELAYDRVLO 0 40p IC=0
Cdr9 HO HS 3p IC=0
Rvcc1 VCC2 VCC3 1
Cdrvlo1 DRVLO 0 10p IC=0
Ccs5 CS1 0 6p IC=0
Eresd1 RESD2 0 CLK 0 1
Rvref3 0 REF 5k
Edlo1 PENHOLO 0 VALUE { if(V(DRVlatch)>2.5 & V(DRIVERSoff)<=2.5,5,0)}
Edrv6 DRVLOSIG 0 VALUE { if(V(ENholo)<=2.5,0,if(V(DRVLO)>2.5 & V(DELAYDRVLO)>2.5 & V(VCClow)<=2.5,5,0)) }
Rotr7 OTR10 OTR12 500
Rpwm2 PWM2 PWM4 500
Rvcc2 0 VCC3 2k
Xres1 RES8 RES9 ILIMLATCH RES7 RSFF5K_5035B PARAMS:
Ruvi1 SD UVI1 500
Cres1 RES2 0 300p IC=0
VRT VRT1 RT 0
Cvccint1 0 VCCINT 10p IC=0
Cdr7 DR7 0 3p IC=0
Rres5 RES8 RES10 500
Eotr4 OTR13 0 VALUE { if(V(DRIVERSOFF)>2.5 | V(RES)>2.5,5,0) }
Gres1 0 RES VALUE { if(V(RESLATCH)>2.5, 22E-6, -12E-6) }
Edff2 DFF3 0 VALUE { if(V(NCLK)>2.5,V(SELECTHILO),0) }
Rres2 RES2 RES3 500
Rresdum1 0 RES 1G
Rdl2 MAXONLATCH MON1 5
Evrt1 VRT1 0 TABLE { V(REF,0) } ( (0,0) (2,2) )
Govhys1 0 OVP VALUE { if(V(OVPSIG)>2.5,23E-6,0) }
Cvcc1 VCC3 0 3p IC=0
Qcomp1 COMP COMP COMP2 NOMNPN
Rotr8 OTR11 OTR13 500
Css5 SS 0 3p IC=0
Cpwm1 PWMOUT 0 400p IC=0
Rcs6 CS9 ILIM 500
Rdlo1 PENHOLO ENHOLO 500
Eres3 RES11 0 VALUE { if(V(ILIM)>4.5,5,0) }
Rvref1 VREF2 VREF3  1
Xuvc1 UVC2 VCCLOW VCCuv uvc1 RSFF5K_5035B PARAMS:
Cram1 RAM2 0 3p IC=0
Ruvidummy 0 UVLO 10Meg
Rss8 SS2 SSRESET 500
Cpwm2 PWM2 0 3p IC=0
Evcc2 VCC2 0 VALUE { IF(V(SD)>2.5,0,V(VCC1)) }
Cdr6 DR6 0 3p IC=0
Ccomp1 COMP 0 1p IC=0
Rcs7 CS CS2 32
Ccs7 CS2 0 10p IC=0
Rvccint2 VCCINT VCC 10m
Cdr12 SR2 0 3p IC=0
Cdr5 DR5 0 3p IC=0
Rvref2 0 VREF3  5k
Cdl3 DL1 0 10p IC=0
Gvref1 0 REF TABLE { V(VREF3, REF) } ( (0,0)(0.15,0.02) )
Dvcc1 vcctemp VIN DNOM 
Dvcc2 VCC vcctemp DNOM 
Dvref1 REF VCC DNOM
*SWITCHs
Sdiode_vcc1 VCC5 VCC6 VCC5 VCC6 SWCLAMP
Spwmdiode1 PWM5 PWMOUT PWM5 PWMOUT SWCLAMP
Scompdiode1 COMPX COMP4 COMPX COMP4 SWCLAMP
Smondiode1 MON4 MON3 MON4 MON3 SWCLAMP
Suvi1 0 UVLO 0 UVLO SWCLAMP
Sresdiode1 RES V5V RES V5V SWCLAMP
Sresdiode2 0 RES 0 RES SWCLAMP
Scsdiode1 CS9 ILIM CS9 ILIM SWCLAMP
Scsdiode2 ILIM V5V ILIM V5V SWCLAMP
Sssdiode1 SS V5V SS V5V SWCLAMP
Sssdiode2 0 SS 0 SS SWCLAMP
Sdd1 DELAYDRVHI V5V DELAYDRVHI V5V SWCLAMP
Sdd2 0 DELAYDRVHI 0 DELAYDRVHI SWCLAMP
Sdd3 DELAYDRVLO V5V DELAYDRVLO V5V SWCLAMP
Sdd4 0 DELAYDRVLO 0 DELAYDRVLO SWCLAMP
Sres1 RES1 0 RES2 0 S5K
Sdl1 V5V DL1 DRVLO 0 S5K
Sss1 SS1 0 SS2 0 S5K
Sram1 RAM1 0 RAM2 0 S5K
Scs1 CS2 0 CSBLANK 0 S5K
Smon1 V5V MON1 MON2 0 S5K
Smon2 MON1 0 CLK 0 S5K
Sdriver1 HB HO DR5 0 SdriverT
Sdriver2 HO HS DR5 0 SdriverB
Sdriver3 VCC LO DR6 0 SdriverT
Sdriver4 LO 0 DR6 0 SdriverB
Sdriver6 SR1 0 DR7 0 SdriverSRB
Sdriver8 SR2 0 DR8 0 SdriverSRB
Rgiga1 VCC5 VCC6 1G
Rgiga2 PWM5 PWMOUT 1G
Rgiga3 COMPX COMP4 1G
Rgiga4 MON4 MON3 1G
Rgiga5 0 UVLO 1G
Rgiga6 RES V5V 1G
Rgiga7 0 RES 1G
Rgiga8 CS9 ILIM 1G
Rgiga9 ILIM V5V 1G
Rgiga10 SS V5V 1G
Rgiga11 0 SS 1G
Rgiga12 DELAYDRVHI V5V 1G
Rgiga13 0 DELAYDRVHI 1G
Rgiga14 DELAYDRVLO V5V 1G
Rgiga15 0 DELAYDRVLO 1G
Rgiga16 RES2 0 1G
Rgiga17 DRVLO 0 1G
Rgiga18 SS2 0 1G
Rgiga19 RAM2 0 1G
Rgiga20 CSBLANK 0 1G
Rgiga21 MON2 0 1G
Rgiga22 CLK 0 1G
Rgiga23 DR5 0 1G
Rgiga24 DR5 0 1G
Rgiga25 DR6 0 1G
Rgiga26 DR6 0 1G
Rgiga27 DR7 0 1G
Rgiga28 DR8 0 1G
Rgiga29	OUTPUTTIMERRESET 0 1G
Rgiga30 DR7 0 1G
Rgiga331 DR8 0 1G
*35B
Gvcc1 0 VCC4 TABLE { V(VCC3, VCC4) } ( (0,0)(0.3,0.058) )
Euvb1 UVB3 0 VALUE { if((V(HB)-V(HS))>3.8,5,0) }
Euvb2 UVB5 0 VALUE { if((V(HB)-V(HS))<3.3,5,0) }
Gss1 0 SS VALUE { if(V(VCCuv)<=2.5 & V(VREFuv)<=2.5, if(V(nSB)<=2.5 | V(SSrestart)>2.5 | V(SSreset)>2.5, 1.2E-6, 110E-6),0) }
Edriversoff PDRIVERSOFF 0 VALUE { if(V(VREFuv)>2.5 | V(VREFlow)>2.5 | V(ovpsig)>2.5 | V(VCClow)>2.5 | V(SD)>2.5,5,0) }
Edrvhi1 PDRVHI 0 VALUE { if(V(selectHILO)>2.5 & V(PWMout2)>2.5 & V(SSreset)<=2.5,5,0) }
Edrvlo1 PDRVLO 0 VALUE { if(V(selectHILO)<=2.5 & V(PWMout2)>2.5 & V(SSreset)<=2.5,5,0) }
Edlo2 PENSR1SR2 0 VALUE { if(V(DRVlatch)>2.5 & V(nSB)>2.5,5,0) }
Gdd1 0 DELAYDRVHI VALUE { if(V(DRVHI)>2.5,I(VDLY)*13.333,-I(VDLY)*57.143) }
Gdd2 0 DELAYDRVLO VALUE { if(V(DRVLO)>2.5,I(VDLY)*13.333,-I(VDLY)*57.143) }
Sdl2 DL1 0 OUTPUTTIMERRESET 0 S5K
Sdriver5 VCC SR1 DR7 0 SdriverSRT
Sdriver7 VCC SR2 DR8 0 SdriverSRT
*subckt
.MODEL Dnom D IS=100n RS=30m CJO=10p VJ=0.5 EG=0.6
.MODEL S5K VSWITCH RON=1 ROFF=100E6 VON=1V VOFF=0.0V
.MODEL SWCLAMP VSWITCH RON=0.001 ROFF=100E6 VON=10m VOFF=0
.MODEL SdriverT VSWITCH RON=8 ROFF=0.5E6 VON=2.6V VOFF=2.4V
.MODEL SdriverB VSWITCH RON=0.5E6 ROFF=5 VON=2.6V VOFF=2.4V
.MODEL SdriverSRT VSWITCH RON=20 ROFF=0.5E6 VON=2.6V VOFF=2.4V
.MODEL SdriverSRB VSWITCH RON=0.5E6 ROFF=20 VON=2.6V VOFF=2.4V
.MODEL NOMNPN NPN RB=350 RC=600 RE=20
.ENDS LM5035B
* RSFF
.SUBCKT RSFF5K_5035B R S Q NQ
Eff1 PSTATE 0 VALUE { if(V(R)>2.5 & V(S)<=2.5,0,if(V(R)<=2.5 & V(S)>2.5,5,2.5)) }
Rff1 STATE PSTATE 500  
Cff1 STATE 0  9p IC=0 
Eff2 PQ 0 VALUE {if(V(STATE)>=4.5,5,if(V(STATE)<=0.5,0,if(V(FFMEM)>2.5,5,0))) }
Rff2 Q PQ  500 
Cff2 Q 0  12p IC=0 
Eff3 PNQ 0 VALUE {if(V(STATE)>=4.5,0,if(V(STATE)<=0.5,5,if(V(FFMEM)>2.5,0,5))) }
Rff3 NQ PNQ  500  
Cff3 NQ 0  12p IC=0 
Sff4 V5V FFMEM Q 0 SFF
Rff4 Q 0 1G
Sff5 FFMEM 0 NQ 0 SFF
Rff5 NQ 0 1G
Cff6 FFMEM 0  3p IC=0  
Vff7 V5V 0 5
.MODEL SFF VSWITCH RON=500 ROFF=100MEG VON=4.5V VOFF=0.5V
.ENDS RSFF5K_5035B

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	  : LM5071 PWM Controller Block Model
* Last Revision Date : April 23, 2010
* Revision Number    :1.1
* E-mail feedback 	  : http://wwwd.national.com/feedback/
* Generated from OrCAD Pspice Ver. 10.5, compatible with Ver. 9.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*Assumptions and limitations;
*1) Model & Example Assumptions;
*The temperature for this model is 25C
*ESR and ESL of capacitors are zero
*Wire DCR and leakage inductances of transformer are zero
*No parasitic elements of package
*2)Some functions/characteristics are not included in this model;
*Thermal shutdown 
*Oscillator synchronization 
*3)Some characteristics are included but not optimized;
*Gate driver capability 
*Power consumption of controller  
*VCC regulator current limit 
*4)This model requires the parameter 'OPTION' to select its device option.
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

.SUBCKT LM5071 VIN FB COMP VCC OUT SS RT CS contEN PARAMS: OPTION=80
* For LM5071-80, please select OPTION=80. For LM5071-50, please select OPTION=50
Sdriverl OUT 0 GL1 0 SWdriverL 
Sdriverh VCC OUT GH1 0 SWdriverH 
Cq2 GL1 0  3p IC=0 
Cq3 GH1 0  3p IC=0 
Rq2 GH1 GH2  500  
Rq3 GL1 GL2  500  
E8 GL2 0 VALUE { if(V(uv1)>2.5 & V(uv2)>2.5 & V(err1)>2.5 & V(maxduty)>2.5,0,5) }
E6 GH2 0 VALUE { if(V(uv1)>2.5 & V(uv2)>2.5 & V(err1)>2.5 & V(maxduty)>2.5,5,0) }
Rq1 UV2 U1  500  
Cq1 UV2 0  3p IC=0 
Rqz1 U3 U2  500  
Cqz1 U3 0  3p IC=5 
Rq7 U5 U7  500  
Cq6 U4 0  3p IC=0 
Rq6 U4 U6  500  
Cq7 U5 0  3p IC=0 
Evccuv1 U6 0 VALUE { if(V(VCC)<6,5,0) }
Evccuv3 U1 0 VALUE { if(V(U4)>2.5 | V(U3)>2.5,0,5) }
Evccuv4 U2 0 VALUE { if(V(UV2)>2.5 | V(U5)>2.5,0,5) }
Evccuv2 U7 0 VALUE { if(V(VCC)>7.5,5,0) }
Rq5 UV1 U8  500  
Cq5 0 UV1  3p IC=0 
Guvlohys 0 contEN VALUE { if(V(uv1)>2.5, 20u, 0) }
Euvlo U8 0 VALUE { if(V(contEN)>1.25,5,0) }
Rq ERR1 F3  500  
Cq ERR1 0  3p IC=0 
Cqz F2 0  3p IC=5 
Rqz F2 F4  500  
Cq4 RESET 0  100p IC=0 
Rq4 RESET F5  500  
Ereset F3 0 VALUE { if(V(RESET)>2.5 | V(F2)>2.5,0,5) }
Ecomp F55 0 VALUE { if(V(csramp)>V(comp2) | V(csramp)>0.5 ,5,0) }
Eset F4 0 VALUE { if(V(ERR1)>2.5 | V(PULSEDCLKLEB)>2.5,0,5) }
Dhys F55 F5 D5K
Rhys RESET 0 5k
Rvcc2 VCC2 VCC3  1  
Cvcc2 VCC3 0  3p IC=0.77 
Rvdd1 VDD1 VDD  1  
Cvdd1 VDD 0  3p IC=0 
Dvcc VCC4 VCC D5K 
Rvcc3 VCC VCC6 1
Givcc VCC6 0 TABLE { V(VCC) } ( (0,0) (7.5,0.003) )
Dss SS vclamp D5K
EMAX vclamp 0 VALUE {V(vdd)}
VRT RT1 RT 0
Gss 0 SS VALUE { if(V(uv1)<2.5 | V(uv2)<2.5,0, V(vdd)*2E-6) }
Evcc2 VCC2 0 VALUE { if(V(uv1)>1, V(vcc1), 0.77) }
Evcc1 VCC1 0 TABLE { V(VIN) } ( (0, 0.77) (9.5, 0.77) (13.0, 8.57) )
Evdd VDD1 0 TABLE { V(VCC) } ( (5.3,0.0) (7.5,5) )
Ert RT1 0 TABLE { V(vdd) } ( (0,0) (2,2) )
Rssdis SS SSdis 200
Sssdis SSdis 0 ssdiscont 0 S5K
Rssdis1 ssdiscont ssdiscont1 200
Cssdis2 ssdiscont 0 3p IC=0
Essdis ssdiscont1 0 VALUE { if(V(uv1)<2.5 | V(uv2)<2.5, 5,0) }
Rvddp VDD 0 5E3
Ruvlodummy contEN 0 10Meg
Rvindummy VIN 0 192k
VVCC VCC5 VCC4 0
Ggateloss VIN 0 VALUE {I(VVCC)}
Gldo 0 VCC5 TABLE { V(VCC3,VCC4) } ( (0,0) (0.3,0.02) )
Cvcc3 VCC5 0  3p IC=0.77 
Cic1 COMP2 0  4.8p IC=0 
Ric2 COMP2 0  5k  
Ric3 COMP2 C1  10k  
Dic4 C2 C1 Dcomp 
Dic5 COMP C2 Dcomp 
Dic7 vclampgnd COMP D5K 
Dea2 vclampgnd C4 D5K 
Eclampgnd vclampgnd 0 TABLE { V(vdd) } ( (0,0) (0.77,0.77) ) 
Ric6 VDD COMP  5k  
Dic8 COMP C3 D5K 
Ess C3 0 SS 0 1
Ggnamp COMP 0 C4 0 0.004
Dea1 C4 vclamp D5K
Rbw C4 0  1
Cbw C4 0  0.0796u IC=0 
Gea 0 C4 VALUE { if(V(Vdd)>4.5, (V(C12)-V(POS))*200,0) }
Ereference POS 0 TABLE { V(vdd) } ( (0,0) (1.25,1.25) )
Rfbd1 C12 0  10Meg  
Rq11 C12 FB  1  
Radd CSRAMP CSRAMP1 200
Ric10 CSRAMP1 CS  2k 
Cq10 PULSEDCLKLEB 0  3p IC=0 
Ric11 CS 0  43k  
Rq10 PULSEDCLKLEB C6  500  
Rq12 MAXDUTY C13  500  
Cq12 MAXDUTY 0  3p IC=0 
Ric12 C8 0  1  
Rq9 C7 C9  500  
Cq9 C7 0  3p IC=0 
Cramp RAMP 0  7.9p IC=0 
Gramp1 0 CSRAMP VALUE {IF(OPTION==80,V(RAMP)*50E-6,0)} 
Gramp2 0 RAMP VALUE { I(VRT)/40 }
Eramp3 C10 0 MAXDUTY 0 1
Sramp RAMP 0 C7 0 S5K
E13 C9 0 VALUE { if( ( V(MAXDUTY)>4.5 & V(PULSEDCLKLEB)<1 ) ,0,5) }
Sleb CSRAMP1 0 PULSEDCLKLEB 0 Sleb 
Eosc1 C6 0 VALUE { if(V(C8)<2.5 & V(MAXDUTY)>2.5,5,0) }
T1 C8 0 C10 0 Z0=1 TD=50n  
E12 C13 0 VALUE { IF(OPTION==80,if(V(OSC)>-0.92,5,0),if(V(OSC)>0,5,0)) }
Eosc OSC 0 VALUE { IF(OPTION==80,if(V(vdd)>4.5,sin(1.988E10*i(VRT)*TIME),0),if(V(vdd)>4.5,sin(9.936E9*i(VRT)*TIME),0)) }

.MODEL D5K D IS=1E-14 CJO=0 VJ=1
.MODEL SWdriverH VSWITCH RON=5 ROFF=1MEG VON=1V VOFF=0V
.MODEL SWdriverL VSWITCH RON=2.6 ROFF=1MEG VON=1V VOFF=0V
.MODEL S5K VSWITCH RON=1 ROFF=1MEG VON=1V VOFF=0V
.MODEL Dcomp D IS=1E-20 CJO=0 VJ=1.1
.MODEL Sleb VSWITCH RON=35 ROFF=1MEG VON=1V VOFF=0V
.ENDS LM5071

* BEGIN MODEL LM7321
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LM7321 3 4 5 2 1
* SEE BELOW FOR PROGRAMMING INFORMATION
* SEE BELOW FOR MODEL FEATURES
* START PROGRAMMING
* BECAUSE THE PARAMETERS OF THE LM7321 VARY NOTICABLY AND NONLINEARLY
* WITH OPERATING VOLTAGE OVER THE WIDE OPERATING VOLTAGE RANGE OF THE
* PART (2.7 TO 30 VOLTS), THE MODEL IS PROGRAMMABLE TO SOME EXTENT.
* THERE ARE THREE GROUPS OF SPICE STATEMENTS FOR PROGRAMMING. ONLY
* ONE GROUP SHOULD BE UN-COMMENTED AT A TIME. THE THREE GROUPS ARE
* FOR 2.7, 10, AND 30 VOLTS TOTAL ACROSS THE PART. THE MODEL IS NOW
* SET UP FOR 30 VOLTS IE THE 30 VOLT GROUP IS UN-COMMENTED. FOR OTHER
* SUPPLY VOLTAGES THE VALUES MAY BE INTERPOLATED. SEE BELOW FOR AN
* INDEX TO THE FUNCTIONS OF THE PROGRAMMABLE COMPONENTS. V6 AND V7
* MAY BE ADJUSTED FOR ANY DESIRED OFFSET OR OFFSET DELTA FOR INPUT
* COMMON MODE NEAR THE POSITIVE RAIL. NOTE THAT BECAUSE THE MODEL
* HAS REALISTIC COMMON MODE AND POWER SUPPLY REJECTION, THE OFFSET
* WILL CHANGE WITH SUPPLY VOLTAGES AND COMMON MODE VOLTAGE.
*
* 30 VOLT TOTAL SUPPLY GROUP
C24 16 28 5.6E-12
R159 20 15 2E6
R219 15 28 8E7
R316 47 44 60
R317 47 46 60
R318 54 59 60
R319 51 59 60
R320 60 61 4.4E3
R324 65 45 4.4E3
I16 5 2 1.33E-3
G25 5 2 42 0 -3.3E-3
F1 5 2 V15 -0.23
R153 15 16 500
E152 82 81 75 0 0.37
C29 71 75 150E-12
E151 81 78 76 0 -0.53
V6 43 53 -600E-6
V7 61 53 2.7E-3
E158 60 82 42 0 1.125E-3
E150 78 3 77 0 3.3E-3
E84 13 10 13 12 6.0
E85 9 8 14 8 3.65
E146 65 70 68 69 0.6
G30 60 65 89 0 8E-5
G27 60 65 66 67 1.7E-4
* END 30 V TOTAL SUPPLY GROUP
*
* 10 VOLT TOTAL SUPPLY GROUP
*C24 16 28 8.2E-12
*R159 20 15 1.2E6
*R219 15 28 3E7
*R316 47 44 55
*R317 47 46 55
*R318 54 59 55
*R319 51 59 55
*R320 60 61 5.3E3
*R324 65 45 5.3E3
*I16 5 2 1.1E-3
*G25 5 2 42 0 -2.5E-3
*F1 5 2 V15 -0.12
*R153 15 16 400
*E152 82 81 75 0 0.22
*C29 71 75 150E-12
*E151 81 78 76 0 -0.75
*V6 43 53 -600E-6
*V7 61 53 2.0E-3
*E158 60 82 42 0 1.125E-3
*E150 78 3 77 0 2E-3
*E84 13 10 13 12 4.6
*E85 9 8 14 8 3.75
*E146 65 70 68 69 0.6
*G30 60 65 89 0 8E-5
*G27 60 65 66 67 1.7E-4
* END 10 V TOTAL SUPPLY GROUP
*
* 2.7 VOLT TOTAL SUPPLY GROUP
*C24 16 28 11.5E-12
*R159 20 15 5E5
*R219 15 28 1.3E7
*R316 47 44 42
*R317 47 46 42
*R318 54 59 42
*R319 51 59 42
*R320 60 61 3.6E3
*R324 65 45 3.6E3
*I16 5 2 1.1E-3
*G25 5 2 42 0 -3.3E-3
*F1 5 2 V15 -0.12
*R153 15 16 500
*E152 82 81 75 0 -0.57
*C29 71 75 1E-12
*E151 81 78 76 0 0.42
*V6 43 53 -350E-6
*V7 61 53 1.2E-3
*E158 60 82 42 0 8.8E-4
*E150 78 3 77 0 -1E-3
*E84 13 10 13 12 6.3
*E85 9 8 14 8 4.6
*E146 65 70 68 69 0.55
*G30 60 65 89 0 8E-6
*G27 60 65 66 67 6.9E-5
* END 2.7 V TOTAL SUPPLY GROUP
*
* END PROGRAMMING
* INDEX TO SOME PROGRAMMABLE COMPONENT FUNCTIONS
* THE LINES IN THIS INDEX MUST ALWAYS REMAIN COMMENTED
*
*V6    RELATIVE OFFSET BETWEEN INPUT STAGES
*V7    OVERALL  OFFSET
*E158  TEMCO OF OFFSET
*
* END OF INDEX
*
* MODEL FEATURES INCLUDE GAIN AND PHASE, SLEW RATE,
* VOLTAGE NOISE WITH 1/F, CURRENT NOISE WITH 1/F,
* INPUT BIAS CURRENT, INPUT BIAS CURRENT CHANGE
* WHEN COMMON MODE VOLTAGE NEAR THE + RAIL, INPUT
* OFFSET VOLTAGE, INPUT OFFSET VOLTAGE CHANGE WHEN
* WHEN COMMON MODE VOLTAGE NEAR THE + RAIL, INPUT
* OFFSET TEMPCO, COMMON MODE RANGE, CMRR WITH FREQ
* EFFECTS, PSRR WITH FREQ EFFECTS, OUTPUT SWING,
* OUTPUT CURRENT FLOWS THROUGH THE RAILS, OUTPUT
* CURRENT LIMIT, IQ, IQ TEMPCO, AND IQ CHANGE WITH
* COMMON MODE VOLTAGE, AND CAPACATIVE LOAD EFFECTS.
*
Q41 6 7 8 QLN
R148 7 9 1E3
R149 10 11 1E3
R150 12 13 2.7
R151 8 14 2.7
R154 17 13 2.7
R155 8 18 2.7
D22 19 5 DD
D23 2 19 DD
E58 8 0 2 0 1
E79 13 0 5 0 1
R156 2 5 1.1E5
E60 20 8 13 8 0.5
D24 21 13 DD
D25 8 22 DD
R157 23 24 100
R158 25 26 100
G14 15 20 27 20 0.1E-3
C25 19 0 0.5E-12
D26 26 6 DD
D27 29 24 DD
Q42 29 11 13 QLP
R160 19 30 1
R161 31 19 1
E71 32 20 33 34 -1
R162 32 27 1E3
C26 27 20 0.1E-12
G15 35 20 15 20 -1E-3
G16 20 36 15 20 1E-3
G17 20 37 38 8 1E-3
G18 39 20 13 40 1E-3
D28 39 35 DD
D29 36 37 DD
R163 35 39 1E9
R164 37 36 1E9
R165 39 13 1E3
R166 8 37 1E3
R167 36 20 1E7
R168 37 20 1E7
R169 20 39 1E7
R170 20 35 1E7
R171 20 27 1E9
R172 23 13 1E9
R173 8 25 1E9
G20 40 38 41 0 90E-6
L2 19 1 0.4E-9
R175 19 1 4E2
R176 40 13 1E8
R177 8 38 1E8
R178 14 26 1E8
R179 12 24 1E8
E24 28 0 19 0 1
Q52 30 24 12 QOP
Q53 31 26 14 QON
Q54 38 38 18 QON
Q55 40 40 17 QOP
E144 13 23 13 39 1
E145 25 8 37 8 1
E51 15 22 20 8 0.9
E52 21 15 13 20 0.9
G23 5 0 30 19 1
G24 2 0 19 31 -1
Q56 33 43 44 QIN
Q57 34 45 46 QIN
Q58 47 48 8 QLN
Q59 48 49 8 QLN
Q60 50 45 51 QIP
Q61 52 53 54 QIP
Q62 55 56 13 QLP
Q63 48 57 58 QPX
R321 33 62 350
R322 63 50 350
R323 63 52 350
V4 13 64 1
D30 43 13 DD
D31 45 13 DD
D32 8 53 DD
D33 8 45 DD
D34 66 0 DIN
D35 67 0 DIN
I9 0 66 0.1E-3
I10 0 67 0.1E-3
C27 60 0 1E-12
C28 4 0 1E-12
D36 68 0 DVN
D37 69 0 DVN
I11 0 68 0.1E-3
I12 0 69 0.1E-3
E147 71 0 13 0 1
E148 72 0 8 0 1
E149 73 0 74 0 1
R329 71 75 1E6
R330 72 76 1E6
R331 73 77 1E6
R332 0 75 100
R333 0 76 100
R334 0 77 1E4
R335 79 74 1E3
R336 74 80 1E3
C30 72 76 1E-12
C31 73 77 1E-12
R337 34 62 350
C32 34 33 2E-12
C33 50 52 2E-12
G28 15 20 83 20 0.1E-3
E153 84 20 50 52 1
R338 84 83 1E3
C34 83 20 0.1E-12
R339 20 83 1E9
V12 41 0 1
V15 55 59 0
R341 55 58 1
R342 57 64 1
R343 48 49 8E-2
I14 0 85 1E-3
D39 85 0 DD
R345 0 86 1E7
E155 87 0 86 0 -1.75
R346 0 87 1E7
V17 85 86 1.2301
G29 13 56 87 0 -30E-6
E156 70 4 88 0 1.25E-6
R347 0 88 9.6E4
R348 0 88 9.6E4
R349 0 89 1E4
R350 0 89 1E4
I15 0 90 1E-3
D40 90 0 DD
R352 0 42 1E7
V19 90 42 0.655
R353 82 60 1E9
R354 81 82 1E9
R355 78 81 1E9
R356 3 78 1E9
R357 0 41 1E9
E159 80 0 60 0 1
E160 79 0 65 0 1
V21 13 62 -0.3
V22 63 8 -0.3
.MODEL QON NPN RC=1 IS=1E-13
.MODEL QOP PNP RC=1 IS=1E-13
.MODEL QPX PNP BF=200 IS=1E-14
.MODEL DD D
.MODEL QIN NPN BF=3200
.MODEL QIP PNP BF=1350
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=1E-15
.MODEL QLN NPN
.MODEL QLP PNP
.ENDS
* END MODEL LM7321

* BEGIN MODEL LM7332
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*/////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   2   8  4  1
.SUBCKT LM7332 3 2 8 4 1
* SEE BELOW FOR PROGRAMMING INFORMATION
*
* SEE BELOW FOR MODEL FEATURES
*
* NOTE THAT THIS MODEL IS FOR ONE HALF OF THE DUAL PART, THUS THE
* QUIESCENT CURRENTS ARE HALVED.
*
* START PROGRAMMING
* BECAUSE THE PARAMETERS OF THE LM7332 VARY NOTICABLY AND NONLINEARLY
* WITH OPERATING VOLTAGE OVER THE WIDE OPERATING VOLTAGE RANGE OF THE
* PART (5 TO 30 VOLTS), THE MODEL IS PROGRAMMABLE TO SOME EXTENT.
* THERE ARE THREE GROUPS OF SPICE STATEMENTS FOR PROGRAMMING. ONLY
* ONE GROUP SHOULD BE UN-COMMENTED AT A TIME. THE THREE GROUPS ARE
* FOR 5, 10, AND 30 VOLTS TOTAL ACROSS THE PART. THE MODEL IS NOW
* SET UP FOR 10 VOLTS IE THE 10 VOLT GROUP IS UN-COMMENTED. FOR OTHER
* SUPPLY VOLTAGES THE VALUES MAY BE INTERPOLATED. SEE BELOW FOR AN
* INDEX TO THE FUNCTIONS OF THE PROGRAMMABLE COMPONENTS. V6 AND V7
* MAY BE ADJUSTED FOR ANY DESIRED OFFSET OR OFFSET DELTA FOR INPUT
* COMMON MODE NEAR THE POSITIVE RAIL. NOTE THAT BECAUSE THE MODEL
* HAS REALISTIC COMMON MODE AND POWER SUPPLY REJECTION, THE OFFSET
* WILL CHANGE WITH SUPPLY VOLTAGES AND COMMON MODE VOLTAGE.
* 10 VOLT TOTAL SUPPLY GROUP
V6 46 56 -0.6E-3
V7 64 56 1.5E-3
C24 19 31 8.2E-12
R316 50 47 67
R317 50 49 67
R318 57 62 67
R319 54 62 67
R159 23 18 1.7E6
R219 18 31 3.5E7
E84 16 13 16 15 2.6
E85 12 11 17 11 3.15
G30 63 68 94 0 1.2E-4
G27 63 68 71 72 9.6E-5
E156 75 2 93 0 1.55
.MODEL QOP PNP RC=30 IS=1E-13
* END 10 VOLT TOTAL GROUP
*
* 5 VOLT TOTAL SUPPLY GROUP
*V6 46 56 -0.6E-3
*V7 64 56 1.5E-3
*C24 19 31 9.0E-12
*R316 50 47 60
*R317 50 49 60
*R318 57 62 60
*R319 54 62 60
*R159 23 18 1.0E6
*R219 18 31 2.7E7
*E84 16 13 16 15 3.35
*E85 12 11 17 11 3.35
*G30 63 68 94 0 1.45E-4
*G27 63 68 71 72 1.3E-4
*E156 75 2 93 0 1.59
*.MODEL QOP PNP RC=20 IS=1E-13
* END 5 VOLT TOTAL GROUP
*
* 30 VOLT TOTAL SUPPLY GROUP
*V6 46 56 -0.6E-3
*V7 64 56 1.5E-3
*C24 19 31 7.1E-12
*R316 50 47 69
*R317 50 49 69
*R318 57 62 69
*R319 54 62 69
*R159 23 18 1.7E6
*R219 18 31 3.5E7
*E84 16 13 16 15 2.55
*E85 12 11 17 11 2.55
*G30 63 68 94 0 1.1E-4
*G27 63 68 71 72 9.03E-5
*E156 75 2 93 0 1.7
*.MODEL QOP PNP RC=13 IS=1E-13
* END 30 VOLT TOTAL GROUP
*
* END PROGRAMMING
*
* INDEX TO SOME PROGRAMMABLE COMPONENT FUNCTIONS
* THE LINES IN THIS INDEX MUST ALWAYS REMAIN COMMENTED
*
*V6    RELATIVE OFFSET BETWEEN INPUT STAGES
*V7    OVERALL  OFFSET
*
* END OF INDEX
*
* MODEL FEATURES INCLUDE GAIN AND PHASE, SLEW RATE,
* VOLTAGE NOISE WITH 1/F, CURRENT NOISE WITH 1/F,
* INPUT BIAS CURRENT, INPUT BIAS CURRENT CHANGE
* WHEN COMMON MODE VOLTAGE NEAR THE + RAIL, INPUT
* OFFSET VOLTAGE, INPUT OFFSET VOLTAGE CHANGE WHEN
* WHEN COMMON MODE VOLTAGE NEAR THE + RAIL, INPUT
* OFFSET TEMPCO, COMMON MODE RANGE, CMRR WITH FREQ
* EFFECTS, PSRR WITH FREQ EFFECTS, OUTPUT SWING,
* OUTPUT CURRENT FLOWS THROUGH THE RAILS, OUTPUT
* CURRENT LIMIT, IQ, IQ TEMPCO, IQ CHANGE WITH
* COMMON MODE VOLTAGE, AND CAPACATIVE LOAD EFFECTS.
*
* MODEL TEMP RANGE IS -40 TO +125 DEG C.
*
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT
* NOT ALL PARAMETERS TRACK THOSE OF THE REAL PART.
*
Q41 9 10 11 QLN
R148 10 12 1E3
R149 13 14 1E3
R150 15 16 2.7
R151 11 17 2.7
R153 18 19 500
R154 20 16 2.7
R155 11 21 2.7
D22 22 8 DD
D23 4 22 DD
E58 11 0 4 0 1
E79 16 0 8 0 1
R156 4 8 1.1E5
E60 23 11 16 11 0.5
D24 24 16 DD
D25 11 25 DD
R157 26 27 100
R158 28 29 100
G14 18 23 30 23 0.1E-3
C25 22 0 0.5E-12
D26 29 9 DD
D27 32 27 DD
Q42 32 14 16 QLP
R160 22 33 1
R161 34 22 1
E71 35 23 36 37 -1
R162 35 30 1E3
C26 30 23 0.1E-12
G15 38 23 18 23 -1E-3
G16 23 39 18 23 1E-3
G17 23 40 41 11 1E-3
G18 42 23 16 43 1E-3
D28 42 38 DD
D29 39 40 DD
R163 38 42 1E9
R164 40 39 1E9
R165 42 16 1E3
R166 11 40 1E3
R167 39 23 1E7
R168 40 23 1E7
R169 23 42 1E7
R170 23 38 1E7
R171 23 30 1E9
R172 26 16 1E9
R173 11 28 1E9
G20 43 41 44 0 54E-6
L2 22 1 0.4E-9
R175 22 1 4E2
R176 43 16 1E8
R177 11 41 1E8
R178 17 29 1E8
R179 15 27 1E8
E24 31 0 22 0 1
Q52 33 27 15 QOP
Q53 34 29 17 QON
Q54 41 41 21 QON
Q55 43 43 20 QOP
E144 16 26 16 42 1
E145 28 11 40 11 1
E51 18 25 23 11 0.9
E52 24 18 16 23 0.9
G23 8 0 33 22 1
G24 4 0 22 34 -1
G25 8 4 45 0 -2.5E-3
Q56 36 46 47 QIN
Q57 37 48 49 QIN
Q58 50 51 11 QLN
Q59 51 52 11 QLN
Q60 53 48 54 QIP
Q61 55 56 57 QIP
Q62 58 59 16 QLP
Q63 51 60 61 QPX
R320 63 64 200
R321 36 65 350
R322 66 53 350
R323 66 55 350
V4 16 67 1
R324 68 48 200
D30 46 69 DD
D31 48 69 DD
D32 70 56 DD
D33 70 48 DD
D34 71 0 DIN
D35 72 0 DIN
I9 0 71 0.1E-3
I10 0 72 0.1E-3
C27 63 0 1E-12
C28 2 0 1E-12
D36 73 0 DVN
D37 74 0 DVN
I11 0 73 0.1E-3
I12 0 74 0.1E-3
E146 68 75 73 74 0.485
E147 76 0 16 23 1
E148 77 0 11 23 1
E149 78 0 79 0 1
R329 76 80 1E6
R330 77 81 1E6
R331 78 82 1E6
R332 0 80 100
R333 0 81 100
R334 0 82 100
E150 83 3 82 0 0.17
R335 84 79 1E3
R336 79 85 1E3
C29 76 80 1E-12
C30 77 81 1E-12
C31 78 82 1E-12
R337 37 65 350
E151 86 83 81 0 0.1
E152 87 86 80 0 -0.06
C32 37 36 2E-12
C33 53 55 2E-12
G28 18 23 88 23 0.1E-3
E153 89 23 53 55 1
R338 89 88 1E3
C34 88 23 0.1E-12
R339 23 88 1E9
V12 44 0 1
V15 58 62 0
R341 58 61 1
R342 60 67 1
R343 51 52 8E-2
I14 0 90 1E-3
D39 90 0 DD
R345 0 91 1E7
E155 92 0 91 0 -1.75
R346 0 92 1E7
V17 90 91 1.2301
G29 16 59 92 0 -30.8E-6
F1 8 4 V15 -0.12
V21 16 69 0
V22 70 55 0
V23 16 65 -0.3
V24 66 11 -0.3
R347 0 93 1E4
R348 0 93 1E4
R349 0 94 1E4
R350 0 94 1E4
E158 63 87 45 0 1.125E-3
I15 0 95 1E-3
D40 95 0 DD
R352 0 45 1E7
V19 95 45 0.655
I16 8 4 1E-3
R353 87 63 1E9
R354 86 87 1E9
R355 83 86 1E9
R356 3 83 1E9
R357 0 44 1E9
E159 85 0 63 23 1
E160 84 0 68 23 1
.MODEL QON NPN RC=1 IS=1E-13
.MODEL QPX PNP BF=200 IS=1E-14
.MODEL DD D
.MODEL QIN NPN BF=3200
.MODEL QIP PNP BF=1350
.MODEL DVN D KF=2.5E-15
.MODEL DIN D KF=1E-15
.MODEL QLN NPN
.MODEL QLP PNP
.ENDS
* END MODEL LM7332

** LMH6553 SPICE model Rev E
**
*////////////////////////////////////////////////////////
** This model will give typical performance characteristics
** for the following parameters
*
*     closed loop frequency response vs gain
*     output current and voltage clamping
*     input bias current error (common mode)
*     input bias current error (differential mode)
*     input common mode voltage offset
*     slew rate and step response
*     vnoise, referred to the input
*     inoise, referred to the input
*     output balance error vs frequency
*     common mode frequency response
*     Isupply temco
*     Isupply dependence on supply voltage
*     
** This model does not capture the following performance
** characteristics. These will be included in the next release.
*
*     precision clamping
*     harmonic distortion
*
**/////// Rev Info/////////////////////////////////////
** 2010-Jul-23 revE Modified resistor rtc syntax for tc1 & tc2 parameters due to error in Altium's simulator
**
** 2008-Nov-05 revD Added series 0V Vsrc's to r41/27/28 to resove 
**                  "less than two nodes" errors under Microsim
**
** 2008-Nov-05 revC Flattened file (removed subcircuits) and 
**                  fixed a few more small errors.
**
** 2008-Nov-02 revB Removed trailing "1"'s from Q's and D's, modified "Q" lines in output stage subckt,
**                  Moved .models up to top of deck. PG.
**
*//////////////////////////////////////////////////////
** Top Level Circuit Description
*//////////////////////////////////////////////////////
** Pin Desciptions
*                Positive Supply Voltage
*                |   Negative Supply Voltage
*                |   |   Positive Input Terminal
*                |   |   |   Negative Input Terminal
*                |   |   |   |   Positive Output Terminal
*                |   |   |   |   |   Negative Output Terminal
*                |   |   |   |   |   |   Output Common Mode Reference Input
*                |   |   |   |   |   |   |   Output Clamp Control Input
*                |   |   |   |   |   |   |   |
.subckt LMH6553 vcc vee vip vim vop vom vcm vclmp
l1 vim a0198 1e-9
l0 vip a0118 1e-9
l3 vom a0117 1e-9
l2 vop a0113 1e-9
r41 a02155 0 200
vr41 a0215 a02155 0
e0 a0118 a0100 a0215 0 1
r27 a2220 0 5e-3
vr27 a2220 a220 0
g3 a202 vee a220 0 1
r28 a2167 0 5e-3
vr28 a2167 a167 0
g4 a176 vee a167 0 1
g1 vcc a108 vcc vee 140e-6
g0 a111 a134 a108 vee 10.0e-3
d3 a119 a0198 DIODEnoisy
d4 a199 a0100 DIODEnoisy
d6 a113 a140 DIODEideal
d5 a115 a146 DIODEideal
d1 a0198 a176 DIODEnoisy
d0 a0100 a202 DIODEnoisy
c4 a0100 a0198 6e-12
c0 a203 0 2.1e-12
c1 a205 0 2.1e-12
q12 a174 a134 a224 0 NPNXTR
q2 a134 a134 a248 0 NPNXTR
q0 a202 a134 a250 0 NPNXTR
q9 a140 vcm a149 0 NPNXTR
q1 a176 a134 a252 0 NPNXTR
q10 a146 a148 a174 0 NPNXTR
q11 a149 a134 a222 0 NPNXTR
q3 a119 a111 a154 0 PNPXTR
q5 a111 a111 a157 0 PNPXTR
q4 a199 a111 a160 0 PNPXTR
v2 a241 a174 0
v1 a202 a176 0
i9 a0100 a0198 2.5e-6
i5 vcc a148 12e-6
i0 vcc a108 7e-3
f2 0 a203 v2 1.0
f3 0 a205 v2 1.0
f1 0 a205 v1 -2.0
f0 0 a203 v1 2.0
rtm 0 a205 128e3
r29 a222 vee 250
r30 a224 vee 250
r31 vcc a113 250
rtp a203 0 128e3
r32 vcc a115 250
r20 vcc a157 250
r15 a0113 a148 2.5e3
r22 vcc a160 175
r16 a148 a0117 2.5e3
r33 a149 a241 200
rtc a108 vee 14.3 tc1=400e-6 tc2=-5e-6
r21 vcc a154 175
r19 a248 vee 250
r17 a250 vee 175
r18 a252 vee 175
* hiz_limiter 
e500 a5037 0 a5049 0 1.0
e501 a5041 0 a5062 0 1.0
e503 a5045 0 vclmp 0 1.0
v500 a5069 vcm 1.0
i503 vcc vclmp 100e-6
i507 vcc a5062 100e-6
i506 a5068 vee 100e-6
i504 a5049 vee 100e-6
d502 a205 a5037 DIODEideal
d505 a5041 a203 DIODEideal
d506 a203 a5037 DIODEideal
d500 vclmp a5049 DIODEideal
d503 a5041 a205 DIODEideal
d504 a5062 a5068 DIODEideal
r501 a5045 a5066 1000
r503 a5066 a5068 1000
r504 a5069 vclmp 100e3
* Ideal OpAmp
c400 a4060 0 3.2e-12
e400 a4029 0 a4060 0 1.0
g400 a4060 0 vcm a5066 -20e-3
r404 a4060 0 100e3
r406 a4029 a5068 10
** N Buffer Stage
c201 vee a2005 250e-15
c200 vcc a2017 250e-15
q205 a2017 a111 a2040 0 PNPXTR
q202 vee a205 a2017 0 PNPXTR
q200 vee a2005 a2038 0 PNPXTR
q207 a2005 a134 a2029 0 NPNXTR
q203 vcc a205 a2005 0 NPNXTR
q201 vcc a2017 a2060 0 NPNXTR
r205 a0117 a2038 2
r204 a2060 a0117 2
r202 a2029 vee 160
r200 vcc a2040 225
* P Buffer Stage
c301 vee a3005 250e-15
c300 vcc a3017 250e-15
q305 a3017 a111 a3040 0 PNPXTR
q302 vee a203 a3017 0 PNPXTR
q300 vee a3005 a3038 0 PNPXTR
q307 a3005 a134 a3029 0 NPNXTR
q303 vcc a203 a3005 0 NPNXTR
q301 vcc a3017 a3060 0 NPNXTR
r305 a0113 a3038 2
r304 a3060 a0113 2
r302 a3029 vee 160
r300 vcc a3040 225
*//////////////////////////////
** Device Model Parameters
*//////////////////////////////
**
**
.model DIODEideal d(tnom=25.0 is=1e-18)
.model DIODEnoisy d(tnom=25.0 is=1e-18 af=2.0 kf=80e-12)
.model NPNXTR npn(tnom=25.0             is=14.42e-18            bf=121
+                 vaf=200.0             rb=57.00                re=3.000
+                 rc=7.000              cje=206.3e-15           cjc=81.45e-15
+                 kf=480.0e-12          af=2.000)
.model PNPXTR pnp(tnom=25.0             is=18.92e-18            bf=79
+                 vaf=60.00             rb=35.80                re=1.600
+                 rc=3.500              cje=167.4e-15           cjc=126.8e-15
+                 kf=350.0e-12          af=2.000)
*
.ENDS LMH6553

* BEGIN MODEL LMH6554
*
* Rev A, 09/2009
* Rev B, 3/22/2010 - removed 4 resistors that had only 1 connection (r25-r28)in the LMH6554 subcircuit
*
*
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*
*  Model features include: (typical values)
*     closed loop frequency response vs gain
*     output current and voltage limiting
*     input bias current error (common mode)
*     input bias current error (differential mode)
*     input common mode voltage offset
*     slew rate and step response
*     vnoise, referred to the input
*     inoise, referred to the input
*     output balance error vs frequency
*     common mode frequency response
*     harmonic distortion
*     Isupply temco
*     Isupply dependence on supply voltage 
*
*  This model does not capture the enable/disable function
*
*************************************************************
** Top Level Circuit Description
*************************************************************
** Pin Desciptions
*                Positive Supply Voltage Pins
*                |          Negative Supply Voltage Pins
*                |          |        Positive Input Terminal
*                |          |        |   Negative Input Terminal
*                |          |        |   |   Positive Output Terminal
*                |          |        |   |   |   Negative Output Terminal
*                |          |        |   |   |   |   Feedback Positive Terminal
*                |          |        |   |   |   |   |   Feedback Negative Terminal
*                |_____     |____    |   |   |   |   |   |   Output Common Mode Reference Input
*                |     |    |    |   |   |   |   |   |   |   |   Enable/Disable Control Input
*                |     |    |    |   |   |   |   |   |   |   |   |
.subckt lmh6554 vcc1 vcc2 vee1 vee2 vip vim vop vom fbp fbm vcm ven
c2 vip vim 1.8e-12
q3 a0118 a0118 a0130 0 PNP 1
q4 a0187 a0118 a0146 0 PNP 4
q0 a211 a0144 a0125 0 PNP 1
q1 a0144 a0144 a0128 0 PNP 1
q5 a127 a0118 a0143 0 PNP 4
q2 a131 a0144 a0122 0 PNP 1
xoutbufp vcc vee a215 a0145 vop a127 output_stage_lmh6554
xoutbufm vcc vee a217 a0157 vom a0187 output_stage_lmh6554
g1 vcc a124 vcc vee 20e-6
g0 a0158 a0212 a124 0 10e-3
d6 a137 a159 DIODEideal 1
d5 a139 a162 DIODEideal 1
d1 vim a186 DIODEnoisy 1
d3 a131 vim DIODEnoisy 1
d0 vip a214 DIODEnoisy 1
d4 a211 vip DIODEnoisy 1
c0 a215 0 300e-15
c1 a217 0 300e-15
q26 a0171 a0171 a0233 0 NPN 1
q9 a159 vcm a165 0 NPN 1
q30 a165 a0171 a0264 0 NPN 1
q28 a186 a0171 a0229 0 NPN 1
q33 a0157 a0180 a0267 0 NPN 4
q32 a0145 a0180 a0269 0 NPN 4
q29 a0180 a0180 a0124 0 NPN 1
q10 a162 a164 a188 0 NPN 1
q31 a188 a0171 a0262 0 NPN 1
q27 a214 a0171 a0231 0 NPN 1
v3 a0212 a0171 0
v2 a0144 a0158 0
v1 a279 a188 0
v0 a214 a186 0
i9 vip vim 1e-6
i5 vcc a164 7e-6
i0 vcc a124 1e-3
f27 vcc a0180 v3 1
f26 a0118 vee v2 1
g4 vcc a211 a0185 0 1
g5 vcc a131 a0274 0 1
g6 a214 vee 0 a0178 1
g7 a186 vee 0 a0127 1
f2 0 a215 v0 1
f3 0 a217 v0 -1
f1 0 a217 v1 2
f0 0 a215 v1 2
r68 vcc a0125 250
r78 a0262 vee 250
r73 vcc a0130 250
r77 a0264 vee 250
r72 a0229 vee 250
r80 a0267 vee 62.5
r69 vcc a0122 250
r38 fbp vop 1e-3
r7 a0127 0 455e-6
rtm 0 a217 128e3
r44 vee1 vee 1e-6
r24 vcc ven 1e6
r37 vom fbm 1e-3
r71 a0231 vee 250
r31 vcc a137 250
rtp a215 0 128e3
r32 vcc a139 250
r67 vcc a0128 250
r75 vcc a0146 62.5
r15 vop a164 2.5e3
r16 a164 vom 2.5e3
r33 a165 a279 250
r5 a0274 0 455e-6
rtc a124 0 100
r76 vcc a0143 62.5
r79 a0269 vee 62.5
r70 a0233 vee 250
r74 a0124 vee 250
r4 a0185 0 455e-6
r40 vcc2 vcc 1e-6
r41 vcc1 vcc 1e-6
r6 a0178 0 455e-6
r43 vee2 vee 1e-6
.model DIODEideal d(t_measured=25.0 is=1e-18)
.model DIODEnoisy d(t_measured=25.0 is=1e-18 af=2.0 kf=80e-12)
.model NPN npn(t_measured=25.0             is=14e-18               bf=250
+              vaf=200.0             rb=50.00                re=3.000
+              rc=7.000              cje=100e-15             cjc=40e-15
+              cjs=10e-15)

.model PNP pnp(t_measured=25.0             is=18e-18               bf=150
+              vaf=100.00            rb=35                   re=1.500
+              rc=3.500              cje=80e-15              cjc=50e-15
+              cjs=10e-15)
.ends lmh6554
** End of top level circuit definition

****************************************************************************
** sub-circuit descriptions
****************************************************************************

.subckt output_stage_lmh6554 vcc vee in nbias out pbias
e0 a030 0 in 0 1
q14 nbias nbias a030 PNP 2
q0 vee nbias out PNP 8
q12 pbias pbias a030 NPN 2
q1 vcc pbias out NPN 8
.model NPN npn(t_measured=25.0             is=14e-18               bf=250
+              vaf=200.0             rb=50.00                re=3.000
+              rc=7.000              cje=100e-15             cjc=40e-15
+              cjs=10e-15)

.model PNP pnp(t_measured=25.0             is=18e-18               bf=150
+              vaf=100.00            rb=35                   re=1.500
+              rc=3.500              cje=80e-15              cjc=50e-15
+              cjs=10e-15)
.ends output_stage_lmh6554

* BEGIN MODEL LMH6629
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*
* PINOUT ORDER +IN -IN +V -V OUT COMP
* PINOUT ORDER  4   3   8  5  7    6
.SUBCKT LMH6629 4 3 8 5 7 6
*
* SEE BELOW FOR MODEL PROGRAMMING, NOTES AND FEATURES
*
* BEGIN MODEL PROGRAMMING
* THE LINES BELOW ALLOW THE MODEL TO BE SET UP FOR
* DIFFERENT SUPPLY VOLTAGES.
*
* TO PROGRAM FOR SUPPLY VOLTAGE, COMMENT OUT THE GROUP
* OF STATEMENTS YOU DO NOT WANT TO USE. THE DEFAULT
* BELOW IS for 5 VOLT OPERATION.
*
*
* 5.0 VOLT GROUP
* OFFSET
V78 60 50 71E-6
* SLEW
R392 44 46 6E3
R422 44 35 675
* BANDWIDTH
C53 35 42 1.10E-12
C61 35 20 0.60E-12
* END 5.0 VOLT GROUP
* 3.3 VOLT GROUP
* OFFSET
*V78 60 50 97E-6
* SLEW
*R392 44 46 12E3
*R422 44 35 675
* BANDWIDTH
*C53 35 42 1.20E-12
*C61 35 20 0.63E-12
* END 3.3 VOLT GROUP
*
* END MODEL PROGRAMMING
*
* BEGIN MODEL NOTES
* COMP PIN:
* THE COMP MODE PIN HAS A THRESHOLD OF 1.4 VOLTS.
* FOR MODE ZERO (LO), PULL BELOW THRESHOLD OR LEAVE OPEN.
* FOR MODE ONE (HI), PULL ABOVE THRESHOLD
* BUT DO NOT EXCEED VCC. NOTE THAT WHEN COMP PIN
* IS LEFT FLOATING, IT MAY READ A VOLTAGE HIGHER THAN V+,
* BUT THE MODEL BEHAVES ACCORDING TO THE DEFAULT
* STATE WHICH IS COMP LO WHEN LEFT FLOATING.
* SOT23-5 EMULATION:
* SOT23-5 PACKAGE CAN BE EMULATED BY TYING THE COMP
* PIN HIGH.
* END MODEL NOTES
*
* MODEL FEATURES INCLUDE OPEN LOOP GAIN AND PHASE,
* OUTPUT SWING, OUTPUT CURRENT THRU THE SUPPLY RAILS,
* OUTPUT CURRENT LIMIT, CLOAD EFFECTS, RF EFFECTS,
* SLEW RATE, COMMON MODE REJECTION WITH FREQ EFFECTS,
* POWER SUPPLY REJECTION WITH FREQ EFFECTS, INPUT
* VOLTAGE NOISE WITH 1/F, INPUT CURRENT NOISE WITH
* 1/F, INPUT BIAS CURRENT, INPUT COMMON MODE RANGE,
* INPUT OFFSET VOLTAGE WITH TEMPERATURE EFFECTS,
* INPUT CAPACITANCE, COMP PIN FUNCTION INCLUDING
* THRESHOLD AND INPUT CURRENT, AND QUIESCENT CURRENT
* VS VOLTAGE AND TEMPERATURE. SHUTDOWN PIN
* AND ITS FUNCTIONALITY IS NOT INCLUDED IN THE MODEL.
*
Q36 5 9 10 QOP
Q37 8 11 10 QON
D37 7 8 DD
D38 5 7 DD
D39 12 0 DIN
D40 13 0 DIN
I24 0 12 0.1E-3
I25 0 13 0.1E-3
E99 14 0 5 0 1
E100 15 0 8 0 1
D41 16 0 DVN
D42 17 0 DVN
I26 0 16 3E-3
I27 0 17 3E-3
E101 18 3 16 17 3.65E-2
G23 4 18 12 13 8.73E-5
R381 5 8 1400
E102 19 0 15 20 1
E103 21 0 14 20 1
E104 22 0 23 0 1
R382 19 24 1E4
R383 21 25 1E4
R384 22 26 1E4
R385 0 24 0.1
R386 0 25 0.1
R387 0 26 0.1
E105 27 4 26 0 1.8
R388 28 23 10
R389 23 29 10
C48 19 24 3E-12
C49 21 25 3E-12
C50 22 26 115E-12
E106 30 27 25 0 0.05
E107 31 30 24 0 -0.1
Q38 14 32 11 QDP
Q39 15 32 9 QDN
I28 8 5 11.7E-3
I29 15 11 7.7E-4
I30 9 14 7.7E-4
R390 20 33 10
R391 20 32 10
C51 33 20 8E-12
C52 32 20 2.5E-12
E108 34 35 36 0 1
E109 35 37 36 0 1
E110 38 20 35 20 1
D43 39 15 DD
D44 14 40 DD
V73 37 40 1.35
V74 39 34 1.34
I31 0 41 1E-3
D45 41 0 DD
V75 36 41 -0.6551
D46 43 44 DD
D47 44 45 DD
R393 0 44 4.5E5
C54 18 0 0.85E-12
C55 31 0 0.85E-12
R394 10 47 0.25
G24 33 20 35 20 0.1
G25 32 20 33 20 0.1
L3 47 7 0.25E-9
R395 47 7 100
E111 43 38 36 0 2
E112 45 38 36 0 -2
C56 18 31 0.45E-12
G26 44 0 48 49 -6E-3
Q40 48 50 51 QIP
Q41 49 31 52 QIP
R397 51 53 0.1
R398 52 53 0.1
Q42 54 55 56 QIP
Q43 55 55 56 QIP
R399 57 48 50
R400 57 49 50
V76 54 53 0
V77 57 14 -0.3
C58 48 49 1E-13
D48 50 58 DIC
D49 31 58 DIC
E113 29 0 4 59 1
E114 28 0 18 59 1
C59 7 0 0.1P
R401 35 34 1E9
R402 37 35 1E9
R403 3 18 1E9
R404 4 27 1E9
R405 27 30 1E9
R406 30 31 1E9
R407 38 45 1E9
R408 38 43 1E9
G27 4 18 61 62 3.3E-4
R410 0 62 1E3
R411 0 62 1E3
R412 0 61 1E3
R413 0 61 1E3
E116 63 42 64 0 30
E117 65 0 64 0 -30
V79 66 65 15
V80 67 63 -15
R414 63 42 1E18
R415 65 0 1E18
M61 0 67 42 68 PSW L=1.5U W=150U
M62 42 66 0 69 NSW L=1.5U W=150U
R416 68 0 1E12
R417 69 0 1E12
E118 70 46 71 0 30
E119 72 35 71 0 -30
V81 73 72 15
V82 74 70 -15
R418 70 46 1E18
R419 72 35 1E18
M63 35 74 46 75 PSW L=1.5U W=150U
M64 46 73 35 76 NSW L=1.5U W=150U
R420 75 0 1E12
R421 76 0 1E12
E120 77 0 64 0 -1
V84 71 77 1
R423 0 77 1E12
R424 0 77 1E12
R425 0 71 1E12
E121 18 60 36 0 276E-6
V85 15 78 1.65
V86 15 56 -1
D50 79 31 DIC
D51 79 50 DIC
V87 80 14 0.275
E122 78 58 36 0 1.1
E123 79 80 36 0 1.1
E124 20 14 15 14 0.7
R427 0 20 1E12
V88 81 0 1
E125 82 81 36 0 -2
G28 55 14 82 0 5.25E-3
G29 8 5 36 0 -5E-3
Q44 83 84 85 QSW
R430 83 15 100E3
I32 15 86 10E-6
Q45 87 88 85 QSW
Q46 85 86 14 QSW
Q47 86 86 14 QSW
R431 87 15 100E3
E126 89 0 83 87 1
R432 0 89 200E3
R433 14 84 1E6
M65 64 89 0 0 NEN L=1.5U W=1500U
R434 64 90 50E3
V91 90 0 1
C63 83 87 35E-15
R435 6 84 1
C64 84 14 2E-12
C65 6 14 1E-12
C66 64 0 65E-15
I33 15 84 22E-6
V93 88 14 1.4
R436 0 81 1E9
R437 0 78 1E9
R438 0 36 1E9
R439 80 79 1E9
R440 0 82 1E9
R441 60 18 1E9
E127 59 14 15 14 0.7
R442 0 59 1E12
R443 0 59 1E12
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL QON NPN VAF=150 BF=420 IKF=1.5 RE=0.5 RC=1
.MODEL QOP PNP VAF=150 BF=420 IKF=1.5 RE=0.5 RC=1
.MODEL QIP PNP VAF=150 BF=260 IKF=0.005 RB=1.4 RE=0.1 RC=1
.MODEL DVN D KF=4E-13
.MODEL DIN D KF=26E-14
.MODEL DIC D RS=0.1
.MODEL DD D
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL QSW NPN
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMH6629

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	  : LM5025 Active Clamp Voltage Mode PWM Controller
* Last Revision Date : Apr 17, 2009
* Revision Number    :1.1
* E-mail feedback 	  : http://wwwd.national.com/feedback/
* Generated from OrCAD Pspice Ver. 10.5, compatible with Ver. 9.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*<Introduction >
*This document contains the SPICE model, application example for National Semiconductor's LM5025 Active Clamp Voltage Mode PWM Controller. 
*The LM5025 PWM controller contains all of the features necessary to implement power converters utilizing the Active Clamp / Reset technique.
*<LM5025 Model>
*The LM5025 PSPICE Model contains all of the basic features needed to implement single ended primary power converter topologies including;
*- Internal Start-up Bias Regulator 
*- Programmable Line UVLO with Adjustable Hysteresis
*- Voltage Mode Control with Feed-Forward
*- Adjustable Dual Mode Over Crrent Protection 
*- Programmable Overlap or Deadtime 
*- Volt*Second Clamp 
*- Programmable Soft Start 
*- Current Sense with 50nSec Leading Edge Blanking Time for Current Limit
*- Single Resistor Programmable Switching Frequency
*- Oscillator UP/DOWN Sync Capability 
*- 5V Reference Output
*<Assumptions and limitations>
*Model & Example Assumptions;
*- The temperature for this model is 25C
*- ESR and ESL of capacitors are zero.
*- Wire DCR and leakage inductances of transformer are zero.
*- No parasitic elements of package. 
*Some functions/characteristics of LM5025 are not included in this model;
*- Thermal shutdown 
*Some characteristics of LM5025 are included but not optimized
*- Gate driver capability 
*- Power consumption of controller  
*- Synchronous pulse reqirements
*Also AGND&PGND pin of LM5025 is internally tied to GND (node number 0)
*<Note>
*-To run the simulation a simulation profile should be added first--> click 'New Simulation Profile' 
*-The simulation takes around 2~4min per 1mSec simulation on a 1.7GHz machine.
*-User can select LM5025/25A/25B/25C by selecting 'IC' of parameter input. 
*-SYNC input can be tied to GND through a resistor as it is not used. 
*-Vsupply should have a slope lower than 150V/Sec 
*-Pin name of pin#5 is 'TIME' in the datasheet
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

.SUBCKT LM5025 VIN RAMP CS1 CS2 TIMESET REF VCC OUTA OUTB SS COMP RT SYNC UVLO PARAMS: IC=0
*-For LM5025 device, set IC=0
*-For LM5025A device, set IC=1
*-For LM5025B device, set IC=2
*-For LM5025C device, set IC=3
Eleb1 F8 0 F9 0 1
Essbuf SS2 0 VALUE { V(SS) }
Rsu6 CS22 CS23 500  
Cq3 F2 0 3E-12 IC=5 
Ru6 UU4 UU5 500  
Rq11 F11 F12 500  
Cu2 UV6 0 3E-12 IC=0 
Sdiode4 SSINT 5VT SSINT 5VT SWCLAMP
Sclamp1 CLK_DUTY 0 0 CLK_DUTY SWCLAMP
Ctt QD 0 1E-9 IC=0 
Sdiode1 SYNC_COMP SYNC_DOMINENT SYNC_COMP SYNC_DOMINENT SWCLAMP
Rq8 SET1 ONEND1 500  
Rcs2f CS2 CS2INT { IF(IC==0,1,2E3) }  
Csu7 CS26 0  3E-12 IC=0 
Rvcc6 0 REF 5E3  
Rob GOB GOB2 500  
Csd2 SDIS2 0 3E-12 IC=0 
Rsd2 SDIS2 SDIS3 500  
Csu5 ZCS2TRIG 0 3E-12 IC=5 
Guvlohys 0 UVLO VALUE { if(V(VINUV)>2.5, 20u, 0) }
Cq1 CLK 0 3E-12 IC=0 
Evccuv5 UU3 0 VALUE { if(V(REF)<3.5,5,0) }
Eoffend OFFEND 0 VALUE { if(V(CLK_DUTY)>1 ,5,0) }
Edrv RESET3 0 VALUE { IF(IC==0,if(V(rampint)>3.25 |
+  V(rampint)>V(COMP)| v(cs1int)>0.25 |
+  V(Zcs2trig)<2.5,5,0),IF(IC==1,if(V(rampint)>3.25 | V(rampint)>V(COMP)|
+  v(cs1int)>0.5 | V(Zcs2trig)<2.5,5,0),IF(IC==2,if(V(rampint)>3.25 |
+  V(rampint)>V(COMP)| v(cs1int)>0.25 | V(Zcs2trig)<2.5,5,0),if(V(rampint)>3.225
+  | V(rampint)>V(COMP)| v(cs1int)>0.5 | V(Zcs2trig)<2.5,5,0)))) }
Rr2 ZMAXONTRIG R5 500  
Ric1 SYNC_INT SYNC 1000  
Evccuv2 UV7 0 VALUE { if(V(VCCINT)>7.48,5,0) }
Rdum5 TIMESET 0 10E6  
Ecs21 CS21 0 VALUE { if(V(CS22)>2.5 | V(ZCS2TRIG)>2.5,0,5) }
Rq10 RESET2 RESET3 500  
Rvdd2 REF2 REF3 1 
Evcc3 VCC1 0 TABLE { V(VIN) } ( (0,0)(4.9,0)(5.0,2.2)(10.5,7.6) )
Evcc4 VCC2 0 VALUE { IF(IC==0,if(V(VINUV)>2.5, V(VCC1), 0),V(VCC1)) }
Sssdis1 SSDIS2 0 5VT ZSSDISTRIG SW5K
Cu3 VCCUV 0 3E-12 IC=0 
Cu4 UV4 0  3E-12 IC=5 
Evccuv3 UV1 0 VALUE { if(V(UV2)>2.5 | V(UV4)>2.5,0,5) }
Evccuv4 UV5 0 VALUE { if(V(VCCUV)>2.5 | V(UV6)>2.5,0,5) }
Rq5 SYNC_COMP F4 500  
Ccs2f CS2INT 0 3E-12 IC=0 
Cof OUTOFF 0 3E-12 IC=0 
Rsu4 SC4 SC5 500  
Rq4 SET ONEND 500  
Ggateloss VIN 0 VALUE { I(VVCC) }
Rcs2dis1 CS2 CSDIS1  40  
Eob GOB2 0 VALUE { If(v(outoff)<2.5 & (v(H_Iss)>2.5 | (v(H_Iss)<2.5 & v(Zssdistrig)>2.5)),
+  If(I(VTIME)>0, V(oa), 5-V(oa)),0) }
Csd3 ZSSDISTRIG 0 3E-12 IC=5 
Ecs24 CS27 0 VALUE {
+  IF(IC==0,if(V(CS2INT)>0.25,5,0),if(V(CS2INT)>0.5,5,0)) }
Eoffend1 OFFEND1 0 VALUE { if(V(SYNC_INT)<1,5,0) }
Rvcc7 0 VCC4 5E3  
Cvcc6 VCC4 0 3E-12 IC=0 
Rvcc4 VCC2 VCC3 1  
Essdis1 SDIS11 0 VALUE { if(V(ZCS2TRIG)<2.5 | V(OUTOFF)>2.5, 5,0) }
Cu7 UU2 0 3E-12 IC=0 
Ru2 UV6 UV7 500  
Rdum1 0 SYNC_INT 1E6  
Ru7 UU2 UU3 500  
Er3 R3 0 VALUE { IF(IC==3,if(V(RAMPINT)>3.225,5,0),if(V(RAMPINT)>3.25,5,0)) }
Cr3 R2 0  3E-12 IC=0 
Csync SYNC_DOMINENT 0 70E-12 IC=0 
VRT RTN1 RT 0
Ecs23 CS25 0 VALUE { if(V(CS24)>2.5 | V(CS26)>2.5,0,5) }
V5VT 5VT 0 5
Rvdd3 0 REF3 5E3  
Gramp2 0 CLK_DUTY VALUE { IF(IC==0,if ( v(clk)>2.5 |
+  v(sync_dominent)>1, 0,-3.1*I(VRT)*5/4/2),IF(IC==1,if ( v(clk)>2.5 |
+  v(sync_dominent)>1, 0,-3.1*I(VRT)*5/4/2),IF(IC==2,if ( v(clk)>2.5 |
+  v(sync_dominent)>1, 0,-2.65*I(VRT)*4/3/2),if ( v(clk)>2.5 |
+  v(sync_dominent)>1, 0,-3.2*I(VRT)*10/9/2)))) }
Rq7 F5 F6 500  
Eset F3 0 VALUE { if(V(CLK)>2.5 | V(SET)>2.5,0,5) }
Rrampdis RAMP RAMPDIS2 40  
Rrampdis2 0 RAMPDIS3 1E3  
Ruvlodum 0 UVLO 10E6  
Eset2 F12 0 VALUE { if(V(Q)>2.5 | V(CLK)>2.5,0,5) }
Rssdis3 SDIS10 SDIS11 500  
Cvcc7 VCC3 0 3E-12 IC=0 
Coa GOA 0  3E-12 IC=0 
VVCC VCC4 VCC5 0
Rpu REF COMP  { IF(IC==2,1E6,5E3) }  
Rdum2 0 SYNC 250E3  
Eonend1 ONEND1 0 VALUE { if(V(SYNC_INT)>2,5,0) }
Esu3 SC3 0 VALUE { if(V(ZCS2TRIG)<2.5,5,0) }
Rsu7 CS26 CS27  500  
Cu8 UU6 0 3E-12 IC=0 
Cq2 RESET 0 3E-12 IC=0 
Csu2 SC2 0 3E-12 IC=0 
Cu6 UU4 0 3E-12 IC=5 
Esd1 SDIS1 0 VALUE { if(V(SDIS2)>2.5 | V(ZSSDISTRIG)>2.5,0,5) }
Scs2dis CSDIS1 0 CSDIS2 0 SW5K
Scs2dis2 CSDIS4 0 CSDIS2 0 SW5K
Gdt 0 QD VALUE { if(I(VTIME)>0,if(V(Q1)>2.5
+  ,abs(I(VTIME))/(2.8E-3-1.2*abs(I(VTIME))/2.5),-1*abs(I(VTIME))/(2.8E-3-1.2*abs(I(VTIME))/2.5)),if(V(Q1)>2.5
+  ,abs(I(VTIME))/(2.9E-3+20*abs(I(VTIME))/2.5),-1*abs(I(VTIME))/(2.9E-3+20*abs(I(VTIME))/2.5))) }
Rsu8 CS24 CS21 500  
Rr3 R2 R3 500  
G2 0 REF TABLE { V(REF3, REF) } ( (0,0)(0.3,0.02) )
Cr4 R6 0 3E-12 IC=0 
Ert1 RTN1 0 TABLE { V(REF,0) } ( (0,0) (2,2) )
Ru3 VCCUV UV1 500  
Cq7 F5 0 3E-12 IC=5 
Cssdis3 SDIS10 0 3E-12 IC=0 
Rsu2 SC2 SC3  500  
VTIME RTIMEN1 TIMESET 0
Rpd COMP COMPSS  6.74E3  
Tleb F7 0 F8 0 Z0=1 TD=50E-9  
Roa GOA GOA2  500  
Ereset2 F10 0 VALUE { if(V(RESET2)>2.5 | V(F11)>2.5,0,5) }
Evccuv6 UU7 0 VALUE { if(V(REF)>4,5,0) }
Csu3 SC6 0 3E-12 IC=0 
Rdum3 RT 0 10E6  
Cvdd2 REF3 0 3E-12 IC=0 
Evcc5 REF2 0 VALUE { IF(IC==0,if(V(VCCUV)>2.5, V(REF1), 0),V(REF1)) }
Cr2 ZMAXONTRIG 0 3E-12 IC=5 
Cq10 RESET2 0 3E-12 IC=0 
Esd2 SDIS9 0 VALUE { if(V(SDIS7)>2.5 | V(SDIS10)>2.5,0,5) }
Cq5 SYNC_COMP 0 3E-12 IC=0 
Evccuv7 UU1 0 VALUE { if(V(UU2)>2.5 | V(UU4)>2.5,0,5) }
Rvdd4 0 VCC3 1.8E3  
V1V RAMPINT RAMP 1
Eor OA 0 VALUE { if(V(QD)>2.5 | V(Q1)>2.5,5,0) }
Csu8 CS24 0 3E-12 IC=0 
Csu4 SC4 0 3E-12 IC=5 
Ru8 UU6 UU7 500  
Er1 R1 0 VALUE { if(V(R2)>2.5 | V(ZMAXONTRIG)>2.5,0,5) }
Esd3 SDIS3 0 VALUE { if(V(SSINT)<0.1,5,0) }
Eoa GOA2 0 VALUE { If(v(outoff)<2.5 & (v(H_Iss)>2.5 | (v(H_Iss)<2.5&v(Zssdistrig)>2.5)),V(ob),0) }
Rssdis5 SSINT SS 1E3  
Ert2 RTIMEN1 0 TABLE { V(REF,0) } ( (0,0) (2.5,2.5) )
Er4 R7 0 VALUE { if(V(CLK)>2.5,5,0) }
Rq2 RESET OFFEND 500  
Ecsdis1 CSDIS3 0 VALUE { IF(IC==0,if(V(outoff)>2.5| V(LEB)>2.5 | V(goa)<2.5, 5,0),if(V(outoff)>2.5, 5,0)) }
Esu1 SC1 0 VALUE { if(V(SC2)>2.5 | V(SC4)>2.5,0,5) }
Rcs1dis1 CS1 CSDIS4 40  
Cssdis4 SSINT 0 3E-12 IC=0 
Euvlo U1 0 VALUE { if(V(UVLO)>2.5,5,0) }
Rvindummy1 VIN 0 137E3  
Rsd1 SDIS7 SDIS1 500  
Rq9 Q F10 500  
Evccuv8 UU5 0 VALUE { if(V(REFUV)>2.5 | V(UU6)>2.5,0,5) }
Eoutoff OF1 0 VALUE { if(V(vinuv)<2.5 | V(vccuv)<2.5 | V(refuv)<2.5,5,0)}
Rvccint2 VCCINT VCC 10E-3  
Ereset F1 0 VALUE { if(V(RESET)>2.5 | V(F2)>2.5,0,5) }
Esu4 SC7 0 VALUE { if(V(goa2)>2.5 | V(OUTOFF)>2.5,5,0) }
Gramp1 0 CLK_DUTY VALUE { if(V(set1)<4 & V(onend1)>1,-0.4,0) }
Eset1 F6 0 VALUE { if(V(SYNC_COMP)>2.5 | V(SET1)>2.5,0,5) }
Rvcc5 VCC6 VCC 1  
Er2 R5 0 VALUE { if(V(R4)>2.5 | V(R6)>2.5,0,5) }
Ccs1f CS1INT 0 3E-12 IC=0 
Rr4 R6 R7 500  
Sdiode3 VCC5 VCC7 VCC5 VCC7 SWCLAMP
Gss1 0 SSINT VALUE { IF(IC==3, if(V(H_ISS) > 2.5, 90E-6, 1E-6 ), if(V(H_ISS)>2.5, 22E-6, 1E-6 ) ) }
Cq6 RESET1 0 3E-12 IC=0 
Ru5 VINUV U1 500  
Rcs2dis CSDIS2 CSDIS3 500  
Rleb2 F7 0 1  
Esu2 SC5 0 VALUE { if(V(H_ISS)>2.5 | V(SC6)>2.5,0,5) }
Ru9 REFUV UU1 500  
Sdiode2 COMP SS2 COMP SS2 SWCLAMP
Era1 RAMPDIS4 0 VALUE { if(V(CLK)>2.5 | V(ZMAXONTRIG)>2.5 |
+  V(Zssdistrig)<2.5,5,0) }
Eand OB 0 VALUE { if(V(QD)>2.5 & V(Q1)>2.5,5,0) }
Rsu3 SC6 SC7 500  
Csd1 SDIS7 0 3E-12 IC=0 
Crampdis1 RAMPDIS3 0 3E-12 IC=0 
Rvccint1 VCC7 VCCINT  100E-3  
Ru4 UV4 UV5 500  
Rq6 RESET1 OFFEND1 500  
Cq9 Q 0 3E-12 IC=0 
Cq11 F11 0 3E-12 IC=5 
Cramp CLK_DUTY 0  1n IC=0 
Rr1 R4 R1 500
Rleb F9 goa2 500 
Sdriverha VCC OUTA GOA 0 SWdriverHa
Sdriverhb VCC OUTB GOB 0 SWdriverHb
Cu5 VINUV 0 3E-12 IC=0 
Cvcc8 REF 0 3E-12 IC=0 
Givcc1 VCC6 0 TABLE { V(VCC) } ( (0,0) (7.5,0.0042)  )
G4 0 VCC4 TABLE { IF(IC==3,V(VCC3,VCC4),0) } ( (0,0)(0.3,0.025) )
G1 0 VCC4 TABLE { V(VCC3, VCC4) } ( (0,0)(0.3,0.025) )
Stt2 QD 5VT QD 5VT SWCLAMP
Ccs2dis CSDIS2 0 3E-12 IC=0 
Rsu1 H_ISS SC1 500  
Rof OF1 OUTOFF 500  
Cssdis5 VCC6 0 3E-12 IC=0 
Cu9 REFUV 0 3E-12 IC=0 
Eonend ONEND 0 VALUE { if ( ( V(CLK_DUTY) < 0) | V(SYNC_COMP)>2.5 ,5,0) }
Rsu5 ZCS2TRIG CS25 500  
Cssdis6 SSDIS1 0 3E-12 IC=0 
Rq1 CLK F1 500  
Cr1 R4 0 3E-12 IC=0 
Srampdis RAMPDIS2 0 RAMPDIS3 0 SW5K
Cleb F9 0 3E-12 IC=0 
Evccuv1 UV3 0 VALUE { if(V(VCCINT)<6.2,5,0) }
Ea Q1 0 VALUE { if(V(Q)>2.5 & V(CLK)<2.5,5,0) }
Cob GOB 0 3E-12 IC=0 
Rsd3 ZSSDISTRIG SDIS9 500  
Rrampdis1 RAMPDIS3 RAMPDIS4 500  
Stt QD 0 0 QD SWCLAMP
Sdriverlb OUTB 0 GOB 0 SWdriverLb
Eleb LEB 0 VALUE { if(V(F7)<2.5 & V(F9)>2.5,5,0) }
Cq4 SET 0 3E-12 IC=0 
Sdriverla OUTA 0 GOA 0 SWdriverLa
Cu1 UV2 0 3E-12 IC=0 
Cq8 SET1 0 3E-12 IC=0 
Cvccint1 0 VCCINT 10E-12 IC=0 
Rq3 F2 F3 500  
G3 COMPSS 0 TABLE { V(REF, 0) } ( (0,0)(5,10E-6) )
Ecs22 CS23 0 VALUE { if(V(ZSSDISTRIG)<2.5 & V(LEB)<2.5,5,0) }
Csu1 H_ISS 0 3E-12 IC=0 
Gramp3 0 CLK_DUTY VALUE { IF(IC==0 , if(v(clk)>2.5,3.1*I(VRT)*5 ,
+  -3.1*I(VRT)*5/4/2) , IF(IC==1 , if(v(clk)>2.5 , 3.1*I(VRT)*5 ,
+  -3.1*I(VRT)*5/4/2) , IF(IC==2 , if(v(clk)>2.5 , 2.65*I(VRT)*4 ,
+  -2.65*I(VRT)*4/3/2) , if(v(clk)>2.5 , 3.2*I(VRT)*10 ,
+  -3.2*I(VRT)*10/9/2)))) }
Csu6 CS22 0 3E-12 IC=0 
Rssdis2 SS SSDIS1 {IF(IC==3,40,500)}   
Rssdis4 SSDIS1 SSDIS2 {IF(IC==3,40,500)}  
Evdd1 REF1 0 TABLE { V(VCC) } ( (0,0) (6.2,5) )
Ru1 UV2 UV3 500  
Ereset1 F4 0 VALUE { if(V(RESET1)>2.5 | V(F5)>2.5,0,5) }
Rcs1f CS1 CS1INT  {IF(IC==0,1,2E3)}  
Rres1 RES1 RES2 500  
Rres2 RES3 RES4 500  
Rres3 ZRESTART RES5 500  
Rres4 RES6 RES7 500  
Cres1 RES1 0 3E-12 IC=0 
Cres2 RES3 0 3E-12 IC=0 
Cres3 ZRESTART 0 3E-12 IC=5 
Cres4 RES6 0 3E-12 IC=0 
Esu5 RES4 0 VALUE { if(V(COMP)<0.05,5,0) }
Esu6 RES7 0 VALUE { if(V(CLK)>2.5,5,0) }
Esu8 RES5 0 VALUE { if(V(RES1)>2.5 | V(RES6)>2.5,0,5) }
Esu7 RES2 0 VALUE { if(V(RES3)>2.5 | V(ZRESTART)>2.5,0,5) }

RSdiode4 SSINT 5VT 1000E6
RSdriverla GOA 0 1000E6
RSdriverlb GOB 0 1000E6
RStt 0 QD 1000E6
RSrampdis RAMPDIS3 0 1000E6
RStt2 QD 5VT 1000E6
RSdriverha GOA 0 1000E6
RSdiode2 COMP SS2 1000E6
RSdiode3 VCC5 VCC7 1000E6
RScs2dis CSDIS2 0 1000E6
Rcs2dis2 CSDIS2 0 1000E6
RSclamp1 0 CLK_DUTY 1000E6
RSdiode1 SYNC_COMP SYNC_DOMINENT 1000E6
RSssdis1 5VT ZSSDISTRIG 1000E6
RSdriverhb GOB 0 1000E6

Ceric1 vcc5 0 3E-12 IC=0
Ceric2 vcc7 0 3E-12 IC=0


.MODEL SW5K VSWITCH RON=1 ROFF=1MEG VON=1V VOFF=0V
.MODEL SWCLAMP VSWITCH (RON=0.001 ROFF=10E6 VON=0.01 VOFF=0) 
.MODEL SWdriverHa VSWITCH RON=3 ROFF=1E6 VON=2.6V VOFF=2.4V
.MODEL SWdriverLa VSWITCH RON=1E6 ROFF=3 VON=2.6V VOFF=2.4V
.MODEL SWdriverHb VSWITCH RON=6 ROFF=1E6 VON=2.6V VOFF=2.4V
.MODEL SWdriverLb VSWITCH RON=1E6 ROFF=6 VON=2.6V VOFF=2.4V
.ENDS LM5025

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
*CLC5632 MACROMODEL
*PINOUT ORDER -IN +IN VCC VEE OUT
*PINOUT ORDER  56  3   7   4   6
.SUBCKT CLC5632 56 3 7 4 6
* !!!!!!!!
* NOTE !!! ADJUST VALUES BELOW PER TOTAL SUPPLY VOLTAGE
* AND GAIN ACCURACY
* !!!!!!!!
* UNADJUSTED MODEL IS FOR 10 VOLTS TOTAL SUPPLY
* AND 0.3 PERCENT
*
* BEGIN ADJUSTMENTS FOR SUPPLY VOLTAGE AND GAIN ACCY
*
* TOTAL SUPPLY VOLTAGE    F1      R9     C7     C8
*              5 VOLTS  1.55      871   80P    45P
*             10 VOLTS  1.70      616   60P    32P
*
* FOR  5 VOLTS TOTAL
* USE THESE FOUR LINES
*F1 0 11 V10 1.55
*R9 11 23 871
*C7 14 0 80E-12
*C8 19 0 45E-12
*
* FOR  10 VOLTS TOTAL
* USE THESE FOUR LINES
F1 0 11 V10 1.70
R9 11 23 616
C7 14 0 60E-12
C8 19 0 32E-12
*
* SET GAIN ACCY (RESISTOR MATCHING)
* DEFAULT BELOW IS 0.3 PERCENT
RGIN 56 2 1003
RGFB 2  6 1000
*
* END ADJUSTMENTS
*
RD 56 0 1E9
R8 11 0 3.3E5
V3 7 5 1.5
V4 1 4 1.5
V5 54 2 0.003
D1 1 54 D1M
D2 54 5 D1M
D3 3 5 D1M
D4 1 3 D1M
R1 3 0 500E3
R2 29 0 500
R6 25 0 500
R18 31 0 500
E10 45 46 3 0 0.998
E6 43 0 30 0 1
E7 28 0 32 0 1
E8 8 0 26 0 1
V10 45 39 0
R3 54 49 90
C2 39 0 0.1E-12
C3 3 0 1.45E-12
V13 9 0 0
E2 23 13 37 0 1
RGN 37 0 1E15
D6 11 12 D6M
E1 12 0 23 0 1.0
C6 23 9 2.1E-12
G3 0 14 23 0 0.1
R10 14 0 10
G4 0 19 14 0 0.1
R11 19 0 10
I1 0 40 1.068E-4
D10 12 11 D6M
I5 0 41 1.068E-4
E3 22 23 37 0 1
I3 0 38 1E-3
Q9 7 18 27 Q9M
R14 24 16 1000E6
R15 55 16 1000E6
G6 0 26 16 0 2.5E-12
D8 34 7 D8M
Q10 7 19 17 Q10M
Q11 4 17 27 Q11M
D5 38 0 D5M
V11 37 38 -0.71465
R16 26 25 1
L1 25 0 3.2E-7
C4 27 0 2E-12
D17 40 0 D9M
Q12 4 19 18 Q12M
D19 41 0 D16M
G7 0 32 0 4 1.8E-3
R21 20 6 1000
G8 0 30 0 7 1.8E-3
R24 30 29 1
L2 29 0 8E-7
R25 32 31 1
L3 31 0 8E-7
I6 0 42 1.068E-4
I2 0 44 1.068E-4
D20 42 0 D9M
I7 17 4 280E-6
D15 4 36 D15M
I10 7 18 280E-6
D21 44 0 D16M
E4 10 0 0 33 1E6
R29 33 43 1
R30 33 28 1
R31 33 8 1
R32 10 33 1
G1 0 3 44 42 0.00175
L5 49 39 4E-9
G2 0 2 41 40 0.00217
R4 10 46 1000E6
I11 0 47 1.068E-4
I12 0 48 1.068E-4
D9 47 0 D9M
E5 10 46 48 47 0.780
D16 48 0 D16M
V9 34 22 1.0
V12 13 36 1.0
L4 20 6 2E-9
R20 49 39 25
R27 27 20 24
I8 0 2 3E-6
I9 3 0 5E-6
C1 54 0 1.4E-12
I4 7 4 1.96E-3
R13 7 4 25E3
E12 24 0 54 0 1
E13 55 0 3 0 1
.MODEL D1M D (IS=1E-16)
.MODEL D6M D (IS=5.002E-16)
.MODEL Q9M NPN (BF=500)
.MODEL D8M D (IS=1E-15)
.MODEL D15M D (IS=1E-15)
.MODEL Q10M NPN (BF=500)
.MODEL Q11M PNP (BF=500)
.MODEL D5M D (IS=7E-9 M=.333 N=1.67
+ RS=2.95E-01 TT=2.88E-09 VJ=.75)
.MODEL D9M D (BV=100V CJO=4E-12 IS=1E-16
+ KF=0.28E-15 M=.45 N=2 RS=.8 TT=6E-09 VJ=.6V)
.MODEL Q12M PNP (BF=500)
.MODEL D16M D (BV=100V CJO=4E-12 IS=1E-16
+ KF=0.28E-15 M=0.45 N=2 RS=0.8 TT=6E-09 VJ=0.6V)
.ENDS

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	  : LM5020-1 
* Last Revision Date : Mar 19, 2010
* Revision Number    :1.1
* E-mail feedback 	  : http://wwwd.national.com/feedback/
* Generated from OrCAD Pspice Ver. 10.5, compatible with Ver. 9.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*Assumptions and limitations;
*1) Model & Example Assumptions;
*The temperature for this model is 25C
*ESR and ESL of capacitors are zero
*Wire DCR and leakage inductances of transformer are zero
*No parasitic elements of package
*2)Some functions/characteristics are not included in this model;
*Thermal shutdown 
*Oscillator synchronization 
*3)Some characteristics are included but not optimized;
*Gate driver capability 
*Power consumption of controller  
*VCC regulator current limit 
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

.SUBCKT LM5020-1 VIN FB COMP VCC OUT SS RT CS UVLO

Sdriverl OUT 0 GL1 0 SWdriverL 
Sdriverh VCC OUT GH1 0 SWdriverH 
Cq2 GL1 0  3p IC=0 
Cq3 GH1 0  3p IC=0 
Rq2 GH1 GH2  500  
Rq3 GL1 GL2  500  
E8 GL2 0 VALUE { if(V(uv1)>2.5 & V(uv2)>2.5 & V(err1)>2.5 & V(maxduty)>2.5,0,5) }
E6 GH2 0 VALUE { if(V(uv1)>2.5 & V(uv2)>2.5 & V(err1)>2.5 & V(maxduty)>2.5,5,0) }

Rq1 UV2 U1  500  
Cq1 UV2 0  3p IC=0 
Rqz1 U3 U2  500  
Cqz1 U3 0  3p IC=5 
Rq7 U5 U7  500  
Cq6 U4 0  3p IC=0 
Rq6 U4 U6  500  
Cq7 U5 0  3p IC=0 
Evccuv1 U6 0 VALUE { if(V(VCC)<6,5,0) }
Evccuv3 U1 0 VALUE { if(V(U4)>2.5 | V(U3)>2.5,0,5) }
Evccuv4 U2 0 VALUE { if(V(UV2)>2.5 | V(U5)>2.5,0,5) }
Evccuv2 U7 0 VALUE { if(V(VCC)>7.5,5,0) }

Rq5 UV1 U8  500  
Cq5 0 UV1  3p IC=0 
Guvlohys 0 UVLO VALUE { if(V(uv1)>2.5, 20u, 0) }
Euvlo U8 0 VALUE { if(V(UVLO)>1.25,5,0) }

Rq ERR1 F3  500  
Cq ERR1 0  3p IC=0 
Cqz F2 0  3p IC=5 
Rqz F2 F4  500  
Cq4 RESET 0  100p IC=0 
Rq4 RESET F5  500  
Ereset F3 0 VALUE { if(V(RESET)>2.5 | V(F2)>2.5,0,5) }
Ecomp F55 0 VALUE { if(V(csramp)>V(comp2) | V(csramp)>0.5 ,5,0) }
Eset F4 0 VALUE { if(V(ERR1)>2.5 | V(PULSEDCLKLEB)>2.5,0,5) }
Dhys F55 F5 D5K
Rhys RESET 0 5k

Rvcc2 VCC2 VCC3  1  
Cvcc2 VCC3 0  3p IC=0.77 
Rvdd1 VDD1 VDD  1  
Cvdd1 VDD 0  3p IC=0 
Dvcc VCC4 VCC D5K 

Rvcc3 VCC VCC6 1
Givcc VCC6 0 TABLE { V(VCC) } ( (0,0) (7.5,0.003) )
 
Dss SS vclamp D5K
EMAX vclamp 0 VALUE {V(vdd)}
VRT RT1 RT 0
Gss 0 SS VALUE { if(V(uv1)<2.5 | V(uv2)<2.5,0, V(vdd)*2E-6) }
Evcc2 VCC2 0 VALUE { if(V(uv1)>1, V(vcc1), 0.77) }
Evcc1 VCC1 0 TABLE { V(VIN) } ( (0, 0.77) (4.5, 0.77) (10.8, 8.57) )
Evdd VDD1 0 TABLE { V(VCC) } ( (5.3,0.0) (7.5,5) )
Ert RT1 0 TABLE { V(vdd) } ( (0,0) (2,2) )
Rssdis SS SSdis 200
Sssdis SSdis 0 ssdiscont 0 S5K
Rssdis1 ssdiscont ssdiscont1 200
Cssdis2 ssdiscont 0 3p IC=0
Essdis ssdiscont1 0 VALUE { if(V(uv1)<2.5 | V(uv2)<2.5, 5,0) }
Rvddp VDD 0 5E3

Ruvlodummy UVLO 0 10Meg
Rvindummy VIN 0 192k

VVCC VCC5 VCC4 0
Ggateloss VIN 0 VALUE {I(VVCC)}

Gldo 0 VCC5 TABLE { V(VCC3,VCC4) } ( (0,0) (0.3,0.02) )
Cvcc3 VCC5 0  3p IC=0.77 

Cic1 COMP2 0  4.8p IC=0 
Ric2 COMP2 0  5k  
Ric3 COMP2 C1  10k  
Dic4 C2 C1 Dcomp 
Dic5 COMP C2 Dcomp 

Dic7 vclampgnd COMP D5K 
Dea2 vclampgnd C4 D5K 
Eclampgnd vclampgnd 0 TABLE { V(vdd) } ( (0,0) (0.77,0.77) ) 

Ric6 VDD COMP  5k  
Dic8 COMP C3 D5K 
Ess C3 0 SS 0 1
Ggnamp COMP 0 C4 0 0.004
Dea1 C4 vclamp D5K 

Rbw C4 0  1
Cbw C4 0  0.0796u IC=0 
Gea 0 C4 VALUE { if(V(Vdd)>4.5, (V(C12)-V(POS))*200,0) }
Ereference POS 0 TABLE { V(vdd) } ( (0,0) (1.25,1.25) )
Rfbd1 C12 0  10Meg  
Rq11 C12 FB  1  
Radd CSRAMP CSRAMP1 200
Ric10 CSRAMP1 CS  2k 
Cq10 PULSEDCLKLEB 0  3p IC=0 
Ric11 CS 0  43k  
Rq10 PULSEDCLKLEB C6  500  

Rq12 MAXDUTY C13  500  
Cq12 MAXDUTY 0  3p IC=0 
Ric12 C8 0  1  
Rq9 C7 C9  500  
Cq9 C7 0  3p IC=0 
Cramp RAMP 0  7.9p IC=0 

Gramp1 0 CSRAMP VALUE {V(RAMP)*50E-6} 

Gramp2 0 RAMP VALUE { I(VRT)/40 }
Eramp3 C10 0 MAXDUTY 0 1
Sramp RAMP 0 C7 0 S5K
E13 C9 0 VALUE { if( ( V(MAXDUTY)>4.5 & V(PULSEDCLKLEB)<1 ) ,0,5) }
Sleb CSRAMP1 0 PULSEDCLKLEB 0 Sleb 
Eosc1 C6 0 VALUE { if(V(C8)<2.5 & V(MAXDUTY)>2.5,5,0) }
T1 C8 0 C10 0 Z0=1 TD=50n  

E12 C13 0 VALUE { if(V(OSC)>-0.92,5,0) }

Eosc OSC 0 VALUE { if(V(vdd)>4.5,sin(1.988E10*i(VRT)*TIME),0) }

.MODEL D5K D IS=1E-14 CJO=0 VJ=1
.MODEL SWdriverH VSWITCH RON=5 ROFF=1MEG VON=1V VOFF=0V
.MODEL SWdriverL VSWITCH RON=2.6 ROFF=1MEG VON=1V VOFF=0V
.MODEL S5K VSWITCH RON=1 ROFF=1MEG VON=1V VOFF=0V
.MODEL Dcomp D IS=1E-20 CJO=0 VJ=1.1
.MODEL Sleb VSWITCH RON=35 ROFF=1MEG VON=1V VOFF=0V
.ENDS LM5020-1

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	  : LM5020-2 
* Last Revision Date : Feb 18, 2009
* Revision Number    :1.0
* E-mail feedback 	  : http://wwwd.national.com/feedback/
* Generated from OrCAD Pspice Ver. 10.5, compatible with Ver. 9.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*Assumptions and limitations;
*1) Model & Example Assumptions;
*The temperature for this model is 25C
*ESR and ESL of capacitors are zero
*Wire DCR and leakage inductances of transformer are zero
*No parasitic elements of package
*2)Some functions/characteristics are not included in this model;
*Thermal shutdown 
*Oscillator synchronization 
*3)Some characteristics are included but not optimized;
*Gate driver capability 
*Power consumption of controller  
*VCC regulator current limit 
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

.SUBCKT LM5020-2 VIN FB COMP VCC OUT SS RT CS UVLO

Sdriverl OUT 0 GL1 0 SWdriverL 
Sdriverh VCC OUT GH1 0 SWdriverH 
Cq2 GL1 0  3p IC=0 
Cq3 GH1 0  3p IC=0 
Rq2 GH1 GH2  500  
Rq3 GL1 GL2  500  
E8 GL2 0 VALUE { if(V(uv1)>2.5 & V(uv2)>2.5 & V(err1)>2.5 & V(maxduty)>2.5,0,5) }
E6 GH2 0 VALUE { if(V(uv1)>2.5 & V(uv2)>2.5 & V(err1)>2.5 & V(maxduty)>2.5,5,0) }

Rq1 UV2 U1  500  
Cq1 UV2 0  3p IC=0 
Rqz1 U3 U2  500  
Cqz1 U3 0  3p IC=5 
Rq7 U5 U7  500  
Cq6 U4 0  3p IC=0 
Rq6 U4 U6  500  
Cq7 U5 0  3p IC=0 
Evccuv1 U6 0 VALUE { if(V(VCC)<6,5,0) }
Evccuv3 U1 0 VALUE { if(V(U4)>2.5 | V(U3)>2.5,0,5) }
Evccuv4 U2 0 VALUE { if(V(UV2)>2.5 | V(U5)>2.5,0,5) }
Evccuv2 U7 0 VALUE { if(V(VCC)>7.5,5,0) }

Rq5 UV1 U8  500  
Cq5 0 UV1  3p IC=0 
Guvlohys 0 UVLO VALUE { if(V(uv1)>2.5, 20u, 0) }
Euvlo U8 0 VALUE { if(V(UVLO)>1.25,5,0) }

Rq ERR1 F3  500  
Cq ERR1 0  3p IC=0 
Cqz F2 0  3p IC=5 
Rqz F2 F4  500  
Cq4 RESET 0  100p IC=0 
Rq4 RESET F5  500  
Ereset F3 0 VALUE { if(V(RESET)>2.5 | V(F2)>2.5,0,5) }
Ecomp F55 0 VALUE { if(V(csramp)>V(comp2) | V(csramp)>0.5 ,5,0) }
Eset F4 0 VALUE { if(V(ERR1)>2.5 | V(PULSEDCLKLEB)>2.5,0,5) }
Dhys F55 F5 D5K
Rhys RESET 0 5k

Rvcc2 VCC2 VCC3  1 
Cvcc2 VCC3 0  3p IC=0.77 
Rvdd1 VDD1 VDD  1  
Cvdd1 VDD 0  3p IC=0 
Dvcc VCC4 VCC D5K 

Rvcc3 VCC VCC6 1
Givcc VCC6 0 TABLE { V(VCC) } ( (0,0) (7.5,0.003) )

Dss SS vclamp D5K
EMAX vclamp 0 VALUE {V(vdd)}
VRT RT1 RT 0
Gss 0 SS VALUE { if(V(uv1)<2.5 | V(uv2)<2.5,0, V(vdd)*2E-6) }
Evcc2 VCC2 0 VALUE { if(V(uv1)>1, V(vcc1), 0.77) }
Evcc1 VCC1 0 TABLE { V(VIN) } ( (0, 0.77) (4.5, 0.77) (10.8, 8.57) )
Evdd VDD1 0 TABLE { V(VCC) } ( (5.3,0.0) (7.5,5) )
Ert RT1 0 TABLE { V(vdd) } ( (0,0) (2,2) )
Rssdis SS SSdis 200
Sssdis SSdis 0 ssdiscont 0 S5K
Rssdis1 ssdiscont ssdiscont1 200
Cssdis2 ssdiscont 0 3p IC=0
Essdis ssdiscont1 0 VALUE { if(V(uv1)<2.5 | V(uv2)<2.5, 5,0) }
Rvddp VDD 0 5E3

Ruvlodummy UVLO 0 10Meg
Rvindummy VIN 0 192k

VVCC VCC5 VCC4 0
Ggateloss VIN 0 VALUE {I(VVCC)}

Gldo 0 VCC5 TABLE { V(VCC3,VCC4) } ( (0,0) (0.3,0.02) )
Cvcc3 VCC5 0  3p IC=0.77 

Cic1 COMP2 0  4.8p IC=0 
Ric2 COMP2 0  5k  
Ric3 COMP2 C1  10k  
Dic4 C2 C1 Dcomp 
Dic5 COMP C2 Dcomp 

Dic7 vclampgnd COMP D5K 
Dea2 vclampgnd C4 D5K 
Eclampgnd vclampgnd 0 TABLE { V(vdd) } ( (0,0) (0.77,0.77) ) 

Ric6 VDD COMP  5k  
Dic8 COMP C3 D5K 
Ess C3 0 SS 0 1
Ggnamp COMP 0 C4 0 0.004
Dea1 C4 vclamp D5K 

Rbw C4 0  1
Cbw C4 0  0.0796u IC=0 
Gea 0 C4 VALUE { if(V(Vdd)>4.5, (V(C12)-V(POS))*200,0) }
Ereference POS 0 TABLE { V(vdd) } ( (0,0) (1.25,1.25) )
Rfbd1 C12 0  10Meg  
Rq11 C12 FB  1  
Radd CSRAMP CSRAMP1 200
Ric10 CSRAMP1 CS  2k 
Cq10 PULSEDCLKLEB 0  3p IC=0 
Ric11 CS 0  43k  
Rq10 PULSEDCLKLEB C6  500  

Rq12 MAXDUTY C13  500  
Cq12 MAXDUTY 0  3p IC=0 
Ric12 C8 0  1  
Rq9 C7 C9  500  
Cq9 C7 0  3p IC=0 
Cramp RAMP 0  7.9p IC=0 

Gramp1 0 CSRAMP VALUE {V(RAMP)*0} 

Gramp2 0 RAMP VALUE { I(VRT)/40 }
Eramp3 C10 0 MAXDUTY 0 1
Sramp RAMP 0 C7 0 S5K
E13 C9 0 VALUE { if( ( V(MAXDUTY)>4.5 & V(PULSEDCLKLEB)<1 ) ,0,5) }
Sleb CSRAMP1 0 PULSEDCLKLEB 0 Sleb 
Eosc1 C6 0 VALUE { if(V(C8)<2.5 & V(MAXDUTY)>2.5,5,0) }
T1 C8 0 C10 0 Z0=1 TD=50n  

E12 C13 0 VALUE { if(V(OSC)>0,5,0) }

Eosc OSC 0 VALUE { if(V(vdd)>4.5,sin(9.936E9*i(VRT)*TIME),0) }

.MODEL D5K D IS=1E-14 CJO=0 VJ=1
.MODEL SWdriverH VSWITCH RON=5 ROFF=1MEG VON=1V VOFF=0V
.MODEL SWdriverL VSWITCH RON=2.6 ROFF=1MEG VON=1V VOFF=0V
.MODEL S5K VSWITCH RON=1 ROFF=1MEG VON=1V VOFF=0V
.MODEL Dcomp D IS=1E-20 CJO=0 VJ=1.1
.MODEL Sleb VSWITCH RON=35 ROFF=1MEG VON=1V VOFF=0V
.ENDS LM5020-2

* We reserve the right to make changes to the model without any prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	     : LM5021-1 Current Mode PWM Controller
* Last Revision Date : November 10, 2011
* Revision Number    : 1.0
* Have a question? Go to http://e2e.ti.com/
* Generated from Pspice Plugin Ver. 16.3
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* This model has been tested with Orcad PSPICE.  
* Additional modifications are required to work with other SPICE packages
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*
*<Introduction >
*This document contains PSPICE model and its simulation circuit example 
*for Texas Instrument's LM5021-1.
*The LM5021 PWM controller contains all of the features needed to implement 
*highly efficient off-line single-ended flyback or forward power converter 
*
*<LM5021-1 Model>
*The LM5021-1 model contains all of the basic features including;
*- Current Mode Control
*- Skip Cycle Mode
*- Programmable Oscillator
*- Adjustable Soft-Start
*- Low Side Driver 
*- Direct Optocoupler Interface 
*- Internal Maximum Duty Cycle Limit (80% for LM5021-1)
*- Internal Slope Compensation (LM5021-1 only)
*- UVLO with Hysteresis
*- Cycle-by-cycle Over Current Protection
*- Hiccup Mode OverLoad Protection
*- Internal HV Start-up Bias Regulator
*
*<Assumptions and limitations>
*Model & Example Assumptions;
*- Temperature variations are not considered. Default temperature is assumed as 25C.
*- Any parasitic elements including ESR and ESL of capacitor
*, DCR and leakage inductance of transformer are not considered. 
*Some functions/characteristics of IC are not included in this model;
*- Thermal Shutdown 
*- Oscillator Synchronization
*Some characteristics of IC are included but not optimized;
*- Gate driver capability/strength
*- Power consumption of controller  
*- SS discharging time 
*- UVLO shutdown hysteresis (0.1V)
*- Maximum oscillator frequency
*- CS to OUT delay
*
*Also GND pin of IC are internally tied to GND (node number 0) in this model
*
*<Note>
*- To run the simulation, a simulation profile should be added first. 
*Click 'New Simulation Profile' 
*- The simulation takes around 1~3min actual time per 1ms simulation on a 1.7GHz machine.
*- Vsupply should have a slope lower than 1V/us
*
*The components values in this example circuit are resonable values for a simulation. 
*They are not optimized for any performance attribute.
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
.SUBCKT LM5021-1 COMP VIN VCC OUT CS RT SS

Gvcc1         VCC3 0 VALUE { {exp((V(VCC3)-36)/0.05)}  }
Gpwm1         0 SS VALUE { if( V(hiccup)<=2.5  & V(DriverOff)<=2.5  , 22u,0)
+  }
Gpwm2         0 SS VALUE { if( V(hiccup)<=2.5 & V(COMP)>4.7& V(SS)>4.5
+  ,-32u,0) }
Gpwm3         0 SS VALUE { if( V(hiccup)>2.5 ,-15u,0) }

Evcc4         VCC7 0 VALUE { IF(V(VCC)>7,5,0) }
Ehic1         HICCUPRESET 0 VALUE { if(V(DriverOff) > 2.5 | V(SS)<=0.3,5,0) }
Ehic2         HICCUPTRIGGER 0 VALUE { if(V(COMP)>4.5 & V(SS)<= 4.7 &
+  V(Driveroff)<=2.5 & V(MaxDuty)>2.5,5,0) }
Ehic4         HIC3 0 VALUE { if(V(COMP_1p25)<=0.125 & V(Driveroff)<=2.5,5,0)
+  }
Evcc6         VCC5 0 VALUE { IF(V(VIN)>20,5,0) }
Evcc5         VCC8 0 VALUE { IF(V(VCC)<=5.8,5,0) }
Evcc2         VDD 0 VALUE { IF(V(VCCUV_B)>2.5,5.2,0) }
Evcc1         VCC1 VCC VALUE { IF(V(VCCEN)>2.5,MIN((8.5-V(VCC))*200,5),0) }
Evcc7         VCC6 0 VALUE { IF(V(VIN)<=7.25,5,0) }
Evcc3         VCC4 0 VALUE { IF(V(VDD)>4.5,2,0) }
Eleb1         LEB2 0 VALUE { if(V(CLK)>2.5 ,5,0) }
Eosc1         CLK1 0 VALUE { if(V(MAXDUTY)<=2.5,5,0) }
Eramp2         RAMP4 0 VALUE { if(V(LEB)>2.5 ,5,0) }
Eramp3         RAMP7 0 VALUE { if(V(LEB)>2.5 | V(DriverOFF)>2.5,5,0) }
Epwm4         PWM6 0 VALUE { if(V(MAXDUTY)>2.5 & V(DriverOFF)<=2.5 & V(Q)
+  >2.5 & V(hiccup)<=2.5,5,0) }
Epwm6         PWM3 0 SS 0 1
Epwm3         RESET 0 VALUE { if(V(CSint)>V(COMPint) | V(CSint)>0.5 |
+  V(LatchedSkipCycle)>2.5,5,0) }
Epwm5         PWM8 PWM7 VALUE { if(V(PWM)>2.5 & V(DriverOFF)<=2.5, 7.5, -7.5)
+  }
Epwm1         COMP_1P25 0 PWM1 0 1
Epwm2         SSLOW 0 VALUE { if( V(SS)<=0.2 & V(DriverOff)<=2.5,5,0) }
Ehic3         HIC2 0 VALUE { if(V(COMP_1p25)>0.130,5,0) }

XUvcc1         VCC5 VCC6 VCCEN_B VCCEN RSFF_LM50211 
XUvcc2         VCC7 VCC8 DRIVEROFF VCCUV_B RSFF_LM50211 
XUpwm1         SSLOW DRIVEROFF SSDISCHARGE SSDISCHARGEB RSFF_LM50211 
XUhic3         SKIPCYCLE CLK LATCHEDSKIPCYCLE LATCHDSKIPCYCLEB TFF_LM50211 
XUhic1         HICCUPRESET HIC1 HICCUP HICCUPB RSFF_LM50211 
XUhic2         HIC2 HIC3 SKIPCYCLE SKIPCYCLEB RSFF_LM50211 
XUpwm2         RESET CLK Q QZ RSFF_LM50211 

Vpwm1         COMP PWM1 1.25
VRT         VCC4 RT 0
V5Va         V5V 0 5.2
Mpwm1         VCC PWM9 PWM7 PWM7 NMOSdriverH            
+ M=1
Mpwm2         0 PWM10 PWM7 PWM7 PMOSdriverL            
+ M=1
Mvcc1         VIN VCC2 VCC VCC NMOS1mAVCC            
+ M=15
Tleb1         LEB 0 LEB2 0 Z0=1 TD=90n  
Dpwm1         COMP PWM11 Dnom 

Cosc1         CLK 0  2p IC=0 
Cosc2         MAXDUTY 0  2p IC=0 
Cramp1         VSLOPE 0  10p IC=0 
Cramp7         RAMP3 0  10p IC=0 
Cramp2         RAMP9 0  10p IC=0 
Cramp3         CSINT 0  10p IC=0 
Cramp5         CS 0  10p IC=0 
Cramp6         RAMP6 0  10p IC=5 
Cpwm2         PWM5 0  10p IC=5 
Cpwm3         PWM 0  10p IC=0 
Cpwm1         COMPINT 0  5p IC=0 
Chic1         HIC1 0  10p IC=5 
Cosc3         OSC1 0  2p IC=0 

Rvinloss1         0 VIN  833k TC=0,0 
Rvccloss1         0 VCC  3.4k TC=0,0 
Rvinzener1         VCC3 VIN  40k TC=0,0 
Rvcc1         VCC2 VCC1  1 TC=0,0 
Rleb1         LEB 0  1  
Rosc1         CLK CLK1  500  
Rosc2         MAXDUTY MAXDUTY1  500  
Rramp6         CS 0  45k  
Rramp2         RAMP9 RAMP10  500 
Rramp1         VSLOPE RAMP8  500  
Rramp9         RAMP3 RAMP4  500 
Rramp3         RAMP2 CSINT  10  
Rramp4         CSINT CS  1800  
Rramp7         RAMP5 CS  36  
Rramp8         RAMP7 RAMP6  500 TC=0,0 
Rpwm1         COMPINT COMP_1P25  10k  
Rpwm5         SSDISCHARGE PWM5  500 TC=0,0 
Rpwm10         COMP VDD  5k  
Rpwm3         PWM3 PWM11  1  
Rpwm7         PWM8 PWM9  1  
Rpwm4         SS PWM4  60  
Rpwm2         0 COMPINT  5k  
Rpwm9         PWM7 OUT  1  
Rpwm8         PWM8 PWM10  1  
Rpwm6         PWM PWM6  500
Rhic1         HICCUPTRIGGER HIC1  1 TC=0,0
Rosc3         OSC1 OSC2  500  

Spwm1    PWM4 0 PWM5 0  S5K
Sramp3    RAMP5 0 RAMP6 0  S5K
Sramp2    RAMP2 CS RAMP3 0  S5K
Sramp1    RAMP8 0 RAMP9 0 S5K
Sclamp1    COMP V5V COMP V5V SWCLAMP
Sclamp2    SS V5V SS V5V SWCLAMP
Sclamp3    0 COMP 0 COMP SWCLAMP
Sclamp4    0 SS 0 SS SWCLAMP

Rgiga1 PWM5 0 1G
Rgiga2 RAMP6 0 1G
Rgiga3 RAMP3 0 1G
Rgiga4 RAMP9 0 1G
Rgiga5 COMP V5V 1G
Rgiga6 SS V5V 1G
Rgiga7 0 COMP 1G
Rgiga8 0 SS 1G

*21-1
Gramp1         0 CSINT VALUE { V(VSLOPE)*50E-6 }
Gramp2         0 VSLOPE VALUE { I(VRT)*0.03315 }
Eramp1         RAMP10 0 VALUE { if(V(MAXDUTY)<2.5 ,5,0) }
Eosc2         MAXDUTY1 0 VALUE { if(V(OSC1)>-0.92,5,0) }
Eosc3         OSC2 0 VALUE { if(V(VDD)>4.5,sin(2.082E10*i(VRT)*TIME),0) }
*21-2
*Gramp1         0 CSINT VALUE { V(VSLOPE)*50E-9 }
*Gramp2         0 VSLOPE VALUE { I(VRT)*0.03315/2 }
*Eramp1         RAMP10 0 VALUE { 5 }
*Eosc2         MAXDUTY1 0 VALUE { if(V(OSC1)>-0,5,0) }
*Eosc3         OSC2 0 VALUE { if(V(VDD)>4.5,sin(1.041E10*i(VRT)*TIME),0) }


*saturated@5Vgate
.MODEL NMOS100nA NMOS( LEVEL=3 KP=0.125E-7 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS1uA NMOS( LEVEL=3 KP=0.125E-6 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS10uA NMOS( LEVEL=3 KP=0.125E-5 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS100uA NMOS( LEVEL=3 KP=0.125E-4 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS1mA NMOS( LEVEL=3 KP=0.125E-3 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS10mA NMOS( LEVEL=3 KP=0.125E-2 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS100mA NMOS( LEVEL=3 KP=0.125E-1 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS1A NMOS( LEVEL=3 KP=0.125 RG=500 CGSO=4E-12 VTO=1)

*300Ohm VCC regulator
.MODEL NMOS1mAVCC NMOS( LEVEL=3 KP=0.125E-3 RG=500 CGSO=4E-12 VTO=1 RD=300)

*12Ohm, 0.3A@half of 7.5Vcc
.MODEL NMOSdriverH NMOS( LEVEL=3 KP=0.0284 RG=500 CGSO=4E-12 VTO=1 RD=12)
*3Ohm, 0.7A@half of 7.5Vcc
.MODEL PMOSdriverL PMOS( LEVEL=3 KP=0.0662 RG=500 CGSO=4E-12 VTO=-1 RD=3)

.MODEL SWnom VSWITCH RON=0.001 ROFF=1MEG VON=2.5V VOFF=1V
.MODEL Dnom D IS=160n RS=35m N=1.1 BV=100 IBV=2m CJO=2p VJ=0.7 M=0.33 TT=1n 
+EG=0.69 XTI=2
.MODEL SWtest VSWITCH RON=0.0001 ROFF=1MEG VON=1 VOFF=0.1
.MODEL S5K VSWITCH RON=1m ROFF=10MEG VON=2 VOFF=1V 
.MODEL SWCLAMP VSWITCH RON=0.001 ROFF=100E6 VON=10m VOFF=0

.ENDS LM5021-1

.SUBCKT RSFF_LM50211 R S Q NQ
* Level Trigger
RFR	R R1 500
RFS	S S1 500
CFR	R1 0 10p
CFS	S1 0 10p
GQH	0 Q VALUE { IF(V(S1)>2.5 & V(R1)<=2.5, IF(V(Q)<=4,1,5-V(Q)), 0) }
GQL	Q 0 VALUE { IF(V(R1)>2.5, IF(V(Q)>=1,1,V(Q)), 0) }
GNQH	0 NQ VALUE { IF(V(S1)<=2.5 & V(R1)>2.5, IF(V(NQ)<=4,1,5-V(NQ)), 0) }
GNQL	NQ 0 VALUE { IF(V(S1)>2.5, IF(V(NQ)>=1,1,V(NQ)), 0) }
RQ	Q 0 1G 
RNQ	NQ 0 1G 
CQ	NQ 0 4n IC=0 
CNQ	Q 0 4n IC=0 
.ENDS RSFF_LM50211

.SUBCKT TFF_LM50211 D C Q NQ
* Level Trigger Clock High Active
RFC	C C1 500
RFD	D D1 500
CFC	C1 0 10p
CFD	D1 0 10p
GQH	0 Q VALUE { IF(V(D1)>2.5 & V(C1)>2.5, IF(V(Q)<=4,1,5-V(Q)), 0) }
GQL	Q 0 VALUE { IF(V(D1)<=2.5 & V(C1)>2.5, IF(V(Q)>=1,1,V(Q)), 0) }
GNQH	0 NQ VALUE { IF(V(D1)<=2.5 & V(C1)>2.5, IF(V(NQ)<=4,1,5-V(NQ)), 0) }
GNQL	NQ 0 VALUE { IF(V(D1)>2.5 & V(C1)>2.5, IF(V(NQ)>=1,1,V(NQ)), 0) }
RQ	Q 0 1G 
RNQ	NQ 0 1G 
CQ	NQ 0 4n IC=0 
CNQ	Q 0 4n IC=0 
.ENDS TFF_LM50211

* We reserve the right to make changes to the model without any prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	     : LM5021-2 Current Mode PWM Controller
* Last Revision Date : November 10, 2011
* Revision Number    : 1.0
* Have a question? Go to http://e2e.ti.com/
* Generated from Pspice Plugin Ver. 16.3
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* This model has been tested with Orcad PSPICE.  
* Additional modifications are required to work with other SPICE packages
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*
*<Introduction >
*This document contains PSPICE model and its simulation circuit example 
*for Texas Instrument's LM5021-2.
*The LM5021 PWM controller contains all of the features needed to implement 
*highly efficient off-line single-ended flyback or forward power converter 
*
*<LM5021-2 Model>
*The LM5021-2 model contains all of the basic features including;
*- Current Mode Control
*- Skip Cycle Mode
*- Programmable Oscillator
*- Adjustable Soft-Start
*- Low Side Driver 
*- Direct Optocoupler Interface 
*- Internal Maximum Duty Cycle Limit (50% for LM5021-2)
*- UVLO with Hysteresis
*- Cycle-by-cycle Over Current Protection
*- Hiccup Mode OverLoad Protection
*- Internal HV Start-up Bias Regulator
*
*<Assumptions and limitations>
*Model & Example Assumptions;
*- Temperature variations are not considered. Default temperature is assumed as 25C.
*- Any parasitic elements including ESR and ESL of capacitor
*, DCR and leakage inductance of transformer are not considered. 
*Some functions/characteristics of IC are not included in this model;
*- Thermal Shutdown 
*- Oscillator Synchronization
*Some characteristics of IC are included but not optimized;
*- Gate driver capability/strength
*- Power consumption of controller  
*- SS discharging time 
*- UVLO shutdown hysteresis (0.1V)
*- Maximum oscillator frequency
*- CS to OUT delay
*
*Also GND pin of IC are internally tied to GND (node number 0) in this model
*
*<Note>
*- To run the simulation, a simulation profile should be added first. 
*Click 'New Simulation Profile' 
*- The simulation takes around 1~3min actual time per 1ms simulation on a 1.7GHz machine.
*- Vsupply should have a slope lower than 1V/us
*
*The components values in this example circuit are resonable values for a simulation. 
*They are not optimized for any performance attribute.
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
.SUBCKT LM5021-2 COMP VIN VCC OUT CS RT SS

Gvcc1         VCC3 0 VALUE { {exp((V(VCC3)-36)/0.05)}  }
Gpwm1         0 SS VALUE { if( V(hiccup)<=2.5  & V(DriverOff)<=2.5  , 22u,0)
+  }
Gpwm2         0 SS VALUE { if( V(hiccup)<=2.5 & V(COMP)>4.7& V(SS)>4.5
+  ,-32u,0) }
Gpwm3         0 SS VALUE { if( V(hiccup)>2.5 ,-15u,0) }

Evcc4         VCC7 0 VALUE { IF(V(VCC)>7,5,0) }
Ehic1         HICCUPRESET 0 VALUE { if(V(DriverOff) > 2.5 | V(SS)<=0.3,5,0) }
Ehic2         HICCUPTRIGGER 0 VALUE { if(V(COMP)>4.5 & V(SS)<= 4.7 &
+  V(Driveroff)<=2.5 & V(MaxDuty)>2.5,5,0) }
Ehic4         HIC3 0 VALUE { if(V(COMP_1p25)<=0.125 & V(Driveroff)<=2.5,5,0)
+  }
Evcc6         VCC5 0 VALUE { IF(V(VIN)>20,5,0) }
Evcc5         VCC8 0 VALUE { IF(V(VCC)<=5.8,5,0) }
Evcc2         VDD 0 VALUE { IF(V(VCCUV_B)>2.5,5.2,0) }
Evcc1         VCC1 VCC VALUE { IF(V(VCCEN)>2.5,MIN((8.5-V(VCC))*200,5),0) }
Evcc7         VCC6 0 VALUE { IF(V(VIN)<=7.25,5,0) }
Evcc3         VCC4 0 VALUE { IF(V(VDD)>4.5,2,0) }
Eleb1         LEB2 0 VALUE { if(V(CLK)>2.5 ,5,0) }
Eosc1         CLK1 0 VALUE { if(V(MAXDUTY)<=2.5,5,0) }
Eramp2         RAMP4 0 VALUE { if(V(LEB)>2.5 ,5,0) }
Eramp3         RAMP7 0 VALUE { if(V(LEB)>2.5 | V(DriverOFF)>2.5,5,0) }
Epwm4         PWM6 0 VALUE { if(V(MAXDUTY)>2.5 & V(DriverOFF)<=2.5 & V(Q)
+  >2.5 & V(hiccup)<=2.5,5,0) }
Epwm6         PWM3 0 SS 0 1
Epwm3         RESET 0 VALUE { if(V(CSint)>V(COMPint) | V(CSint)>0.5 |
+  V(LatchedSkipCycle)>2.5,5,0) }
Epwm5         PWM8 PWM7 VALUE { if(V(PWM)>2.5 & V(DriverOFF)<=2.5, 7.5, -7.5)
+  }
Epwm1         COMP_1P25 0 PWM1 0 1
Epwm2         SSLOW 0 VALUE { if( V(SS)<=0.2 & V(DriverOff)<=2.5,5,0) }
Ehic3         HIC2 0 VALUE { if(V(COMP_1p25)>0.130,5,0) }

XUvcc1         VCC5 VCC6 VCCEN_B VCCEN RSFF_LM50212 
XUvcc2         VCC7 VCC8 DRIVEROFF VCCUV_B RSFF_LM50212 
XUpwm1         SSLOW DRIVEROFF SSDISCHARGE SSDISCHARGEB RSFF_LM50212 
XUhic3         SKIPCYCLE CLK LATCHEDSKIPCYCLE LATCHDSKIPCYCLEB TFF_LM50212 
XUhic1         HICCUPRESET HIC1 HICCUP HICCUPB RSFF_LM50212 
XUhic2         HIC2 HIC3 SKIPCYCLE SKIPCYCLEB RSFF_LM50212 
XUpwm2         RESET CLK Q QZ RSFF_LM50212 

Vpwm1         COMP PWM1 1.25
VRT         VCC4 RT 0
V5Va         V5V 0 5.2
Mpwm1         VCC PWM9 PWM7 PWM7 NMOSdriverH            
+ M=1
Mpwm2         0 PWM10 PWM7 PWM7 PMOSdriverL            
+ M=1
Mvcc1         VIN VCC2 VCC VCC NMOS1mAVCC            
+ M=15
Tleb1         LEB 0 LEB2 0 Z0=1 TD=90n  
Dpwm1         COMP PWM11 Dnom 

Cosc1         CLK 0  2p IC=0 
Cosc2         MAXDUTY 0  2p IC=0 
Cramp1         VSLOPE 0  10p IC=0 
Cramp7         RAMP3 0  10p IC=0 
Cramp2         RAMP9 0  10p IC=0 
Cramp3         CSINT 0  10p IC=0 
Cramp5         CS 0  10p IC=0 
Cramp6         RAMP6 0  10p IC=5 
Cpwm2         PWM5 0  10p IC=5 
Cpwm3         PWM 0  10p IC=0 
Cpwm1         COMPINT 0  5p IC=0 
Chic1         HIC1 0  10p IC=5 
Cosc3         OSC1 0  2p IC=0 

Rvinloss1         0 VIN  833k TC=0,0 
Rvccloss1         0 VCC  3.4k TC=0,0 
Rvinzener1         VCC3 VIN  40k TC=0,0 
Rvcc1         VCC2 VCC1  1 TC=0,0 
Rleb1         LEB 0  1  
Rosc1         CLK CLK1  500  
Rosc2         MAXDUTY MAXDUTY1  500  
Rramp6         CS 0  45k  
Rramp2         RAMP9 RAMP10  500 
Rramp1         VSLOPE RAMP8  500  
Rramp9         RAMP3 RAMP4  500 
Rramp3         RAMP2 CSINT  10  
Rramp4         CSINT CS  1800  
Rramp7         RAMP5 CS  36  
Rramp8         RAMP7 RAMP6  500 TC=0,0 
Rpwm1         COMPINT COMP_1P25  10k  
Rpwm5         SSDISCHARGE PWM5  500 TC=0,0 
Rpwm10         COMP VDD  5k  
Rpwm3         PWM3 PWM11  1  
Rpwm7         PWM8 PWM9  1  
Rpwm4         SS PWM4  60  
Rpwm2         0 COMPINT  5k  
Rpwm9         PWM7 OUT  1  
Rpwm8         PWM8 PWM10  1  
Rpwm6         PWM PWM6  500
Rhic1         HICCUPTRIGGER HIC1  1 TC=0,0
Rosc3         OSC1 OSC2  500  

Spwm1    PWM4 0 PWM5 0  S5K
Sramp3    RAMP5 0 RAMP6 0  S5K
Sramp2    RAMP2 CS RAMP3 0  S5K
Sramp1    RAMP8 0 RAMP9 0 S5K
Sclamp1    COMP V5V COMP V5V SWCLAMP
Sclamp2    SS V5V SS V5V SWCLAMP
Sclamp3    0 COMP 0 COMP SWCLAMP
Sclamp4    0 SS 0 SS SWCLAMP

Rgiga1 PWM5 0 1G
Rgiga2 RAMP6 0 1G
Rgiga3 RAMP3 0 1G
Rgiga4 RAMP9 0 1G
Rgiga5 COMP V5V 1G
Rgiga6 SS V5V 1G
Rgiga7 0 COMP 1G
Rgiga8 0 SS 1G

*21-1
*Gramp1         0 CSINT VALUE { V(VSLOPE)*50E-6 }
*Gramp2         0 VSLOPE VALUE { I(VRT)*0.03315 }
*Eramp1         RAMP10 0 VALUE { if(V(MAXDUTY)<2.5 ,5,0) }
*Eosc2         MAXDUTY1 0 VALUE { if(V(OSC1)>-0.92,5,0) }
*Eosc3         OSC2 0 VALUE { if(V(VDD)>4.5,sin(2.082E10*i(VRT)*TIME),0) }
*21-2
Gramp1         0 CSINT VALUE { V(VSLOPE)*50E-9 }
Gramp2         0 VSLOPE VALUE { I(VRT)*0.03315/2 }
Eramp1         RAMP10 0 VALUE { 5 }
Eosc2         MAXDUTY1 0 VALUE { if(V(OSC1)>-0,5,0) }
Eosc3         OSC2 0 VALUE { if(V(VDD)>4.5,sin(1.041E10*i(VRT)*TIME),0) }


*saturated@5Vgate
.MODEL NMOS100nA NMOS( LEVEL=3 KP=0.125E-7 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS1uA NMOS( LEVEL=3 KP=0.125E-6 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS10uA NMOS( LEVEL=3 KP=0.125E-5 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS100uA NMOS( LEVEL=3 KP=0.125E-4 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS1mA NMOS( LEVEL=3 KP=0.125E-3 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS10mA NMOS( LEVEL=3 KP=0.125E-2 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS100mA NMOS( LEVEL=3 KP=0.125E-1 RG=500 CGSO=4E-12 VTO=1)
.MODEL NMOS1A NMOS( LEVEL=3 KP=0.125 RG=500 CGSO=4E-12 VTO=1)

*300Ohm VCC regulator
.MODEL NMOS1mAVCC NMOS( LEVEL=3 KP=0.125E-3 RG=500 CGSO=4E-12 VTO=1 RD=300)

*12Ohm, 0.3A@half of 7.5Vcc
.MODEL NMOSdriverH NMOS( LEVEL=3 KP=0.0284 RG=500 CGSO=4E-12 VTO=1 RD=12)
*3Ohm, 0.7A@half of 7.5Vcc
.MODEL PMOSdriverL PMOS( LEVEL=3 KP=0.0662 RG=500 CGSO=4E-12 VTO=-1 RD=3)

.MODEL SWnom VSWITCH RON=0.001 ROFF=1MEG VON=2.5V VOFF=1V
.MODEL Dnom D IS=160n RS=35m N=1.1 BV=100 IBV=2m CJO=2p VJ=0.7 M=0.33 TT=1n 
+EG=0.69 XTI=2
.MODEL SWtest VSWITCH RON=0.0001 ROFF=1MEG VON=1 VOFF=0.1
.MODEL S5K VSWITCH RON=1m ROFF=10MEG VON=2 VOFF=1V 
.MODEL SWCLAMP VSWITCH RON=0.001 ROFF=100E6 VON=10m VOFF=0

.ENDS LM5021-2

.SUBCKT RSFF_LM50212 R S Q NQ
* Level Trigger
RFR	R R1 500
RFS	S S1 500
CFR	R1 0 10p
CFS	S1 0 10p
GQH	0 Q VALUE { IF(V(S1)>2.5 & V(R1)<=2.5, IF(V(Q)<=4,1,5-V(Q)), 0) }
GQL	Q 0 VALUE { IF(V(R1)>2.5, IF(V(Q)>=1,1,V(Q)), 0) }
GNQH	0 NQ VALUE { IF(V(S1)<=2.5 & V(R1)>2.5, IF(V(NQ)<=4,1,5-V(NQ)), 0) }
GNQL	NQ 0 VALUE { IF(V(S1)>2.5, IF(V(NQ)>=1,1,V(NQ)), 0) }
RQ	Q 0 1G 
RNQ	NQ 0 1G 
CQ	NQ 0 4n IC=0 
CNQ	Q 0 4n IC=0 
.ENDS RSFF_LM50212

.SUBCKT TFF_LM50212 D C Q NQ
* Level Trigger Clock High Active
RFC	C C1 500
RFD	D D1 500
CFC	C1 0 10p
CFD	D1 0 10p
GQH	0 Q VALUE { IF(V(D1)>2.5 & V(C1)>2.5, IF(V(Q)<=4,1,5-V(Q)), 0) }
GQL	Q 0 VALUE { IF(V(D1)<=2.5 & V(C1)>2.5, IF(V(Q)>=1,1,V(Q)), 0) }
GNQH	0 NQ VALUE { IF(V(D1)<=2.5 & V(C1)>2.5, IF(V(NQ)<=4,1,5-V(NQ)), 0) }
GNQL	NQ 0 VALUE { IF(V(D1)>2.5 & V(C1)>2.5, IF(V(NQ)>=1,1,V(NQ)), 0) }
RQ	Q 0 1G 
RNQ	NQ 0 1G 
CQ	NQ 0 4n IC=0 
CNQ	Q 0 4n IC=0 
.ENDS TFF_LM50212

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without any prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	     : LM5035C PWM Controller with Integrated Half-Bridge and SyncFET Drivers
* Last Revision Date : July 12, 2010
* Revision Number    : 1.0
* E-mail feedback    : http://wwwd.national.com/feedback/
* Generated from Pspice Plugin Ver. 16.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* This model has only been tested with Orcad PSPICE.  
* Additional modifications maybe required to work with other SPICE packages
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*<Introduction >
*This document contains the PSPICE model and the simulation circuit example for National Semiconductor's LM5035C.
*The LM5035C Half-Bridge Controller/Gate Driver contains all of the features necessary to implement half-bridge topology power converters
*using voltage mode control with line voltage feed-forward.
*<LM5035C Model>
*The LM5035C Model contains all of the basic features including;
*- Voltage Mode with Line Feed-Forward
*- Internal Start-up Bias Regulator
*- Half-Bridge Gate Drivers
*- Synchronous Rectifier Control Outputs with Programmable Delay
*- Single Resistor Programmable Switching Frequency
*- Programmable Soft Start
*- Programmable UVLO and OVP
*- Volt-Second Limiting
*- Cycle-by-Cycle Current Limit
*- Versatile Hiccup mode Current Limit
*- Direct Optocoupler Interface
*- 5V Reference
*<Assumptions and limitations>
*Model & Example Assumptions;
*- The temperature is 25C
*- ESR and ESL of capacitors are zero.
*- Wire DCR and leakage inductances of transformer are zero.
*- No parasitic elements of IC package. 
*Some functions/characteristics of LM5035C are not included in this model;
*- Thermal Shutdown 
*- Oscillator Synchronization
*Some characteristics of LM5035C are included but not optimized
*- Gate driver capability/strength
*- Power consumption of controller  
*- SS discharging time 
*- UVLO shutdown hysteresis (0.1V)
*- 80ns CS delay to output
*Also AGND and PGND pin of LM5035C are internally tied to GND (node number 0)
*<Note>
*- To run the simulation, a simulation profile should be added first. Click 'New Simulation Profile' 
*- The simulation takes around 4~8min actual time per 1ms simulation on a 1.7GHz machine.
*- Vsupply should have a slope lower than 1V/us
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
.SUBCKT LM5035C RAMP UVLO OVP COMP RT CS SS DLY RES HB HS HO LO VCC SR2 SR1 REF VIN
VVCC VCC4 VCC5 0
Rram3_discharge 0 RAM2 1k
Rres6 RES9 RES11 500
Cresdum1 RES 0 3p IC=0
Rcomp1 REF COMPX 5k
Ccs6 ILIM 0 100p IC=0
Rdr5 DRVHISIG DR5 500
Cvcc4 VCC6 0 3p IC=0
Ecs4 CS7 0 VALUE { if(V(RAMPINT)>3.5 | V(CLK)>2.5 | V(PWMout)>2.5,5,0) }
Cotr7 OTR10 0 3p IC=0
Rovdummy 0 OVP 10Meg
Guvihys1 UVLO 0 VALUE { if(V(NSB)>2.5, 0, 23E-6) }
Rram2 RAM2 RAM3 500
Eosc1 OSC1 0 VALUE { if(V(OSC2)>cos(2*3.14*35E-9/(2/(6.25E9*I(VRT))+110E-9)),5,0) }
Cres6 RES9 0 3p IC=0
Xuvr1 UVR2 VREFLOW VREFuv uvr1 RSFF5K_5035C PARAMS:
Rcs3 CS5 CS7 500
Cotr8 OTR11 0 3p IC=5
Tleb LEB1 0 LEB2 0 Z0=1 TD=50n
Cuvi1 SD 0 3p IC=0
Ess1 SSRESET 0 VALUE { if(V(DRIVERSoff)>2.5 | V(CLtimerout)>2.5 | V(SD)>2.5,5,0) }
Edff4 DFF7 0 VALUE { if(V(CLK)>2.5,V(DFF5),0) }
V1 V5V 0 5
Rdlydummy DLY 0 10E6
Ruvb3 UVB2 UVB3 500
Rdr7 SR1SIG DR7 500
Rotr1 OTR1 OUTPUTTIMERRESET 500
Cosc1 CLK 0 5p IC=5
Rcs4 CS6 CS8 500
Cres5 RES8 0 3p IC=0
Cdlo1 ENHOLO 0 3p IC=0
Edff3 DFF6 0 VALUE { if(V(CLK)>2.5,V(DFF4),0) }
Rcomp2 COMP2 0 200
V1V RAMPINT RAMP 1
Cuvc3 UVC2 0 3p IC=0
Xdff1 DFF2 DFF3 DFF4 DFF5 RSFF5K_5035C PARAMS:
Rosc1 CLK OSC1 500
Evref2 VREF2 0 VALUE { if(V(VCCuv)>2.5 | V(VCClow)>2.5 | V(SD)>2.5,0,V(VREF1)) }
Euvc1 UVC3 0 VALUE { if(V(VCC)>7.4,5,0) }
Rleb1 LEB1 0 1
Cotr1 OUTPUTTIMERRESET 0 3p IC=0
Cuvb1 UVB2 0 3p IC=0
Css7 SS2 0 300p IC=0
Euvi2 UVI2 0 VALUE { if(V(UVLO)>1.25,5,0) }
Cvref1 VREF3 0 3p IC=0
Rcomp3 COMP3 0 200
Cvcc2 VCC4 0 3p IC=0
Rdr6 DRVLOSIG DR6  500
Cdr11 SR1 0 3p IC=0
Gss2 SS 0 VALUE { if(V(VCCuv)<=2.5 & V(VREFuv)<=2.5,if(V(nSB)<=2.5,110E-6,0),0) }
Cvcc5 VCC7 0 3p IC=0
Ruvc3 UVC2 UVC3  500
Cmon1 MON2 0 10p IC=0
Cmon2 MON1 0 20p IC=0
Cmon3 MON3 0 3p IC=0
Eosc2 OSC3 0 VALUE { if(V(VREFuv)<=2.5,sin(2*3.141592*TIME/(2/(6.25E9*I(VRT))+110E-9)),0) }
Rosc2 OSC2 OSC3 500
Cosc2 OSC2 0 3p IC=0
Eleb2 LEB2 0 LEB3 0 1
Cuvr1 UVR2 0 3p IC=0
Ccs3 CS5 0 3p IC=0
Eotr1 OTR1 0 VALUE { if(V(DRIVERSOFF)>2.5 | V(SSRESTART)>2.5,5,0) }
Cvcc3 VCC5 0 3p IC=0
Cdl1 DRVLATCH 0 400p IC=0
Cuvc4 VCCLOW 0 3p IC=0
Edrv5 DRVHISIG 0 VALUE { if(V(ENholo)<=2.5,0,if(V(DRVHI)>2.5 & V(DELAYDRVHI)>2.5 & V(VCClow)<=2.5 & V(UVb)>2.5,5,0)) }
Cuvb2 UVB4 0 3p IC=0
Rdlo2 PENSR1SR2 ENSR1SR2 500
Euvr1 UVR3 0 VALUE { if(V(REF)>4,5,0) }
Ruvi2 NSB UVI2 500
Eov1 OV1 0 VALUE { if(V(OVP)>1.25,5,0) }
Ccs4 CS6 0 3p IC=0
VDLY VDLY1 DLY 0
Xres_sub1 RES5 RES6 RESLATCH res4 RSFF5K_5035C PARAMS:
Euvi1 UVI1 0 VALUE { if(V(UVLO)>0.35,0,5) }
Rmon2 MON3 MON4 500
Cdr8 DR8 0 3p IC=0
Xdff2 DFF6 DFF7 SELECTHILO DFF1 RSFF5K_5035C PARAMS:
Ggateloss VIN 0 VALUE { I(VVCC) }
Ecomp1 COMP4 0 VALUE { V(SS) }
Xuvb1 UVB2 UVB4 uvb1 UVb RSFF5K_5035C PARAMS:
Rdl1 DRVLATCH DL1 2
Rvcc4 VCC7 VCC 1
Eleb1 CS8 0 VALUE { if(V(LEB1)>2.5 & V(LEB4)>2.5,5,0)  }
Ruvr1 UVR2 UVR3 500
Rov1  OVPSIG OV1 500
Eotr2 OTR6 0 VALUE { if(V(DRVHI)>2.5 | V(DRIVERSOFF)>2.5,5,0) }
Rpwm3 PWMOUT PWM5 50
Evcc1 VCC1 0 TABLE { V(VIN) } ( (0,0)(4.5,0)(4.6,0.7)(12,7.6) )
Edrv7 SR1SIG 0 VALUE { if(V(ENsr1sr2)<=2.5,0,if(V(DRVHI)>2.5 | V(DELAYDRVHI)>2.5,0,if(V(VCClow)<=2.5,5,0))) }
Cuvi2 NSB 0 3p IC=0
Eres_sub1 RES5 0 VALUE { if(V(CLK)>2.5,V(RES7),0) }
Eres_sub2 RES6 0 VALUE { if(V(CLK)>2.5,V(ILIMLATCH),0) }
Rotr4 OTR5 OTR6 500
Emon1 MON4 0 VALUE { if(V(RAMPint)>3.5,5,0) }
Rleb2 LEB3 LEB4 500
Evdly1 VDLY1 0 TABLE { V(REF,0) } ( (0,0) (2.5,2.5) )
Cuvr2 VREFLOW 0 3p IC=0
Rss7 SS1 SS 32
Cdd1 DELAYDRVHI 0 40p IC=0
Cdlo2 ENSR1SR2 0 3p IC=0
Rvccint1 VCC6 VCCINT  100m
Euvc2 UVC5 0 VALUE { if(V(VCC)<6.2,5,0) }
Cvref2 REF 0 3p IC=0
Givcc1 VCC7 0 TABLE { V(VCC) } ( (0,0) (7.5,0.004)  )
Cdr10 LO 0 3p IC=0
Cleb1 LEB3 0 3p IC=0
Cov1 OVPSIG 0 3p IC=0
Rdrvhi1 DRVHI PDRVHI  500
Cotr4 OTR5 0 10p IC=0
Rres1 RES1 RES 32
Rmon1 MON2 MON3 200
Xcs1 CS5 CS6 cs4 CSBLANK RSFF5K_5035C PARAMS:
Ruvc4 VCCLOW UVC5 500
Cdrvhi1 DRVHI 0  10p IC=0
Xotr2 OTR10 OTR11 CLTIMEROUT otr9 RSFF5K_5035C PARAMS:
Epwm1 PWM5 0 VALUE { if((V(RAMPINT)>V(COMPX)) | V(maxONlatch)>2.5 | V(ILIMlatch)>2.5 | V(DRIVERSoff)>2.5 | V(SSreset)>2.5,5,0) }
Ruvb2 UVB4 UVB5 500
Eosc3 NCLK 0 VALUE { {5-V(CLK)} }
Eleb3 LEB4 0 VALUE { if(V(DRVLOSIG)>2.5 | V(DRVHISIG)>2.5,5,0) }
Tresd1 DCLK 0 RESD2 0 Z0=1 TD=80n
Qcomp2 COMPX COMP COMP3 NOMNPN
Rdr8 SR2SIG DR8 500
Rvcc3 0 VCC4 5k
Euvr2 UVR5 0 VALUE { if(V(REF)<3,5,0) }
Eres1 RES3 0 VALUE { if(V(CLTIMEROUT)>2.5,5,0) }
Xpwm1 PWMOUT PWM2 PWMOUT2 pwm1 RSFF5K_5035C PARAMS:
Evref1 VREF1 0 TABLE { V(VCC) } ( (0,0) (6,5) )
Ecs2 CS9 0 VALUE { if(V(CLK)>0.1,0,if(V(CS1)>0.25 & V(PWMOUT2)>2.5,5,0)) }
Cdl2 MAXONLATCH 0 500p IC=0
Rdrvoff1 PDRIVERSOFF DRIVERSOFF 500
Rram1 RAM1 RAMP 10
Edff1 DFF2 0 VALUE { if(V(NCLK)>2.5,V(DFF1),0) }
RdumRT RT 0 10E6
Ruvr2 VREFLOW UVR5 500
Rvindummy1 VIN 0 1.28Meg
Rresd1 DCLK 0 1
Rdrvlo1 DRVLO PDRVLO 500
Rcs5 CS CS1 2k
Edrv8 SR2SIG 0 VALUE { if(V(ENsr1sr2)<=2.5,0,if(V(DRVLO)>2.5 | V(DELAYDRVLO)>2.5,0,if(V(VCClow)<=2.5,5,0))) }
Cdrvoff1 DRIVERSOFF 0 3p IC=0
Xotr1 OTR5 CLTIMEROUT SSRESTART otr4 RSFF5K_5035C PARAMS:
Epwm2 PWM4 0 VALUE { if(V(CLK)>4.5, 5, 0) }
Eram1 RAM3 0 VALUE { if(V(SSRESET)>2.5 | V(CLK)>2.5 | V(maxONlatch)>2.5,5,0) }
Eres2 RES10 0 VALUE { if(V(DCLK)>2.5,5,0) }
Eotr3 OTR12 0 VALUE { if(V(RES)<0.1 & V(SS)<0.1,5,0) }
Cdd2 DELAYDRVLO 0 40p IC=0
Cdr9 HO HS 3p IC=0
Rvcc1 VCC2 VCC3 1
Cdrvlo1 DRVLO 0 10p IC=0
Ccs5 CS1 0 6p IC=0
Eresd1 RESD2 0 CLK 0 1
Rvref3 0 REF 5k
Edlo1 PENHOLO 0 VALUE { if(V(DRVlatch)>2.5 & V(DRIVERSoff)<=2.5,5,0)}
Edrv6 DRVLOSIG 0 VALUE { if(V(ENholo)<=2.5,0,if(V(DRVLO)>2.5 & V(DELAYDRVLO)>2.5 & V(VCClow)<=2.5,5,0)) }
Rotr7 OTR10 OTR12 500
Rpwm2 PWM2 PWM4 500
Rvcc2 0 VCC3 2k
Xres1 RES8 RES9 ILIMLATCH RES7 RSFF5K_5035C PARAMS:
Ruvi1 SD UVI1 500
Cres1 RES2 0 300p IC=0
VRT VRT1 RT 0
Cvccint1 0 VCCINT 10p IC=0
Cdr7 DR7 0 3p IC=0
Rres5 RES8 RES10 500
Eotr4 OTR13 0 VALUE { if(V(DRIVERSOFF)>2.5 | V(RES)>2.5,5,0) }
Gres1 0 RES VALUE { if(V(RESLATCH)>2.5, 22E-6, -12E-6) }
Edff2 DFF3 0 VALUE { if(V(NCLK)>2.5,V(SELECTHILO),0) }
Rres2 RES2 RES3 500
Rresdum1 0 RES 1G
Rdl2 MAXONLATCH MON1 5
Evrt1 VRT1 0 TABLE { V(REF,0) } ( (0,0) (2,2) )
Govhys1 0 OVP VALUE { if(V(OVPSIG)>2.5,23E-6,0) }
Cvcc1 VCC3 0 3p IC=0
Qcomp1 COMP COMP COMP2 NOMNPN
Rotr8 OTR11 OTR13 500
Css5 SS 0 3p IC=0
Cpwm1 PWMOUT 0 400p IC=0
Rcs6 CS9 ILIM 500
Rdlo1 PENHOLO ENHOLO 500
Eres3 RES11 0 VALUE { if(V(ILIM)>4.5,5,0) }
Rvref1 VREF2 VREF3  1
Xuvc1 UVC2 VCCLOW VCCuv uvc1 RSFF5K_5035C PARAMS:
Cram1 RAM2 0 3p IC=0
Ruvidummy 0 UVLO 10Meg
Rss8 SS2 SSRESET 500
Cpwm2 PWM2 0 3p IC=0
Evcc2 VCC2 0 VALUE { IF(V(SD)>2.5,0,V(VCC1)) }
Cdr6 DR6 0 3p IC=0
Ccomp1 COMP 0 1p IC=0
Rcs7 CS CS2 32
Ccs7 CS2 0 10p IC=0
Rvccint2 VCCINT VCC 10m
Cdr12 SR2 0 3p IC=0
Cdr5 DR5 0 3p IC=0
Rvref2 0 VREF3  5k
Cdl3 DL1 0 10p IC=0
Gvref1 0 REF TABLE { V(VREF3, REF) } ( (0,0)(0.15,0.02) )
Dvcc1 vcctemp VIN DNOM 
Dvcc2 VCC vcctemp DNOM 
Dvref1 REF VCC DNOM
*SWITCHs
Sdiode_vcc1 VCC5 VCC6 VCC5 VCC6 SWCLAMP
Spwmdiode1 PWM5 PWMOUT PWM5 PWMOUT SWCLAMP
Scompdiode1 COMPX COMP4 COMPX COMP4 SWCLAMP
Smondiode1 MON4 MON3 MON4 MON3 SWCLAMP
Suvi1 0 UVLO 0 UVLO SWCLAMP
Sresdiode1 RES V5V RES V5V SWCLAMP
Sresdiode2 0 RES 0 RES SWCLAMP
Scsdiode1 CS9 ILIM CS9 ILIM SWCLAMP
Scsdiode2 ILIM V5V ILIM V5V SWCLAMP
Sssdiode1 SS V5V SS V5V SWCLAMP
Sssdiode2 0 SS 0 SS SWCLAMP
Sdd1 DELAYDRVHI V5V DELAYDRVHI V5V SWCLAMP
Sdd2 0 DELAYDRVHI 0 DELAYDRVHI SWCLAMP
Sdd3 DELAYDRVLO V5V DELAYDRVLO V5V SWCLAMP
Sdd4 0 DELAYDRVLO 0 DELAYDRVLO SWCLAMP
Sres1 RES1 0 RES2 0 S5K
Sdl1 V5V DL1 DRVLO 0 S5K
Sss1 SS1 0 SS2 0 S5K
Sram1 RAM1 0 RAM2 0 S5K
Scs1 CS2 0 CSBLANK 0 S5K
Smon1 V5V MON1 MON2 0 S5K
Smon2 MON1 0 CLK 0 S5K
Sdriver1 HB HO DR5 0 SdriverT
Sdriver2 HO HS DR5 0 SdriverB
Sdriver3 VCC LO DR6 0 SdriverT
Sdriver4 LO 0 DR6 0 SdriverB
Sdriver6 SR1 0 DR7 0 SdriverSRB
Sdriver8 SR2 0 DR8 0 SdriverSRB
Rgiga1 VCC5 VCC6 1G
Rgiga2 PWM5 PWMOUT 1G
Rgiga3 COMPX COMP4 1G
Rgiga4 MON4 MON3 1G
Rgiga5 0 UVLO 1G
Rgiga6 RES V5V 1G
Rgiga7 0 RES 1G
Rgiga8 CS9 ILIM 1G
Rgiga9 ILIM V5V 1G
Rgiga10 SS V5V 1G
Rgiga11 0 SS 1G
Rgiga12 DELAYDRVHI V5V 1G
Rgiga13 0 DELAYDRVHI 1G
Rgiga14 DELAYDRVLO V5V 1G
Rgiga15 0 DELAYDRVLO 1G
Rgiga16 RES2 0 1G
Rgiga17 DRVLO 0 1G
Rgiga18 SS2 0 1G
Rgiga19 RAM2 0 1G
Rgiga20 CSBLANK 0 1G
Rgiga21 MON2 0 1G
Rgiga22 CLK 0 1G
Rgiga23 DR5 0 1G
Rgiga24 DR5 0 1G
Rgiga25 DR6 0 1G
Rgiga26 DR6 0 1G
Rgiga27 DR7 0 1G
Rgiga28 DR8 0 1G
Rgiga29	OUTPUTTIMERRESET 0 1G
Rgiga30 DR7 0 1G
Rgiga331 DR8 0 1G
*35C
Gvcc1 0 VCC4 TABLE { V(VCC3, VCC4) } ( (0,0)(0.3,0.058) )
Euvb1 UVB3 0 VALUE { if((V(HB)-V(HS))>3.8,5,0) }
Euvb2 UVB5 0 VALUE { if((V(HB)-V(HS))<3.3,5,0) }
Gss1 0 SS VALUE { if(V(VCCuv)<=2.5 & V(VREFuv)<=2.5, if(V(nSB)<=2.5 | V(SSrestart)>2.5 | V(SSreset)>2.5, 1.2E-6, 110E-6),0) }
Edriversoff PDRIVERSOFF 0 VALUE { if(V(VREFuv)>2.5 | V(VREFlow)>2.5 | V(ovpsig)>2.5 | V(VCClow)>2.5 | V(SD)>2.5 | V(nSB)<=2.5,5,0) }
Edrvhi1 PDRVHI 0 VALUE { if(V(selectHILO)>2.5 & V(PWMout2)>2.5 & V(SSreset)<=2.5,5,0) }
Edrvlo1 PDRVLO 0 VALUE { if(V(selectHILO)<=2.5 & V(PWMout2)>2.5 & V(SSreset)<=2.5,5,0) }
Edlo2 PENSR1SR2 0 VALUE { if(V(DRVlatch)>2.5 & V(nSB)>2.5,5,0) }
Gdd1 0 DELAYDRVHI VALUE { if(V(DRVHI)>2.5,I(VDLY)*13.333,-I(VDLY)*57.143) }
Gdd2 0 DELAYDRVLO VALUE { if(V(DRVLO)>2.5,I(VDLY)*13.333,-I(VDLY)*57.143) }
Sdl2 DL1 0 OUTPUTTIMERRESET 0 S5K
Sdriver5 REF SR1 DR7 0 SdriverSRT
Sdriver7 REF SR2 DR8 0 SdriverSRT
*subckt
.MODEL Dnom D IS=100n RS=30m CJO=10p VJ=0.5 EG=0.6
.MODEL S5K VSWITCH RON=1 ROFF=100E6 VON=1V VOFF=0.0V
.MODEL SWCLAMP VSWITCH RON=0.001 ROFF=100E6 VON=10m VOFF=0
.MODEL SdriverT VSWITCH RON=8 ROFF=0.5E6 VON=2.6V VOFF=2.4V
.MODEL SdriverB VSWITCH RON=0.5E6 ROFF=5 VON=2.6V VOFF=2.4V
.MODEL SdriverSRT VSWITCH RON=20 ROFF=0.5E6 VON=2.6V VOFF=2.4V
.MODEL SdriverSRB VSWITCH RON=0.5E6 ROFF=20 VON=2.6V VOFF=2.4V
.MODEL NOMNPN NPN RB=350 RC=600 RE=20
.ENDS LM5035C
* RSFF
.SUBCKT RSFF5K_5035C R S Q NQ
Eff1 PSTATE 0 VALUE { if(V(R)>2.5 & V(S)<=2.5,0,if(V(R)<=2.5 & V(S)>2.5,5,2.5)) }
Rff1 STATE PSTATE 500  
Cff1 STATE 0  9p IC=0 
Eff2 PQ 0 VALUE {if(V(STATE)>=4.5,5,if(V(STATE)<=0.5,0,if(V(FFMEM)>2.5,5,0))) }
Rff2 Q PQ  500 
Cff2 Q 0  12p IC=0 
Eff3 PNQ 0 VALUE {if(V(STATE)>=4.5,0,if(V(STATE)<=0.5,5,if(V(FFMEM)>2.5,0,5))) }
Rff3 NQ PNQ  500  
Cff3 NQ 0  12p IC=0 
Sff4 V5V FFMEM Q 0 SFF
Rff4 Q 0 1G
Sff5 FFMEM 0 NQ 0 SFF
Rff5 NQ 0 1G
Cff6 FFMEM 0  3p IC=0  
Vff7 V5V 0 5
.MODEL SFF VSWITCH RON=500 ROFF=100MEG VON=4.5V VOFF=0.5V
.ENDS RSFF5K_5035C

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without any prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	     : LM5045 Full Bridge PWM Controller with Integrated MOSFET Drivers
* Last Revision Date : February 25, 2011
* Revision Number    : 1.1
* E-mail feedback    : http://wwwd.national.com/feedback/
* Generated from Pspice Plugin Ver. 16.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* This model has only been tested with Orcad PSPICE.  
* Additional modifications maybe required to work with other SPICE packages
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*
*<Introduction >
*This document contains the PSPICE model and the simulation circuit example for National Semiconductor's LM5045.
*The LM5045 full-bridge PWM controller with integrated MOSFET drivers contains all of the features necessary to implement 
*full-bridge power converter using either current mode or voltage mode control.
*
*<LM5045 Model>
*The LM5045 model contains all of the basic features including;
*- Full-Bridge Gate Drivers
*- Synchronous Rectifier Control Outputs
*- Current Mode or Voltage Mode Control
*- Single Resistor Programmable Switching Frequency
*- Programmable Dead-time 
*- Cycle-by-Cycle Current Limit
*- Hiccup Mode Overload Protection
*- Primaryside Soft-start
*- Soft-start of the synchronous rectifiers
*- Direct Optocoupler Interface
*- Internal Start-up Bias Regulator
*- 5V Reference
*- Programmable UVLO and OVP
*
*<Assumptions and limitations>
*Model & Example Assumptions;
*- Temperature variations are not considered. Default temperature is assumed as 25C.
*- Any parasitic elements including ESR and ESL of capacitor, DCR and leakage inductance of transformer are not considered. 
*Some functions/characteristics of IC are not included in this model;
*- Thermal Shutdown 
*- Oscillator Synchronization
*Some characteristics of IC are included but not optimized;
*- Gate driver capability/strength
*- Power consumption of controller  
*- SS, SSSR, RES discharging time 
*- UVLO shutdown hysteresis (0.1V)
*- CS delay to output
*Also AGND and PGND pin of IC are internally tied to GND (node number 0)
*
*<Note>
*- To run the simulation, a simulation profile should be added first. Click 'New Simulation Profile' 
*- The simulation takes around 10~16min actual time per 1mS simulation on a 1.7GHz machine.
*- Vsupply should have a slope lower than 1V/us
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
.SUBCKT LM5045 UVLO OVP RAMP CS SLOPE COMP REF RT RD1 RD2 RES SS SSSR SSOFF HS2 HO2 BST2 SR2 LO2 VCC LO1 SR1 BST1 HO1 HS1 VIN
Ccomp1	COMP 0 1p IC=0
Ccounter1         BUFFER1 0  10n IC=0
Ccounter2         BUFFER2 0  10n IC=0
Ccounter3         HICCUPCOMPLETE 0  400p IC=0
Ccounter4         COUNTER9 0  4p IC=0
Ccounter5         COUNTER10 0  4p IC=0
Ccs1         CSINT 0  4p IC=0
Ccs2         ILIM 0  100p IC=0
Cdd1         DELAYDRVA 0  40p IC=0
Cdd2         DELAYDRVB 0  40p IC=0
Cdr10         LO1 0  4p IC=0
Cdr11         SR1 0  4p IC=0
Cdr12         SR2 0  4p IC=0
Cdr13         DR8 0  4p IC=0
Cdr14         HO2 HS2  4p IC=0
Cdr15         LO2 0  4p IC=0
Cdr16         DR7 0  4p IC=0
Cdr5         DR5 0  4p IC=0
Cdr6         DR6 0  4p IC=0
Cdr7         DR9 0  4p IC=0
Cdr8         DR10 0  4p IC=0
Cdr9         HO1 HS1  4p IC=0
Cisr1         ISR1 0  4p IC=0
Cisr2         NSRSIGNAL 0  4p IC=0
Cisr3         ISR 0  24.5p IC=0
Cleb1         LEB1 0  4p IC=0
Cleb2         LEB6 0  4p IC=0
Cleb3         LEB8 0  8p IC=0
Cmsk1         MSK2 0  4p IC=0
Cmsk2         MSK3 0  4p IC=0
Cosc1         CLK 0  5p IC=5
Cosc2         OSC2 0  5p IC=5
Cov1         OVPOUT 0  4p IC=0
Cpwm1         PWM2 0  4p IC=0
Cpwm2         PWM4 0  4p IC=0
Cram1         RAM2LEB 0  4p IC=0
Cram2         RAM5 0  4p IC=0
Cres2         RES2 0  400p IC=0
Cres3         AT2V2 0  40p IC=5
Cres4         AT4V2 0  40p IC=0
Cres5         AT0P1V2 0  40p IC=0
Cres6         HICCUPSTART 0  40p IC=0
Cres7         RES10 0  20p IC=0
Cres8         RES9 0  20p IC=0
Cres9         RES4 0  20p IC=0
Cslope1         IOUTSLOPE 0  5p IC=0
Css10         SS6 0  4p IC=0
Css11         SS5 0  4p IC=0
Css5         SS 0  4p IC=0
Css7         SS2 0  4p IC=0
Css9         RSTOUT 0  4p IC=0
Csssr1         SSSR 0  4p IC=0
Csssr2         SSSR2 0  4p IC=0
Csssr3         SSSR4 0  4p IC=0
Csssr4         SSSR5 0  4p IC=0
Csssssr1         SOFTSTOPSSSR 0  4p IC=0
Cstate1         STATER 0  4p IC=0
Cstate2         STATES 0  4p IC=0
Ctc1         TC2 0  4p IC=0
Ctc10         TC24 0  4p IC=0
Ctc11         TC27 0  4p IC=0
Ctc12         TC30 0  4p IC=0
Ctc2         TC4 0  4p IC=0
Ctc3         TC7 0  4p IC=0
Ctc4         TC9 0  4p IC=0
Ctc5         TC12 0  4p IC=0
Ctc6         TC14 0  4p IC=0
Ctc7         TC17 0  4p IC=0
Ctc8         TC19 0  4p IC=0
Ctc9         TC22 0  4p IC=0
Cuvc3         UVC2 0  4p IC=0
Cuvc4         VCCLOW 0  4p IC=0
Cuvi1         SD 0  4p IC=0
Cuvi2         UVLO_LT2 0  4p IC=0
Cuvi3         RD2 0  4p IC=0
Cuvi4         RD1 0  4p IC=0
Cuvr1         UVR2 0  4p IC=0
Cuvr2         VREFLOW 0  4p IC=5
Cuvr3         UVR6 0  8p IC=0
Cvcc1         VCC3 0  3p IC=0
Cvcc2         VCC4 0  4p IC=0
Cvcc3         VCC5 0  4p IC=0
Cvcc4         VCC6 0  4p IC=0
Cvcc5         VCC7 0  4p IC=0
Cvccboost         VCCBOOST 0  4p IC=0
Cvccboost_vcc         BOOST1R8 0  4p IC=0
Cvccint1         0 VCCINT  10p IC=0
Cvref1         VREF3 0  3p IC=0
Cvref2         REF 0  4p IC=0
Dvcc1         VCCD1 VIN DNOM
Dvcc2         VCC VCCD1 DNOM
Dvref1         REF VCC DNOM
Ecomp1         COMP4 0 VALUE { V(SS) }
Ecounter1         COUNTER8 0 VALUE { if((V(at2V1)>(V(at2V2)+0.1)) & V(VREFuv)<=2.5 & V(VCCuv)<=2.5, 5, 0) }
Ecounter2         COUNTER11 0 VALUE { if((V(at4V1)>(V(at4V2)+0.1)) & V(VREFuv)<=2.5 & V(VCCuv)<=2.5, 5, 0) }
Ecounter3         COUNTER2 0 COUNTER1 0 1
Ecounter4         COUNTER5 0 COUNTER4 0 1
Edff1         DFF2 0 VALUE { if(V(NCLK)>2.5,V(NPH),0) }
Edff2         DFF3 0 VALUE { if(V(NCLK)>2.5,V(PH),0) }
Edff3         DFF6 0 VALUE { if(V(CLK)>2.5,V(DFF4),0) }
Edff4         DFF7 0 VALUE { if(V(CLK)>2.5,V(DFF5),0) }
Edrv10         SR2SIG 0 VALUE { if(V(SR2IN)>2.5 & V(NSRSIGNAL)<=2.5 & V(VCClow)<=2.5 & V(RSTout)<=2.5,5,0) }
Edrv5         DRVHO1SIG 0 VALUE { if(V(HO1IN)>2.5 & V(VCCLOW)<=2.5 & V(RSTout)<=2.5 & (V(BST1)-V(HS1))>4.7,5,0) }
Edrv6         DRVLO1SIG 0 VALUE { if(V(LO1IN)>2.5 & V(VCCLOW)<=2.5 & V(RSTout)<=2.5,5,0) }
Edrv7         DRVHO2SIG 0 VALUE { if(V(HO2IN)>2.5 & V(VCCLOW)<=2.5 & V(RSTout)<=2.5 & (V(BST2)-V(HS2))>4.7,5,0) }
Edrv8         DRVLO2SIG 0 VALUE { if(V(LO2IN)>2.5 & V(VCCLOW)<=2.5 & V(RSTout)<=2.5,5,0) }
Edrv9         SR1SIG 0 VALUE { if(V(SR1IN)>2.5 & V(NSRSIGNAL)<=2.5 & V(VCClow)<=2.5 & V(RSTout)<=2.5,5,0) }
Eisr1         ISR3 0 VALUE { if(V(ISR)>V(SSSR),5,0) }
Eisr2         ISR2 0 VALUE { if(V(CLK)>2.5 | V(state) <2.5,5,0) }
Eleb1         LEB2 0 VALUE { if(V(LEB3)>2.5 | V(LEB4)>2.5,5,0)  }
Eleb2         LEB5 0 LEB6 0 1
Emsk1         MSK4 0 VALUE { if(V(CLK)<=2.5 & V(PWM)<=2.5,5,0) }
Emsk2         MSK5 0 VALUE { if(V(PWM)>2.5 & V(CLK)<=2.5,5,0) }
Eosc1         OSC1 0 VALUE { if(V(OSC2)>cos(2*3.14*50E-9/(2/(6.25E9*I(VRT))+110E-9)),5,0) }
Eosc2         OSC3 0 VALUE { if(V(VREFuv)<=2.5 & V(VCCuv)<=2.5 & V(FAULT)<=2.5,sin(2*3.141592*TIME*I(VRT)/100E-12/2),0) }
Eosc3         NCLK 0 VALUE { {5-V(CLK)} }
Eov1         OV1 0 VALUE { if(V(OVP)>1.25,5,0) }
Epwm1         PWM1 0 VALUE { if(V(RSTOUT)>2.5 | V(CLK)>0.5, 5, 0) }
Epwm2         PWM3 0 VALUE { if((V(ILIM)>2.5 | V(comp2PWM)<=V(RAMPint)) & V(comp2pwm)>0, 5, 0) }
Eram         RAMPINT 0 RAMP 0 1
Eram1         RAM3 0 VALUE { if(V(PWM)>4.5 | V(CLK)>2.5 | V(RSTout)>2.5, 5, 0) }
Eram2         RAM6 0 VALUE { if(V(VCCUV)>2.5 | V(VREFUV)>2.5 | V(COMPi)<=1, 5, 0) }
Eres1         RES3 0 VALUE { if(V(CLK)>(V(osc1)+0.1), 5, 0) }
Eres2         RES7 0 VALUE { if((V(CLK)< (V(osc1)-0.1)) & V(RES6)<=2.5, 5, 0) }
Eres3         RES8 0 VALUE { if((V(CLK)< (V(osc1)-0.1)) & V(RES6)>2.5, 5, 0) }
Eres4         AT4V1 0 VALUE { if(V(RES)>4, 5, 0) }
Eres5         AT2V1 0 VALUE { if(V(RES)<=2 | V(nFAULT)>2.5, 5, 0) }
Eres6         AT0P1V1 0 VALUE { if(V(RES)<0.1, 5, 0) }
Eres7         AT1V1 0 VALUE { if(V(RES)>1, 5, 0) }
Eres8         COUNTER7 0 VALUE { if(V(BUFFER2)>15.5 & V(at2V1)<=(V(at2V2)+0.1), 5, 0) }
Eres9         RESDISCHARGE 0 VALUE { if(V(VCCuv)>2.5 | V(VREFuv)>2.5 | V(HiccupComplete)>2.5, 10, 0) }
Ess1         SSDISCHARGE 0 VALUE { if(V(VCCuv)>2.5 | V(VREFuv)>2.5 | V(SS4)<=2.5, 5, 0) }
Ess2         SS9 0 VALUE { if((V(SSSR)<1 & V(SoftStopSSSR)>2.5) | ((V(SoftStopSSSR)>2.5 & V(SSoff)>2.8) | V(VCCuv)>2.5 | 
+V(VREFuv)>2.5 | V(OVPout)>2.5), 5, 0) }
Ess3         SS8 0 VALUE { if(V(SS)<=0.2, 5, 0) }
Ess4         RSTOUT1 0 VALUE { if(V(SS6)>2.5 | V(SS4)<=2.5, 5, 0) }
Esssr1         SSSR7 0 VALUE { if(V(STATE)<=2.5, 5, 0) }
Esssr2         SSSR8 0 VALUE { if(V(SSSR)<=0.2, 5, 0) }
Esssssr1         SSSSSR1 0 VALUE { if(V(FAULT)>2.5 | V(UVLO_lt2)>2.5, 5, 0) }
Estate1         STATER1 0 VALUE { if(V(SS5)>2.5 |V(SS)<=0.2, 5, 0) }
Estate2         STATES1 0 VALUE { if(V(VCCuv)<=2.5 & V(VREFuv)<=2.5 & V(OVPout)<=2.5 & (V(SSoff)<=2.75 | 
+V(SoftStopSSSR)<=2.5) & (V(SoftStopSSSR)<=2.5 & V(SS)>2 & V(COMPi)>1.0 ), 5, 0) }
Etc10         TC23 0 VALUE { if(V(comp2pwm)>0 & (V(PH)>2.5 | V(MskPWM)>2.5) & (V(delayDRVB)>0.5 & V(delayDRVB)<=2.5),5,0) }
Etc11         TC26 0 VALUE { if(V(RSTout)>2.5 | (V(PH)>2.5 & V(MskPWM)<=2.5),5,0) }
Etc12         TC28 0 VALUE { if(V(comp2pwm)>0 & (V(PH)<=2.5 | V(MskPWM)>2.5) & (V(delayDRVA)>0.5 & V(delayDRVA)<=2.5),5,0) }
Etc2         TC3 0 VALUE { if(V(comp2pwm)>0 & V(PH)>2.5 & V(MskPWM)<=2.5 & (V(delayDRVA)>2.5& V(delayDRVA)<=4.5),5,0) }
Etc4         TC8 0 VALUE { if(V(comp2pwm)>0 & V(PH)<=2.5 & V(MskPWM)<=2.5 & (V(delayDRVB)>2.5& V(delayDRVB)<=4.5),5,0) }
Etc9         TC21 0 VALUE { if(V(RSTout)>2.5 | (V(PH)<=2.5 & V(MskPWM)<=2.5),5,0) }
Euvc1         UVC3 0 VALUE { if(V(VCC)>V(VCCREGPT),5,0) }
Euvc2         UVC5 0 VALUE { if(V(VCC)<6.3,5,0) }
Euvi1         UVI1 0 VALUE { if(V(UVLO)<0.4,5,0) }
Euvi2         UVI2 0 VALUE { if(V(UVLO)>1.25,0,5) }
Euvr1         UVR3 0 VALUE { if(V(UVR6)>V(REFREGPT),5,0) }
Euvr2         UVR5 0 VALUE { if(V(UVR6)<4.3,5,0) }
Ev15         V5V 0 VALUE { if(V(VIN)>13,5,0) }
Evcc_boost         VCC8 0 VALUE { IF(V(VCCBOOST)>2.5, 1.8, 0) }
Evcc1         VCC1 BOOST1R8 TABLE { V(VIN, 0) } ( (0,0)(2.8,0)(10.5,7.8) )
Evcc2         VCC2 0 VALUE { IF(V(SD)>2.5, 0, V(VCC1)) }
Evccboost         BOOST1 0 VALUE { if(V(STATE)<=2.5 | V(SSSR)<1 ,5,0) }
Evref1         VREF1 0 TABLE { V(VCC) } ( (0,0) (2, 0) (3.2,3) (5.2,5) )
Evref2         VREF2 0 VALUE { IF( V(SD)>2.5, 0, V(VREF1)) }
Evrt1         VRT1 0 TABLE { V(REF,0) } ( (0,0) (2,2) )
Gdt1         0 RD1 TABLE { V(V5V, 0) } ( (0,1E-6)(5,40E-6) )
Gdt2         0 RD2 TABLE { V(V5V, 0) } ( (0,1E-6)(5,40E-6) )
Ggateloss         VIN 0 VALUE { I(VVCC) }
Gisr1         0 ISR VALUE { if(V(ISR1)>2.5,1,0) }
Givcc1         VCC7 0 TABLE { V(VCC) } ( (0,0) (10,0.0046)  )
Govhys1         0 OVP VALUE { if(V(OVPOUT)>2.5, 20E-6, 0) }
Gres1         0 RES VALUE {if(V(FAULT)>2.5,if(V(p10u_hiccup)>4.5,10E-6,if(V(n5u_hiccup)>4.5,-5E-6,0)),if(V(p30u)>4.5,
+30E-6,if(V(n5u)>4.5,-5E-6,0))) }
Gslope1         0 IOUTSLOPE1 VALUE { if(V(CLK)<=2.5 & V(VREFuv)<=2.5 & V(VCCuv)<=2.5, I(VRT)/20,0) }
Gslope2         0 SLOPE VALUE { if(V(VREFuv)<=2.5 & V(VCCuv)<=2.5, V(IOUTSLOPE)/20000,0) }
Gss1         0 SS VALUE { if(V(VREFuv)<=2.5,20E-6,0) }
Gsssr1         0 SSSR VALUE { if(V(VREFuv)<=2.5,20E-6,0) }
Gsssr2         SSSR 0 VALUE {if(V(SoftStopSSSR)>2.5,if(V(state)>2.5,65E-6,if(V(FAULT)>2.5,125E-6,0)),0) }
Guvihys1         UVLO 0 VALUE { if(V(UVLO_LT2)>2.5, 20E-6, 0) }
Gvcc1         0 VCC4 TABLE { V(VCC3, VCC4) } ( (-1.4, -1)(0,0)(0.3,0.052) )
Gvref1         VCC REF TABLE { V(VREF3, REF) } ( (-0.7,-1)(0,0)(0.15,0.015) )
Q_Qcomp1         COMP COMP COMP2 NOMNPN
Qcomp2         COMPI COMP COMP3 NOMNPN
Rcomp1         REF COMPI  5k
Rcomp2         COMP2 0  200
Rcomp3         COMP3 0  200
Rcomp4         COMP5 COMP2PWM  24k
Rcomp5         COMP2PWM 0  24k
Rcounter1         HICCUPCOMPLETE COUNTER7  500
Rcounter2         BUFFER2 COUNTER3  1
Rcounter3         BUFFER1 COUNTER6  1
Rcounter4         COUNTER9 HICCUPCOMPLETE  500
Rcounter5         COUNTER10 HICCUPCOMPLETE  500
Rcounter6         COUNTER6 0  10Meg
Rcounter7         BUFFER2 0  10Meg
Rcs1         CS2 CS  18
Rcs2         CS CSINT  2k
Rcs3         CS1 ILIM  500
Rdr10         DRVHO2SIG DR7  500
Rdr5         DRVHO1SIG DR5  500
Rdr6         DRVLO1SIG DR6  500
Rdr7         SR1SIG DR9  500
Rdr8         SR2SIG DR10  500
Rdr9         DRVLO2SIG DR8  500
Rdt1dummy         RD1 0  10E6
Rdt2dummy         RD2 0  10E6
RdumRT         RT 0  10E6
RdumSlope1         IOUTSLOPE 0  10E6
RdumSlope2         SLOPE 0  10E6
Risr1         ISR1 ISR2  500
Risr2         ISR3 NSRSIGNAL  500
Rleb1         LEB1 LEB2  500
Rleb2         LEB3 0  1
Rleb3         LEB6 LEB4  500
Rleb4         LEB8 LEB9  500
Rmsk1         MSK2 MSK4  500
Rmsk2         MSK3 MSK5  500
Rosc1         CLK OSC1  500
Rosc2         OSC2 OSC3  500
Rov1         OVPOUT OV1  2500k
Rovdummy         0 OVP  10Meg
Rpwm1         PWM2 PWM1  1000
Rpwm2         PWM4 PWM3  500
Rram1         RAM1 RAMP  5.5
Rram2         RAM2LEB RAM3  500
Rram3         RAM4 RAMP  1k
Rram4         RAM5 RAM6  500
Rres1         RES1 RES  30
Rres2         RES2 RESDISCHARGE  500
Rres3         AT4V1 AT4V2  500
Rres4         AT2V1 AT2V2  500
Rres5         AT0P1V1 AT0P1V2  500
Rres6         AT1V1 HICCUPSTART  500
Rres7         RES8 RES10  500
Rres8         RES7 RES9  500
Rres9         RES3 RES4  500
Rss10         SS6 SS8  500
Rss11         SS5 SS9  500
Rss12 SSOFF 0 200E3
Rss7         SS1 SS  200
Rss8         SS2 SSDISCHARGE  500
Rss9         RSTOUT RSTOUT1  500
Rsssr1         SSSR1 SSSR  200
Rsssr2         SSSR2 SSSR3  500
Rsssr3         SSSR4 SSSR7  500
Rsssr4         SSSR5 SSSR8  500
Rsssssr1         SOFTSTOPSSSR SSSSSR1  500
Rstate1         STATER STATER1  500
Rstate2         STATES STATES1  500
Rtc1         TC1 TC2  500
Rtc10         TC23 TC24  500
Rtc11         TC26 TC27  500
Rtc12         TC28 TC30  500
Rtc2         TC3 TC4  500
Rtc3         TC6 TC7  500
Rtc4         TC8 TC9  500
Rtc5         TC11 TC12  500
Rtc6         TC13 TC14  500
Rtc7         TC16 TC17  500
Rtc8         TC18 TC19  500
Rtc9         TC21 TC22  500
Ruvc3         UVC2 UVC3  1.5k
Ruvc4         VCCLOW UVC5  1.5k
Ruvi1         SD UVI1  500
Ruvi2         UVLO_LT2 UVI2  2500k
Ruvidummy         0 UVLO  10Meg
Ruvr1         UVR2 UVR3  500
Ruvr2         VREFLOW UVR5  500
Ruvr3         UVR6 REF  500
Rvcc1         VCC2 VCC3  1
Rvcc2         VCCREGPT VCC3  200
Rvcc3         0 VCC4  5k
Rvcc4         VCC7 VCC  1
Rvcc5         0 VCCREGPT  1.8k
Rvccboost         BOOST1 VCCBOOST  500
Rvccboost_vcc         VCC8 BOOST1R8  500
Rvccint1         VCC6 VCCINT  100m
Rvccint2         VCCINT VCC  10m
Rvindummy1         VIN 0  333k
Rvref1         VREF2 VREF3  1
Rvref2         REFREGPT VREF3  500
Rvref3         0 REF  5k
Rvref4         0 REFREGPT  4.5k
Tleb         LEB3 0 LEB5 0 Z0=1 TD=40n
Xdff1         DFF2 DFF3 DFF4 DFF5 RSFF5K_5045 PARAMS:
Xdff2         DFF6 DFF7 PH NPH RSFF5K_5045 PARAMS:
Xleb1         RAM2LEB LEB8 leb7 LEB4 RSFF5K_5045 PARAMS:
Xmsk1         MSK2 MSK3 MskPWM msk1 RSFF5K_5045 PARAMS:
Xpwm1         PWM2 PWM4 PWM pwm5 RSFF5K_5045 PARAMS:
Xres1         RES4 ILIM RES6 res5 RSFF5K_5045 PARAMS:
Xres2         RES9 RES10 p30u n5u RSFF5K_5045 PARAMS:
Xres3         AT4V2 AT2V2 p10u_hiccup n5u_hiccup RSFF5K_5045 PARAMS:
Xres4         AT0P1V2 HICCUPSTART FAULT nFAULT RSFF5K_5045 PARAMS:
Xss1         SS6 SS5 ss7 SS4 RSFF5K_5045 PARAMS:
Xsssr1         SSSR4 SSSR5 sssr6 SSSR3 RSFF5K_5045 PARAMS:
Xstate         STATER STATES STATE statenq RSFF5K_5045 PARAMS:
Xtc1         TC2 TC4 HO1IN tc5 RSFF5K_5045 PARAMS:
Xtc2         TC7 TC9 LO1IN tc10 RSFF5K_5045 PARAMS:
Xtc3         TC12 TC14 HO2IN tc15 RSFF5K_5045 PARAMS:
Xtc4         TC17 TC19 LO2IN tc20 RSFF5K_5045 PARAMS:
Xtc5         TC22 TC24 SR1IN tc25 RSFF5K_5045 PARAMS:
Xtc6         TC27 TC30 SR2IN tc29 RSFF5K_5045 PARAMS:
Xuvc1         UVC2 VCCLOW VCCUV uvc1 RSFF5K_5045 PARAMS:
Xuvr1         UVR2 VREFLOW VREFUV uvr1 RSFF5K_5045 PARAMS:
V1         V5V_0P2 V5V 0.2
V1V5         COMPI COMP5 1
Vcounter1         COUNTER1 BUFFER1 1
Vcounter2         COUNTER4 BUFFER2 1
VRT         VRT1 RT 0
VVCC         VCC4 VCC5 0

*S5K
Scs1    CS2 0 LEB1 0 S5K
Sram1    RAM1 0 RAM2LEB 0 S5K
Sram2    RAM4 0 RAM5 0 S5K
Sres1    RES1 0 RES2 0 S5K
Sslope1    IOUTSLOPE 0 CLK 0 S5K
Sss1    SS1 0 SS2 0 S5K
Ssssr1    SSSR1 0 SSSR2 0 S5K

*SCLAMP
Scompdiode1    COMPI COMP4 COMPI COMP4 SWCLAMP
Scounterdiode1    COUNTER2 COUNTER3 COUNTER8 0 SWCLAMP
Scounterdiode2    COUNTER5 COUNTER6 COUNTER11 0 SWCLAMP
Scounterdiode3    BUFFER1 0 COUNTER9 0 SWCLAMP
Scounterdiode4    BUFFER2 0 COUNTER10 0 SWCLAMP
Scounterdiode5    COUNTER7 HICCUPCOMPLETE COUNTER7 HICCUPCOMPLETE SWCLAMP
Scsdiode1    CS1 ILIM CS1 ILIM SWCLAMP
Scsdiode2    ILIM V5V ILIM V5V SWCLAMP
Sdd1    DELAYDRVA V5V DELAYDRVA V5V SWCLAMP
Sdd2    0 DELAYDRVA 0 DELAYDRVA SWCLAMP
Sdd3    DELAYDRVB V5V DELAYDRVB V5V SWCLAMP
Sdd4    0 DELAYDRVB 0 DELAYDRVB SWCLAMP
Sdiode_vcc1    VCC5 VCC6 VCC5 VCC6 SWCLAMP
Sissdiode1    ISR V5V ISR V5V SWCLAMP
Sresdiode1    RES V5V RES V5V SWCLAMP
Sresdiode2    0 RES 0 RES SWCLAMP
Sresdiode3    RESDISCHARGE RES2 RESDISCHARGE RES2 SWCLAMP
Sresdiode4    RES7 RES9 RES7 RES9 SWCLAMP
Sresdiode5    RES8 RES10 RES8 RES10 SWCLAMP
Sresdiode6    RES3 RES4 RES3 RES4 SWCLAMP
Sslope2    0 ISR 0 ISR SWCLAMP
Sssdiode1    SS V5V SS V5V SWCLAMP
Sssdiode2    0 SS 0 SS SWCLAMP
Ssssrdiode1    SSSR V5V_0P2 SSSR V5V_0P2 SWCLAMP
Ssssrdiode2    0 SSSR 0 SSSR SWCLAMP
Suvi1    0 UVLO 0 UVLO SWCLAMP

*DRIVER
Sdriver1   BST1 HO1  DR5 0 SdriverT
Sdriver11    BST2 HO2 DR7 0 SdriverT
Sdriver3    VCC LO1 DR6 0 SdriverT
Sdriver9   VCC LO2  DR8 0 SdriverT
Sdriver2    HO1 HS1 DR5 0 SdriverB
Sdriver12    HO2 HS2 DR7 0 SdriverB
Sdriver4   LO1 0  DR6 0 SdriverB
Sdriver10    LO2 0 DR8 0 SdriverB
Sdriver5   REF SR1  DR9 0 SdriverSRT
Sdriver7   REF SR2  DR10 0 SdriverSRT
Sdriver6   SR1 0  DR9 0 SdriverSRB
Sdriver8   SR2 0  DR10 0 SdriverSRB

*Rgiga 
Rgiga1 LEB1 0 1G
Rgiga2 RAM2LEB 0 1G
Rgiga3 RAM5 0 1G
Rgiga4 RES2 0 1G
Rgiga5 CLK 0 1G
Rgiga6 SS2 0 1G
Rgiga7 SSSR2 0 1G
Rgiga8 COMPI COMP4 1G
Rgiga9 COUNTER8 0 1G
Rgiga10 COUNTER11 0 1G
Rgiga11 COUNTER9 0 1G
Rgiga12 COUNTER10 0 1G
Rgiga13 COUNTER7 HICCUPCOMPLETE 1G
Rgiga14 CS1 ILIM 1G
Rgiga15 ILIM V5V 1G
Rgiga16 DELAYDRVA V5V 1G
Rgiga17 0 DELAYDRVA 1G
Rgiga18 DELAYDRVB V5V 1G
Rgiga19 0 DELAYDRVB 1G
Rgiga20 VCC5 VCC6 1G
Rgiga21 ISR V5V 1G
Rgiga22 RES V5V 1G
Rgiga23 0 RES 1G
Rgiga24 RESDISCHARGE RES2 1G
Rgiga25 RES7 RES9 1G
Rgiga26 RES8 RES10 1G
Rgiga27 RES3 RES4 1G
Rgiga28 0 ISR 1G
Rgiga29 SS V5V 1G
Rgiga30 0 SS 1G
Rgiga31 SSSR V5V_0P2 1G
Rgiga32 0 SSSR 1G
Rgiga33 0 UVLO 1G
Rgiga34 DR5 0 1G
Rgiga35 DR7 0 1G
Rgiga36 DR6 0 1G
Rgiga37 DR8 0 1G
Rgiga38 DR9 0 1G
Rgiga39 DR10 0 1G

*Fslope IOUTSLOPE1 IOUTSLOPE ISR 0 Fslope
Fslope ISR 0 VFslope 10
VFslope IOUTSLOPE1 IOUTSLOPE 0V

*45
Ecs2         CS1 0 VALUE { if(V(CSINT)>0.75 & (V(LO1)>2 | V(LO2)>2),5,0) }
Eleb3         LEB9 0 VALUE { if(V(LO1)>2 | V(LO2)>2, 5, 0) }
Etc1         TC1 0 VALUE { if(V(RSTout)>2.5 | (V(ILIM)>0.5 | (V(PH)<=2.5 | V(MskPWM)>2.5)),5,0) }
Etc3         TC6 0 VALUE { if(V(RSTout)>2.5 | (V(ILIM)>0.5 | (V(PH)>2.5 | V(MskPWM)>2.5)),5,0)  }
Etc5         TC11 0 VALUE { if(V(RSTout)>2.5 | (V(ILIM)>0.5 | (V(PH)>2.5 | V(MskPWM)>2.5)),5,0)  }
Etc6         TC13 0 VALUE { if(V(comp2pwm)>0 & V(PH)<=2.5 & V(MskPWM)<=2.5 & (V(delayDRVB)>2.5& V(delayDRVB)<=4.5),5,0) }
Etc7         TC16 0 VALUE { if(V(RSTout)>2.5 | (V(ILIM)>0.5 | (V(PH)<=2.5 | V(MskPWM)>2.5)),5,0) }
Etc8         TC18 0 VALUE { if(V(comp2pwm)>0 & V(PH)>2.5 & V(MskPWM)<=2.5 & (V(delayDRVA)>2.5& V(delayDRVA)<=4.5),5,0) }

Gdd1         0 DELAYDRVA VALUE { if((V(MskPWM)<=2.5 & V(PH)>2.5) & V(VREFUV)<=2.5,1333E-6/V(RD1),-1333E-6/V(RD2)) }
Gdd2         0 DELAYDRVB VALUE { if((V(MskPWM)<=2.5 & V(PH)<=2.5) & V(VREFUV)<=2.5,1333E-6/V(RD1),-1333E-6/V(RD2)) }

*subckt
.MODEL Dnom D IS=100n RS=30m CJO=10p VJ=0.5 EG=0.6
.MODEL S5K VSWITCH RON=1 ROFF=100E6 VON=1V VOFF=0.0V
.MODEL SWCLAMP VSWITCH RON=0.001 ROFF=100E6 VON=10m VOFF=0
.MODEL SdriverT VSWITCH RON=2.7 ROFF=1E6 VON=2.6V VOFF=2.4V
.MODEL SdriverB VSWITCH RON=1E6 ROFF=1.6 VON=2.6V VOFF=2.4V
.MODEL SdriverSRT VSWITCH RON=17 ROFF=1E6 VON=2.6V VOFF=2.4V
.MODEL SdriverSRB VSWITCH RON=1E6 ROFF=5 VON=2.6V VOFF=2.4V
.MODEL NOMNPN NPN RB=350 RC=600 RE=20
.ENDS LM5045

* RSFF
.SUBCKT RSFF5K_5045 R S Q NQ
Eff1 PSTATE 0 VALUE { if(V(R)>2.5 & V(S)<=2.5,0,if(V(R)<=2.5 & V(S)>2.5,5,2.5)) }
Rff1 STATE PSTATE 500  
Cff1 STATE 0  9p IC=0 
Eff2 PQ 0 VALUE {if(V(STATE)>=4.5,5,if(V(STATE)<=0.5,0,if(V(FFMEM)>2.5,5,0))) }
Rff2 Q PQ  500 
Cff2 Q 0  12p IC=0 
Eff3 PNQ 0 VALUE {if(V(STATE)>=4.5,0,if(V(STATE)<=0.5,5,if(V(FFMEM)>2.5,0,5))) }
Rff3 NQ PNQ  500  
Cff3 NQ 0  12p IC=0 
Sff4 V5V FFMEM Q 0 SFF
Rff4 Q 0 1G
Sff5 FFMEM 0 NQ 0 SFF
Rff5 NQ 0 1G
Cff6 FFMEM 0  3p IC=0  
Vff7 V5V 0 5
.MODEL SFF VSWITCH RON=500 ROFF=100MEG VON=4.5V VOFF=0.5V
.ENDS RSFF5K_5045

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without any prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	     : LM5046 Phase-Shift Full Bridge PWM Controller with Integrated MOSFET Drivers
* Last Revision Date : February 17, 2011
* Revision Number    : 1.1
* E-mail feedback    : http://wwwd.national.com/feedback/
* Generated from Pspice Plugin Ver. 16.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* This model has only been tested with Orcad PSPICE.  
* Additional modifications maybe required to work with other SPICE packages
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*
*<Introduction >
*This document contains the PSPICE model and the simulation circuit example for National Semiconductor's LM5046.
*The LM5046 Phase-Shift full-bridge PWM controller with integrated MOSFET drivers contains all of the features necessary to implement 
*full-bridge power converter using either current mode or voltage mode control.
*
*<LM5046 Model>
*The LM5046 model contains all of the basic features including;
*- Full-Bridge Gate Drivers
*- Synchronous Rectifier Control Outputs
*- Current Mode or Voltage Mode Control
*- Single Resistor Programmable Switching Frequency
*- Programmable Dead-time 
*- Cycle-by-Cycle Current Limit
*- Hiccup Mode Overload Protection
*- Primaryside Soft-start
*- Soft-start of the synchronous rectifiers
*- Direct Optocoupler Interface
*- Internal Start-up Bias Regulator
*- 5V Reference
*- Programmable UVLO and OVP
*
*<Assumptions and limitations>
*Model & Example Assumptions;
*- Temperature variations are not considered. Default temperature is assumed as 25C.
*- Any parasitic elements including ESR and ESL of capacitor, DCR and leakage inductance of transformer are not considered. 
*Some functions/characteristics of IC are not included in this model;
*- Thermal Shutdown 
*- Oscillator Synchronization
*Some characteristics of IC are included but not optimized;
*- Gate driver capability/strength
*- Power consumption of controller  
*- SS, SSSR, RES discharging time 
*- UVLO shutdown hysteresis (0.1V)
*- CS delay to output
*Also AGND and PGND pin of IC are internally tied to GND (node number 0)
*
*<Note>
*- To run the simulation, a simulation profile should be added first. Click 'New Simulation Profile' 
*- The simulation takes around 10~16min actual time per 1mS simulation on a 1.7GHz machine.
*- Vsupply should have a slope lower than 1V/us
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
.SUBCKT LM5046 UVLO OVP RAMP CS SLOPE COMP REF RT RD1 RD2 RES SS SSSR SSOFF HS2 HO2 BST2 SR2 LO2 VCC LO1 SR1 BST1 HO1 HS1 VIN
Ccomp1	COMP 0 1p IC=0
Ccounter1         BUFFER1 0  10n IC=0
Ccounter2         BUFFER2 0  10n IC=0
Ccounter3         HICCUPCOMPLETE 0  400p IC=0
Ccounter4         COUNTER9 0  4p IC=0
Ccounter5         COUNTER10 0  4p IC=0
Ccs1         CSINT 0  4p IC=0
Ccs2         ILIM 0  100p IC=0
Cdd1         DELAYDRVA 0  40p IC=0
Cdd2         DELAYDRVB 0  40p IC=0
Cdr10         LO1 0  4p IC=0
Cdr11         SR1 0  4p IC=0
Cdr12         SR2 0  4p IC=0
Cdr13         DR8 0  4p IC=0
Cdr14         HO2 HS2  4p IC=0
Cdr15         LO2 0  4p IC=0
Cdr16         DR7 0  4p IC=0
Cdr5         DR5 0  4p IC=0
Cdr6         DR6 0  4p IC=0
Cdr7         DR9 0  4p IC=0
Cdr8         DR10 0  4p IC=0
Cdr9         HO1 HS1  4p IC=0
Cisr1         ISR1 0  4p IC=0
Cisr2         NSRSIGNAL 0  4p IC=0
Cisr3         ISR 0  24.5p IC=0
Cleb1         LEB1 0  4p IC=0
Cleb2         LEB6 0  4p IC=0
Cleb3         LEB8 0  8p IC=0
Cmsk1         MSK2 0  4p IC=0
Cmsk2         MSK3 0  4p IC=0
Cosc1         CLK 0  5p IC=5
Cosc2         OSC2 0  5p IC=5
Cov1         OVPOUT 0  4p IC=0
Cpwm1         PWM2 0  4p IC=0
Cpwm2         PWM4 0  4p IC=0
Cram1         RAM2LEB 0  4p IC=0
Cram2         RAM5 0  4p IC=0
Cres2         RES2 0  400p IC=0
Cres3         AT2V2 0  40p IC=5
Cres4         AT4V2 0  40p IC=0
Cres5         AT0P1V2 0  40p IC=0
Cres6         HICCUPSTART 0  40p IC=0
Cres7         RES10 0  20p IC=0
Cres8         RES9 0  20p IC=0
Cres9         RES4 0  20p IC=0
Cslope1         IOUTSLOPE 0  5p IC=0
Css10         SS6 0  4p IC=0
Css11         SS5 0  4p IC=0
Css5         SS 0  4p IC=0
Css7         SS2 0  4p IC=0
Css9         RSTOUT 0  4p IC=0
Csssr1         SSSR 0  4p IC=0
Csssr2         SSSR2 0  4p IC=0
Csssr3         SSSR4 0  4p IC=0
Csssr4         SSSR5 0  4p IC=0
Csssssr1         SOFTSTOPSSSR 0  4p IC=0
Cstate1         STATER 0  4p IC=0
Cstate2         STATES 0  4p IC=0
Ctc1         TC2 0  4p IC=0
Ctc10         TC24 0  4p IC=0
Ctc11         TC27 0  4p IC=0
Ctc12         TC30 0  4p IC=0
Ctc2         TC4 0  4p IC=0
Ctc3         TC7 0  4p IC=0
Ctc4         TC9 0  4p IC=0
Ctc5         TC12 0  4p IC=0
Ctc6         TC14 0  4p IC=0
Ctc7         TC17 0  4p IC=0
Ctc8         TC19 0  4p IC=0
Ctc9         TC22 0  4p IC=0
Cuvc3         UVC2 0  4p IC=0
Cuvc4         VCCLOW 0  4p IC=0
Cuvi1         SD 0  4p IC=0
Cuvi2         UVLO_LT2 0  4p IC=0
Cuvi3         RD2 0  4p IC=0
Cuvi4         RD1 0  4p IC=0
Cuvr1         UVR2 0  4p IC=0
Cuvr2         VREFLOW 0  4p IC=5
Cuvr3         UVR6 0  8p IC=0
Cvcc1         VCC3 0  3p IC=0
Cvcc2         VCC4 0  4p IC=0
Cvcc3         VCC5 0  4p IC=0
Cvcc4         VCC6 0  4p IC=0
Cvcc5         VCC7 0  4p IC=0
Cvccboost         VCCBOOST 0  4p IC=0
Cvccboost_vcc         BOOST1R8 0  4p IC=0
Cvccint1         0 VCCINT  10p IC=0
Cvref1         VREF3 0  3p IC=0
Cvref2         REF 0  4p IC=0
Dvcc1         VCCD1 VIN DNOM
Dvcc2         VCC VCCD1 DNOM
Dvref1         REF VCC DNOM
Ecomp1         COMP4 0 VALUE { V(SS) }
Ecounter1         COUNTER8 0 VALUE { if((V(at2V1)>(V(at2V2)+0.1)) & V(VREFuv)<=2.5 & V(VCCuv)<=2.5, 5, 0) }
Ecounter2         COUNTER11 0 VALUE { if((V(at4V1)>(V(at4V2)+0.1)) & V(VREFuv)<=2.5 & V(VCCuv)<=2.5, 5, 0) }
Ecounter3         COUNTER2 0 COUNTER1 0 1
Ecounter4         COUNTER5 0 COUNTER4 0 1
Edff1         DFF2 0 VALUE { if(V(NCLK)>2.5,V(NPH),0) }
Edff2         DFF3 0 VALUE { if(V(NCLK)>2.5,V(PH),0) }
Edff3         DFF6 0 VALUE { if(V(CLK)>2.5,V(DFF4),0) }
Edff4         DFF7 0 VALUE { if(V(CLK)>2.5,V(DFF5),0) }
Edrv10         SR2SIG 0 VALUE { if(V(SR2IN)>2.5 & V(NSRSIGNAL)<=2.5 & V(VCClow)<=2.5 & V(RSTout)<=2.5,5,0) }
Edrv5         DRVHO1SIG 0 VALUE { if(V(HO1IN)>2.5 & V(VCCLOW)<=2.5 & V(RSTout)<=2.5 & (V(BST1)-V(HS1))>4.7,5,0) }
Edrv6         DRVLO1SIG 0 VALUE { if(V(LO1IN)>2.5 & V(VCCLOW)<=2.5 & V(RSTout)<=2.5,5,0) }
Edrv7         DRVHO2SIG 0 VALUE { if(V(HO2IN)>2.5 & V(VCCLOW)<=2.5 & V(RSTout)<=2.5 & (V(BST2)-V(HS2))>4.7,5,0) }
Edrv8         DRVLO2SIG 0 VALUE { if(V(LO2IN)>2.5 & V(VCCLOW)<=2.5 & V(RSTout)<=2.5,5,0) }
Edrv9         SR1SIG 0 VALUE { if(V(SR1IN)>2.5 & V(NSRSIGNAL)<=2.5 & V(VCClow)<=2.5 & V(RSTout)<=2.5,5,0) }
Eisr1         ISR3 0 VALUE { if(V(ISR)>V(SSSR),5,0) }
Eisr2         ISR2 0 VALUE { if(V(CLK)>2.5 | V(state) <2.5,5,0) }
Eleb1         LEB2 0 VALUE { if(V(LEB3)>2.5 | V(LEB4)>2.5,5,0)  }
Eleb2         LEB5 0 LEB6 0 1
Emsk1         MSK4 0 VALUE { if(V(CLK)<=2.5 & V(PWM)<=2.5,5,0) }
Emsk2         MSK5 0 VALUE { if(V(PWM)>2.5 & V(CLK)<=2.5,5,0) }
Eosc1         OSC1 0 VALUE { if(V(OSC2)>cos(2*3.14*50E-9/(2/(6.25E9*I(VRT))+110E-9)),5,0) }
Eosc2         OSC3 0 VALUE { if(V(VREFuv)<=2.5 & V(VCCuv)<=2.5 & V(FAULT)<=2.5,sin(2*3.141592*TIME*I(VRT)/100E-12/2),0) }
Eosc3         NCLK 0 VALUE { {5-V(CLK)} }
Eov1         OV1 0 VALUE { if(V(OVP)>1.25,5,0) }
Epwm1         PWM1 0 VALUE { if(V(RSTOUT)>2.5 | V(CLK)>0.5, 5, 0) }
Epwm2         PWM3 0 VALUE { if((V(ILIM)>2.5 | V(comp2PWM)<=V(RAMPint)) & V(comp2pwm)>0, 5, 0) }
Eram         RAMPINT 0 RAMP 0 1
Eram1         RAM3 0 VALUE { if(V(PWM)>4.5 | V(CLK)>2.5 | V(RSTout)>2.5, 5, 0) }
Eram2         RAM6 0 VALUE { if(V(VCCUV)>2.5 | V(VREFUV)>2.5 | V(COMPi)<=1, 5, 0) }
Eres1         RES3 0 VALUE { if(V(CLK)>(V(osc1)+0.1), 5, 0) }
Eres2         RES7 0 VALUE { if((V(CLK)< (V(osc1)-0.1)) & V(RES6)<=2.5, 5, 0) }
Eres3         RES8 0 VALUE { if((V(CLK)< (V(osc1)-0.1)) & V(RES6)>2.5, 5, 0) }
Eres4         AT4V1 0 VALUE { if(V(RES)>4, 5, 0) }
Eres5         AT2V1 0 VALUE { if(V(RES)<=2 | V(nFAULT)>2.5, 5, 0) }
Eres6         AT0P1V1 0 VALUE { if(V(RES)<0.1, 5, 0) }
Eres7         AT1V1 0 VALUE { if(V(RES)>1, 5, 0) }
Eres8         COUNTER7 0 VALUE { if(V(BUFFER2)>15.5 & V(at2V1)<=(V(at2V2)+0.1), 5, 0) }
Eres9         RESDISCHARGE 0 VALUE { if(V(VCCuv)>2.5 | V(VREFuv)>2.5 | V(HiccupComplete)>2.5, 10, 0) }
Ess1         SSDISCHARGE 0 VALUE { if(V(VCCuv)>2.5 | V(VREFuv)>2.5 | V(SS4)<=2.5, 5, 0) }
Ess2         SS9 0 VALUE { if((V(SSSR)<1 & V(SoftStopSSSR)>2.5) | ((V(SoftStopSSSR)>2.5 & V(SSoff)>2.8) | V(VCCuv)>2.5 | 
+V(VREFuv)>2.5 | V(OVPout)>2.5), 5, 0) }
Ess3         SS8 0 VALUE { if(V(SS)<=0.2, 5, 0) }
Ess4         RSTOUT1 0 VALUE { if(V(SS6)>2.5 | V(SS4)<=2.5, 5, 0) }
Esssr1         SSSR7 0 VALUE { if(V(STATE)<=2.5, 5, 0) }
Esssr2         SSSR8 0 VALUE { if(V(SSSR)<=0.2, 5, 0) }
Esssssr1         SSSSSR1 0 VALUE { if(V(FAULT)>2.5 | V(UVLO_lt2)>2.5, 5, 0) }
Estate1         STATER1 0 VALUE { if(V(SS5)>2.5 |V(SS)<=0.2, 5, 0) }
Estate2         STATES1 0 VALUE { if(V(VCCuv)<=2.5 & V(VREFuv)<=2.5 & V(OVPout)<=2.5 & (V(SSoff)<=2.75 | 
+V(SoftStopSSSR)<=2.5) & (V(SoftStopSSSR)<=2.5 & V(SS)>2 & V(COMPi)>1.0 ), 5, 0) }
Etc10         TC23 0 VALUE { if(V(comp2pwm)>0 & (V(PH)>2.5 | V(MskPWM)>2.5) & (V(delayDRVB)>0.5 & V(delayDRVB)<=2.5),5,0) }
Etc11         TC26 0 VALUE { if(V(RSTout)>2.5 | (V(PH)>2.5 & V(MskPWM)<=2.5),5,0) }
Etc12         TC28 0 VALUE { if(V(comp2pwm)>0 & (V(PH)<=2.5 | V(MskPWM)>2.5) & (V(delayDRVA)>0.5 & V(delayDRVA)<=2.5),5,0) }
Etc2         TC3 0 VALUE { if(V(comp2pwm)>0 & V(PH)>2.5 & V(MskPWM)<=2.5 & (V(delayDRVA)>2.5& V(delayDRVA)<=4.5),5,0) }
Etc4         TC8 0 VALUE { if(V(comp2pwm)>0 & V(PH)<=2.5 & V(MskPWM)<=2.5 & (V(delayDRVB)>2.5& V(delayDRVB)<=4.5),5,0) }
Etc9         TC21 0 VALUE { if(V(RSTout)>2.5 | (V(PH)<=2.5 & V(MskPWM)<=2.5),5,0) }
Euvc1         UVC3 0 VALUE { if(V(VCC)>V(VCCREGPT),5,0) }
Euvc2         UVC5 0 VALUE { if(V(VCC)<6.3,5,0) }
Euvi1         UVI1 0 VALUE { if(V(UVLO)<0.4,5,0) }
Euvi2         UVI2 0 VALUE { if(V(UVLO)>1.25,0,5) }
Euvr1         UVR3 0 VALUE { if(V(UVR6)>V(REFREGPT),5,0) }
Euvr2         UVR5 0 VALUE { if(V(UVR6)<4.3,5,0) }
Ev15         V5V 0 VALUE { if(V(VIN)>13,5,0) }
Evcc_boost         VCC8 0 VALUE { IF(V(VCCBOOST)>2.5, 1.8, 0) }
Evcc1         VCC1 BOOST1R8 TABLE { V(VIN, 0) } ( (0,0)(2.8,0)(10.5,7.8) )
Evcc2         VCC2 0 VALUE { IF(V(SD)>2.5, 0, V(VCC1)) }
Evccboost         BOOST1 0 VALUE { if(V(STATE)<=2.5 | V(SSSR)<1 ,5,0) }
Evref1         VREF1 0 TABLE { V(VCC) } ( (0,0) (2, 0) (3.2,3) (5.2,5) )
Evref2         VREF2 0 VALUE { IF( V(SD)>2.5, 0, V(VREF1)) }
Evrt1         VRT1 0 TABLE { V(REF,0) } ( (0,0) (2,2) )
Gdt1         0 RD1 TABLE { V(V5V, 0) } ( (0,1E-6)(5,40E-6) )
Gdt2         0 RD2 TABLE { V(V5V, 0) } ( (0,1E-6)(5,40E-6) )
Ggateloss         VIN 0 VALUE { I(VVCC) }
Gisr1         0 ISR VALUE { if(V(ISR1)>2.5,1,0) }
Givcc1         VCC7 0 TABLE { V(VCC) } ( (0,0) (10,0.0046)  )
Govhys1         0 OVP VALUE { if(V(OVPOUT)>2.5, 20E-6, 0) }
Gres1         0 RES VALUE {if(V(FAULT)>2.5,if(V(p10u_hiccup)>4.5,10E-6,if(V(n5u_hiccup)>4.5,-5E-6,0)),if(V(p30u)>4.5,
+30E-6,if(V(n5u)>4.5,-5E-6,0))) }
Gslope1         0 IOUTSLOPE1 VALUE { if(V(CLK)<=2.5 & V(VREFuv)<=2.5 & V(VCCuv)<=2.5, I(VRT)/20,0) }
Gslope2         0 SLOPE VALUE { if(V(VREFuv)<=2.5 & V(VCCuv)<=2.5, V(IOUTSLOPE)/20000,0) }
Gss1         0 SS VALUE { if(V(VREFuv)<=2.5,20E-6,0) }
Gsssr1         0 SSSR VALUE { if(V(VREFuv)<=2.5,20E-6,0) }
Gsssr2         SSSR 0 VALUE {if(V(SoftStopSSSR)>2.5,if(V(state)>2.5,65E-6,if(V(FAULT)>2.5,125E-6,0)),0) }
Guvihys1         UVLO 0 VALUE { if(V(UVLO_LT2)>2.5, 20E-6, 0) }
Gvcc1         0 VCC4 TABLE { V(VCC3, VCC4) } ( (-1.4, -1)(0,0)(0.3,0.052) )
Gvref1         VCC REF TABLE { V(VREF3, REF) } ( (-0.7,-1)(0,0)(0.15,0.015) )
Q_Qcomp1         COMP COMP COMP2 NOMNPN
Qcomp2         COMPI COMP COMP3 NOMNPN
Rcomp1         REF COMPI  5k
Rcomp2         COMP2 0  200
Rcomp3         COMP3 0  200
Rcomp4         COMP5 COMP2PWM  24k
Rcomp5         COMP2PWM 0  24k
Rcounter1         HICCUPCOMPLETE COUNTER7  500
Rcounter2         BUFFER2 COUNTER3  1
Rcounter3         BUFFER1 COUNTER6  1
Rcounter4         COUNTER9 HICCUPCOMPLETE  500
Rcounter5         COUNTER10 HICCUPCOMPLETE  500
Rcounter6         COUNTER6 0  10Meg
Rcounter7         BUFFER2 0  10Meg
Rcs1         CS2 CS  18
Rcs2         CS CSINT  2k
Rcs3         CS1 ILIM  500
Rdr10         DRVHO2SIG DR7  500
Rdr5         DRVHO1SIG DR5  500
Rdr6         DRVLO1SIG DR6  500
Rdr7         SR1SIG DR9  500
Rdr8         SR2SIG DR10  500
Rdr9         DRVLO2SIG DR8  500
Rdt1dummy         RD1 0  10E6
Rdt2dummy         RD2 0  10E6
RdumRT         RT 0  10E6
RdumSlope1         IOUTSLOPE 0  10E6
RdumSlope2         SLOPE 0  10E6
Risr1         ISR1 ISR2  500
Risr2         ISR3 NSRSIGNAL  500
Rleb1         LEB1 LEB2  500
Rleb2         LEB3 0  1
Rleb3         LEB6 LEB4  500
Rleb4         LEB8 LEB9  500
Rmsk1         MSK2 MSK4  500
Rmsk2         MSK3 MSK5  500
Rosc1         CLK OSC1  500
Rosc2         OSC2 OSC3  500
Rov1         OVPOUT OV1  2500k
Rovdummy         0 OVP  10Meg
Rpwm1         PWM2 PWM1  1000
Rpwm2         PWM4 PWM3  500
Rram1         RAM1 RAMP  5.5
Rram2         RAM2LEB RAM3  500
Rram3         RAM4 RAMP  1k
Rram4         RAM5 RAM6  500
Rres1         RES1 RES  30
Rres2         RES2 RESDISCHARGE  500
Rres3         AT4V1 AT4V2  500
Rres4         AT2V1 AT2V2  500
Rres5         AT0P1V1 AT0P1V2  500
Rres6         AT1V1 HICCUPSTART  500
Rres7         RES8 RES10  500
Rres8         RES7 RES9  500
Rres9         RES3 RES4  500
Rss10         SS6 SS8  500
Rss11         SS5 SS9  500
Rss12 SSOFF 0 200E3
Rss7         SS1 SS  200
Rss8         SS2 SSDISCHARGE  500
Rss9         RSTOUT RSTOUT1  500
Rsssr1         SSSR1 SSSR  200
Rsssr2         SSSR2 SSSR3  500
Rsssr3         SSSR4 SSSR7  500
Rsssr4         SSSR5 SSSR8  500
Rsssssr1         SOFTSTOPSSSR SSSSSR1  500
Rstate1         STATER STATER1  500
Rstate2         STATES STATES1  500
Rtc1         TC1 TC2  500
Rtc10         TC23 TC24  500
Rtc11         TC26 TC27  500
Rtc12         TC28 TC30  500
Rtc2         TC3 TC4  500
Rtc3         TC6 TC7  500
Rtc4         TC8 TC9  500
Rtc5         TC11 TC12  500
Rtc6         TC13 TC14  500
Rtc7         TC16 TC17  500
Rtc8         TC18 TC19  500
Rtc9         TC21 TC22  500
Ruvc3         UVC2 UVC3  1.5k
Ruvc4         VCCLOW UVC5  1.5k
Ruvi1         SD UVI1  500
Ruvi2         UVLO_LT2 UVI2  2500k
Ruvidummy         0 UVLO  10Meg
Ruvr1         UVR2 UVR3  500
Ruvr2         VREFLOW UVR5  500
Ruvr3         UVR6 REF  500
Rvcc1         VCC2 VCC3  1
Rvcc2         VCCREGPT VCC3  200
Rvcc3         0 VCC4  5k
Rvcc4         VCC7 VCC  1
Rvcc5         0 VCCREGPT  1.8k
Rvccboost         BOOST1 VCCBOOST  500
Rvccboost_vcc         VCC8 BOOST1R8  500
Rvccint1         VCC6 VCCINT  100m
Rvccint2         VCCINT VCC  10m
Rvindummy1         VIN 0  333k
Rvref1         VREF2 VREF3  1
Rvref2         REFREGPT VREF3  500
Rvref3         0 REF  5k
Rvref4         0 REFREGPT  4.5k
Tleb         LEB3 0 LEB5 0 Z0=1 TD=40n
Xdff1         DFF2 DFF3 DFF4 DFF5 RSFF5K_5046 PARAMS:
Xdff2         DFF6 DFF7 PH NPH RSFF5K_5046 PARAMS:
Xleb1         RAM2LEB LEB8 leb7 LEB4 RSFF5K_5046 PARAMS:
Xmsk1         MSK2 MSK3 MskPWM msk1 RSFF5K_5046 PARAMS:
Xpwm1         PWM2 PWM4 PWM pwm5 RSFF5K_5046 PARAMS:
Xres1         RES4 ILIM RES6 res5 RSFF5K_5046 PARAMS:
Xres2         RES9 RES10 p30u n5u RSFF5K_5046 PARAMS:
Xres3         AT4V2 AT2V2 p10u_hiccup n5u_hiccup RSFF5K_5046 PARAMS:
Xres4         AT0P1V2 HICCUPSTART FAULT nFAULT RSFF5K_5046 PARAMS:
Xss1         SS6 SS5 ss7 SS4 RSFF5K_5046 PARAMS:
Xsssr1         SSSR4 SSSR5 sssr6 SSSR3 RSFF5K_5046 PARAMS:
Xstate         STATER STATES STATE statenq RSFF5K_5046 PARAMS:
Xtc1         TC2 TC4 HO1IN tc5 RSFF5K_5046 PARAMS:
Xtc2         TC7 TC9 LO1IN tc10 RSFF5K_5046 PARAMS:
Xtc3         TC12 TC14 HO2IN tc15 RSFF5K_5046 PARAMS:
Xtc4         TC17 TC19 LO2IN tc20 RSFF5K_5046 PARAMS:
Xtc5         TC22 TC24 SR1IN tc25 RSFF5K_5046 PARAMS:
Xtc6         TC27 TC30 SR2IN tc29 RSFF5K_5046 PARAMS:
Xuvc1         UVC2 VCCLOW VCCUV uvc1 RSFF5K_5046 PARAMS:
Xuvr1         UVR2 VREFLOW VREFUV uvr1 RSFF5K_5046 PARAMS:
V1         V5V_0P2 V5V 0.2
V1V5         COMPI COMP5 1
Vcounter1         COUNTER1 BUFFER1 1
Vcounter2         COUNTER4 BUFFER2 1
VRT         VRT1 RT 0
VVCC         VCC4 VCC5 0

*S5K
Scs1    CS2 0 LEB1 0 S5K
Sram1    RAM1 0 RAM2LEB 0 S5K
Sram2    RAM4 0 RAM5 0 S5K
Sres1    RES1 0 RES2 0 S5K
Sslope1    IOUTSLOPE 0 CLK 0 S5K
Sss1    SS1 0 SS2 0 S5K
Ssssr1    SSSR1 0 SSSR2 0 S5K

*SCLAMP
Scompdiode1    COMPI COMP4 COMPI COMP4 SWCLAMP
Scounterdiode1    COUNTER2 COUNTER3 COUNTER8 0 SWCLAMP
Scounterdiode2    COUNTER5 COUNTER6 COUNTER11 0 SWCLAMP
Scounterdiode3    BUFFER1 0 COUNTER9 0 SWCLAMP
Scounterdiode4    BUFFER2 0 COUNTER10 0 SWCLAMP
Scounterdiode5    COUNTER7 HICCUPCOMPLETE COUNTER7 HICCUPCOMPLETE SWCLAMP
Scsdiode1    CS1 ILIM CS1 ILIM SWCLAMP
Scsdiode2    ILIM V5V ILIM V5V SWCLAMP
Sdd1    DELAYDRVA V5V DELAYDRVA V5V SWCLAMP
Sdd2    0 DELAYDRVA 0 DELAYDRVA SWCLAMP
Sdd3    DELAYDRVB V5V DELAYDRVB V5V SWCLAMP
Sdd4    0 DELAYDRVB 0 DELAYDRVB SWCLAMP
Sdiode_vcc1    VCC5 VCC6 VCC5 VCC6 SWCLAMP
Sissdiode1    ISR V5V ISR V5V SWCLAMP
Sresdiode1    RES V5V RES V5V SWCLAMP
Sresdiode2    0 RES 0 RES SWCLAMP
Sresdiode3    RESDISCHARGE RES2 RESDISCHARGE RES2 SWCLAMP
Sresdiode4    RES7 RES9 RES7 RES9 SWCLAMP
Sresdiode5    RES8 RES10 RES8 RES10 SWCLAMP
Sresdiode6    RES3 RES4 RES3 RES4 SWCLAMP
Sslope2    0 ISR 0 ISR SWCLAMP
Sssdiode1    SS V5V SS V5V SWCLAMP
Sssdiode2    0 SS 0 SS SWCLAMP
Ssssrdiode1    SSSR V5V_0P2 SSSR V5V_0P2 SWCLAMP
Ssssrdiode2    0 SSSR 0 SSSR SWCLAMP
Suvi1    0 UVLO 0 UVLO SWCLAMP

*DRIVER
Sdriver1   BST1 HO1  DR5 0 SdriverT
Sdriver11    BST2 HO2 DR7 0 SdriverT
Sdriver3    VCC LO1 DR6 0 SdriverT
Sdriver9   VCC LO2  DR8 0 SdriverT
Sdriver2    HO1 HS1 DR5 0 SdriverB
Sdriver12    HO2 HS2 DR7 0 SdriverB
Sdriver4   LO1 0  DR6 0 SdriverB
Sdriver10    LO2 0 DR8 0 SdriverB
Sdriver5   REF SR1  DR9 0 SdriverSRT
Sdriver7   REF SR2  DR10 0 SdriverSRT
Sdriver6   SR1 0  DR9 0 SdriverSRB
Sdriver8   SR2 0  DR10 0 SdriverSRB

*Rgiga 
Rgiga1 LEB1 0 1G
Rgiga2 RAM2LEB 0 1G
Rgiga3 RAM5 0 1G
Rgiga4 RES2 0 1G
Rgiga5 CLK 0 1G
Rgiga6 SS2 0 1G
Rgiga7 SSSR2 0 1G
Rgiga8 COMPI COMP4 1G
Rgiga9 COUNTER8 0 1G
Rgiga10 COUNTER11 0 1G
Rgiga11 COUNTER9 0 1G
Rgiga12 COUNTER10 0 1G
Rgiga13 COUNTER7 HICCUPCOMPLETE 1G
Rgiga14 CS1 ILIM 1G
Rgiga15 ILIM V5V 1G
Rgiga16 DELAYDRVA V5V 1G
Rgiga17 0 DELAYDRVA 1G
Rgiga18 DELAYDRVB V5V 1G
Rgiga19 0 DELAYDRVB 1G
Rgiga20 VCC5 VCC6 1G
Rgiga21 ISR V5V 1G
Rgiga22 RES V5V 1G
Rgiga23 0 RES 1G
Rgiga24 RESDISCHARGE RES2 1G
Rgiga25 RES7 RES9 1G
Rgiga26 RES8 RES10 1G
Rgiga27 RES3 RES4 1G
Rgiga28 0 ISR 1G
Rgiga29 SS V5V 1G
Rgiga30 0 SS 1G
Rgiga31 SSSR V5V_0P2 1G
Rgiga32 0 SSSR 1G
Rgiga33 0 UVLO 1G
Rgiga34 DR5 0 1G
Rgiga35 DR7 0 1G
Rgiga36 DR6 0 1G
Rgiga37 DR8 0 1G
Rgiga38 DR9 0 1G
Rgiga39 DR10 0 1G

*Fslope IOUTSLOPE1 IOUTSLOPE ISR 0 Fslope
Fslope ISR 0 VFslope 10
VFslope IOUTSLOPE1 IOUTSLOPE 0V

*46
Ecs2         CS1 0 VALUE { if(V(CSint)>0.75 & (((V(HO1)-V(HS1))>2 & V(LO2)>2) | ((V(HO2)-V(HS2))>2 & V(HO1)>2)),5,0) }
Eleb3        LEB9 0 VALUE { if(((V(HO1)-V(HS1))>2 & V(LO2)>2) | ((V(HO2)-V(HS2))>2 & V(LO1)>2),5,0) }
Etc1         TC1 0 VALUE { if(V(RSTout)>2.5 | (V(ILIM)>0.5 | ((V(PH)<=2.5 & V(MskPWM)<=2.5))),5,0) }
Etc3         TC6 0 VALUE { if(V(RSTout)>2.5 | (V(PH)>2.5 & V(MskPWM)<=2.5),5,0) }
Etc5         TC11 0 VALUE { if(V(RSTout)>2.5 | (((V(PH)<=0.5 ) & (V(MskPWM)>(V(dMskPWM)+0.1)))|((V(PH)>(V(dPH)+0.1)) & 
+(V(MskPWM)<=2.5))) | (V(ILIM)>0.5 & V(PH)<=2.5),5,0) }
Etc6         TC13 0 VALUE { if(V(comp2pwm)>0 & (V(MskPWM)>2.5 | V(PH)<=2.5) & (V(delayDRVC)>0.5 & V(delayDRVC)<=2.5),5,0) }
Etc7         TC16 0 VALUE { if(V(RSTout)>2.5 | (((V(PH)>4.5 ) & (V(MskPWM)>(V(dMskPWM)+0.1)))|((V(PH)<=(V(dPH)-0.1)) & 
+(V(MskPWM)<=2.5))) | (V(ILIM)>0.5 & V(PH)>2.5),5,0) }
Etc8         TC18 0 VALUE { if(V(comp2pwm)>0 & (V(MskPWM)>2.5 | V(PH)>2.5 ) & (V(delayDRVD)>0.5& V(delayDRVD)<=2.5),5,0) }

Gdd1         0 DELAYDRVA VALUE { if((V(MskPWM)<=2.5 & V(PH)>2.5) & V(VREFuv) <=2.5,1000E-12/(0.75E-6*V(RD1)-100E-9),-3.4E-3) }
Gdd2         0 DELAYDRVB VALUE { if((V(MskPWM)<=2.5 & V(PH)<=2.5) & V(VREFuv) <=2.5,1000E-12/(0.75E-6*V(RD1)-100E-9),-3.4E-3) }

Sdd6    DELAYDRVC V5V DELAYDRVC V5V SWCLAMP
Gdd3    0 DELAYDRVC VALUE { if((V(MskPWM)<=2.5 & V(PH)>2.5) & V(VREFuv) <=2.5,1000E-12/(0.75E-6*V(RD1)-100E-9),-1000E-12/(0.75E-6*V(RD2)-100E-9))}
Cdd3    DELAYDRVC 0  40p IC=0
Sdd5    0 DELAYDRVC 0 DELAYDRVC SWCLAMP 

Sdd8    DELAYDRVD V5V DELAYDRVD V5V SWCLAMP
Gdd4    0 DELAYDRVD VALUE { if((V(MskPWM)<=2.5 & V(PH)<=2.5) & V(VREFuv) <=2.5,1000E-12/(0.75E-6*V(RD1)-100E-9),-1000E-12/(0.75E-6*V(RD2)-100E-9))}
Cdd4    DELAYDRVD 0  40p IC=0
Sdd7    0 DELAYDRVD 0 DELAYDRVD SWCLAMP

Rtc13         MSKPWM DMSKPWM  500
Ctc13         DMSKPWM 0  40p IC=0

Rtc14         PH DPH  500
Ctc14         DPH 0  40p IC=0 

Rgiga40 DELAYDRVC V5V 1G
Rgiga41 0 DELAYDRVC 1G
Rgiga42 DELAYDRVD V5V 1G
Rgiga43 0 DELAYDRVD 1G 

*subckt
.MODEL Dnom D IS=100n RS=30m CJO=10p VJ=0.5 EG=0.6
.MODEL S5K VSWITCH RON=1 ROFF=100E6 VON=1V VOFF=0.0V
.MODEL SWCLAMP VSWITCH RON=0.001 ROFF=100E6 VON=10m VOFF=0
.MODEL SdriverT VSWITCH RON=2.7 ROFF=1E6 VON=2.6V VOFF=2.4V
.MODEL SdriverB VSWITCH RON=1E6 ROFF=1.6 VON=2.6V VOFF=2.4V
.MODEL SdriverSRT VSWITCH RON=17 ROFF=1E6 VON=2.6V VOFF=2.4V
.MODEL SdriverSRB VSWITCH RON=1E6 ROFF=5 VON=2.6V VOFF=2.4V
.MODEL NOMNPN NPN RB=350 RC=600 RE=20
.ENDS LM5046

* RSFF
.SUBCKT RSFF5K_5046 R S Q NQ
Eff1 PSTATE 0 VALUE { if(V(R)>2.5 & V(S)<=2.5,0,if(V(R)<=2.5 & V(S)>2.5,5,2.5)) }
Rff1 STATE PSTATE 500  
Cff1 STATE 0  9p IC=0 
Eff2 PQ 0 VALUE {if(V(STATE)>=4.5,5,if(V(STATE)<=0.5,0,if(V(FFMEM)>2.5,5,0))) }
Rff2 Q PQ  500 
Cff2 Q 0  12p IC=0 
Eff3 PNQ 0 VALUE {if(V(STATE)>=4.5,0,if(V(STATE)<=0.5,5,if(V(FFMEM)>2.5,0,5))) }
Rff3 NQ PNQ  500  
Cff3 NQ 0  12p IC=0 
Sff4 V5V FFMEM Q 0 SFF
Rff4 Q 0 1G
Sff5 FFMEM 0 NQ 0 SFF
Rff5 NQ 0 1G
Cff6 FFMEM 0  3p IC=0  
Vff7 V5V 0 5
.MODEL SFF VSWITCH RON=500 ROFF=100MEG VON=4.5V VOFF=0.5V
.ENDS RSFF5K_5046

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without any prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	     : LM5050-1 High Side OR-ing FET Controller
* Last Revision Date : May 25, 2011
* Revision Number    : 1.0
* E-mail feedback    : http://wwwd.national.com/feedback/
* Generated from Pspice Plugin Ver. 16.3
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* This model has only been tested with Orcad PSPICE.  
* Additional modifications maybe required to work with other SPICE packages
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*
*<Introduction >
*This document contains the PSPICE model and the simulation circuit example for National Semiconductor's LM5050-1.
*The LM5050-1 High Side OR-ing FET Controller operates in conjunction with an external MOSFET
*as an ideal rectifier when connected in sereies with a power source.
*
*<LM5050-1 Model>
*The LM5050-1 model contains all of the basic features including:
*- Input Operating Voltage Range 5V to 100V, Biased From VS Pin
*- Current Source Gate Driver for External N-Channel MOSFET
*- Gate Driver Supply Diode OR'd From IN or VS Pins
*- 12V Gate Clamp with Additional Zener Protection
*- 25 ns Reverse Current Comparator
*- 250 ns Off Comparator
*- 1.5 Ohm Gate Turn-Off Switch
*- 20 mV Minimum VDS Clamp for Fast Turn-Off
*- Pin Bias Currents
*- Pin Reverse Voltage Diode Clamps
*
*<Assumptions and limitations>
*Model & Example Assumptions:
*- Temperature variations are not considered.
*
*<Note>
*- To run the simulation, a simulation profile should be added first.
*- Click 'New Simulation Profile' and set the simulation time to 20 ms.
*- The simulation takes less than 1 second per 20 ms simulation on a 2.4 GHz machine.
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*$
.SUBCKT LM5050-1 VS GND OFF IN GATE OUT
G1         IN GND TABLE { V(IN, GND) } ( (0 0) (3.5 0) (11 600u) (11.1 300u) (75 310u) )
G2         OUT GND TABLE { V(OUT, GND) } ( (0 0) (3 0) (5 3.5u) (75 3.5u) )
G3         VS GND TABLE { V(VS, GND) } ( (0 0) (3.5 0) (5 80u) (11 100u) (15 110u) (30 115u) (75 125u) )
G4         OFF GND VALUE { LIMIT(V(OFF, GND)*5u,-5u,5u) }
G5         GATE IN VALUE { LIMIT(V(OUT, REFB)*50m,0,50u) }
I1         IN GATE DC 32u
E1         C B VALUE { IF(V(EN)>1,LIMIT(V(VD, GND)*1.2,0,11),0) }
E2         DCHA 0 VALUE { IF(V(EN)>1,IF(V(FTM)>1,5,IF(V(REV)>1,5,0)),0)  }
E3         ENA 0 VALUE { IF(V(VS,GND)>4.8,5,0) }
V1         IN REFB 20m
V2         5V 0 5
D1         GND IN D1N4148_1
D2         GND OUT D1N4148_1
D3         IN VD D1N4148_1
D4         GND VS D1N4148_1
D5         VS VD D1N4148_1
D6         GATE D D1N4148_1
D7         GND OFF D1N4148_1
D8         IN GATE D1N4744
C1         IN GATE  1p
C2         GND C  1p
C3         0 DCH  1p
C4         0 EN  1p
R1         B IN  100
R2         C D  10k
R3         0 FTM  10k
R4         DCHA DCH  100
R5         ENA EN  100
R6         0 REV  10k
RS1        OFF GND  1G
RS2        DCH 0  1G
RS3        OUT IN  1G
S1         5V FTM OFF GND LM5050-1_S1 
S2         GATE IN DCH 0 LM5050-1_S2 
S3         5V REV OUT IN LM5050-1_S3 
.MODEL     LM5050-1_S1 VSWITCH Roff=1e6 Ron=1 VH=0.16 VT=1.47 TD=250n
.MODEL     LM5050-1_S2 VSWITCH Roff=50Meg Ron=1.5 Voff=0.1V Von=1.0V
.MODEL     LM5050-1_S3 VSWITCH Roff=1e6 Ron=1 VH=10m VT=27m TD=25n
.model  D1N4744  D(Is=3.142f Rs=3.544 Ikf=0 N=1 Xti=3 Eg=1.11 Cjo=72.5p M=.3282
+          Vj=.75 Fc=.5 Isr=1.973n Nr=2 Bv=15 Ibv=.14467 Nbv=1.093
+          Ibvl=.1m Nbvl=1.2722 Tbv1=001433.3u)
.model  D1N4148_1  D(Is=2.682n N=1.836 Rs=.5664 Ikf=44.17m Xti=3 Eg=1.11 Cjo=4p
+          M=.3333 Vj=.5 Fc=.5 Isr=1.565n Nr=2 Bv=100 Ibv=100u Tt=11.54n)
.ENDS LM5050-1
*$

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without any prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	     : LM5050-2 High Side OR-ing FET Controller
* Last Revision Date : May 25, 2011
* Revision Number    : 1.0
* E-mail feedback    : http://wwwd.national.com/feedback/
* Generated from Pspice Plugin Ver. 16.3
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* This model has only been tested with Orcad PSPICE.  
* Additional modifications maybe required to work with other SPICE packages
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*
*<Introduction >
*This document contains the PSPICE model and the simulation circuit example for National Semiconductor's LM5050-2.
*The LM5050-2 High Side OR-ing FET Controller operates in conjunction with an external MOSFET
*as an ideal rectifier when connected in sereies with a power source.
*
*<LM5050-2 Model>
*The LM5050-2 model contains all of the basic features including:
*- Input Operating Voltage Range 6V to 100V, Biased From OUT Pin
*- Current Source Gate Driver for External N-Channel MOSFET
*- Gate Driver Supply From IN Pin
*- 12V Gate Clamp with Additional Zener Protection
*- 25 ns Reverse Current Comparator
*- 250 ns Off Comparator
*- 1.5 Ohm Gate Turn-Off Switch
*- 20 mV Minimum VDS Clamp for Fast Turn-Off
*- MOSFET Diagnostic Test Mode nFGD Pin
*- Pin Bias Currents
*- Pin Reverse Voltage Diode Clamps
*
*<Assumptions and limitations>
*Model & Example Assumptions:
*- Temperature variations are not considered.
*
*<Note>
*- To run the simulation, a simulation profile should be added first.
*- Click 'New Simulation Profile' and set the simulation time to 20 ms.
*- The simulation takes less than 1 second per 20 ms simulation on a 2.4 GHz machine.
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*$
.SUBCKT LM5050-2 nFGD GND OFF IN GATE OUT  
G1         IN GND VALUE { LIMIT(V(IN, GND)/10*330u,-330u,330u) }
G2         OUT GND VALUE { LIMIT(V(OUT, GND)/10*120u,-120u,120u) }
G3         OFF GND VALUE { LIMIT(V(OFF, GND)*5u,-5u,5u) }
G4         GATE IN VALUE { LIMIT(V(OUT, REFB)*50m,0,50u) }
E1         C B VALUE { IF(V(EN)>1,LIMIT(V(IN, GND)*1.2,0,11),0) }
E2         ENA 0 VALUE { IF(V(OUT,GND)>5.8,5,0)    }
E3         DCHA 0 VALUE { IF(V(EN)>1,IF(V(FTM)>1,5,IF(V(REV)>1,5,0)),0) }
E4         FGDA 0 VALUE { IF(V(EN)>1,IF(V(FTM)>1,IF(V(FWD)>1,5,0),0),0) }
V1         IN REFB 20m
V2         5V 0 5
I1         IN GATE DC 32u
D1         GND IN D1N4148_1
D2         GND OUT D1N4148_1
D3         GND OFF D1N4148_1
D4         GATE D D1N4148_1
D5         IN GATE D1N4746
D6         GND NFGD D1N4148_1
C1         IN GATE  1p
C2         GND C  1p
C3         0 EN  1p
C4         0 DCH  1p
C5         0 FGD  1p
R1         B IN  100
R2         C D  10k
R3         0 FTM  10k
R4         ENA EN  100
R5         0 FWD  10k
R6         DCHA DCH  100
R7         0 REV  10k
R8         FGDA FGD  100
RS1        OFF GND  1G
RS2        IN OUT  1G
RS3        DCH 0  1G
RS4        OUT IN  1G
RS5        FGD 0  1G
S1         5V FTM OFF GND LM5050-2_S1
S2         5V FWD IN OUT LM5050-2_S2
S3         GATE IN DCH 0 LM5050-2_S3
S4         5V REV OUT IN LM5050-2_S4
S5         NFGD GND FGD 0 LM5050-2_S5
.MODEL     LM5050-2_S1 VSWITCH Roff=1e6 Ron=1 VH=160m VT=1.47 TD=250n
.MODEL     LM5050-2_S2 VSWITCH Roff=1e6 Ron=1 VH=95m VT=302.5m TD=25n
.MODEL     LM5050-2_S3 VSWITCH Roff=50Meg Ron=1.5 Voff=0.1V Von=1.0V
.MODEL     LM5050-2_S4 VSWITCH Roff=1e6 Ron=1 VH=10m VT=27m TD=25n
.MODEL     LM5050-2_S5 VSWITCH Roff=50Meg Ron=630 Voff=0.1V Von=1.0V
.model  D1N4746  D(Is=6.994f Rs=5.612 Ikf=0 N=1 Xti=3 Eg=1.11 Cjo=59p M=.2906
+          Vj=.75 Fc=.5 Isr=2.088n Nr=2 Bv=18 Ibv=.17098 Nbv=1.2072
+          Ibvl=2.002m Nbvl=1.1457 Tbv1=888.89u)
.model  D1N4148_1  D(Is=2.682n N=1.836 Rs=.5664 Ikf=44.17m Xti=3 Eg=1.11 Cjo=4p
+          M=.3333 Vj=.5 Fc=.5 Isr=1.565n Nr=2 Bv=100 Ibv=100u Tt=11.54n)
.ENDS LM5050-2
*$

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	  : LM5070 PWM Controller Block Model
* Last Revision Date : April 13, 2011
* Revision Number    :1.1
* E-mail feedback 	  : http://wwwd.national.com/feedback/
* Generated from OrCAD Pspice Ver. 10.5, compatible with Ver. 9.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*Assumptions and limitations;
*1) Model & Example Assumptions;
*The temperature for this model is 25C
*ESR and ESL of capacitors are zero
*Wire DCR and leakage inductances of transformer are zero
*No parasitic elements of package
*2)Some functions/characteristics are not included in this model;
*Thermal shutdown 
*Oscillator synchronization 
*3)Some characteristics are included but not optimized;
*Gate driver capability 
*Power consumption of controller  
*VCC regulator current limit 
*4)This model requires the parameter 'OPTION' to select its device option.
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

.SUBCKT LM5070 VIN FB COMP VCC OUT SS RT CS contEN PARAMS: OPTION=80
* For LM5070-80, please select OPTION=80. For LM5070-50, please select OPTION=50
Sdriverl OUT 0 GL1 0 SWdriverL 
Sdriverh VCC OUT GH1 0 SWdriverH 
Cq2 GL1 0  3p IC=0 
Cq3 GH1 0  3p IC=0 
Rq2 GH1 GH2  500  
Rq3 GL1 GL2  500  
E8 GL2 0 VALUE { if(V(uv1)>2.5 & V(uv2)>2.5 & V(err1)>2.5 & V(maxduty)>2.5,0,5) }
E6 GH2 0 VALUE { if(V(uv1)>2.5 & V(uv2)>2.5 & V(err1)>2.5 & V(maxduty)>2.5,5,0) }
Rq1 UV2 U1  500  
Cq1 UV2 0  3p IC=0 
Rqz1 U3 U2  500  
Cqz1 U3 0  3p IC=5 
Rq7 U5 U7  500  
Cq6 U4 0  3p IC=0 
Rq6 U4 U6  500  
Cq7 U5 0  3p IC=0 
Evccuv1 U6 0 VALUE { if(V(VCC)<6,5,0) }
Evccuv3 U1 0 VALUE { if(V(U4)>2.5 | V(U3)>2.5,0,5) }
Evccuv4 U2 0 VALUE { if(V(UV2)>2.5 | V(U5)>2.5,0,5) }
Evccuv2 U7 0 VALUE { if(V(VCC)>7.5,5,0) }
Rq5 UV1 U8  500  
Cq5 0 UV1  3p IC=0 
Guvlohys 0 contEN VALUE { if(V(uv1)>2.5, 20u, 0) }
Euvlo U8 0 VALUE { if(V(contEN)>1.25,5,0) }
Rq ERR1 F3  500  
Cq ERR1 0  3p IC=0 
Cqz F2 0  3p IC=5 
Rqz F2 F4  500  
Cq4 RESET 0  100p IC=0 
Rq4 RESET F5  500  
Ereset F3 0 VALUE { if(V(RESET)>2.5 | V(F2)>2.5,0,5) }
Ecomp F55 0 VALUE { if(V(csramp)>V(comp2) | V(csramp)>0.5 ,5,0) }
Eset F4 0 VALUE { if(V(ERR1)>2.5 | V(PULSEDCLKLEB)>2.5,0,5) }
Dhys F55 F5 D5K
Rhys RESET 0 5k
Rvcc2 VCC2 VCC3  1  
Cvcc2 VCC3 0  3p IC=0.77 
Rvdd1 VDD1 VDD  1  
Cvdd1 VDD 0  3p IC=0 
Dvcc VCC4 VCC D5K 
Rvcc3 VCC VCC6 1
Givcc VCC6 0 TABLE { V(VCC) } ( (0,0) (7.5,0.003) )
Dss SS vclamp D5K
EMAX vclamp 0 VALUE {V(vdd)}
VRT RT1 RT 0
Gss 0 SS VALUE { if(V(uv1)<2.5 | V(uv2)<2.5,0, V(vdd)*2E-6) }
Evcc2 VCC2 0 VALUE { if(V(uv1)>1, V(vcc1), 0.77) }
Evcc1 VCC1 0 TABLE { V(VIN) } ( (0, 0.77) (9.5, 0.77) (13.0, 8.57) )
Evdd VDD1 0 TABLE { V(VCC) } ( (5.3,0.0) (7.5,5) )
Ert RT1 0 TABLE { V(vdd) } ( (0,0) (2,2) )
Rssdis SS SSdis 200
Sssdis SSdis 0 ssdiscont 0 S5K
Rssdis1 ssdiscont ssdiscont1 200
Cssdis2 ssdiscont 0 3p IC=0
Essdis ssdiscont1 0 VALUE { if(V(uv1)<2.5 | V(uv2)<2.5, 5,0) }
Rvddp VDD 0 5E3
Ruvlodummy contEN 0 10Meg
Rvindummy VIN 0 192k
VVCC VCC5 VCC4 0
Ggateloss VIN 0 VALUE {I(VVCC)}
Gldo 0 VCC5 TABLE { V(VCC3,VCC4) } ( (0,0) (0.3,0.02) )
Cvcc3 VCC5 0  3p IC=0.77 
Cic1 COMP2 0  4.8p IC=0 
Ric2 COMP2 0  5k  
Ric3 COMP2 C1  10k  
Dic4 C2 C1 Dcomp 
Dic5 COMP C2 Dcomp 
Dic7 vclampgnd COMP D5K 
Dea2 vclampgnd C4 D5K 
Eclampgnd vclampgnd 0 TABLE { V(vdd) } ( (0,0) (0.77,0.77) ) 
Ric6 VDD COMP  5k  
Dic8 COMP C3 D5K 
Ess C3 0 SS 0 1
Ggnamp COMP 0 C4 0 0.004
Dea1 C4 vclamp D5K
Rbw C4 0  1
Cbw C4 0  0.0796u IC=0 
Gea 0 C4 VALUE { if(V(Vdd)>4.5, (V(C12)-V(POS))*200,0) }
Ereference POS 0 TABLE { V(vdd) } ( (0,0) (1.25,1.25) )
Rfbd1 C12 0  10Meg  
Rq11 C12 FB  1  
Radd CSRAMP CSRAMP1 200
Ric10 CSRAMP1 CS  2k 
Cq10 PULSEDCLKLEB 0  3p IC=0 
Ric11 CS 0  43k  
Rq10 PULSEDCLKLEB C6  500  
Rq12 MAXDUTY C13  500  
Cq12 MAXDUTY 0  3p IC=0 
Ric12 C8 0  1  
Rq9 C7 C9  500  
Cq9 C7 0  3p IC=0 
Cramp RAMP 0  7.9p IC=0 
Gramp1 0 CSRAMP VALUE {IF(OPTION==80,V(RAMP)*50E-6,0)} 
Gramp2 0 RAMP VALUE { I(VRT)/40 }
Eramp3 C10 0 MAXDUTY 0 1
Sramp RAMP 0 C7 0 S5K
E13 C9 0 VALUE { if( ( V(MAXDUTY)>4.5 & V(PULSEDCLKLEB)<1 ) ,0,5) }
Sleb CSRAMP1 0 PULSEDCLKLEB 0 Sleb 
Eosc1 C6 0 VALUE { if(V(C8)<2.5 & V(MAXDUTY)>2.5,5,0) }
T1 C8 0 C10 0 Z0=1 TD=50n  
E12 C13 0 VALUE { IF(OPTION==80,if(V(OSC)>-0.92,5,0),if(V(OSC)>0,5,0)) }
Eosc OSC 0 VALUE { IF(OPTION==80,if(V(vdd)>4.5,sin(1.988E10*i(VRT)*TIME),0),if(V(vdd)>4.5,sin(9.936E9*i(VRT)*TIME),0)) }

.MODEL D5K D IS=1E-14 CJO=0 VJ=1
.MODEL SWdriverH VSWITCH RON=5 ROFF=1MEG VON=1V VOFF=0V
.MODEL SWdriverL VSWITCH RON=2.6 ROFF=1MEG VON=1V VOFF=0V
.MODEL S5K VSWITCH RON=1 ROFF=1MEG VON=1V VOFF=0V
.MODEL Dcomp D IS=1E-20 CJO=0 VJ=1.1
.MODEL Sleb VSWITCH RON=35 ROFF=1MEG VON=1V VOFF=0V
.ENDS LM5070

*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
* Model Number 	  : LM5072 PWM Controller Block Model
* Last Revision Date : April 13, 2011
* Revision Number    :1.1
* E-mail feedback 	  : http://wwwd.national.com/feedback/
* Generated from OrCAD Pspice Ver. 10.5, compatible with Ver. 9.2
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
*Assumptions and limitations;
*1) Model & Example Assumptions;
*The temperature for this model is 25C
*ESR and ESL of capacitors are zero
*Wire DCR and leakage inductances of transformer are zero
*No parasitic elements of package
*2)Some functions/characteristics are not included in this model;
*Thermal shutdown 
*Oscillator synchronization 
*3)Some characteristics are included but not optimized;
*Gate driver capability 
*Power consumption of controller  
*VCC regulator current limit 
*4)This model requires the parameter 'OPTION' to select its device option.
*///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

.SUBCKT LM5072 VIN FB COMP VCC OUT SS RT CS contEN PARAMS: OPTION=80
* For LM5072-80, please select OPTION=80. For LM5072-50, please select OPTION=50
Sdriverl OUT 0 GL1 0 SWdriverL 
Sdriverh VCC OUT GH1 0 SWdriverH 
Cq2 GL1 0  3p IC=0 
Cq3 GH1 0  3p IC=0 
Rq2 GH1 GH2  500  
Rq3 GL1 GL2  500  
E8 GL2 0 VALUE { if(V(uv1)>2.5 & V(uv2)>2.5 & V(err1)>2.5 & V(maxduty)>2.5,0,5) }
E6 GH2 0 VALUE { if(V(uv1)>2.5 & V(uv2)>2.5 & V(err1)>2.5 & V(maxduty)>2.5,5,0) }
Rq1 UV2 U1  500  
Cq1 UV2 0  3p IC=0 
Rqz1 U3 U2  500  
Cqz1 U3 0  3p IC=5 
Rq7 U5 U7  500  
Cq6 U4 0  3p IC=0 
Rq6 U4 U6  500  
Cq7 U5 0  3p IC=0 
Evccuv1 U6 0 VALUE { if(V(VCC)<6,5,0) }
Evccuv3 U1 0 VALUE { if(V(U4)>2.5 | V(U3)>2.5,0,5) }
Evccuv4 U2 0 VALUE { if(V(UV2)>2.5 | V(U5)>2.5,0,5) }
Evccuv2 U7 0 VALUE { if(V(VCC)>7.5,5,0) }
Rq5 UV1 U8  500  
Cq5 0 UV1  3p IC=0 
Guvlohys 0 contEN VALUE { if(V(uv1)>2.5, 20u, 0) }
Euvlo U8 0 VALUE { if(V(contEN)>1.25,5,0) }
Rq ERR1 F3  500  
Cq ERR1 0  3p IC=0 
Cqz F2 0  3p IC=5 
Rqz F2 F4  500  
Cq4 RESET 0  100p IC=0 
Rq4 RESET F5  500  
Ereset F3 0 VALUE { if(V(RESET)>2.5 | V(F2)>2.5,0,5) }
Ecomp F55 0 VALUE { if(V(csramp)>V(comp2) | V(csramp)>0.5 ,5,0) }
Eset F4 0 VALUE { if(V(ERR1)>2.5 | V(PULSEDCLKLEB)>2.5,0,5) }
Dhys F55 F5 D5K
Rhys RESET 0 5k
Rvcc2 VCC2 VCC3  1  
Cvcc2 VCC3 0  3p IC=0.77 
Rvdd1 VDD1 VDD  1  
Cvdd1 VDD 0  3p IC=0 
Dvcc VCC4 VCC D5K 
Rvcc3 VCC VCC6 1
Givcc VCC6 0 TABLE { V(VCC) } ( (0,0) (7.5,0.003) )
Dss SS vclamp D5K
EMAX vclamp 0 VALUE {V(vdd)}
VRT RT1 RT 0
Gss 0 SS VALUE { if(V(uv1)<2.5 | V(uv2)<2.5,0, V(vdd)*2E-6) }
Evcc2 VCC2 0 VALUE { if(V(uv1)>1, V(vcc1), 0.77) }
Evcc1 VCC1 0 TABLE { V(VIN) } ( (0, 0.77) (9.0, 0.77) (14.5, 8.57) )
Evdd VDD1 0 TABLE { V(VCC) } ( (5.3,0.0) (7.5,5) )
Ert RT1 0 TABLE { V(vdd) } ( (0,0) (2,2) )
Rssdis SS SSdis 200
Sssdis SSdis 0 ssdiscont 0 S5K
Rssdis1 ssdiscont ssdiscont1 200
Cssdis2 ssdiscont 0 3p IC=0
Essdis ssdiscont1 0 VALUE { if(V(uv1)<2.5 | V(uv2)<2.5, 5,0) }
Rvddp VDD 0 5E3
Ruvlodummy contEN 0 10Meg
Rvindummy VIN 0 192k
VVCC VCC5 VCC4 0
Ggateloss VIN 0 VALUE {I(VVCC)}
Gldo 0 VCC5 TABLE { V(VCC3,VCC4) } ( (0,0) (0.3,0.02) )
Cvcc3 VCC5 0  3p IC=0.77 
Cic1 COMP2 0  4.8p IC=0 
Ric2 COMP2 0  5k  
Ric3 COMP2 C1  10k  
Dic4 C2 C1 Dcomp 
Dic5 COMP C2 Dcomp 
Dic7 vclampgnd COMP D5K 
Dea2 vclampgnd C4 D5K 
Eclampgnd vclampgnd 0 TABLE { V(vdd) } ( (0,0) (0.77,0.77) ) 
Ric6 VDD COMP  5k  
Dic8 COMP C3 D5K 
Ess C3 0 SS 0 1
Ggnamp COMP 0 C4 0 0.004
Dea1 C4 vclamp D5K
Rbw C4 0  1
Cbw C4 0  0.0796u IC=0 
Gea 0 C4 VALUE { if(V(Vdd)>4.5, (V(C12)-V(POS))*200,0) }
Ereference POS 0 TABLE { V(vdd) } ( (0,0) (1.25,1.25) )
Rfbd1 C12 0  10Meg  
Rq11 C12 FB  1  
Radd CSRAMP CSRAMP1 200
Ric10 CSRAMP1 CS  2k 
Cq10 PULSEDCLKLEB 0  3p IC=0 
Ric11 CS 0  43k  
Rq10 PULSEDCLKLEB C6  500  
Rq12 MAXDUTY C13  500  
Cq12 MAXDUTY 0  3p IC=0 
Ric12 C8 0  1  
Rq9 C7 C9  500  
Cq9 C7 0  3p IC=0 
Cramp RAMP 0  7.9p IC=0 
Gramp1 0 CSRAMP VALUE {IF(OPTION==80,V(RAMP)*50E-6,0)} 
Gramp2 0 RAMP VALUE { I(VRT)/40 }
Eramp3 C10 0 MAXDUTY 0 1
Sramp RAMP 0 C7 0 S5K
E13 C9 0 VALUE { if( ( V(MAXDUTY)>4.5 & V(PULSEDCLKLEB)<1 ) ,0,5) }
Sleb CSRAMP1 0 PULSEDCLKLEB 0 Sleb 
Eosc1 C6 0 VALUE { if(V(C8)<2.5 & V(MAXDUTY)>2.5,5,0) }
T1 C8 0 C10 0 Z0=1 TD=50n  
E12 C13 0 VALUE { IF(OPTION==80,if(V(OSC)>-0.92,5,0),if(V(OSC)>0,5,0)) }
Eosc OSC 0 VALUE { IF(OPTION==80,if(V(vdd)>4.5,sin(1.988E10*i(VRT)*TIME),0),if(V(vdd)>4.5,sin(9.936E9*i(VRT)*TIME),0)) }

.MODEL D5K D IS=1E-14 CJO=0 VJ=1
.MODEL SWdriverH VSWITCH RON=5 ROFF=1MEG VON=1V VOFF=0V
.MODEL SWdriverL VSWITCH RON=2.6 ROFF=1MEG VON=1V VOFF=0V
.MODEL S5K VSWITCH RON=1 ROFF=1MEG VON=1V VOFF=0V
.MODEL Dcomp D IS=1E-20 CJO=0 VJ=1.1
.MODEL Sleb VSWITCH RON=35 ROFF=1MEG VON=1V VOFF=0V
.ENDS LM5072

* BEGIN MODEL LMP2232
* Rev.b. 01/2009
* Corrected .subckt and pins line PG 1/20/2009
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* PSPICE Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE, INPUT BIAS CURRENT, INPUT BIAS CURRENT TEMPERATURE
* EFFECTS, INPUT COMMON MODE RANGE, INPUT OFFSET VOLTAGE
* WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT VS
* VOLTAGE AND TEMPERATURE.
* NOTE THAT SUPPLY CURRENT MODELED IS THAT OF A SINGLE AMPLIFIER ONLY
*///////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* 
.SUBCKT LMP2232 3 4 5 2 1
*/////////////////////////////////////////////////////////////////////
* USE V18 BELOW TO ADJUST OFFSET
* PRESENT VALUE OF 110 UV GIVES 150 UV NET
* NOTE THAT VOS CHANGES VIA CMRR,PSRR, AND TCVOS
* ADJUST UP OR DN FROM 110 UV
V18 23 52 110U
*/////////////////////////////////////////////////////////////////////
* NOTE
* USE ANALYSIS OPTION GMIN OF 1E-13 TO 1E-15 AND
* RELTOL = 0.00001 TO 0.000001 FOR ACCURATE INPUT
* BIAS CURRENT
*/////////////////////////////////////////////////////////////////////
Q20 6 7 8 QNL
R3 9 10 2
R4 11 10 2
R10 7 12 100
R11 13 14 100
R12 14 5 25
R13 2 12 32
R17 15 16 25
R18 8 17 32
D5 1 5 DD
D6 2 1 DD
D7 18 0 DIN
D8 19 0 DIN
I8 0 18 0.1E-3
I9 0 19 0.1E-3
E2 8 0 2 0 1
E3 16 0 5 0 1
D9 20 0 DVN
D10 21 0 DVN
I10 0 20 0.2E-6
I11 0 21 0.2E-6
E4 22 4 20 21 0.326
G2 23 4 18 19 4.8E-6
E5 24 0 16 0 1
E6 25 0 8 0 1
E7 26 0 27 0 1
R30 24 28 1E6
R31 25 29 1E6
R32 26 30 1E6
R33 0 28 100
R34 0 29 100
R35 0 30 100
E10 31 32 30 0 3.4E-3
R36 33 27 1E3
R37 27 34 1E3
C6 24 28 0.2E-12
C7 25 29 0.2E-12
C8 26 30 2E-12
E11 35 31 29 0 1E-3
E12 23 35 28 0 1E-2
E14 36 8 16 8 0.51
D11 37 16 DD
D12 8 37 DD
M1 38 39 12 12 HVN L=3U W=500U
M2 40 41 14 14 HVP L=3U W=600U
M3 42 42 15 15 HVP L=3U W=600U
M4 43 44 9 9 HVP L=3U W=5.5U
M5 45 46 11 11 HVP L=3U W=5.5U
M8 47 47 17 17 HVN L=3U W=500U
R43 48 41 100
R44 49 39 100
G3 37 36 50 36 2E-6
R45 36 37 1.5E11
R46 8 43 2E5
R47 8 45 2E5
C13 43 45 0.2E-12
C14 23 0 6E-12
C15 22 0 6E-12
C16 1 0 3E-12
D13 39 6 DD
D14 51 41 DD
Q15 51 13 16 QPL
M19 53 54 16 16 PIN L=6U W=500U
I14 42 47 1.7E-7
E17 34 0 23 0 1
E18 33 0 4 0 1
M23 54 54 16 16 PIN L=6U W=500U
V21 53 10 0.01
R59 1 40 33
R60 38 1 33
J1 16 23 16 JC
J2 16 22 16 JC
J3 22 55 22 JC
J4 23 55 23 JC
C21 23 22 0.1E-12
E20 56 36 45 43 1
R62 56 50 1E4
C23 50 36 1E-12
G7 57 36 37 36 -1E-3
G8 36 58 37 36 1E-3
G9 36 59 47 8 1E-3
G10 60 36 16 42 1E-3
D17 60 57 DD
D18 58 59 DD
R66 57 60 1E11
R67 59 58 1E11
R68 60 16 1E3
R69 8 59 1E3
E23 16 48 16 60 1
E24 49 8 59 8 1
R70 58 36 1E11
R71 59 36 1E11
R72 36 60 1E11
R73 36 57 1E11
C27 41 40 70E-15
C28 38 39 70E-15
R74 2 5 2.31E6
G12 5 2 61 0 -1.03E-6
I20 0 62 1M
D20 62 0 DD
V24 62 61 0.71
R75 0 61 1E6
I21 5 2 7.23E-6
E25 63 0 1 0 1
C29 37 64 6.5E-12
R79 64 63 5E3
R80 37 63 1E12
V52 65 0 1
I63 0 66 1E-3
D23 66 0 DD
R307 0 66 10E6
V81 66 67 1.798
R308 0 67 20E6
E52 68 0 67 0 -0.875
R309 0 68 10E6
R310 69 68 10E6
M52 69 70 0 0 NEN L=2U W=1000U
V141 71 0 1
R311 71 70 1E6
M53 70 65 0 0 NEN L=2U W=100U
R312 0 67 20E6
G14 54 8 69 0 0.93E-6
D24 72 73 DL
V142 73 0 3
R313 0 72 1E8
G51 4 0 72 0 3.55E-12
I64 4 0 76E-15
G52 23 0 72 0 3.55E-12
I65 23 0 76E-15
E54 32 3 69 0 2.58E-4
R315 46 22 4.8E4
R316 52 44 4.8E4
R317 35 23 1E9
R318 31 35 1E9
R319 32 31 1E9
R320 4 22 1E9
V143 55 8 0.11
.MODEL JC NJF IS=1E-18
.MODEL QNL NPN
.MODEL QPL PNP
.MODEL DVN D KF=1.05E-16 IS=1E-16
.MODEL DIN D
.MODEL HVP PMOS KP=200U VTO=-0.7
.MODEL HVN NMOS KP=200U VTO=0.7
.MODEL DL D IS=0.95E-11 N=1.47 XTI=1.5
.MODEL DD D
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP2232

* BEGIN MODEL LMP2234
* Rev.b. 01/2009
* Corrected .subckt line PG 1/20/2009
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* PSPICE Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT THRU
* THE SUPPLY RAILS, OUTPUT CURRENT LIMIT, OPEN LOOP GAIN
* AND PHASE WITH RL AND CL EFFECTS, SLEW RATE, COMMON MODE
* REJECTION WITH FREQ EFFECTS, POWER SUPPLY REJECTION WITH
* FREQ EFFECTS, INPUT VOLTAGE NOISE WITH 1/F, INPUT CURRENT
* NOISE, INPUT BIAS CURRENT, INPUT BIAS CURRENT TEMPERATURE
* EFFECTS, INPUT COMMON MODE RANGE, INPUT OFFSET VOLTAGE
* WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT VS
* VOLTAGE AND TEMPERATURE.
* NOTE THAT SUPPLY CURRENT MODELED IS THAT OF A SINGLE AMPLIFIER ONLY
*///////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
*
.SUBCKT LMP2234 3 4 5 2 1
*/////////////////////////////////////////////////////////////////////
* USE V18 BELOW TO ADJUST OFFSET
* PRESENT VALUE OF 110 UV GIVES 150 UV NET
* NOTE THAT VOS CHANGES VIA CMRR,PSRR, AND TCVOS
* ADJUST UP OR DN FROM 110 UV
V18 23 52 110U
*/////////////////////////////////////////////////////////////////////
* NOTE
* USE ANALYSIS OPTION GMIN OF 1E-13 TO 1E-15 AND
* RELTOL = 0.00001 TO 0.000001 FOR ACCURATE INPUT
* BIAS CURRENT
*/////////////////////////////////////////////////////////////////////
Q20 6 7 8 QNL
R3 9 10 2
R4 11 10 2
R10 7 12 100
R11 13 14 100
R12 14 5 25
R13 2 12 32
R17 15 16 25
R18 8 17 32
D5 1 5 DD
D6 2 1 DD
D7 18 0 DIN
D8 19 0 DIN
I8 0 18 0.1E-3
I9 0 19 0.1E-3
E2 8 0 2 0 1
E3 16 0 5 0 1
D9 20 0 DVN
D10 21 0 DVN
I10 0 20 0.2E-6
I11 0 21 0.2E-6
E4 22 4 20 21 0.326
G2 23 4 18 19 4.8E-6
E5 24 0 16 0 1
E6 25 0 8 0 1
E7 26 0 27 0 1
R30 24 28 1E6
R31 25 29 1E6
R32 26 30 1E6
R33 0 28 100
R34 0 29 100
R35 0 30 100
E10 31 32 30 0 3.4E-3
R36 33 27 1E3
R37 27 34 1E3
C6 24 28 0.2E-12
C7 25 29 0.2E-12
C8 26 30 2E-12
E11 35 31 29 0 1E-3
E12 23 35 28 0 1E-2
E14 36 8 16 8 0.51
D11 37 16 DD
D12 8 37 DD
M1 38 39 12 12 HVN L=3U W=500U
M2 40 41 14 14 HVP L=3U W=600U
M3 42 42 15 15 HVP L=3U W=600U
M4 43 44 9 9 HVP L=3U W=5.5U
M5 45 46 11 11 HVP L=3U W=5.5U
M8 47 47 17 17 HVN L=3U W=500U
R43 48 41 100
R44 49 39 100
G3 37 36 50 36 2E-6
R45 36 37 1.5E11
R46 8 43 2E5
R47 8 45 2E5
C13 43 45 0.2E-12
C14 23 0 6E-12
C15 22 0 6E-12
C16 1 0 3E-12
D13 39 6 DD
D14 51 41 DD
Q15 51 13 16 QPL
M19 53 54 16 16 PIN L=6U W=500U
I14 42 47 1.7E-7
E17 34 0 23 0 1
E18 33 0 4 0 1
M23 54 54 16 16 PIN L=6U W=500U
V21 53 10 0.01
R59 1 40 33
R60 38 1 33
J1 16 23 16 JC
J2 16 22 16 JC
J3 22 55 22 JC
J4 23 55 23 JC
C21 23 22 0.1E-12
E20 56 36 45 43 1
R62 56 50 1E4
C23 50 36 1E-12
G7 57 36 37 36 -1E-3
G8 36 58 37 36 1E-3
G9 36 59 47 8 1E-3
G10 60 36 16 42 1E-3
D17 60 57 DD
D18 58 59 DD
R66 57 60 1E11
R67 59 58 1E11
R68 60 16 1E3
R69 8 59 1E3
E23 16 48 16 60 1
E24 49 8 59 8 1
R70 58 36 1E11
R71 59 36 1E11
R72 36 60 1E11
R73 36 57 1E11
C27 41 40 70E-15
C28 38 39 70E-15
R74 2 5 2.31E6
G12 5 2 61 0 -1.03E-6
I20 0 62 1M
D20 62 0 DD
V24 62 61 0.71
R75 0 61 1E6
I21 5 2 7.23E-6
E25 63 0 1 0 1
C29 37 64 6.5E-12
R79 64 63 5E3
R80 37 63 1E12
V52 65 0 1
I63 0 66 1E-3
D23 66 0 DD
R307 0 66 10E6
V81 66 67 1.798
R308 0 67 20E6
E52 68 0 67 0 -0.875
R309 0 68 10E6
R310 69 68 10E6
M52 69 70 0 0 NEN L=2U W=1000U
V141 71 0 1
R311 71 70 1E6
M53 70 65 0 0 NEN L=2U W=100U
R312 0 67 20E6
G14 54 8 69 0 0.93E-6
D24 72 73 DL
V142 73 0 3
R313 0 72 1E8
G51 4 0 72 0 3.55E-12
I64 4 0 76E-15
G52 23 0 72 0 3.55E-12
I65 23 0 76E-15
E54 32 3 69 0 2.58E-4
R315 46 22 4.8E4
R316 52 44 4.8E4
R317 35 23 1E9
R318 31 35 1E9
R319 32 31 1E9
R320 4 22 1E9
V143 55 8 0.11
.MODEL JC NJF IS=1E-18
.MODEL QNL NPN
.MODEL QPL PNP
.MODEL DVN D KF=1.05E-16 IS=1E-16
.MODEL DIN D
.MODEL HVP PMOS KP=200U VTO=-0.7
.MODEL HVN NMOS KP=200U VTO=0.7
.MODEL DL D IS=0.95E-11 N=1.47 XTI=1.5
.MODEL DD D
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.ENDS
* END MODEL LMP2234

* BEGIN MODEL LMP8602
*//////////////////////////////////////////////////
*
* Rev 1.3 May, 2010
* 1.0 Initial Release
* 1.1 Corrected swapped INP and INN
* 1.2 Corrected offset swing
* 1.3 Removed option lines from end of model
*
*///////////////////////////////////////////////////////
*
* (C) National Semiconductor Corporation
*  Models developed and under copyright by: 
*  National Semiconductor Corporation
*
*////////////////////////////////////////////////////////
*
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* PSPICE models are provided AS IS, WITH NO WARRANTY OF ANY KIND.
*
*/////////////////////////////////////////////////////////
* 
* PINOUT ORDER  +IN  -IN  +V  -V  OUT A1 A2  OFFSET
* PIN ORDER     INP  INM  VCC VEE OUT RF IN2 OFFSET
.SUBCKT LMP8602 INP INM VCC VEE OUT RF IN2 OFFSET
*
*/////////////////////////////////////////////////////////////  
M7 OUT A221 A14 $G_VDD_LMP8602  PMOS  L=1E-6 W=1E-3 AD=+1.05000000E-09 
+AS=+1.05000000E-09 PD=+2.00210000E-03 PS=+2.00210000E-03 M=1.0 
M6 A12 A12 A14 $G_VDD_LMP8602  PMOS  L=1E-6 W=1E-3 AD=+1.05000000E-09 AS=+1.05000000E-09 
+PD=+2.00210000E-03 PS=+2.00210000E-03 M=1.0 
M5 A182 A205 A20 $G_VDD_LMP8602  PMOS  L=1E-6 W=1E-3 AD=+1.05000000E-09 
+AS=+1.05000000E-09 PD=+2.00210000E-03 PS=+2.00210000E-03 M=1.0 
M4 A18 A18 A20 $G_VDD_LMP8602  PMOS  L=1E-6 W=1E-3 AD=+1.05000000E-09 AS=+1.05000000E-09 
+PD=+2.00210000E-03 PS=+2.00210000E-03 M=1.0 
M3 OUT A187 A26 0  NMOS  L=1E-6 W=500E-6 AD=+5.25000000E-10 AS=+5.25000000E-10 
+PD=+1.00210000E-03 PS=+1.00210000E-03 M=1.0 
M2 A24 A24 A26 0  NMOS  L=1E-6 W=500E-6 AD=+5.25000000E-10 AS=+5.25000000E-10 
+PD=+1.00210000E-03 PS=+1.00210000E-03 M=1.0 
M1 A182 A183 A32 0  NMOS  L=1E-6 W=500E-6 AD=+5.25000000E-10 
+AS=+5.25000000E-10 PD=+1.00210000E-03 PS=+1.00210000E-03 M=1.0 
M0 A30 A30 A32 0  NMOS  L=1E-6 W=500E-6 AD=+5.25000000E-10 AS=+5.25000000E-10 
+PD=+1.00210000E-03 PS=+1.00210000E-03 M=1.0 
RIN1 A34 A46  400E3 
RIN2 A36 1  400E3 
RESDA1 INP A89  1E6 
RESDB1 A89 VEE  350E3 
RESDB2 A42 VEE  350E3 
RESDA2 A72 A42  1E6 
RDIVIDE1 A46 A45  10E3 
RDIVIDE2 1 A45  10E3 
RFB2 1 A49  4E6 
RFB1 A46 A51  4E6 
RF1 A83 A53  10E3 
RF2 A53 A55  10E3 
RF3 A55 A57  10E3 
RPSI VCC VEE  17E3 
RFILTER A182 RF  100E3 
RCMRR1 INP A34  100E-3 
RCLAMP1 A162 INT1  1E3 
ROFFSET1 OFFSET A80  100E3 
ROFFSET2 A70 VEE  100E3 
RCMRR2 A72 A36  2.0 
ROUT1 A183 VEE  100E3 
ROUT2 A187 VEE  100E3 
RCLAMP2 A209 A77  1E3 
R3 A80 A86  1.0 
RGE1 A51 VREF  1.0 
RGE2 A49 A83  1.0 
R4 A86 A70  300.0 
DESD2 VEE A42  DIODEIDEAL  AREA=1.0 
DESD1 VEE A89  DIODEIDEAL  AREA=1.0
DCMVRLO1 A229 A197  DIODEIDEAL  AREA=1.0
DCMVRLO2 1 A197  DIODEIDEAL  AREA=1.0
DCLAMP1B INT1 A213  DIODEIDEAL  AREA=1.0
DCLAMP1A A123 INT1  DIODEIDEAL  AREA=1.0
DCLAMP2B A77 A225  DIODEIDEAL  AREA=1.0 
DCLAMP2A A125 A77  DIODEIDEAL  AREA=1.0 
DISNK2 A187 A131  DIODEIDEAL  AREA=1.0 
DCMVRHI2 A110 1  DIODEIDEAL  AREA=1.0
DISRC2 A108 A221  DIODEIDEAL  AREA=1.0
DCMVRHI1 A110 A233  DIODEIDEAL  AREA=1.0
DTEMP3 A112 VEE  DIODEIDEAL  AREA=1.0
DTEMP2 A116 VEE  DIODEIDEAL  AREA=1.0
DTEMP1 A116 VEE  DIODEIDEAL  AREA=1.0
VDIVIDE A45 VEE  1.5 
VOFFSET2 A119 IN2  500E-6 
VCLAMP1B VCC A122  500E-3 
VCLAMP1A A123 VEE  500E-3 
VCLAMP2A A125 VEE  500E-3 
VCMVRLO A230 VEE  1.1 
VPSW2 VCC A14  10E-3 
VISNK2 A131 VEE  800E-3 
VPSW1 VCC A20  15E-3 
VOFFSET INM A237  150E-6 
VNSW2 A26 VEE  4E-3 
VNSW1 A32 VEE  2E-3 
VCLAMP2B VCC A142  500E-3 
VISRC2 VCC A108  1.2 
VCMVRHI A234 VEE  1.775 
VTEMP A147 VEE  -1.80000000E-02 
CIN2 A72 VEE  3E-12 
CACCMRR1 A46 VEE  1E-15 
CIN1 INP VEE  3E-12 
C7 A187 OUT  100E-12 
CF1 A53 VEE  356E-12 
CF2 A57 VEE  51.7E-12 
CF3 A55 A162  940E-12 
CACCMRR2 1 VEE  150E-15 
C8 A221 OUT  100E-12 
CPOUT1 A205 A182  100E-12 
CNOUT1 A183 A182  100E-12 
CSTAGE2 A119 VEE  3E-12 
GSTAGE1 A83 VREF 1 A46 1.0 
GF A162 VEE A162 A57 1.0
GOUT1 A183 VEE INT1 A182 1E-3
GOUT2 A187 VEE A77 OUT 1E-3
IOUT1 A18 A30  DC=100E-6 
IPSI VCC VEE  DC=370E-6 
IOUT2 A12 A24  DC=100E-6 
ICMVRHI VEE A110  DC=1E-6 
ICMVRLO A197 VEE  DC=1E-6 
ITEMP1 VEE A116  DC=10E-6 
ITEMP2 VEE A112  DC=10E-6 
EOUT1 A205 A183 A18 A30 1.0 
DEOUT1A VEE A183  DIODEIDEAL  AREA=1.0
DEOUT1B A205 VCC  DIODEIDEAL  AREA=1.0
EGAIN2 A209 VREF A119 VREF 5.0 
ECLAMP1B A213 VEE A122 VEE 1.0 
EOFFSET VREF VEE A86 VEE 1.0 
EOUT2 A221 A187 A12 A24 1.0 
DEOUT2A VEE A187  DIODEIDEAL  AREA=1.0
DEOUT2B A221 VCC  DIODEIDEAL  AREA=1.0
ECLAMP2 A225 VEE A142 VEE 1.0 
ECMVRLO A229 A230 VCC VEE 470E-3 
ECMVRHI A233 A234 VCC VEE  -235E-3 
ETCVOS A237 A72 2 VEE  2E-6 
ETEMP1 A241 A147 A112 A116  1.0 
ETEMP2 2 VEE A241 VEE  16.666E3 
     
   
.MODEL DIODEIDEAL D 
.MODEL PMOS PMOS VT0=-0.9    
.MODEL NMOS NMOS VT0=0.7  
   
* END OF NETLIST 
.ENDS

*BEGIN MODEL LMP8603
*//////////////////////////////////////////////////
*
* Rev 1.2 May, 2010
* 1.0 Initial Release
* 1.1 Corrected swapped INP and INN
* 1.2 Corrected offset swing
* 1.3 Removed option lines from end of model
*
*///////////////////////////////////////////////////////
*
* (C) National Semiconductor Corporation
*  Models developed and under copyright by: 
*  National Semiconductor Corporation
*
*////////////////////////////////////////////////////////
*
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* PSPICE models are provided AS IS, WITH NO WARRANTY OF ANY KIND.
*
*///////////////////////////////////////////////////////// 
* 
* PINOUT ORDER  +IN  -IN  +V  -V  OUT A1 A2  OFFSET
* PIN ORDER     INP  INM  VCC VEE OUT RF IN2 OFFSET
.SUBCKT LMP8603 INP INM VCC VEE OUT RF IN2 OFFSET
*
*/////////////////////////////////////////////////////////////  
M7 OUT A221 A14 $G_VDD_LMP8603  PMOS  L=1E-6 W=1E-3 AD=+1.05000000E-09 
+AS=+1.05000000E-09 PD=+2.00210000E-03 PS=+2.00210000E-03 M=1.0 
M6 A12 A12 A14 $G_VDD_LMP8603  PMOS  L=1E-6 W=1E-3 AD=+1.05000000E-09 AS=+1.05000000E-09 
+PD=+2.00210000E-03 PS=+2.00210000E-03 M=1.0 
M5 A182 A205 A20 $G_VDD_LMP8603  PMOS  L=1E-6 W=1E-3 AD=+1.05000000E-09 
+AS=+1.05000000E-09 PD=+2.00210000E-03 PS=+2.00210000E-03 M=1.0 
M4 A18 A18 A20 $G_VDD_LMP8603  PMOS  L=1E-6 W=1E-3 AD=+1.05000000E-09 AS=+1.05000000E-09 
+PD=+2.00210000E-03 PS=+2.00210000E-03 M=1.0 
M3 OUT A187 A26 0  NMOS  L=1E-6 W=500E-6 AD=+5.25000000E-10 AS=+5.25000000E-10 
+PD=+1.00210000E-03 PS=+1.00210000E-03 M=1.0 
M2 A24 A24 A26 0  NMOS  L=1E-6 W=500E-6 AD=+5.25000000E-10 AS=+5.25000000E-10 
+PD=+1.00210000E-03 PS=+1.00210000E-03 M=1.0 
M1 A182 A183 A32 0  NMOS  L=1E-6 W=500E-6 AD=+5.25000000E-10 
+AS=+5.25000000E-10 PD=+1.00210000E-03 PS=+1.00210000E-03 M=1.0 
M0 A30 A30 A32 0  NMOS  L=1E-6 W=500E-6 AD=+5.25000000E-10 AS=+5.25000000E-10 
+PD=+1.00210000E-03 PS=+1.00210000E-03 M=1.0 
RIN1 A34 A46  400E3 
RIN2 A36 1  400E3 
RESDA1 INP A89  1E6 
RESDB1 A89 VEE  350E3 
RESDB2 A42 VEE  350E3 
RESDA2 A72 A42  1E6 
RDIVIDE1 A46 A45  10E3 
RDIVIDE2 1 A45  10E3 
RFB2 1 A49  4E6 
RFB1 A46 A51  4E6 
RF1 A83 A53  10E3 
RF2 A53 A55  10E3 
RF3 A55 A57  10E3 
RPSI VCC VEE  17E3 
RFILTER A182 RF  100E3 
RCMRR1 INP A34  100E-3 
RCLAMP1 A162 INT1  1E3 
ROFFSET1 OFFSET A80  100E3 
ROFFSET2 A70 VEE  100E3 
RCMRR2 A72 A36  2.0 
ROUT1 A183 VEE  100E3 
ROUT2 A187 VEE  100E3 
RCLAMP2 A209 A77  1E3 
R3 A80 A86  1.0 
RGE1 A51 VREF  1.0 
RGE2 A49 A83  1.0 
R4 A86 A70  300.0 
DESD2 VEE A42  DIODEIDEAL  AREA=1.0 
DESD1 VEE A89  DIODEIDEAL  AREA=1.0
DCMVRLO1 A229 A197  DIODEIDEAL  AREA=1.0
DCMVRLO2 1 A197  DIODEIDEAL  AREA=1.0
DCLAMP1B INT1 A213  DIODEIDEAL  AREA=1.0
DCLAMP1A A123 INT1  DIODEIDEAL  AREA=1.0
DCLAMP2B A77 A225  DIODEIDEAL  AREA=1.0 
DCLAMP2A A125 A77  DIODEIDEAL  AREA=1.0 
DISNK2 A187 A131  DIODEIDEAL  AREA=1.0 
DCMVRHI2 A110 1  DIODEIDEAL  AREA=1.0
DISRC2 A108 A221  DIODEIDEAL  AREA=1.0
DCMVRHI1 A110 A233  DIODEIDEAL  AREA=1.0
DTEMP3 A112 VEE  DIODEIDEAL  AREA=1.0
DTEMP2 A116 VEE  DIODEIDEAL  AREA=1.0
DTEMP1 A116 VEE  DIODEIDEAL  AREA=1.0
VDIVIDE A45 VEE  1.5 
VOFFSET2 A119 IN2  500E-6 
VCLAMP1B VCC A122  500E-3 
VCLAMP1A A123 VEE  500E-3 
VCLAMP2A A125 VEE  500E-3 
VCMVRLO A230 VEE  1.1 
VPSW2 VCC A14  10E-3 
VISNK2 A131 VEE  800E-3 
VPSW1 VCC A20  15E-3 
VOFFSET INM A237  150E-6 
VNSW2 A26 VEE  4E-3 
VNSW1 A32 VEE  2E-3 
VCLAMP2B VCC A142  500E-3 
VISRC2 VCC A108  1.2 
VCMVRHI A234 VEE  1.775 
VTEMP A147 VEE  -1.80000000E-02 
CIN2 A72 VEE  3E-12 
CACCMRR1 A46 VEE  1E-15 
CIN1 INP VEE  3E-12 
C7 A187 OUT  100E-12 
CF1 A53 VEE  356E-12 
CF2 A57 VEE  51.7E-12 
CF3 A55 A162  940E-12 
CACCMRR2 1 VEE  150E-15 
C8 A221 OUT  100E-12 
CPOUT1 A205 A182  100E-12 
CNOUT1 A183 A182  100E-12 
CSTAGE2 A119 VEE  3E-12 
GSTAGE1 A83 VREF 1 A46 1.0 
GF A162 VEE A162 A57 1.0
GOUT1 A183 VEE INT1 A182 1E-3
GOUT2 A187 VEE A77 OUT 1E-3
IOUT1 A18 A30  DC=100E-6 
IPSI VCC VEE  DC=370E-6 
IOUT2 A12 A24  DC=100E-6 
ICMVRHI VEE A110  DC=1E-6 
ICMVRLO A197 VEE  DC=1E-6 
ITEMP1 VEE A116  DC=10E-6 
ITEMP2 VEE A112  DC=10E-6 
EOUT1 A205 A183 A18 A30 1.0 
DEOUT1A VEE A183  DIODEIDEAL  AREA=1.0
DEOUT1B A205 VCC  DIODEIDEAL  AREA=1.0
EGAIN2 A209 VREF A119 VREF 10.0 
ECLAMP1B A213 VEE A122 VEE 1.0 
EOFFSET VREF VEE A86 VEE 1.0 
EOUT2 A221 A187 A12 A24 1.0 
DEOUT2A VEE A187  DIODEIDEAL  AREA=1.0
DEOUT2B A221 VCC  DIODEIDEAL  AREA=1.0
ECLAMP2 A225 VEE A142 VEE 1.0 
ECMVRLO A229 A230 VCC VEE 470E-3 
ECMVRHI A233 A234 VCC VEE  -235E-3 
ETCVOS A237 A72 2 VEE  2E-6 
ETEMP1 A241 A147 A112 A116  1.0 
ETEMP2 2 VEE A241 VEE  16.666E3 
     
   
.MODEL DIODEIDEAL D 
.MODEL PMOS PMOS VT0=-0.9    
.MODEL NMOS NMOS VT0=0.7  
   
* END OF NETLIST 
.ENDS

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation. 
*/////////////////////////////////////////////////////////////////////
* Legal Notice: 
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* Rev 1.0 Public Release 11 APR 2011 - DG/PCG
*--------------------------------------------------------------------------------------
.SUBCKT    LMP8645    OUT  VEE  IN1  IN2  RG  VCC   
*--------------------------------------------------------------------------------------
EOFFSET IN1  INNAA POLY(1)  TCVos   0  1E-3  -7E-6
ECMRR  INNAA  INNXX CMRROUT 0 1
EPSRR  INNXX  INNYY PSRROUT 0 1
E_OTA  INNZZ  0  VALUE {if( V(IN1)>(-2),(V(INNYY)-V(IN2)),0) }
G_OTA  INNYY  RG  INNZZ  0 200E-6
EsatRG1 st1 0 VALUE {if( V(IN1) < 1.79999 , 1.8 , 0 ) }
EsatRG2 st2 0 VALUE {if( (V(IN1)> 1.79999)&(V(IN1)< (V(VCC)+0.0001)) , min((V(VCC)-1.5),(V(IN1)-V(INNZZ)-0.25)) , 0 ) }
EsatRG3 st3 0 VALUE {if( V(IN1) > (V(VCC)+0.0001) , V(VCC)-1.5 , 0 ) }
Esat stA 0 VALUE {V(st1) + V(st2) + V(st3)}
D19  RG    N220 DIODEIDEAL 
VDDDROP   N220   NDROP -0.6 
EVDDREF    NDROP  0  stA  0  1.00
D20    N221 RG  DIODEIDEAL 
VEEREF N221 0  0.6
.MODEL DIODEIDEAL D IS=1E-14
I_IBIAS1 IN1   0  12E-6
I_IBIAS2 IN2   0  12E-6
*--------------------------------------------------------------------------------------
CINBUF      RG  0      19E-12  
ESLEWTABLE  INSLWCTRL     0      TABLE {V(VCC_NORIPPLE)}
+  2.7V    10E-19
+  4.0V    20E-12
+  5.0V    35E-12
+ 12.0V    25E-12
G_SLEWRATECONTROL       RG  0    VALUE {V(INSLWCTRL)*DDT(V(RG))}
*--------------------------------------------------------------------------------------
EBUFOUT  BUFOUT  0    VALUE {if(V(RG)<20E-3,20E-3,V(RG)) }
RBUFOUT  BUFOUT  OUT  100
E_TABLEOUTMAXCTRL  OUT_MAX_CONTROL     0     TABLE {V(VCC_NORIPPLE)}
+  2.7V  1.20V  
+  5.0V  3.30V
+ 12.0V 10.20V
*--------------------------------------------------------------------------------------
E_SUM_CMAVG        NCMRR1  0  VALUE {0.5*{V(IN1)+V(IN2)}}
E_ECMRRCONTROL     CTRLCMRR  0  TABLE {V(IN1)}
+ -2.0V   40E-6
+  2.1V   10E-7
+  5.0V   4E-8
+ 70.0V   0.2E-8
G_CMRR        CMRRSIG    0    VALUE {V(CTRLCMRR)*V(NCMRR1)}
R_RCMRR1 NCMRR3  CMRRSIG   1E3 
L_LCMRR1 NCMRR3  CMRRSIG   159E-3  
R_RCMRR2 NCMRR3 0     10 
E_ECMRROUT         CMRROUT    0      CMRRSIG    0     1.00
*
*--------------------------------------------------------------------------------------
E_EPSRRINPOS        NPSRRPOS1 0 VCC 0 1
C_CSUPFILTERPOS     NPSRRPOS1 NPSRRPOS2  1E-3
R_RSUPFILTERPOS     NPSRRPOS2 0  1E15 
G_GPSRRPOS          NPSRRPOS4 0 NPSRRPOS2 0 3.65E-6
R_RPSRRPOS2         NPSRRPOS3 0 10 
R_RPSRRPOS1         NPSRRPOS3 NPSRRPOS4  10k
L_LPSRRPOS1         NPSRRPOS3 NPSRRPOS4  159E-3  
*
E_EPSRRINNEG        NPSRRNEG1 0 VEE 0 1
C_CSUPFILTERNEG     NPSRRNEG1 NPSRRNEG2  1E-3 
R_RSUPFILTERNEG     NPSRRNEG2 0  1E15 
G_GPSRRNEG          NPSRRNEG4 0 NPSRRNEG2 0 3.65E-6
R_RPSRRNEG1         NPSRRNEG3 NPSRRNEG4  10E3 
R_RPSRRNEG2         NPSRRNEG3 0 10
L_LPSRRNEG1         NPSRRNEG3 NPSRRNEG4  159E-3  
*
E_SUMPSRR PSRROUT 0 VALUE {V(NPSRRPOS4)+V(NPSRRNEG4)}
*--------------------------------------------------------------------------------------
E_EPosSupply      VCC_NORIPPLE 0 VCC 0 1
E_ENegSupply      VEE_NORIPPLE 0 VEE 0 1
*--------------------------------------------------------------------------------------
G_GVsupDepIsup          VCC VEE SUPDEPNODE 0 1E-4
E_TABLE_SUPDEPCURRENT   SUPDEPNODE 0 TABLE {V(VCC)}
+  0.0V     0.00V  
+  2.0V     3.60V  
+  2.7V     2.945V
+  3.0V     2.30V  
+  5.0V     2.92V  
+ 12.0V     1.71V
R_RIsupplyStatic    VCC VEE  31.6E3 
G_GPUDEPENDENTSUPPLYCURRENT   VCC VEE TABLE {V(IN1)}
+  -2V,  1612E-6
+ 1.6V,   0
*--------------------------------------------------------------------------------------------------------- 
I_ITH1       0   NTHERM1  DC 1E-6  
I_ITH2       0   NTHERM2  DC 1E-6  
D_DTHERMAL1  NTHERM1  0   DIODEIDEAL
D_DTHERMAL2  NTHERM2  0   DIODEIDEAL 
D_DTHERMAL3  NTHERM2  0   DIODEIDEAL
E_ETCNVRSN1  NTHERM3  0   NTHERM1  NTHERM2  1.67386293783563E4
V_VTEMP1     NTHERM4  0   273
E_ETCNVRSNa  TCVos  0   NTHERM3  NTHERM4  1
*--------------------------------------------------------------------------------------
.ENDS LMP8645

*===============================================================================================
*
* NATIONAL SEMICONDUCTOR CONFIDENTIAL
*
*===============================================================================================

* BEGIN MODEL LMV7291
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.
*/////////////////////////////////////////////////////////////////////
* Legal Notice:
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice.
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND"
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* NOTE THAT MODEL IS FOR SINGLE ONLY
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LMV7291 1 3 5 2 4
R81 6 5 0.5
R82 2 7 0.5
R84 8 9 2.47E3
R85 10 11 0.5
R86 12 13 0.5
D21 4 5 DD
D22 2 4 DD
E25 12 0 2 0 1
E26 11 0 5 0 1
M24 14 15 7 7 NOUT L=3U W=2000U
M25 16 17 6 6 POUT L=3U W=2000U
M26 18 18 10 10 POUT L=3U W=2000U
M29 19 19 13 13 NOUT L=3U W=2000U
R96 20 17 100
R97 21 15 100
C32 9 4 8E-15
C36 4 0 0.1E-12
I28 18 19 0.5E-6
R105 4 16 50
R106 14 4 70
G16 22 23 8 23 -1E-3
G17 23 24 8 23 1E-3
G18 23 25 19 12 1E-3
G19 26 23 11 18 1E-3
D31 26 22 DD
D32 24 25 DD
R110 22 26 100E6
R111 25 24 100E6
R112 26 11 1E3
R113 12 25 1E3
E39 11 20 11 26 1
E40 21 12 25 12 1
R114 24 23 1E6
R115 25 23 1E6
R116 23 26 1E6
R117 23 22 1E6
R118 2 5 50E6
G20 5 2 27 0 -0.6E-6
D33 28 0 DD
V33 28 27 0.6
R119 0 27 1E6
I31 5 2 7.9U
I34 0 28 0.2U
E44 23 12 11 12 0.5
R120 29 30 1.2E6
D34 31 29 DD
D35 29 32 DD
V45 32 33 0.3
V46 34 31 0.3
C42 8 23 0.02E-12
R121 29 8 1.1E6
E45 34 23 35 0 1
E46 33 23 35 0 -1
D36 36 0 DD
I35 0 36 1.5E-6
V47 36 35 0.487
R122 0 35 1E9
D37 37 11 DD
D38 12 37 DD
G21 37 23 38 39 -0.2E-3
R123 23 37 3.5E6
C43 37 23 3E-12
M30 30 37 40 40 POUT L=3U W=30U
M31 30 37 41 41 NOUT L=3U W=30U
G22 37 23 42 43 -0.2E-3
R124 44 45 2
R125 46 45 2
E47 47 0 11 0 1
E48 48 0 12 0 1
E49 49 0 50 0 1
R126 47 51 1E6
R127 48 52 1E6
R128 49 53 1E6
R129 0 51 100
R130 0 52 100
R131 0 53 100
E50 54 1 53 0 -0.65
R132 55 50 1E3
R133 50 56 1E3
C44 47 51 5E-12
C45 48 52 5E-12
C46 49 53 2E-12
E51 57 54 52 0 0.97
E52 58 57 51 0 0.97
M32 39 59 44 44 PIN L=3U W=20U
M33 38 3 46 46 PIN L=3U W=20U
R134 12 39 25E3
R135 12 38 25E3
C47 39 38 2P
C48 58 0 2E-12
C49 3 0 2E-12
V48 58 59 -0.3E-3
M34 43 60 61 61 NIN L=3U W=20U
R136 62 61 2
M35 42 3 63 63 NIN L=3U W=20U
R137 62 63 2
R138 43 11 25E3
R139 42 11 25E3
C50 43 42 2P
M36 64 65 66 66 POUT L=6U W=500U
M37 67 68 11 11 PIN L=6U W=500U
V50 11 65 1
M38 62 64 12 12 NIN L=6U W=500U
M39 64 64 12 12 NIN L=6U W=500U
E53 56 0 58 0 1
E54 55 0 3 0 1
M40 68 68 11 11 PIN L=6U W=500U
I36 68 12 1E-6
V51 67 45 0
J6 69 58 69 JC
J7 69 3 69 JC
J8 3 70 3 JC
J9 58 70 58 JC
C51 58 3 4E-12
I37 58 0 10E-9
I38 3 0 10.2E-9
R140 66 67 1E3
V53 11 69 0.1
V54 70 12 0.1
V55 40 23 2.5
V56 41 23 -2.5
V58 59 60 0.5E-3
G23 5 2 5 2 -0.25E-6
.MODEL DD D
.MODEL JC NJF IS=1E-18
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL NOUT NMOS KP=200U VTO=0.7 LAMBDA=0.01
.MODEL POUT PMOS KP=200U VTO=-0.7 LAMBDA=0.01
.ENDS
* END MODEL LMV7291

* Rev. a, Jan 2009
* BEGIN MODEL LMV831
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////
*
* MODEL FEATURES INCLUDE GAIN AND PHASE, SLEW RATE,
* VOLTAGE NOISE WITH 1/F, CURRENT NOISE, INPUT BIAS
* CURRENT WITH TEMPERATURE EFFECTS, INPUT	OFFSET
* VOLTAGE WITH TEMPERATURE EFFECTS, COMMON MODE
* RANGE, CMRR WITH FREQUENCY EFFECTS, PSRR+ WITH
* FREQUENCY EFFECTS,  PSRR- WITH FREQUENCY EFFECTS,
* OUTPUT SWING, OUTPUT CURRENT FLOWS THROUGH THE
* RAILS, OUTPUT CURRENT LIMIT, IQ AND IQ TEMPCO,
* OUTPUT IMPEDANCE, AND CAPACATIVE LOAD EFFECTS.
*
* MODEL TEMP RANGE IS -55 TO +125 DEG C.
*
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT
* NOT ALL PARAMETERS TRACK THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////
*
* BEGIN OPERATING NOTES
*
* NOTE THAT BECAUSE THE MODEL FEATURES PSRR AND CMRR,
* VOS MOVES AROUND WITH SUPPLY VOLTAGE. THE VOS VALUE
* IN THE PROGRAMMING LINE BELOW AT THE TOP OF THE
* SUBCIRCUIT LISTING IS NOT ABSOLUTE VOS BUT RELATIVE
* VOS. THE DEFAULT IS THE DATA SHEET TYPICAL VALUE.
* YOU MAY ADJUST VOS TO A VALUE DIFFERENT THAN THE
* TYPICAL BY ADJUSTING V120 UP OR DOWN FROM 362E-6.
*
* END OPERATING NOTES
*//////////////////////////////////////////////////////
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   3   5  2  4
.SUBCKT LMV831 1 3 5 2 4
V120 28 58 362E-6
Q21 6 7 8 QLN
R633 9 10 2
R634 11 10 2
R635 7 12 1E3
R636 13 14 1E3
R637 15 5 5
R638 2 16 5
R640 17 18 400
R641 19 20 5
R642 8 21 5
D46 22 5 DD
D47 2 22 DD
D48 23 0 DIN
D49 24 0 DIN
I48 0 23 0.1E-3
I49 0 24 0.1E-3
E100 8 0 2 0 1
E101 20 0 5 0 1
D50 25 0 DVN
D51 26 0 DVN
I50 0 25 0.1E-3
I51 0 26 0.1E-3
E102 27 3 25 26 0.06
G37 28 3 23 24 2.4E-6
R643 2 5 1E6
E103 29 0 20 0 1
E104 30 0 8 0 1
E105 31 0 32 0 1
R644 29 33 1E5
R645 30 34 1E5
R646 31 35 1E5
R647 0 33 10
R648 0 34 10
R649 0 35 1E3
E106 36 1 35 0 -0.11
R650 37 38 1E3
R651 38 39 1E3
C106 29 33 0.2E-12
C107 30 34 1E-12
C108 31 35 7E-12
E107 40 36 34 0 -0.12
E108 41 40 33 0 0.28
E109 42 8 20 8 0.51
D52 17 20 DD
D53 8 17 DD
M56 43 44 16 16 NOUT L=3U W=1000U
M57 45 46 15 15 POUT L=3U W=1000U
M58 47 47 19 19 POUT L=3U W=1000U
M59 48 49 9 9 PIN L=3U W=460U
M60 50 51 11 11 PIN L=3U W=460U
M61 52 52 21 21 NOUT L=3U W=1000U
R652 53 46 100
R653 54 44 100
G38 17 42 55 42 0.2E-3
R654 42 17 1.8E8
C109 18 56 26E-12
R655 8 48 2E3
R656 8 50 2E3
C110 48 50 5E-12
C111 28 0 13E-12
C112 27 0 13E-12
C113 22 0 0.5E-12
D54 44 6 DD
D55 57 46 DD
Q22 57 14 20 QLP
M62 59 60 20 20 PIN L=6U W=500U
E110 39 0 28 0 1
E111 37 0 3 0 1
M63 60 60 20 20 PIN L=6U W=500U
V121 59 10 0.41
R657 22 45 15
R658 43 22 15
J5 61 28 61 JNC
J6 61 27 61 JNC
J7 27 62 27 JNC
J8 28 62 28 JNC
C114 28 63 0.1E-12
E112 64 42 50 48 1
R659 64 55 1E3
C115 55 42 11E-12
G39 65 42 17 42 -1E-3
G40 42 66 17 42 1E-3
G41 42 67 52 8 1E-3
G42 68 42 20 47 1E-3
D56 68 65 DD
D57 66 67 DD
R660 65 68 1E8
R661 67 66 1E8
R662 68 20 1E3
R663 8 67 1E3
E113 20 53 20 68 1
E114 54 8 67 8 1
R664 66 42 1E6
R665 67 42 1E6
R666 42 68 1E6
R667 42 65 1E6
G43 5 2 69 0 -2.5E-4
R668 40 41 1E9
R669 36 40 1E9
R670 1 36 1E9
R671 3 27 1E9
R672 42 55 1E9
R673 53 20 1E9
R674 8 54 1E9
R675 38 0 1E9
G44 60 8 70 0 140E-6
G45 47 52 70 0 5E-6
V125 70 0 1
I53 5 2 2.27E-4
L2 22 4 0.4E-9
R684 22 4 400
V127 20 61 0
V128 62 8 0.1
R685 47 20 1E8
R686 8 52 1E8
R687 16 44 1E8
R688 15 46 1E8
R689 0 69 1E9
R690 63 27 100
R691 51 27 1850
R692 49 58 1850
E121 20 13 5 15 2.2
E122 12 8 16 2 2.2
R715 60 20 1E12
E124 56 0 22 0 1
R717 17 56 3E8
C126 17 71 19E-12
R724 8 71 1E4
D58 72 73 DL
V144 73 0 3
R725 0 72 1E8
G53 27 0 72 0 15E-11
I66 27 0 0.2E-12
G54 28 0 72 0 15E-11
I67 28 0 0.2E-12
I68 0 74 1E-3
D59 74 0 DD
V146 74 69 0.6551
R726 0 69 1E6
E125 28 41 69 0 282E-6
R727 41 28 1E9
R729 0 70 1E12
E128 75 0 38 0 1
R730 75 32 1E5
R731 0 32 1E3
C127 75 32 7E-12
.MODEL DL D IS=0.95E-11 N=1.47 XTI=1.5
.MODEL DVN D KF=7E-13 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.ENDS
* END MODEL LMV831

* Rev. a, Jan 2009
* BEGIN MODEL LMV832
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////
*
* MODEL FEATURES INCLUDE GAIN AND PHASE, SLEW RATE,
* VOLTAGE NOISE WITH 1/F, CURRENT NOISE, INPUT BIAS
* CURRENT WITH TEMPERATURE EFFECTS, INPUT	OFFSET
* VOLTAGE WITH TEMPERATURE EFFECTS, COMMON MODE
* RANGE, CMRR WITH FREQUENCY EFFECTS, PSRR+ WITH
* FREQUENCY EFFECTS,  PSRR- WITH FREQUENCY EFFECTS,
* OUTPUT SWING, OUTPUT CURRENT FLOWS THROUGH THE
* RAILS, OUTPUT CURRENT LIMIT, OUTPUT IMPEDANCE, AND 
* CAPACATIVE LOAD EFFECTS.
* NOTE THAT IQ AND IQ TEMPCO ARE MODELED FOR THE SINGLE
* AMPLIFIER ONLY
*
* MODEL TEMP RANGE IS -55 TO +125 DEG C.
*
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT
* NOT ALL PARAMETERS TRACK THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////
*
* BEGIN OPERATING NOTES
*
* NOTE THAT BECAUSE THE MODEL FEATURES PSRR AND CMRR,
* VOS MOVES AROUND WITH SUPPLY VOLTAGE. THE VOS VALUE
* IN THE PROGRAMMING LINE BELOW AT THE TOP OF THE
* SUBCIRCUIT LISTING IS NOT ABSOLUTE VOS BUT RELATIVE
* VOS. THE DEFAULT IS THE DATA SHEET TYPICAL VALUE.
* YOU MAY ADJUST VOS TO A VALUE DIFFERENT THAN THE
* TYPICAL BY ADJUSTING V120 UP OR DOWN FROM 362E-6.
*
* END OPERATING NOTES
*//////////////////////////////////////////////////////
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   3   5  2  4
.SUBCKT LMV832 1 3 5 2 4
V120 28 58 362E-6
Q21 6 7 8 QLN
R633 9 10 2
R634 11 10 2
R635 7 12 1E3
R636 13 14 1E3
R637 15 5 5
R638 2 16 5
R640 17 18 400
R641 19 20 5
R642 8 21 5
D46 22 5 DD
D47 2 22 DD
D48 23 0 DIN
D49 24 0 DIN
I48 0 23 0.1E-3
I49 0 24 0.1E-3
E100 8 0 2 0 1
E101 20 0 5 0 1
D50 25 0 DVN
D51 26 0 DVN
I50 0 25 0.1E-3
I51 0 26 0.1E-3
E102 27 3 25 26 0.06
G37 28 3 23 24 2.4E-6
R643 2 5 1E6
E103 29 0 20 0 1
E104 30 0 8 0 1
E105 31 0 32 0 1
R644 29 33 1E5
R645 30 34 1E5
R646 31 35 1E5
R647 0 33 10
R648 0 34 10
R649 0 35 1E3
E106 36 1 35 0 -0.11
R650 37 38 1E3
R651 38 39 1E3
C106 29 33 0.2E-12
C107 30 34 1E-12
C108 31 35 7E-12
E107 40 36 34 0 -0.12
E108 41 40 33 0 0.28
E109 42 8 20 8 0.51
D52 17 20 DD
D53 8 17 DD
M56 43 44 16 16 NOUT L=3U W=1000U
M57 45 46 15 15 POUT L=3U W=1000U
M58 47 47 19 19 POUT L=3U W=1000U
M59 48 49 9 9 PIN L=3U W=460U
M60 50 51 11 11 PIN L=3U W=460U
M61 52 52 21 21 NOUT L=3U W=1000U
R652 53 46 100
R653 54 44 100
G38 17 42 55 42 0.2E-3
R654 42 17 1.8E8
C109 18 56 26E-12
R655 8 48 2E3
R656 8 50 2E3
C110 48 50 5E-12
C111 28 0 13E-12
C112 27 0 13E-12
C113 22 0 0.5E-12
D54 44 6 DD
D55 57 46 DD
Q22 57 14 20 QLP
M62 59 60 20 20 PIN L=6U W=500U
E110 39 0 28 0 1
E111 37 0 3 0 1
M63 60 60 20 20 PIN L=6U W=500U
V121 59 10 0.41
R657 22 45 15
R658 43 22 15
J5 61 28 61 JNC
J6 61 27 61 JNC
J7 27 62 27 JNC
J8 28 62 28 JNC
C114 28 63 0.1E-12
E112 64 42 50 48 1
R659 64 55 1E3
C115 55 42 11E-12
G39 65 42 17 42 -1E-3
G40 42 66 17 42 1E-3
G41 42 67 52 8 1E-3
G42 68 42 20 47 1E-3
D56 68 65 DD
D57 66 67 DD
R660 65 68 1E8
R661 67 66 1E8
R662 68 20 1E3
R663 8 67 1E3
E113 20 53 20 68 1
E114 54 8 67 8 1
R664 66 42 1E6
R665 67 42 1E6
R666 42 68 1E6
R667 42 65 1E6
G43 5 2 69 0 -2.5E-4
R668 40 41 1E9
R669 36 40 1E9
R670 1 36 1E9
R671 3 27 1E9
R672 42 55 1E9
R673 53 20 1E9
R674 8 54 1E9
R675 38 0 1E9
G44 60 8 70 0 140E-6
G45 47 52 70 0 5E-6
V125 70 0 1
I53 5 2 2.27E-4
L2 22 4 0.4E-9
R684 22 4 400
V127 20 61 0
V128 62 8 0.1
R685 47 20 1E8
R686 8 52 1E8
R687 16 44 1E8
R688 15 46 1E8
R689 0 69 1E9
R690 63 27 100
R691 51 27 1850
R692 49 58 1850
E121 20 13 5 15 2.2
E122 12 8 16 2 2.2
R715 60 20 1E12
E124 56 0 22 0 1
R717 17 56 3E8
C126 17 71 19E-12
R724 8 71 1E4
D58 72 73 DL
V144 73 0 3
R725 0 72 1E8
G53 27 0 72 0 15E-11
I66 27 0 0.2E-12
G54 28 0 72 0 15E-11
I67 28 0 0.2E-12
I68 0 74 1E-3
D59 74 0 DD
V146 74 69 0.6551
R726 0 69 1E6
E125 28 41 69 0 282E-6
R727 41 28 1E9
R729 0 70 1E12
E128 75 0 38 0 1
R730 75 32 1E5
R731 0 32 1E3
C127 75 32 7E-12
.MODEL DL D IS=0.95E-11 N=1.47 XTI=1.5
.MODEL DVN D KF=7E-13 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.ENDS
* END MODEL LMV832

* Rev. a, Jan 2009
* BEGIN MODEL LMV834
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////
*
* MODEL FEATURES INCLUDE GAIN AND PHASE, SLEW RATE,
* VOLTAGE NOISE WITH 1/F, CURRENT NOISE, INPUT BIAS
* CURRENT WITH TEMPERATURE EFFECTS, INPUT	OFFSET
* VOLTAGE WITH TEMPERATURE EFFECTS, COMMON MODE
* RANGE, CMRR WITH FREQUENCY EFFECTS, PSRR+ WITH
* FREQUENCY EFFECTS,  PSRR- WITH FREQUENCY EFFECTS,
* OUTPUT SWING, OUTPUT CURRENT FLOWS THROUGH THE
* RAILS, OUTPUT CURRENT LIMIT, OUTPUT IMPEDANCE, AND 
* CAPACATIVE LOAD EFFECTS.
* NOTE THAT IQ AND IQ TEMPCO ARE MODELED FOR THE SINGLE
* AMPLIFIER ONLY
*
* MODEL TEMP RANGE IS -55 TO +125 DEG C.
*
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT
* NOT ALL PARAMETERS TRACK THOSE OF THE REAL PART.
*///////////////////////////////////////////////////////
*
* BEGIN OPERATING NOTES
*
* NOTE THAT BECAUSE THE MODEL FEATURES PSRR AND CMRR,
* VOS MOVES AROUND WITH SUPPLY VOLTAGE. THE VOS VALUE
* IN THE PROGRAMMING LINE BELOW AT THE TOP OF THE
* SUBCIRCUIT LISTING IS NOT ABSOLUTE VOS BUT RELATIVE
* VOS. THE DEFAULT IS THE DATA SHEET TYPICAL VALUE.
* YOU MAY ADJUST VOS TO A VALUE DIFFERENT THAN THE
* TYPICAL BY ADJUSTING V120 UP OR DOWN FROM 362E-6.
*
* END OPERATING NOTES
*//////////////////////////////////////////////////////
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   3   5  2  4
.SUBCKT LMV834 1 3 5 2 4
V120 28 58 362E-6
Q21 6 7 8 QLN
R633 9 10 2
R634 11 10 2
R635 7 12 1E3
R636 13 14 1E3
R637 15 5 5
R638 2 16 5
R640 17 18 400
R641 19 20 5
R642 8 21 5
D46 22 5 DD
D47 2 22 DD
D48 23 0 DIN
D49 24 0 DIN
I48 0 23 0.1E-3
I49 0 24 0.1E-3
E100 8 0 2 0 1
E101 20 0 5 0 1
D50 25 0 DVN
D51 26 0 DVN
I50 0 25 0.1E-3
I51 0 26 0.1E-3
E102 27 3 25 26 0.06
G37 28 3 23 24 2.4E-6
R643 2 5 1E6
E103 29 0 20 0 1
E104 30 0 8 0 1
E105 31 0 32 0 1
R644 29 33 1E5
R645 30 34 1E5
R646 31 35 1E5
R647 0 33 10
R648 0 34 10
R649 0 35 1E3
E106 36 1 35 0 -0.11
R650 37 38 1E3
R651 38 39 1E3
C106 29 33 0.2E-12
C107 30 34 1E-12
C108 31 35 7E-12
E107 40 36 34 0 -0.12
E108 41 40 33 0 0.28
E109 42 8 20 8 0.51
D52 17 20 DD
D53 8 17 DD
M56 43 44 16 16 NOUT L=3U W=1000U
M57 45 46 15 15 POUT L=3U W=1000U
M58 47 47 19 19 POUT L=3U W=1000U
M59 48 49 9 9 PIN L=3U W=460U
M60 50 51 11 11 PIN L=3U W=460U
M61 52 52 21 21 NOUT L=3U W=1000U
R652 53 46 100
R653 54 44 100
G38 17 42 55 42 0.2E-3
R654 42 17 1.8E8
C109 18 56 26E-12
R655 8 48 2E3
R656 8 50 2E3
C110 48 50 5E-12
C111 28 0 13E-12
C112 27 0 13E-12
C113 22 0 0.5E-12
D54 44 6 DD
D55 57 46 DD
Q22 57 14 20 QLP
M62 59 60 20 20 PIN L=6U W=500U
E110 39 0 28 0 1
E111 37 0 3 0 1
M63 60 60 20 20 PIN L=6U W=500U
V121 59 10 0.41
R657 22 45 15
R658 43 22 15
J5 61 28 61 JNC
J6 61 27 61 JNC
J7 27 62 27 JNC
J8 28 62 28 JNC
C114 28 63 0.1E-12
E112 64 42 50 48 1
R659 64 55 1E3
C115 55 42 11E-12
G39 65 42 17 42 -1E-3
G40 42 66 17 42 1E-3
G41 42 67 52 8 1E-3
G42 68 42 20 47 1E-3
D56 68 65 DD
D57 66 67 DD
R660 65 68 1E8
R661 67 66 1E8
R662 68 20 1E3
R663 8 67 1E3
E113 20 53 20 68 1
E114 54 8 67 8 1
R664 66 42 1E6
R665 67 42 1E6
R666 42 68 1E6
R667 42 65 1E6
G43 5 2 69 0 -2.5E-4
R668 40 41 1E9
R669 36 40 1E9
R670 1 36 1E9
R671 3 27 1E9
R672 42 55 1E9
R673 53 20 1E9
R674 8 54 1E9
R675 38 0 1E9
G44 60 8 70 0 140E-6
G45 47 52 70 0 5E-6
V125 70 0 1
I53 5 2 2.27E-4
L2 22 4 0.4E-9
R684 22 4 400
V127 20 61 0
V128 62 8 0.1
R685 47 20 1E8
R686 8 52 1E8
R687 16 44 1E8
R688 15 46 1E8
R689 0 69 1E9
R690 63 27 100
R691 51 27 1850
R692 49 58 1850
E121 20 13 5 15 2.2
E122 12 8 16 2 2.2
R715 60 20 1E12
E124 56 0 22 0 1
R717 17 56 3E8
C126 17 71 19E-12
R724 8 71 1E4
D58 72 73 DL
V144 73 0 3
R725 0 72 1E8
G53 27 0 72 0 15E-11
I66 27 0 0.2E-12
G54 28 0 72 0 15E-11
I67 28 0 0.2E-12
I68 0 74 1E-3
D59 74 0 DD
V146 74 69 0.6551
R726 0 69 1E6
E125 28 41 69 0 282E-6
R727 41 28 1E9
R729 0 70 1E12
E128 75 0 38 0 1
R730 75 32 1E5
R731 0 32 1E3
C127 75 32 7E-12
.MODEL DL D IS=0.95E-11 N=1.47 XTI=1.5
.MODEL DVN D KF=7E-13 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.ENDS
* END MODEL LMV834

* BEGIN MODEL LMV861
*Rev a December, 2008
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////
*
* MODEL FEATURES INCLUDE GAIN AND PHASE, SLEW RATE,
* VOLTAGE NOISE WITH 1/F, CURRENT NOISE, INPUT BIAS
* CURRENT WITH TEMPERATURE EFFECTS, INPUT	OFFSET
* VOLTAGE WITH TEMPERATURE EFFECTS, COMMON MODE
* RANGE, CMRR WITH FREQUENCY EFFECTS, PSRR+ WITH
* FREQUENCY EFFECTS,  PSRR- WITH FREQUENCY EFFECTS,
* OUTPUT SWING, OUTPUT CURRENT FLOWS THROUGH THE
* RAILS, OUTPUT CURRENT LIMIT, IQ AND IQ TEMPCO,
* OUTPUT IMPEDANCE, AND CAPACATIVE LOAD EFFECTS.
*
* MODEL TEMP RANGE IS -55 TO +125 DEG C.
*
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT
* NOT ALL PARAMETERS TRACK THOSE OF THE REAL PART.
*
*////////////////////////////////////////////////////////////
*
* BEGIN OPERATING NOTES
*
* NOTE THAT BECAUSE THE MODEL FEATURES PSRR AND CMRR,
* VOS MOVES AROUND WITH SUPPLY VOLTAGE. THE VOS VALUE
* IN THE PROGRAMMING LINE BELOW AT THE TOP OF THE
* SUBCIRCUIT LISTING IS NOT ABSOLUTE VOS BUT RELATIVE
* VOS. THE DEFAULT IS THE DATA SHEET TYPICAL VALUE.
* YOU MAY ADJUST VOS TO A VALUE DIFFERENT THAN THE
* TYPICAL BY ADJUSTING V120 UP OR DOWN FROM 300E-6.
*
* END OPERATING NOTES
*
*//////////////////////////////////////////////////////////
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   3   5  2  4
.SUBCKT LMV861 1 3 5 2 4
* YOU MAY ADJUST VOS TO A VALUE DIFFERENT THAN THE
* TYPICAL BY ADJUSTING V120 UP OR DOWN FROM 300E-6
V120 28 57 300E-6
Q21 6 7 8 QLN
R633 9 10 2
R634 11 10 2
R635 7 12 1E3
R636 13 14 1E3
R637 15 5 1
R638 2 16 1
R640 17 18 400
R641 19 20 1
R642 8 21 1
D46 22 5 DD
D47 2 22 DD
D48 23 0 DIN
D49 24 0 DIN
I48 0 23 0.1E-3
I49 0 24 0.1E-3
E100 8 0 2 0 1
E101 20 0 5 0 1
D50 25 0 DVN
D51 26 0 DVN
I50 0 25 0.1E-3
I51 0 26 0.1E-3
E102 27 3 25 26 0.052
G37 28 3 23 24 7.25E-6
R643 2 5 13.5E3
E103 29 0 20 0 1
E104 30 0 8 0 1
E105 31 0 32 0 1
R644 29 33 1E5
R645 30 34 1E5
R646 31 35 1E5
R647 0 33 10
R648 0 34 10
R649 0 35 10
E106 36 1 35 0 -0.1
R650 37 32 1E3
R651 32 38 1E3
C106 29 33 0.2E-12
C107 30 34 1E-12
C108 31 35 70E-12
E107 39 36 34 0 -0.1
E108 40 39 33 0 0.1
E109 41 8 20 8 0.51
D52 17 20 DD
D53 8 17 DD
M56 42 43 16 16 NOUT L=3U W=1000U
M57 44 45 15 15 POUT L=3U W=1000U
M58 46 46 19 19 POUT L=3U W=1000U
M59 47 48 9 9 PIN L=3U W=290U
M60 49 50 11 11 PIN L=3U W=290U
M61 51 51 21 21 NOUT L=3U W=1000U
R652 52 45 100
R653 53 43 100
G38 17 41 54 41 0.2E-3
R654 41 17 6E7
C109 18 55 3.95E-12
R655 8 47 2E3
R656 8 49 2E3
C110 47 49 0.6E-12
C111 28 0 13E-12
C112 27 0 13E-12
C113 22 0 0.5E-12
D54 43 6 DD
D55 56 45 DD
Q22 56 14 20 QLP
M62 58 59 20 20 PIN L=6U W=500U
E110 38 0 28 0 1
E111 37 0 3 0 1
M63 59 59 20 20 PIN L=6U W=500U
V121 58 10 0.59
R657 22 44 4
R658 42 22 4
J5 60 28 60 JNC
J6 60 27 60 JNC
J7 27 61 27 JNC
J8 28 61 28 JNC
C114 28 62 0.1E-12
E112 63 41 49 47 1
R659 63 54 1E3
C115 54 41 0.8E-12
G39 64 41 17 41 -1E-3
G40 41 65 17 41 1E-3
G41 41 66 51 8 1E-3
G42 67 41 20 46 1E-3
D56 67 64 DD
D57 65 66 DD
R660 64 67 100E6
R661 66 65 100E6
R662 67 20 1E3
R663 8 66 1E3
E113 20 52 20 67 1
E114 53 8 66 8 1
R664 65 41 1E6
R665 66 41 1E6
R666 41 67 1E6
R667 41 64 1E6
G43 5 2 68 0 -2.8E-3
R668 39 40 1E9
R669 36 39 1E9
R670 1 36 1E9
R671 3 27 1E9
R672 41 54 1E9
R673 52 20 1E9
R674 8 53 1E9
R675 32 0 1E9
G44 59 8 69 0 205E-6
G45 46 51 69 0 500E-6
V125 69 0 1
I53 5 2 1.32E-3
L2 22 4 0.4E-9
R684 22 4 400
V127 20 60 0
V128 61 8 0.1
R685 46 20 1E8
R686 8 51 1E8
R687 16 43 1E8
R688 15 45 1E8
R689 0 68 1E9
R690 62 27 100
R691 50 27 170
R692 48 57 170
E121 20 13 5 15 4.8
E122 12 8 16 2 4.8
R715 59 20 1E12
E124 55 0 22 0 1
R717 17 55 6E8
C126 17 70 3E-12
R724 8 70 1E4
D58 71 72 DL
V144 72 0 3
R725 0 71 1E8
G53 27 0 71 0 15E-11
I66 27 0 0.2E-12
G54 28 0 71 0 15E-11
I67 28 0 0.2E-12
I68 0 73 1E-3
D59 73 0 DD
V146 73 68 0.6551
R726 0 68 1E6
E125 28 40 68 0 394E-6
R727 40 28 1E9
R729 0 69 1E12
.MODEL DVN D KF=7E-13 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL DL D IS=0.95E-11 N=1.47 XTI=1.5
.ENDS
* END MODEL LMV861

* BEGIN MODEL LMV862
*Rev a December, 2008
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////
*
* MODEL FEATURES INCLUDE GAIN AND PHASE, SLEW RATE,
* VOLTAGE NOISE WITH 1/F, CURRENT NOISE, INPUT BIAS
* CURRENT WITH TEMPERATURE EFFECTS, INPUT	OFFSET
* VOLTAGE WITH TEMPERATURE EFFECTS, COMMON MODE
* RANGE, CMRR WITH FREQUENCY EFFECTS, PSRR+ WITH
* FREQUENCY EFFECTS,  PSRR- WITH FREQUENCY EFFECTS,
* OUTPUT SWING, OUTPUT CURRENT FLOWS THROUGH THE
* RAILS, OUTPUT CURRENT LIMIT, IQ AND IQ TEMPCO,
* OUTPUT IMPEDANCE, AND CAPACATIVE LOAD EFFECTS.
*
* MODEL TEMP RANGE IS -55 TO +125 DEG C.
*
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS RANGE BUT
* NOT ALL PARAMETERS TRACK THOSE OF THE REAL PART.
*
*////////////////////////////////////////////////////////////
*
* BEGIN OPERATING NOTES
*
* NOTE THAT BECAUSE THE MODEL FEATURES PSRR AND CMRR,
* VOS MOVES AROUND WITH SUPPLY VOLTAGE. THE VOS VALUE
* IN THE PROGRAMMING LINE BELOW AT THE TOP OF THE
* SUBCIRCUIT LISTING IS NOT ABSOLUTE VOS BUT RELATIVE
* VOS. THE DEFAULT IS THE DATA SHEET TYPICAL VALUE.
* YOU MAY ADJUST VOS TO A VALUE DIFFERENT THAN THE
* TYPICAL BY ADJUSTING V120 UP OR DOWN FROM 300E-6.
*
* END OPERATING NOTES
*
*//////////////////////////////////////////////////////////
* The SUPPLY CURRENT MODELED IS THAT OF ONE CHANNEL
*//////////////////////////////////////////////////////
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   3   5  2  4
.SUBCKT LMV862 1 3 5 2 4
* YOU MAY ADJUST VOS TO A VALUE DIFFERENT THAN THE
* TYPICAL BY ADJUSTING V120 UP OR DOWN FROM 300E-6
V120 28 57 300E-6
Q21 6 7 8 QLN
R633 9 10 2
R634 11 10 2
R635 7 12 1E3
R636 13 14 1E3
R637 15 5 1
R638 2 16 1
R640 17 18 400
R641 19 20 1
R642 8 21 1
D46 22 5 DD
D47 2 22 DD
D48 23 0 DIN
D49 24 0 DIN
I48 0 23 0.1E-3
I49 0 24 0.1E-3
E100 8 0 2 0 1
E101 20 0 5 0 1
D50 25 0 DVN
D51 26 0 DVN
I50 0 25 0.1E-3
I51 0 26 0.1E-3
E102 27 3 25 26 0.052
G37 28 3 23 24 7.25E-6
R643 2 5 13.5E3
E103 29 0 20 0 1
E104 30 0 8 0 1
E105 31 0 32 0 1
R644 29 33 1E5
R645 30 34 1E5
R646 31 35 1E5
R647 0 33 10
R648 0 34 10
R649 0 35 10
E106 36 1 35 0 -0.1
R650 37 32 1E3
R651 32 38 1E3
C106 29 33 0.2E-12
C107 30 34 1E-12
C108 31 35 70E-12
E107 39 36 34 0 -0.1
E108 40 39 33 0 0.1
E109 41 8 20 8 0.51
D52 17 20 DD
D53 8 17 DD
M56 42 43 16 16 NOUT L=3U W=1000U
M57 44 45 15 15 POUT L=3U W=1000U
M58 46 46 19 19 POUT L=3U W=1000U
M59 47 48 9 9 PIN L=3U W=290U
M60 49 50 11 11 PIN L=3U W=290U
M61 51 51 21 21 NOUT L=3U W=1000U
R652 52 45 100
R653 53 43 100
G38 17 41 54 41 0.2E-3
R654 41 17 6E7
C109 18 55 3.95E-12
R655 8 47 2E3
R656 8 49 2E3
C110 47 49 0.6E-12
C111 28 0 13E-12
C112 27 0 13E-12
C113 22 0 0.5E-12
D54 43 6 DD
D55 56 45 DD
Q22 56 14 20 QLP
M62 58 59 20 20 PIN L=6U W=500U
E110 38 0 28 0 1
E111 37 0 3 0 1
M63 59 59 20 20 PIN L=6U W=500U
V121 58 10 0.59
R657 22 44 4
R658 42 22 4
J5 60 28 60 JNC
J6 60 27 60 JNC
J7 27 61 27 JNC
J8 28 61 28 JNC
C114 28 62 0.1E-12
E112 63 41 49 47 1
R659 63 54 1E3
C115 54 41 0.8E-12
G39 64 41 17 41 -1E-3
G40 41 65 17 41 1E-3
G41 41 66 51 8 1E-3
G42 67 41 20 46 1E-3
D56 67 64 DD
D57 65 66 DD
R660 64 67 100E6
R661 66 65 100E6
R662 67 20 1E3
R663 8 66 1E3
E113 20 52 20 67 1
E114 53 8 66 8 1
R664 65 41 1E6
R665 66 41 1E6
R666 41 67 1E6
R667 41 64 1E6
G43 5 2 68 0 -2.8E-3
R668 39 40 1E9
R669 36 39 1E9
R670 1 36 1E9
R671 3 27 1E9
R672 41 54 1E9
R673 52 20 1E9
R674 8 53 1E9
R675 32 0 1E9
G44 59 8 69 0 205E-6
G45 46 51 69 0 500E-6
V125 69 0 1
I53 5 2 1.32E-3
L2 22 4 0.4E-9
R684 22 4 400
V127 20 60 0
V128 61 8 0.1
R685 46 20 1E8
R686 8 51 1E8
R687 16 43 1E8
R688 15 45 1E8
R689 0 68 1E9
R690 62 27 100
R691 50 27 170
R692 48 57 170
E121 20 13 5 15 4.8
E122 12 8 16 2 4.8
R715 59 20 1E12
E124 55 0 22 0 1
R717 17 55 6E8
C126 17 70 3E-12
R724 8 70 1E4
D58 71 72 DL
V144 72 0 3
R725 0 71 1E8
G53 27 0 71 0 15E-11
I66 27 0 0.2E-12
G54 28 0 71 0 15E-11
I67 28 0 0.2E-12
I68 0 73 1E-3
D59 73 0 DD
V146 73 68 0.6551
R726 0 68 1E6
E125 28 40 68 0 394E-6
R727 40 28 1E9
R729 0 69 1E12
.MODEL DVN D KF=7E-13 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL DL D IS=0.95E-11 N=1.47 XTI=1.5
.ENDS
* END MODEL LMV862

*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*////////////////////////////////////////////////////////////////////
* For more information, and our latest models,
* please visit the models section of our website at
*       http://www.national.com/models/
*////////////////////////////////////////////////////////////////////
* BEGIN LMV931 MODEL
* MODEL TEMPERATURE RANGE IS -40 C TO +125 C, NOT ALL PARAMETERS TRACK THOSE 
* OF THE REAL PART VS TEMPERATURE
* FEATURES:
* OPEN LOOP GAIN AND PHASE, INPUT BIAS CURRENT, INPUT CAPACITANCE
* INPUT COMMON MODE VOLT RANGE, RAIL TO RAIL INPUT STAGE, WITH OFFSET TRANSITION
* INPUT CLAMPS TO RAILS,  CMRR WITH FREQUENCY EFFECTS, PSRR WITH FREQUENCY
* EFFECTS, SLEW RATE, QUIESCENT CURRENT, RAIL TO RAIL OUTPUT STAGE, HIGH CLOAD
* EFFECTS, CLASS AB BIAS IN OUTPUT STAGE, OUTPUT CURRENT THROUGH SUPPLIES
* OUTPUT CURRENT LIMITING, OUTPUT CLAMPS TO RAILS, OUTPUT SWING VS OUTPUT CURRENT
*///////////////////////////////////////////////////////////////////////////
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   3   6  2  4
.SUBCKT LMV931 1 3 6 2 4 
Q20 7 8 9 QLN
R99 5 6 1 
R3 10 11 2
R4 12 11 2
R10 8 13 1E3
R11 14 15 1E3
R12 16 6 4
R13 2 17 4
R16 18 19 300
R17 20 21 4
R18 9 22 4
D5 23 6 DD
D6 2 23 DD
D7 24 0 DIN
D8 25 0 DIN
I8 0 24 0.1E-3
I9 0 25 0.1E-3
E2 9 0 2 0 1
E3 21 0 6 0 1
D9 26 0 DVN
D10 27 0 DVN
I10 0 26 0.1E-3
I11 0 27 0.1E-3
E4 28 3 26 27 0.08
G2 29 3 24 25 4E-5
R22 2 6 100E6
E5 30 0 21 0 1
E6 31 0 9 0 1
E7 32 0 33 0 1
R30 30 34 1E5
R31 31 35 1E5
R32 32 36 1E5
R33 0 34 10
R34 0 35 10
R35 0 36 10
E10 37 1 36 0 0.3
R36 38 33 1K
R37 33 39 1K
C6 30 34 1E-12
C7 31 35 2E-12
C8 32 36 200E-12
E11 40 37 35 0 1.2
E12 29 40 34 0 0.8
E14 41 9 21 9 0.5
D11 18 21 DD
D12 9 18 DD
M1 42 43 17 17 NOUT L=3U W=700U
M2 44 45 16 16 POUT L=3U W=1400U
M3 46 46 20 20 POUT L=3U W=1400U
M4 47 48 10 10 PIN L=3U W=220U
M5 49 50 12 12 PIN L=3U W=220U
M8 51 51 22 22 NOUT L=3U W=700U
R43 52 45 100
R44 53 43 100
G3 18 41 54 41 0.2E-3
R45 41 18 60E6
C12 19 23 33E-12
R46 9 47 2E3
R47 9 49 2E3
C13 47 49 1E-12
C14 29 0 3E-12
C15 28 0 3E-12
C16 23 0 0.5E-12
D13 43 7 DD
D14 55 45 DD
Q15 55 15 21 QLP
V18 29 56 1E-3
M19 57 58 21 21 PIN L=6U W=500U
E17 39 0 29 0 1
E18 38 0 3 0 1
M23 58 58 21 21 PIN L=6U W=500U
V21 57 11 0
R59 23 44 20
R60 42 23 20
J1 59 29 59 JNC
J2 59 28 59 JNC
J3 28 60 28 JNC
J4 29 60 29 JNC
C21 29 61 1E-12
E20 62 41 49 47 1
R62 62 54 1E4
C23 54 41 5E-12
G7 63 41 18 41 -1E-3
G8 41 64 18 41 1E-3
G9 41 65 51 9 1E-3
G10 66 41 21 46 1E-3
D17 66 63 DD
D18 64 65 DD
R66 63 66 100E6
R67 65 64 100E6
R68 66 21 1E3
R69 9 65 1E3
E23 21 52 21 66 1
E24 53 9 65 9 1
R70 64 41 1E6
R71 65 41 1E6
R72 41 66 1E6
R73 41 63 1E6
G11 6 2 67 0 -0.1E-3
R75 40 29 1E9
R76 37 40 1E9
R77 1 37 1E9
R78 3 28 1E9
R79 41 54 1E9
R81 52 21 1E9
R82 9 53 1E9
R83 33 0 1E9
G14 58 9 67 0 35E-6
G15 46 51 67 0 220E-6
E48 68 18 67 0 30
E49 69 41 67 0 -30
V49 70 69 15
V50 71 68 -15
R127 68 0 1E12
R128 69 0 1E12
M41 41 71 18 72 PSW L=1.5U W=150U
M42 18 70 41 73 NSW L=1.5U
R129 72 0 1E12
R130 73 0 1E12
M43 74 5 9 9 NEN L=3U W=300U
M44 75 76 9 9 NEN L=3U W=3000U
R131 74 21 1E4
R132 75 77 1E6
V51 77 9 1
M45 78 78 21 21 PEN L=6U W=60U
M46 5 78 21 21 PEN L=6U W=60U
I20 78 9 0.2E-6
C26 5 0 1E-12
E50 67 0 79 9 1
V52 75 79 1.111E-6
R133 9 79 1E12
C32 21 74 15E-12
C33 77 75 3F
I21 6 2 0.2E-6
L1 23 4 4E-9
R150 23 4 400
V78 21 59 0.05
V79 60 9 0.05
R155 46 21 1E8
R156 9 51 1E8
R157 17 43 1E8
R158 16 45 1E8
RG1 0 67 1E9
R159 61 28 100
R225 50 28 64
R226 48 56 64
I40 28 0 15E-9
I47 29 0 15E-9
M48 80 81 2 2 NIQS L=3U W=1000
R297 80 6 8E6
E94 81 2 67 0 2
M49 82 74 9 9 NEN L=3U W=300U
M50 76 82 9 9 NEN L=3U W=300U
R298 82 77 1E4
R299 76 77 1E4
C35 77 82 535P
M51 83 84 85 85 NIN L=3U W=220U
M52 86 87 88 88 NIN L=3U W=220U
R300 89 85 2
R301 89 88 2
R302 83 21 2E3
R303 86 21 2E3
C36 83 86 1E-12
G36 18 41 90 41 0.2E-3
R304 41 90 1E9
C37 90 41 5E-12
E97 91 41 86 83 1
R305 91 90 1E4
V115 92 56 0.25E-3
R306 28 87 64
R307 92 84 64
M53 93 94 95 95 PIN L=6U W=500U
R308 95 57 2E3
V116 21 94 1.0
M54 93 93 9 9 NIN L=3U W=500U
M55 89 93 9 9 NIN L=3U W=500U
E98 21 14 6 16 0.9
E99 13 9 17 2 3
.MODEL DVN D KF=8E-12 IS=1E-16
.MODEL DD D
.MODEL DIN D
.MODEL QLN NPN
.MODEL QLP PNP
.MODEL JNC NJF
.MODEL POUT PMOS KP=200U VTO=-0.7
.MODEL NOUT NMOS KP=200U VTO=0.7
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL NIQS NMOS KP=200U VTO=0.7 IS=1E-18
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.MODEL PEN PMOS KP=200U VTO=-0.7 IS=1E-18
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.ENDS
* END LMV931 MODEL

* BEGIN MODEL LPV521
*//////////////////////////////////////////////////////////////////////
* (C) National Semiconductor, Corporation.
* Models developed and under copyright by:
* National Semiconductor, Corporation.  
*/////////////////////////////////////////////////////////////////////
* Legal Notice:  
* The model may be copied, and distributed without any modifications;
* however, reselling or licensing the material is illegal.
* We reserve the right to make changes to the model without prior notice. 
* Pspice Models are provided "AS IS, WITH NO WARRANTY OF ANY KIND" 
*///////////////////////////////////////////////////////////////////
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  3   4   5  2  1
.SUBCKT LPV521 3 4 5 2 1
*
* START PROGRAMMING
* MODEL OFFSET IS SET BY V18 BELOW
* THE VALUE OF V18 NOW GIVES THE MODEL AN INPUT
* OFFSET OF 203 MICROVOLTS AT ROOM TEMPERATURE
*
V18 23 44 191E-6
*
* END PROGRAMMING
* START NOTES
* NOTE THAT BECAUSE OF THE VERY LOW INPUT BIAS
* CURRENTS FOR THIS PART STRUCTURES WERE INCLUDED
* TO PREVENT THE SPICE DEFAULT CURRENT ACCURACY
* OPTION FROM RUINING THE IB ACCURACY OF THE MODEL
* THE STRUCTURES REQUIRE THAT YOU NOT CHANGE THE
* SPICE OPTION GMIN FROM THE DEFAULT VALUE OF
* 1E-12   IF YOU SIMULATOR DOES NOT HAVE THAT VALUE
* FOR DEFAULT THEN YOU MUST SET THE OPTION GMIN TO
* A VALUE OF 1E-12
* MODEL FEATURES INCLUDE GAIN AND PHASE, SLEW RATE,
* VOLTAGE NOISE WITH 1/F, CURRENT NOISE, INPUT BIAS
* CURRENT, INPUT BIAS CURRENT CHANGE WITH TEMPERATURE,
* INPUT OFFSET VOLTAGE, INPUT OFFSET VOLTAGE CHANGE
* WITH TEMPERATURE, INPUT OFFSET VOLTAGE TEMPCO,
* COMMON MODE RANGE, CMRR WITH FREQ EFFECTS, PSRR
* WITH FREQ EFFECTS, OUTPUT SWING, OUTPUT CURRENT
* FLOWS THROUGH THE RAILS, OUTPUT CURRENT LIMIT, IQ,
* IQ TEMPCO, IQ CHANGE WITH COMMON MODE VOLTAGE,
* OUTPUT IMPEDANCE, AND CAPACATIVE LOAD EFFECTS.
*
* NOTE THAT MODEL VOLTAGE NOISE TRACKS DATA SHEET UP UNTIL F = 1KHZ.
*
* NOTE DUE TO THE LOW SUPPLY CURRENT (IQ) OF THIS PRODUCT BE AWARE
* THAT RESISTOR CURRENTS FROM LARGE RESISTORS MAY IMPACT TOTAL CIRCUIT
* SUPPLY CURRENT PERFORMANCE.
* END NOTES
Q20 6 7 8 QNL
R3 9 10 2
R4 11 10 2
R10 12 7 100
R11 13 14 100
R12 15 5 2
R13 2 16 2
R17 17 18 2
R18 8 19 2
D5 1 5 DD
D6 2 1 DD
E2 8 0 2 0 1
E3 18 0 5 0 1
E4 20 21 22 0 1.87
G2 23 4 24 0 1.1E-5
E5 25 0 18 26 1
E6 27 0 8 26 1
E7 28 0 29 0 1
R30 25 30 1E6
R31 27 31 1E6
R32 28 32 1E6
R33 0 30 100
R35 0 32 22E3
R36 33 29 1E3
R37 29 34 1E3
C6 25 30 0.2E-12
C7 27 31 0.2E-12
C8 28 32 0.5E-12
E11 35 3 31 0 -0.03U
E12 36 35 30 0 0.03U
E14 26 8 18 8 0.5
D11 37 18 DD
D12 8 37 DD
M1 38 39 16 16 NOUT L=3U W=600U
M2 40 41 15 15 POUT L=3U W=600U
M3 42 42 17 17 POUT L=3U W=600U
M4 43 44 9 9 PIN L=3U W=25U
M5 45 20 11 11 PIN L=3U W=25U
M8 46 46 19 19 NOUT L=3U W=600U
R43 47 48 300
R44 49 50 300
G3 37 26 51 26 1.5E-4
R45 26 37 2.4E8
C13 43 45 25E-12
C14 44 0 9E-12
C15 20 0 9E-12
C16 1 0 7E-12
D13 50 6 DD
D14 52 48 DD
Q15 52 14 18 QPL
M19 53 54 18 18 PIN L=6U W=500U
I14 42 46 50E-9
E17 34 0 23 0 1
E18 33 0 4 0 1
M23 54 54 18 18 PIN L=6U W=500U
V21 53 10 0
R59 1 40 2
R60 38 1 2
J1 55 44 55 JC
J2 55 20 55 JC
J3 20 56 20 JC
J4 44 56 44 JC
C21 44 20 0.5E-12
E20 57 26 45 43 1
R62 57 51 100
C23 51 26 0.5E-12
G7 58 26 59 26 -1E-3
G8 26 60 59 26 1E-3
G9 26 61 46 8 1E-3
G10 62 26 18 42 1E-3
D17 62 58 DD
D18 60 61 DD
R66 58 62 1E11
R67 61 60 1E11
R68 62 18 1E3
R69 8 61 1E3
E23 18 47 18 62 1
E24 49 8 61 8 1
R70 60 26 1E11
R71 61 26 1E11
R72 26 62 1E11
R73 26 58 1E11
C27 41 40 70E-15
C28 38 39 70E-15
R74 2 5 4.8E8
G12 5 2 63 0 -4E-7
I20 0 64 1E-3
D20 64 0 DD
V24 64 63 0.71
R75 0 63 1E6
I21 5 2 227E-9
E25 65 0 1 0 1
G13 59 26 37 26 -1.5E-4
R77 26 59 3.6E8
C29 37 66 36E-12
C30 59 67 144E-12
R78 67 65 1.2E4
R79 66 65 5
R80 37 65 3.24E12
R81 59 65 3E8
D21 59 18 DD
D22 8 59 DD
V52 68 0 1
I63 0 69 1E-3
D23 69 0 DD
R307 0 69 10E6
V81 69 70 1.798
R308 0 70 20E6
E52 71 0 70 0 -0.875
R309 0 71 10E6
R310 72 71 10E6
M52 72 73 0 0 NEN L=2U W=1000U
V141 74 0 1
R311 74 73 1E6
M53 73 68 0 0 NEN L=2U W=100U
R312 0 70 20E6
G14 54 8 72 0 1E-5
D24 75 76 DL
V142 76 0 3
R313 0 75 1E8
G51 4 0 75 0 5.4E-12
I64 4 0 -1E-14
G52 23 0 75 0 5.4E-12
I65 23 0 1E-14
R314 48 41 1
R315 50 39 1
C32 37 65 1E-15
G53 59 26 51 26 6E-4
R316 77 78 2
R317 77 79 2
G54 37 26 80 26 1.5E-4
R322 26 37 1E12
E55 81 26 82 83 1
R323 81 80 100
C34 80 26 0.5E-12
M54 83 44 78 78 NIN L=3U W=25U
M55 82 20 79 79 NIN L=3U W=25U
M56 84 84 8 8 NIN L=6U W=500U
M57 77 84 8 8 NIN L=6U W=500U
M58 85 86 87 87 PIN L=6U W=500U
R324 87 53 6.5E3
V144 18 86 1
G55 59 26 80 26 6E-4
C53 37 18 22.5E-12
C54 59 18 22.5E-12
C55 83 82 25E-12
G61 18 83 18 83 1.5E-2
G62 18 82 18 82 1.5E-2
G63 43 8 43 8 1.5E-2
G64 45 8 45 8 1.5E-2
G65 59 26 32 0 -1.5E-5
V146 18 88 0.6
V147 89 8 0.6
R34 0 22 5E5
R330 0 22 5E5
R331 0 24 1E4
R332 0 24 1E4
R333 3 35 1E9
R334 35 36 1E9
R335 21 20 1E9
R336 8 46 1E12
R337 42 18 1E12
E56 88 55 63 0 1.3
E57 56 89 63 0 1.3
R338 55 88 1E9
R339 89 56 1E9
R341 0 31 100
E58 23 36 63 0 2.24E-4
R342 36 23 1E9
E59 90 8 16 2 11
E60 18 91 5 15 11
E61 13 91 63 0 -0.53
E62 12 90 63 0 0.53
R344 12 8 1E9
R345 13 18 1E9
R346 8 90 1E9
R347 8 90 1E9
R348 18 91 1E9
R349 18 91 1E9
C77 67 65 30E-12
E88 21 4 92 93 1.05
R427 4 21 1E9
D39 92 0 DVN
D40 93 0 DVN
I75 0 92 1E-6
I76 0 93 1E-6
G67 18 23 18 23 -2E-12
G68 23 8 23 8 -2E-12
G69 18 20 18 20 -2E-12
G70 20 8 20 8 -2E-12
R428 84 85 1
G71 2 5 85 84 -0.014
.MODEL DD D
.MODEL DC D IS=1E-13
.MODEL DVN D KF=3E-16 IS=1E-16
.MODEL DIN D
.MODEL DL D IS=0.95E-11 N=1.47 XTI=1.5
.MODEL JC NJF IS=1E-18
.MODEL QNL NPN IS=1E-13 XTI=18
.MODEL QPL PNP IS=1E-13 XTI=18
.MODEL PIN PMOS KP=200U VTO=-0.7
.MODEL NIN NMOS KP=200U VTO=0.7
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
.MODEL NOUT NMOS(LEVEL=3 PHI=0.7 TOX=2E-8 XJ=5E-7
+ TPG=1 VTO=0.3 DELTA=0.5 LD=1E-7 KP=2E-4 UO=650
+ THETA=0.1 GAMMA=0.05 NSUB=1E17 NFS=3.5E11 FC=0.5
+ VMAX=1E5 ETA=3E-6 KAPPA=10 PB=1 IS=1E-18)
.MODEL POUT PMOS LEVEL=3 PHI=0.7 TOX=2E-8 XJ=5E-7
+ TPG=-1 VTO=-0.3 DELTA=0.5 LD=1E-7 KP=2E-4 UO=650
+ THETA=0.1 GAMMA=0.05 NSUB=1E17 NFS=3.5E11 FC=0.5
+ VMAX=1E5 ETA=3E-6 KAPPA=10 PB=1 IS=1E-18
.ENDS
* END MODEL LPV521

