git clone --depth 1 --no-tags https://github.com/DaimonG/128bitEncryptionCorePlaceAndRoute.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387652178
git clone --depth 1 --no-tags https://github.com/naoki9911/seccamp2021-l3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392603217
git clone --depth 1 --no-tags https://github.com/Xuyang-FD/FSRCNN_Acc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389893304
git clone --depth 1 --no-tags https://github.com/Banben07/clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386292039
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Implementation-of-High-Speed-Microcontroller-for-Display-Applications..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387033062
git clone --depth 1 --no-tags https://github.com/LexTran/Demo-CPU_using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386912508
git clone --depth 1 --no-tags https://github.com/yvesemmanuel/introduction_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394858711
git clone --depth 1 --no-tags https://github.com/dngtuankiet/aes-gcm_128-256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385448019
git clone --depth 1 --no-tags https://github.com/horrhamid/noise-detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385625918
git clone --depth 1 --no-tags https://github.com/revaldinho/cpc_cpucard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391682494
git clone --depth 1 --no-tags https://github.com/mnmhdanas/JK-Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389280892
git clone --depth 1 --no-tags https://github.com/escapefreeg/tiny-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387160828
git clone --depth 1 --no-tags https://github.com/AdamLee23/simple_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394843498
git clone --depth 1 --no-tags https://github.com/tanvirarafin/vlsi-cad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390428322
git clone --depth 1 --no-tags https://github.com/pr-mittal/beta-risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387379547
git clone --depth 1 --no-tags https://github.com/ray33ee/BitcoinHash-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393031003
git clone --depth 1 --no-tags https://github.com/SparcLab/Syn-STELLAR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389736593
git clone --depth 1 --no-tags https://github.com/DownRangeDave/Bitcoin-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386138160
git clone --depth 1 --no-tags https://github.com/sa9978/Logic-Circuits-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387500821
git clone --depth 1 --no-tags https://github.com/CYOUNG-19/RISC_V-singlecycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385521076
git clone --depth 1 --no-tags https://github.com/mayank-kabra2001/WARPV-TSMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392683583
git clone --depth 1 --no-tags https://github.com/mnmhdanas/Parallel-IN-Parallel-OUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389139104
git clone --depth 1 --no-tags https://github.com/HorseC/FPGA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390574819
git clone --depth 1 --no-tags https://github.com/zhu849/FPGA-based-TCAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387475387
git clone --depth 1 --no-tags https://github.com/yatharthsaxena17/AHBtoAPB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388529391
git clone --depth 1 --no-tags https://github.com/yaohsiaopid/multicore_vscale_rtl2uspec_ae.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390472239
git clone --depth 1 --no-tags https://github.com/18521449/Image-Classification-use-VGG16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387158432
git clone --depth 1 --no-tags https://github.com/tastynoob/RITTER-RISCV-CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389277349
git clone --depth 1 --no-tags https://github.com/mnmhdanas/8-3-Priority-encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391961497
git clone --depth 1 --no-tags https://github.com/dxmake/SipeedLicheeTangNano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393224024
git clone --depth 1 --no-tags https://github.com/Wolf-Tungsten/chisel-bitonic-sort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387672886
git clone --depth 1 --no-tags https://github.com/mnmhdanas/D-flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389257825
git clone --depth 1 --no-tags https://github.com/yuchangyuan/run_c_snippet_on_picorv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387156402
git clone --depth 1 --no-tags https://github.com/imocanu/pe_fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394050748
git clone --depth 1 --no-tags https://github.com/kazuki-hr/rv-pc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391544365
git clone --depth 1 --no-tags https://github.com/AnLingzhi/OSenLogic264decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389623444
git clone --depth 1 --no-tags https://github.com/alpgurlee/FBU-CPU-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385528409
git clone --depth 1 --no-tags https://github.com/8G6/basics-of-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387789562
git clone --depth 1 --no-tags https://github.com/asiagodtonegg3beo/FPGA-Flappy-bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389076333
git clone --depth 1 --no-tags https://github.com/mnmhdanas/UP-DOWN-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389246052
git clone --depth 1 --no-tags https://github.com/DylanDing54/OSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394588775
git clone --depth 1 --no-tags https://github.com/vjabarca/Floating-Point-Adder-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394514027
git clone --depth 1 --no-tags https://github.com/ErickHDdS/Tomasulo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396081714
git clone --depth 1 --no-tags https://github.com/xolod79/hp300_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391907085
git clone --depth 1 --no-tags https://github.com/SuhailAhamed2000/full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389127063
git clone --depth 1 --no-tags https://github.com/thummala-sathvika/Adders_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387503530
git clone --depth 1 --no-tags https://github.com/vatsalya-gupta/8-bit-Microcontroller-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390458973
git clone --depth 1 --no-tags https://github.com/hao0527/fpga-freq_measure_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395954280
git clone --depth 1 --no-tags https://github.com/mehrangoli/RISC-V-RV32I-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388834556
git clone --depth 1 --no-tags https://github.com/YUZehuiIC/Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389698316
git clone --depth 1 --no-tags https://github.com/Nallinikanth18/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389894480
git clone --depth 1 --no-tags https://github.com/Soma-B/ProyectoF_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388192569
git clone --depth 1 --no-tags https://github.com/a20815579/Whack_A_Mole_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392695035
git clone --depth 1 --no-tags https://github.com/huygovap1711/FLOATING_POINT-_ALU_32BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388042355
git clone --depth 1 --no-tags https://github.com/mnmhdanas/SPI-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390028173
git clone --depth 1 --no-tags https://github.com/Penchal9959/DUAL-PORT-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395162183
git clone --depth 1 --no-tags https://github.com/LuciferDarkStar/USTC_2021_CA_RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385916123
git clone --depth 1 --no-tags https://github.com/Rohit-Mundada/Approximate-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392578608
git clone --depth 1 --no-tags https://github.com/nadeenay/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395383556
git clone --depth 1 --no-tags https://github.com/LRandall76/Verilog_Schoolwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389759649
git clone --depth 1 --no-tags https://github.com/advaith-aduri/UTMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391428309
git clone --depth 1 --no-tags https://github.com/jsmendaros/riscv-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385302517
git clone --depth 1 --no-tags https://github.com/AryaCherukuri/fpga_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385441008
git clone --depth 1 --no-tags https://github.com/XDH-233/Risc-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386136911
git clone --depth 1 --no-tags https://github.com/Papu-RTL-Work/I2C_Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388337381
git clone --depth 1 --no-tags https://github.com/SuhailAhamed2000/SIPO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389361050
git clone --depth 1 --no-tags https://github.com/contemplated/32-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393456071
git clone --depth 1 --no-tags https://github.com/ChetanPrakash057/Implementation-of-Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391834692
git clone --depth 1 --no-tags https://github.com/ayush129/FPGA_BOT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391917100
git clone --depth 1 --no-tags https://github.com/SamAgarwal20/Combinatorial_Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388816390
git clone --depth 1 --no-tags https://github.com/Dhanraj98/16-bit-brent-Kung-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389710756
git clone --depth 1 --no-tags https://github.com/Zylanx/SIT329_Week_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389704583
git clone --depth 1 --no-tags https://github.com/pradeep448/zynq-FPGA-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387344795
git clone --depth 1 --no-tags https://github.com/akashjha25/aes-decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388735467
git clone --depth 1 --no-tags https://github.com/parnabghosh1004/FIFO-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392226109
git clone --depth 1 --no-tags https://github.com/faizaan22/IITB-RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388080847
git clone --depth 1 --no-tags https://github.com/Ivan-Zhong/MIPS_SingleCycle_CPU54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385198719
git clone --depth 1 --no-tags https://github.com/santoshkrishna4138/LDPC_CheckNode_GF16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389030720
git clone --depth 1 --no-tags https://github.com/texelec/ResoundNewWaveMCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389227027
git clone --depth 1 --no-tags https://github.com/YUZehuiIC/State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389702008
git clone --depth 1 --no-tags https://github.com/mihirvora04/MIPS-Single_Cycle_Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390959933
git clone --depth 1 --no-tags https://github.com/DenizRumet/Direction_Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389925428
git clone --depth 1 --no-tags https://github.com/adam-wills/fpgaFM_matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393216217
git clone --depth 1 --no-tags https://github.com/merledu/briscv-merl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388790795
git clone --depth 1 --no-tags https://github.com/pathces-gone/study-snuriscv-seq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391862219
git clone --depth 1 --no-tags https://github.com/Jerryliang123/sv_uvm_exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391280330
git clone --depth 1 --no-tags https://github.com/legkih/CrossbarSwitch_dim4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385284966
git clone --depth 1 --no-tags https://github.com/SoujanyaSR/Approximate-Multiplier-6x6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387834922
git clone --depth 1 --no-tags https://github.com/mnmhdanas/Mod-N-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389292422
git clone --depth 1 --no-tags https://github.com/tim8557/HC-SR04__FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386170387
git clone --depth 1 --no-tags https://github.com/us03145/Bit-Plane-Compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386228393
git clone --depth 1 --no-tags https://github.com/mahaboobtech/vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394915801
git clone --depth 1 --no-tags https://github.com/realtimeradio/htg_usplus_10g.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396005753
git clone --depth 1 --no-tags https://github.com/nimniorel/AES256-side-cahnnel-attack-countermeasures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396060422
git clone --depth 1 --no-tags https://github.com/hamzahassan-dot/axi_apb_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394202057
git clone --depth 1 --no-tags https://github.com/lixuf/gptp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385615798
git clone --depth 1 --no-tags https://github.com/Pooya448/ComputerAidedDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385904270
git clone --depth 1 --no-tags https://github.com/MrNextor/MPU_6050.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392759165
git clone --depth 1 --no-tags https://github.com/vjabarca/Box-Muller-Transform-Floating-Point-Random-Number-Distributions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394502658
