#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ffd40d06c20 .scope module, "tb_ram" "tb_ram" 2 4;
 .timescale -9 -11;
P_0x7ffd40d0da90 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000000110>;
P_0x7ffd40d0dad0 .param/l "DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x7ffd40d0db10 .param/l "period" 1 2 15, +C4<00000000000000000000000000010100>;
v0x7ffd40d1e1e0_0 .var "addr", 5 0;
v0x7ffd40d1e270_0 .var "clk", 0 0;
v0x7ffd40d1e300_0 .var "data", 7 0;
v0x7ffd40d1e3d0_0 .net "q", 7 0, L_0x7ffd40d1e7b0;  1 drivers
v0x7ffd40d1e480_0 .var "we", 0 0;
S_0x7ffd40d06d90 .scope module, "UUT" "ram" 2 16, 3 2 0, S_0x7ffd40d06c20;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 8 "q";
P_0x7ffd40d02c80 .param/l "ADDR_WIDTH" 0 3 2, +C4<00000000000000000000000000000110>;
P_0x7ffd40d02cc0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
L_0x7ffd40d1e7b0 .functor BUFZ 8, L_0x7ffd40d1e550, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ffd40d01c70_0 .net *"_ivl_0", 7 0, L_0x7ffd40d1e550;  1 drivers
v0x7ffd40d1db60_0 .net *"_ivl_2", 7 0, L_0x7ffd40d1e630;  1 drivers
L_0x10a867008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffd40d1dc10_0 .net *"_ivl_5", 1 0, L_0x10a867008;  1 drivers
v0x7ffd40d1dcd0_0 .net "addr", 5 0, v0x7ffd40d1e1e0_0;  1 drivers
v0x7ffd40d1dd80_0 .net "clk", 0 0, v0x7ffd40d1e270_0;  1 drivers
v0x7ffd40d1de60_0 .net "data", 7 0, v0x7ffd40d1e300_0;  1 drivers
v0x7ffd40d1df10_0 .net "q", 7 0, L_0x7ffd40d1e7b0;  alias, 1 drivers
v0x7ffd40d1dfc0 .array "ram", 0 63, 7 0;
v0x7ffd40d1e060_0 .net "we", 0 0, v0x7ffd40d1e480_0;  1 drivers
E_0x7ffd40d080c0 .event posedge, v0x7ffd40d1dd80_0;
L_0x7ffd40d1e550 .array/port v0x7ffd40d1dfc0, L_0x7ffd40d1e630;
L_0x7ffd40d1e630 .concat [ 6 2 0 0], v0x7ffd40d1e1e0_0, L_0x10a867008;
    .scope S_0x7ffd40d06d90;
T_0 ;
    %wait E_0x7ffd40d080c0;
    %load/vec4 v0x7ffd40d1e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7ffd40d1de60_0;
    %load/vec4 v0x7ffd40d1dcd0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffd40d1dfc0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffd40d06c20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffd40d1e270_0, 0, 1;
T_1.0 ;
    %delay 1000, 0;
    %load/vec4 v0x7ffd40d1e270_0;
    %inv;
    %store/vec4 v0x7ffd40d1e270_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7ffd40d06c20;
T_2 ;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v0x7ffd40d1e300_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ffd40d1e1e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffd40d1e480_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ffd40d1e3d0_0;
    %cmpi/ne 171, 0, 8;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 35 "$display", "test 1 failed" {0 0 0};
    %vpi_call 2 36 "$finish" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 38 "$display", "q=%b", v0x7ffd40d1e3d0_0 {0 0 0};
T_2.1 ;
    %pushi/vec4 119, 0, 8;
    %store/vec4 v0x7ffd40d1e300_0, 0, 8;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x7ffd40d1e1e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffd40d1e480_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ffd40d1e3d0_0;
    %cmpi/ne 119, 0, 8;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 46 "$display", "test 2 failed" {0 0 0};
    %vpi_call 2 47 "$finish" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 49 "$display", "q=%b", v0x7ffd40d1e3d0_0 {0 0 0};
T_2.3 ;
    %pushi/vec4 119, 0, 8;
    %store/vec4 v0x7ffd40d1e300_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ffd40d1e1e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffd40d1e480_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ffd40d1e3d0_0;
    %cmpi/ne 171, 0, 8;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 57 "$display", "test 3 failed" {0 0 0};
    %vpi_call 2 58 "$finish" {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 60 "$display", "q=%b", v0x7ffd40d1e3d0_0 {0 0 0};
T_2.5 ;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x7ffd40d1e300_0, 0, 8;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x7ffd40d1e1e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffd40d1e480_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7ffd40d1e3d0_0;
    %cmpi/ne 119, 0, 8;
    %jmp/0xz  T_2.6, 6;
    %vpi_call 2 68 "$display", "test 3 failed" {0 0 0};
    %vpi_call 2 69 "$finish" {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 71 "$display", "q=%b", v0x7ffd40d1e3d0_0 {0 0 0};
T_2.7 ;
    %vpi_call 2 73 "$display", "all tests passed" {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ram.v";
    "answer_ram.v";
