# do CRC_8_AUTOSTAR.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:07:00 on Dec 09,2020
# vcom -work work CRC_8_AUTOSTAR.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneiv_atom_pack
# -- Loading package cycloneiv_components
# -- Compiling entity CRC_8_Checker_Serial
# -- Compiling architecture structure of CRC_8_Checker_Serial
# End time: 13:07:00 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:07:00 on Dec 09,2020
# vcom -work work Checker.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRC_8_Checker_Serial_vhd_vec_tst
# -- Compiling architecture CRC_8_Checker_Serial_arch of CRC_8_Checker_Serial_vhd_vec_tst
# End time: 13:07:01 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneiv -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.CRC_8_Checker_Serial_vhd_vec_tst 
# Start time: 13:07:01 on Dec 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.crc_8_checker_serial_vhd_vec_tst(crc_8_checker_serial_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneiv.cycloneiv_atom_pack(body)
# Loading cycloneiv.cycloneiv_components
# Loading work.crc_8_checker_serial(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneiv.cycloneiv_io_obuf(arch)
# Loading cycloneiv.cycloneiv_io_ibuf(arch)
# Loading cycloneiv.cycloneiv_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 23672 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#33
# End time: 13:07:02 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
