vendor_name = ModelSim
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj-final.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg4bits.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg4bits.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/cont2bits.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/decod2x4.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/decod2x4.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/regUser4bits.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/regUser4bits.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/cont1bit.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/decod5x6.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/decod5x6.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg1bit.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/comparador.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/btn_Sincrono.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/btn_sincrono.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/divisor_clock.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/comparador.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/leds.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/regUser16bits.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj_final_16bits.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/Waveform.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg16bits.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg16bits.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/comp_todos.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/COMP16TEST.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display16bits_todos.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/PROJETINHOFINAL.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/Waveform1.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/regUser16bits.vwf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/db/proj-final.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/mux2to1.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display.bdf
source_file = 1, C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/mux8x1.bdf
design_name = proj_final_16bits
instance = comp, \J1~output , J1~output, proj_final_16bits, 1
instance = comp, \J3~output , J3~output, proj_final_16bits, 1
instance = comp, \F2~output , F2~output, proj_final_16bits, 1
instance = comp, \C1~output , C1~output, proj_final_16bits, 1
instance = comp, \J2~output , J2~output, proj_final_16bits, 1
instance = comp, \H1~output , H1~output, proj_final_16bits, 1
instance = comp, \E1~output , E1~output, proj_final_16bits, 1
instance = comp, \B2~output , B2~output, proj_final_16bits, 1
instance = comp, \B1~output , B1~output, proj_final_16bits, 1
instance = comp, \C2~output , C2~output, proj_final_16bits, 1
instance = comp, \display_ponto1~output , display_ponto1~output, proj_final_16bits, 1
instance = comp, \display_ponto2~output , display_ponto2~output, proj_final_16bits, 1
instance = comp, \display_ponto3~output , display_ponto3~output, proj_final_16bits, 1
instance = comp, \display_ponto4~output , display_ponto4~output, proj_final_16bits, 1
instance = comp, \CD[3]~output , CD[3]~output, proj_final_16bits, 1
instance = comp, \CD[2]~output , CD[2]~output, proj_final_16bits, 1
instance = comp, \CD[1]~output , CD[1]~output, proj_final_16bits, 1
instance = comp, \CD[0]~output , CD[0]~output, proj_final_16bits, 1
instance = comp, \CE[3]~output , CE[3]~output, proj_final_16bits, 1
instance = comp, \CE[2]~output , CE[2]~output, proj_final_16bits, 1
instance = comp, \CE[1]~output , CE[1]~output, proj_final_16bits, 1
instance = comp, \CE[0]~output , CE[0]~output, proj_final_16bits, 1
instance = comp, \CMD[3]~output , CMD[3]~output, proj_final_16bits, 1
instance = comp, \CMD[2]~output , CMD[2]~output, proj_final_16bits, 1
instance = comp, \CMD[1]~output , CMD[1]~output, proj_final_16bits, 1
instance = comp, \CMD[0]~output , CMD[0]~output, proj_final_16bits, 1
instance = comp, \CME[3]~output , CME[3]~output, proj_final_16bits, 1
instance = comp, \CME[2]~output , CME[2]~output, proj_final_16bits, 1
instance = comp, \CME[1]~output , CME[1]~output, proj_final_16bits, 1
instance = comp, \CME[0]~output , CME[0]~output, proj_final_16bits, 1
instance = comp, \SAIDAD[6]~output , SAIDAD[6]~output, proj_final_16bits, 1
instance = comp, \SAIDAD[5]~output , SAIDAD[5]~output, proj_final_16bits, 1
instance = comp, \SAIDAD[4]~output , SAIDAD[4]~output, proj_final_16bits, 1
instance = comp, \SAIDAD[3]~output , SAIDAD[3]~output, proj_final_16bits, 1
instance = comp, \SAIDAD[2]~output , SAIDAD[2]~output, proj_final_16bits, 1
instance = comp, \SAIDAD[1]~output , SAIDAD[1]~output, proj_final_16bits, 1
instance = comp, \SAIDAD[0]~output , SAIDAD[0]~output, proj_final_16bits, 1
instance = comp, \SAIDAE[6]~output , SAIDAE[6]~output, proj_final_16bits, 1
instance = comp, \SAIDAE[5]~output , SAIDAE[5]~output, proj_final_16bits, 1
instance = comp, \SAIDAE[4]~output , SAIDAE[4]~output, proj_final_16bits, 1
instance = comp, \SAIDAE[3]~output , SAIDAE[3]~output, proj_final_16bits, 1
instance = comp, \SAIDAE[2]~output , SAIDAE[2]~output, proj_final_16bits, 1
instance = comp, \SAIDAE[1]~output , SAIDAE[1]~output, proj_final_16bits, 1
instance = comp, \SAIDAE[0]~output , SAIDAE[0]~output, proj_final_16bits, 1
instance = comp, \SAIDAMD[6]~output , SAIDAMD[6]~output, proj_final_16bits, 1
instance = comp, \SAIDAMD[5]~output , SAIDAMD[5]~output, proj_final_16bits, 1
instance = comp, \SAIDAMD[4]~output , SAIDAMD[4]~output, proj_final_16bits, 1
instance = comp, \SAIDAMD[3]~output , SAIDAMD[3]~output, proj_final_16bits, 1
instance = comp, \SAIDAMD[2]~output , SAIDAMD[2]~output, proj_final_16bits, 1
instance = comp, \SAIDAMD[1]~output , SAIDAMD[1]~output, proj_final_16bits, 1
instance = comp, \SAIDAMD[0]~output , SAIDAMD[0]~output, proj_final_16bits, 1
instance = comp, \SAIDAME[6]~output , SAIDAME[6]~output, proj_final_16bits, 1
instance = comp, \SAIDAME[5]~output , SAIDAME[5]~output, proj_final_16bits, 1
instance = comp, \SAIDAME[4]~output , SAIDAME[4]~output, proj_final_16bits, 1
instance = comp, \SAIDAME[3]~output , SAIDAME[3]~output, proj_final_16bits, 1
instance = comp, \SAIDAME[2]~output , SAIDAME[2]~output, proj_final_16bits, 1
instance = comp, \SAIDAME[1]~output , SAIDAME[1]~output, proj_final_16bits, 1
instance = comp, \SAIDAME[0]~output , SAIDAME[0]~output, proj_final_16bits, 1
instance = comp, \CLK~input , CLK~input, proj_final_16bits, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, proj_final_16bits, 1
instance = comp, \btn_seleciona~input , btn_seleciona~input, proj_final_16bits, 1
instance = comp, \inst7|inst8~0 , inst7|inst8~0, proj_final_16bits, 1
instance = comp, \inst7|inst , inst7|inst, proj_final_16bits, 1
instance = comp, \inst7|inst9~0 , inst7|inst9~0, proj_final_16bits, 1
instance = comp, \inst7|inst1 , inst7|inst1, proj_final_16bits, 1
instance = comp, \inst21~0 , inst21~0, proj_final_16bits, 1
instance = comp, \btn_troca~input , btn_troca~input, proj_final_16bits, 1
instance = comp, \inst1|inst|pressed~0 , inst1|inst|pressed~0, proj_final_16bits, 1
instance = comp, \inst1|inst|pressed , inst1|inst|pressed, proj_final_16bits, 1
instance = comp, \inst1|inst|count[0]~1 , inst1|inst|count[0]~1, proj_final_16bits, 1
instance = comp, \inst1|inst|count[0] , inst1|inst|count[0], proj_final_16bits, 1
instance = comp, \btn_inc~input , btn_inc~input, proj_final_16bits, 1
instance = comp, \inst17|inst8~0 , inst17|inst8~0, proj_final_16bits, 1
instance = comp, \inst17|inst , inst17|inst, proj_final_16bits, 1
instance = comp, \inst17|inst9~0 , inst17|inst9~0, proj_final_16bits, 1
instance = comp, \inst17|inst1 , inst17|inst1, proj_final_16bits, 1
instance = comp, \inst1|inst|count[1]~0 , inst1|inst|count[1]~0, proj_final_16bits, 1
instance = comp, \inst1|inst|count[1] , inst1|inst|count[1], proj_final_16bits, 1
instance = comp, \inst1|inst8 , inst1|inst8, proj_final_16bits, 1
instance = comp, \inst1|inst6~0 , inst1|inst6~0, proj_final_16bits, 1
instance = comp, \inst1|inst3~feeder , inst1|inst3~feeder, proj_final_16bits, 1
instance = comp, \inst1|inst3 , inst1|inst3, proj_final_16bits, 1
instance = comp, \inst1|inst6 , inst1|inst6, proj_final_16bits, 1
instance = comp, \inst1|inst7~0 , inst1|inst7~0, proj_final_16bits, 1
instance = comp, \inst1|inst7 , inst1|inst7, proj_final_16bits, 1
instance = comp, \inst14|inst28~feeder , inst14|inst28~feeder, proj_final_16bits, 1
instance = comp, \change_pass~input , change_pass~input, proj_final_16bits, 1
instance = comp, \inst14|inst28 , inst14|inst28, proj_final_16bits, 1
instance = comp, \inst14|inst27 , inst14|inst27, proj_final_16bits, 1
instance = comp, \inst20~3 , inst20~3, proj_final_16bits, 1
instance = comp, \inst1|inst2|inst3~0 , inst1|inst2|inst3~0, proj_final_16bits, 1
instance = comp, \inst1|inst31~0 , inst1|inst31~0, proj_final_16bits, 1
instance = comp, \inst1|inst31 , inst1|inst31, proj_final_16bits, 1
instance = comp, \inst1|inst32~0 , inst1|inst32~0, proj_final_16bits, 1
instance = comp, \inst1|inst32 , inst1|inst32, proj_final_16bits, 1
instance = comp, \inst1|inst33~0 , inst1|inst33~0, proj_final_16bits, 1
instance = comp, \inst1|inst33 , inst1|inst33, proj_final_16bits, 1
instance = comp, \inst14|inst2~feeder , inst14|inst2~feeder, proj_final_16bits, 1
instance = comp, \inst14|inst2 , inst14|inst2, proj_final_16bits, 1
instance = comp, \inst20~0 , inst20~0, proj_final_16bits, 1
instance = comp, \inst1|inst2|inst3~2 , inst1|inst2|inst3~2, proj_final_16bits, 1
instance = comp, \inst1|inst17~0 , inst1|inst17~0, proj_final_16bits, 1
instance = comp, \inst1|inst17 , inst1|inst17, proj_final_16bits, 1
instance = comp, \inst1|inst18~0 , inst1|inst18~0, proj_final_16bits, 1
instance = comp, \inst1|inst18 , inst1|inst18, proj_final_16bits, 1
instance = comp, \inst1|inst19~0 , inst1|inst19~0, proj_final_16bits, 1
instance = comp, \inst1|inst19 , inst1|inst19, proj_final_16bits, 1
instance = comp, \inst1|inst2|inst3~1 , inst1|inst2|inst3~1, proj_final_16bits, 1
instance = comp, \inst1|inst24~0 , inst1|inst24~0, proj_final_16bits, 1
instance = comp, \inst1|inst24 , inst1|inst24, proj_final_16bits, 1
instance = comp, \inst1|inst25~0 , inst1|inst25~0, proj_final_16bits, 1
instance = comp, \inst1|inst25 , inst1|inst25, proj_final_16bits, 1
instance = comp, \inst1|inst26~0 , inst1|inst26~0, proj_final_16bits, 1
instance = comp, \inst1|inst26 , inst1|inst26, proj_final_16bits, 1
instance = comp, \inst1|inst30 , inst1|inst30, proj_final_16bits, 1
instance = comp, \inst1|inst27~0 , inst1|inst27~0, proj_final_16bits, 1
instance = comp, \inst1|inst27 , inst1|inst27, proj_final_16bits, 1
instance = comp, \inst14|inst9~feeder , inst14|inst9~feeder, proj_final_16bits, 1
instance = comp, \inst14|inst9 , inst14|inst9, proj_final_16bits, 1
instance = comp, \inst14|inst18 , inst14|inst18, proj_final_16bits, 1
instance = comp, \inst20~2 , inst20~2, proj_final_16bits, 1
instance = comp, \inst14|inst12~feeder , inst14|inst12~feeder, proj_final_16bits, 1
instance = comp, \inst14|inst12 , inst14|inst12, proj_final_16bits, 1
instance = comp, \inst14|inst11 , inst14|inst11, proj_final_16bits, 1
instance = comp, \inst20~1 , inst20~1, proj_final_16bits, 1
instance = comp, \inst27~0 , inst27~0, proj_final_16bits, 1
instance = comp, \inst14|inst20 , inst14|inst20, proj_final_16bits, 1
instance = comp, \inst14|inst19~feeder , inst14|inst19~feeder, proj_final_16bits, 1
instance = comp, \inst14|inst19 , inst14|inst19, proj_final_16bits, 1
instance = comp, \inst20~6 , inst20~6, proj_final_16bits, 1
instance = comp, \inst14|inst3~feeder , inst14|inst3~feeder, proj_final_16bits, 1
instance = comp, \inst14|inst3 , inst14|inst3, proj_final_16bits, 1
instance = comp, \inst14|inst4 , inst14|inst4, proj_final_16bits, 1
instance = comp, \inst20~4 , inst20~4, proj_final_16bits, 1
instance = comp, \inst1|inst10~0 , inst1|inst10~0, proj_final_16bits, 1
instance = comp, \inst1|inst10 , inst1|inst10, proj_final_16bits, 1
instance = comp, \inst1|inst11~0 , inst1|inst11~0, proj_final_16bits, 1
instance = comp, \inst1|inst11~1 , inst1|inst11~1, proj_final_16bits, 1
instance = comp, \inst1|inst11 , inst1|inst11, proj_final_16bits, 1
instance = comp, \inst14|inst25 , inst14|inst25, proj_final_16bits, 1
instance = comp, \inst1|inst23 , inst1|inst23, proj_final_16bits, 1
instance = comp, \inst1|inst20~0 , inst1|inst20~0, proj_final_16bits, 1
instance = comp, \inst1|inst20 , inst1|inst20, proj_final_16bits, 1
instance = comp, \inst14|inst26 , inst14|inst26, proj_final_16bits, 1
instance = comp, \inst14|inst17 , inst14|inst17, proj_final_16bits, 1
instance = comp, \inst20~7 , inst20~7, proj_final_16bits, 1
instance = comp, \inst27~1 , inst27~1, proj_final_16bits, 1
instance = comp, \inst1|inst34~0 , inst1|inst34~0, proj_final_16bits, 1
instance = comp, \inst1|inst34~1 , inst1|inst34~1, proj_final_16bits, 1
instance = comp, \inst1|inst34 , inst1|inst34, proj_final_16bits, 1
instance = comp, \inst14|inst10 , inst14|inst10, proj_final_16bits, 1
instance = comp, \inst14|inst , inst14|inst, proj_final_16bits, 1
instance = comp, \inst20~5 , inst20~5, proj_final_16bits, 1
instance = comp, \inst27~2 , inst27~2, proj_final_16bits, 1
instance = comp, \inst27~3 , inst27~3, proj_final_16bits, 1
instance = comp, \inst16|inst , inst16|inst, proj_final_16bits, 1
instance = comp, \inst22|inst19|inst99|inst24 , inst22|inst19|inst99|inst24, proj_final_16bits, 1
instance = comp, \inst22|inst19|inst98|inst24~4 , inst22|inst19|inst98|inst24~4, proj_final_16bits, 1
instance = comp, \inst22|inst19|inst97|inst24~2 , inst22|inst19|inst97|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst19|inst8|inst24~2 , inst22|inst19|inst8|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst19|inst6|inst24~2 , inst22|inst19|inst6|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst19|inst7|inst24~2 , inst22|inst19|inst7|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst19|inst9|inst24~4 , inst22|inst19|inst9|inst24~4, proj_final_16bits, 1
instance = comp, \inst22|inst|inst99|inst24 , inst22|inst|inst99|inst24, proj_final_16bits, 1
instance = comp, \inst22|inst|inst98|inst24~2 , inst22|inst|inst98|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst|inst97|inst24~2 , inst22|inst|inst97|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst|inst8|inst24~4 , inst22|inst|inst8|inst24~4, proj_final_16bits, 1
instance = comp, \inst22|inst|inst6|inst24~2 , inst22|inst|inst6|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst|inst7|inst24~2 , inst22|inst|inst7|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst|inst9|inst24~4 , inst22|inst|inst9|inst24~4, proj_final_16bits, 1
instance = comp, \inst22|inst3|inst99|inst24 , inst22|inst3|inst99|inst24, proj_final_16bits, 1
instance = comp, \inst22|inst3|inst98|inst24~4 , inst22|inst3|inst98|inst24~4, proj_final_16bits, 1
instance = comp, \inst22|inst3|inst97|inst24~2 , inst22|inst3|inst97|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst3|inst8|inst24~2 , inst22|inst3|inst8|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst3|inst6|inst24~2 , inst22|inst3|inst6|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst3|inst7|inst24~2 , inst22|inst3|inst7|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst3|inst9|inst24~4 , inst22|inst3|inst9|inst24~4, proj_final_16bits, 1
instance = comp, \inst22|inst11|inst99|inst24 , inst22|inst11|inst99|inst24, proj_final_16bits, 1
instance = comp, \inst22|inst11|inst98|inst24~2 , inst22|inst11|inst98|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst11|inst97|inst24~2 , inst22|inst11|inst97|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst11|inst8|inst24~4 , inst22|inst11|inst8|inst24~4, proj_final_16bits, 1
instance = comp, \inst22|inst11|inst6|inst24~2 , inst22|inst11|inst6|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst11|inst7|inst24~2 , inst22|inst11|inst7|inst24~2, proj_final_16bits, 1
instance = comp, \inst22|inst11|inst9|inst24~4 , inst22|inst11|inst9|inst24~4, proj_final_16bits, 1
