{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552056442577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552056442578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  8 11:47:22 2019 " "Processing started: Fri Mar  8 11:47:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552056442578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056442578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056442578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552056442836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552056442836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452194 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-arch " "Found design unit 1: Or16-arch" {  } { { "../src/rtl/Or16.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452195 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../src/rtl/Or16.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-arch " "Found design unit 1: Or8Way-arch" {  } { { "../src/rtl/Or8Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452195 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../src/rtl/Or8Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-arch " "Found design unit 1: Not16-arch" {  } { { "../src/rtl/Not16.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452196 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../src/rtl/Not16.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-arch " "Found design unit 1: Nor8Way-arch" {  } { { "../src/rtl/Nor8Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452196 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../src/rtl/Nor8Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_z01-rtl " "Found design unit 1: nand_z01-rtl" {  } { { "../src/rtl/Nand.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452196 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_z01 " "Found entity 1: nand_z01" {  } { { "../src/rtl/Nand.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-arch " "Found design unit 1: Mux16-arch" {  } { { "../src/rtl/Mux16.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452197 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../src/rtl/Mux16.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way16-arch " "Found design unit 1: Mux8Way16-arch" {  } { { "../src/rtl/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452197 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../src/rtl/Mux8Way16.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way-arch " "Found design unit 1: Mux8Way-arch" {  } { { "../src/rtl/Mux8Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../src/rtl/Mux8Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way16-arch " "Found design unit 1: Mux4Way16-arch" {  } { { "../src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way-arch " "Found design unit 1: Mux4Way-arch" {  } { { "../src/rtl/Mux4Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452199 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../src/rtl/Mux4Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-arch " "Found design unit 1: Mux2Way-arch" {  } { { "../src/rtl/Mux2Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452199 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../src/rtl/Mux2Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux8Way-arch " "Found design unit 1: DMux8Way-arch" {  } { { "../src/rtl/DMux8Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452200 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../src/rtl/DMux8Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux4Way-rtl " "Found design unit 1: DMux4Way-rtl" {  } { { "../src/rtl/DMux4Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452200 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../src/rtl/DMux4Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux2Way-rtl " "Found design unit 1: DMux2Way-rtl" {  } { { "../src/rtl/DMux2Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452201 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../src/rtl/DMux2Way.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452201 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/rtl/BarrelShifter16.vhd " "Can't analyze file -- file ../src/rtl/BarrelShifter16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1552056452201 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/rtl/BarrelShifter8.vhd " "Can't analyze file -- file ../src/rtl/BarrelShifter8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1552056452202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-arch " "Found design unit 1: And16-arch" {  } { { "../src/rtl/And16.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452202 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../src/rtl/And16.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552056452202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552056452252 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 TopLevel.vhd(26) " "VHDL Signal Declaration warning at TopLevel.vhd(26): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552056452253 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 TopLevel.vhd(27) " "VHDL Signal Declaration warning at TopLevel.vhd(27): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552056452253 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 TopLevel.vhd(28) " "VHDL Signal Declaration warning at TopLevel.vhd(28): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552056452254 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR TopLevel.vhd(29) " "VHDL Signal Declaration warning at TopLevel.vhd(29): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552056452254 "|TopLevel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 TopLevel.vhd(50) " "VHDL Process Statement warning at TopLevel.vhd(50): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1552056452254 "|TopLevel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 TopLevel.vhd(50) " "VHDL Process Statement warning at TopLevel.vhd(50): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1552056452255 "|TopLevel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 TopLevel.vhd(50) " "VHDL Process Statement warning at TopLevel.vhd(50): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1552056452255 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] TopLevel.vhd(50) " "Inferred latch for \"HEX2\[0\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452256 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] TopLevel.vhd(50) " "Inferred latch for \"HEX2\[1\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452256 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] TopLevel.vhd(50) " "Inferred latch for \"HEX2\[2\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452256 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] TopLevel.vhd(50) " "Inferred latch for \"HEX2\[3\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452256 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] TopLevel.vhd(50) " "Inferred latch for \"HEX2\[4\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452256 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] TopLevel.vhd(50) " "Inferred latch for \"HEX2\[5\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452256 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] TopLevel.vhd(50) " "Inferred latch for \"HEX2\[6\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452256 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] TopLevel.vhd(50) " "Inferred latch for \"HEX1\[0\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452256 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] TopLevel.vhd(50) " "Inferred latch for \"HEX1\[1\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452257 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] TopLevel.vhd(50) " "Inferred latch for \"HEX1\[2\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452257 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] TopLevel.vhd(50) " "Inferred latch for \"HEX1\[3\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452257 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] TopLevel.vhd(50) " "Inferred latch for \"HEX1\[4\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452257 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] TopLevel.vhd(50) " "Inferred latch for \"HEX1\[5\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452257 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] TopLevel.vhd(50) " "Inferred latch for \"HEX1\[6\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452257 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] TopLevel.vhd(50) " "Inferred latch for \"HEX0\[0\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452257 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] TopLevel.vhd(50) " "Inferred latch for \"HEX0\[1\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452257 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] TopLevel.vhd(50) " "Inferred latch for \"HEX0\[2\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452257 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] TopLevel.vhd(50) " "Inferred latch for \"HEX0\[3\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452257 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] TopLevel.vhd(50) " "Inferred latch for \"HEX0\[4\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452257 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] TopLevel.vhd(50) " "Inferred latch for \"HEX0\[5\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452258 "|TopLevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] TopLevel.vhd(50) " "Inferred latch for \"HEX0\[6\]\" at TopLevel.vhd(50)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056452258 "|TopLevel"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Z01.1-Echo/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552056452737 "|TopLevel|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552056452737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552056452803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552056453058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552056453058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552056453088 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552056453088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552056453088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552056453088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1049 " "Peak virtual memory: 1049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552056453095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  8 11:47:33 2019 " "Processing ended: Fri Mar  8 11:47:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552056453095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552056453095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552056453095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552056453095 ""}
