{
  "module_name": "cache.json",
  "hash_id": "653839f236be11828c622c724d832045c0e14230b3c1de2b639ed06768e876eb",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/ivybridge/cache.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"L1D data line replacements\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"L1D.REPLACEMENT\",\n        \"PublicDescription\": \"Counts the number of lines brought into the L1 data cache.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles a demand request was blocked due to Fill Buffers inavailability\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.FB_FULL\",\n        \"PublicDescription\": \"Cycles a demand request was blocked due to Fill Buffers inavailability.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L1D miss oustandings duration in cycles\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.PENDING\",\n        \"PublicDescription\": \"Increments the number of outstanding L1D misses every cycle. Set Cmask = 1 and Edge =1 to count occurrences.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with L1D load Misses outstanding.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.PENDING_CYCLES\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Cycles with L1D load Misses outstanding from any thread on physical core\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.PENDING_CYCLES_ANY\",\n        \"PublicDescription\": \"Cycles with L1D load Misses outstanding from any thread on physical core.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Not rejected writebacks from L1D to L2 cache lines in any state.\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L2_L1D_WB_RQSTS.ALL\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xf\"\n    },\n    {\n        \"BriefDescription\": \"Not rejected writebacks from L1D to L2 cache lines in E state\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L2_L1D_WB_RQSTS.HIT_E\",\n        \"PublicDescription\": \"Not rejected writebacks from L1D to L2 cache lines in E state.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Not rejected writebacks from L1D to L2 cache lines in M state\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L2_L1D_WB_RQSTS.HIT_M\",\n        \"PublicDescription\": \"Not rejected writebacks from L1D to L2 cache lines in M state.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Count the number of modified Lines evicted from L1 and missed L2. (Non-rejected WBs from the DCU.)\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L2_L1D_WB_RQSTS.MISS\",\n        \"PublicDescription\": \"Not rejected writebacks that missed LLC.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache lines filling L2\",\n        \"EventCode\": \"0xF1\",\n        \"EventName\": \"L2_LINES_IN.ALL\",\n        \"PublicDescription\": \"L2 cache lines filling L2.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x7\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache lines in E state filling L2\",\n        \"EventCode\": \"0xF1\",\n        \"EventName\": \"L2_LINES_IN.E\",\n        \"PublicDescription\": \"L2 cache lines in E state filling L2.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache lines in I state filling L2\",\n        \"EventCode\": \"0xF1\",\n        \"EventName\": \"L2_LINES_IN.I\",\n        \"PublicDescription\": \"L2 cache lines in I state filling L2.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache lines in S state filling L2\",\n        \"EventCode\": \"0xF1\",\n        \"EventName\": \"L2_LINES_IN.S\",\n        \"PublicDescription\": \"L2 cache lines in S state filling L2.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Clean L2 cache lines evicted by demand\",\n        \"EventCode\": \"0xF2\",\n        \"EventName\": \"L2_LINES_OUT.DEMAND_CLEAN\",\n        \"PublicDescription\": \"Clean L2 cache lines evicted by demand.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Dirty L2 cache lines evicted by demand\",\n        \"EventCode\": \"0xF2\",\n        \"EventName\": \"L2_LINES_OUT.DEMAND_DIRTY\",\n        \"PublicDescription\": \"Dirty L2 cache lines evicted by demand.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Dirty L2 cache lines filling the L2\",\n        \"EventCode\": \"0xF2\",\n        \"EventName\": \"L2_LINES_OUT.DIRTY_ALL\",\n        \"PublicDescription\": \"Dirty L2 cache lines filling the L2.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0xa\"\n    },\n    {\n        \"BriefDescription\": \"Clean L2 cache lines evicted by L2 prefetch\",\n        \"EventCode\": \"0xF2\",\n        \"EventName\": \"L2_LINES_OUT.PF_CLEAN\",\n        \"PublicDescription\": \"Clean L2 cache lines evicted by the MLC prefetcher.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Dirty L2 cache lines evicted by L2 prefetch\",\n        \"EventCode\": \"0xF2\",\n        \"EventName\": \"L2_LINES_OUT.PF_DIRTY\",\n        \"PublicDescription\": \"Dirty L2 cache lines evicted by the MLC prefetcher.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"L2 code requests\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_CODE_RD\",\n        \"PublicDescription\": \"Counts all L2 code requests.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x30\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read requests\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Counts any demand and L1 HW prefetch data load requests to L2.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x3\"\n    },\n    {\n        \"BriefDescription\": \"Requests from L2 hardware prefetchers\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_PF\",\n        \"PublicDescription\": \"Counts all L2 HW prefetcher requests.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xc0\"\n    },\n    {\n        \"BriefDescription\": \"RFO requests to L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_RFO\",\n        \"PublicDescription\": \"Counts all L2 store RFO requests.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xc\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache hits when fetching instructions, code reads.\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.CODE_RD_HIT\",\n        \"PublicDescription\": \"Number of instruction fetches that hit the L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache misses when fetching instructions\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.CODE_RD_MISS\",\n        \"PublicDescription\": \"Number of instruction fetches that missed the L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read requests that hit L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.DEMAND_DATA_RD_HIT\",\n        \"PublicDescription\": \"Demand Data Read requests that hit L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Requests from the L2 hardware prefetchers that hit L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.PF_HIT\",\n        \"PublicDescription\": \"Counts all L2 HW prefetcher requests that hit L2.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Requests from the L2 hardware prefetchers that miss L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.PF_MISS\",\n        \"PublicDescription\": \"Counts all L2 HW prefetcher requests that missed L2.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"RFO requests that hit L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.RFO_HIT\",\n        \"PublicDescription\": \"RFO requests that hit L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"RFO requests that miss L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.RFO_MISS\",\n        \"PublicDescription\": \"Counts the number of store RFO requests that miss the L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"RFOs that access cache lines in any state\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_STORE_LOCK_RQSTS.ALL\",\n        \"PublicDescription\": \"RFOs that access cache lines in any state.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xf\"\n    },\n    {\n        \"BriefDescription\": \"RFOs that hit cache lines in M state\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_STORE_LOCK_RQSTS.HIT_M\",\n        \"PublicDescription\": \"RFOs that hit cache lines in M state.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"RFOs that miss cache lines\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_STORE_LOCK_RQSTS.MISS\",\n        \"PublicDescription\": \"RFOs that miss cache lines.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L2 or LLC HW prefetches that access L2 cache\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANS.ALL_PF\",\n        \"PublicDescription\": \"Any MLC or LLC HW prefetch accessing L2, including rejects.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Transactions accessing L2 pipe\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANS.ALL_REQUESTS\",\n        \"PublicDescription\": \"Transactions accessing L2 pipe.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache accesses when fetching instructions\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANS.CODE_RD\",\n        \"PublicDescription\": \"L2 cache accesses when fetching instructions.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read requests that access L2 cache\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANS.DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Demand Data Read requests that access L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L1D writebacks that access L2 cache\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANS.L1D_WB\",\n        \"PublicDescription\": \"L1D writebacks that access L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"L2 fill requests that access L2 cache\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANS.L2_FILL\",\n        \"PublicDescription\": \"L2 fill requests that access L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"L2 writebacks that access L2 cache\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANS.L2_WB\",\n        \"PublicDescription\": \"L2 writebacks that access L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"RFO requests that access L2 cache\",\n        \"EventCode\": \"0xF0\",\n        \"EventName\": \"L2_TRANS.RFO\",\n        \"PublicDescription\": \"RFO requests that access L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when L1D is locked\",\n        \"EventCode\": \"0x63\",\n        \"EventName\": \"LOCK_CYCLES.CACHE_LOCK_DURATION\",\n        \"PublicDescription\": \"Cycles in which the L1D is locked.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Core-originated cacheable demand requests missed LLC\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"LONGEST_LAT_CACHE.MISS\",\n        \"PublicDescription\": \"This event counts each cache miss condition for references to the last level cache.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"Core-originated cacheable demand requests that refer to LLC\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"LONGEST_LAT_CACHE.REFERENCE\",\n        \"PublicDescription\": \"This event counts requests originating from the core that reference a cache line in the last level cache.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources were LLC and cross-core snoop hits in on-pkg core cache.\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources were HitM responses from shared LLC.\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HITM\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources were LLC hit and cross-core snoop missed in on-pkg core cache.\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_MISS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources were hits in LLC without snoops required.\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_NONE\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources missed LLC but serviced from local dram.\",\n        \"EventCode\": \"0xD3\",\n        \"EventName\": \"MEM_LOAD_UOPS_LLC_MISS_RETIRED.LOCAL_DRAM\",\n        \"PublicDescription\": \"Retired load uops whose data source was local memory (cross-socket snoop not needed or missed).\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready.\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.HIT_LFB\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops with L1 cache hits as data sources.\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L1_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources following L1 data-cache miss.\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L1_MISS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops with L2 cache hits as data sources.\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L2_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops with L2 cache misses as data sources.\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L2_MISS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources were data hits in LLC without snoops required.\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.LLC_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Miss in last-level (L3) cache. Excludes Unknown data-source.\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.LLC_MISS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"All retired load uops. (Precise Event)\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x81\"\n    },\n    {\n        \"BriefDescription\": \"All retired store uops. (Precise Event)\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL_STORES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x82\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops with locked access. (Precise Event)\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOCK_LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x21\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops that split across a cacheline boundary. (Precise Event)\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.SPLIT_LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"Retired store uops that split across a cacheline boundary. (Precise Event)\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.SPLIT_STORES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x42\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops that miss the STLB. (Precise Event)\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.STLB_MISS_LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x11\"\n    },\n    {\n        \"BriefDescription\": \"Retired store uops that miss the STLB. (Precise Event)\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.STLB_MISS_STORES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x12\"\n    },\n    {\n        \"BriefDescription\": \"Demand and prefetch data reads\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"OFFCORE_REQUESTS.ALL_DATA_RD\",\n        \"PublicDescription\": \"Data read requests sent to uncore (demand and prefetch).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Cacheable and noncachaeble code read requests\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"OFFCORE_REQUESTS.DEMAND_CODE_RD\",\n        \"PublicDescription\": \"Demand code read requests sent to uncore.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read requests sent to uncore\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"OFFCORE_REQUESTS.DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Demand data read requests sent to uncore.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Demand RFO requests including regular RFOs, locks, ItoM\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"OFFCORE_REQUESTS.DEMAND_RFO\",\n        \"PublicDescription\": \"Demand RFO read requests sent to uncore, including regular RFOs, locks, ItoM.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Cases when offcore requests buffer cannot take more entries for core\",\n        \"EventCode\": \"0xB2\",\n        \"EventName\": \"OFFCORE_REQUESTS_BUFFER.SQ_FULL\",\n        \"PublicDescription\": \"Cases when offcore requests buffer cannot take more entries for core.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD\",\n        \"PublicDescription\": \"Offcore outstanding cacheable data read transactions in SQ to uncore. Set Cmask=1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD\",\n        \"PublicDescription\": \"Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_CODE_RD\",\n        \"PublicDescription\": \"Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO\",\n        \"PublicDescription\": \"Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD\",\n        \"PublicDescription\": \"Offcore outstanding Demand Code Read transactions in SQ to uncore. Set Cmask=1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Offcore outstanding Demand Data Read transactions in uncore queue.\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Offcore outstanding Demand Data Read transactions in SQ to uncore. Set Cmask=1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue\",\n        \"CounterMask\": \"6\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6\",\n        \"PublicDescription\": \"Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore outstanding RFO store transactions in SuperQueue (SQ), queue to uncore\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO\",\n        \"PublicDescription\": \"Offcore outstanding RFO store transactions in SQ to uncore. Set Cmask=1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch code reads that hit in the LLC\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_CODE_RD.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3f803c0244\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand & prefetch code reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_CODE_RD.LLC_HIT.NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1003c0244\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch data reads\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x000105B3\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch data reads that hit in the LLC\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3f803c0091\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand & prefetch data reads that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.LLC_HIT.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003c0091\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand & prefetch data reads that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.LLC_HIT.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x4003c0091\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand & prefetch data reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.LLC_HIT.NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1003c0091\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all data/code/rfo references (demand & prefetch)\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_READS.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x000107F7\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch prefetch RFOs\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_RFO.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x00010122\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch RFOs that hit in the LLC\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_RFO.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3f803c0122\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand & prefetch RFOs that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_RFO.LLC_HIT.NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1003c0122\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all writebacks from the core to the LLC\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.COREWB.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10008\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x00010004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads that hit in the LLC\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3f803c0004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand code reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_HIT.NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1003c0004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand data reads\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x00010001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand data reads that hit in the LLC\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3f803c0001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_HIT.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003c0001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_HIT.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x4003c0001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_HIT.NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1003c0001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand rfo's\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x00010002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand data writes (RFOs) that hit in the LLC\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3f803c0002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data writes (RFOs) that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003c0002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data writes (RFOs) that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT.NO_SNOOP_NEEDED\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1003c0002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts miscellaneous accesses that include port i/o, MMIO and uncacheable memory accesses. It also includes L2 hints sent to LLC to keep a line from being evicted out of the core caches\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.OTHER.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x18000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts requests where the address of an atomic lock instruction spans a cache line boundary or the lock instruction is executed on uncacheable address\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.SPLIT_LOCK_UC_LOCK.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10400\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts non-temporal stores\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.STREAMING_STORES.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10800\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Split locks in SQ\",\n        \"EventCode\": \"0xF4\",\n        \"EventName\": \"SQ_MISC.SPLIT_LOCK\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x10\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}