<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>tg3.h source code [linux-5.3.1/drivers/net/ethernet/broadcom/tg3.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="TG3_FLAGS,ring_info,tg3,tg3_bufmgr_config,tg3_ethtool_stats,tg3_ext_rx_buffer_desc,tg3_firmware_hdr,tg3_hw_stats,tg3_hw_status,tg3_internal_buffer_desc,tg3_link_config,tg3_napi,tg3_ocir,tg3_rx_buffer_desc,tg3_rx_prodring_set,tg3_tx_buffer_desc,tg3_tx_ring_info "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/drivers/net/ethernet/broadcom/tg3.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-5.3.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>ethernet</a>/<a href='./'>broadcom</a>/<a href='tg3.h.html'>tg3.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><i>/* $Id: tg3.h,v 1.37.2.32 2002/03/11 12:18:18 davem Exp $</i></td></tr>
<tr><th id="3">3</th><td><i> * tg3.h: Definitions for Broadcom Tigon3 ethernet driver.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (C) 2001, 2002, 2003, 2004 David S. Miller (davem@redhat.com)</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (C) 2001 Jeff Garzik (jgarzik@pobox.com)</i></td></tr>
<tr><th id="7">7</th><td><i> * Copyright (C) 2004 Sun Microsystems Inc.</i></td></tr>
<tr><th id="8">8</th><td><i> * Copyright (C) 2007-2016 Broadcom Corporation.</i></td></tr>
<tr><th id="9">9</th><td><i> * Copyright (C) 2016-2017 Broadcom Limited.</i></td></tr>
<tr><th id="10">10</th><td><i> * Copyright (C) 2018 Broadcom. All Rights Reserved. The term "Broadcom"</i></td></tr>
<tr><th id="11">11</th><td><i> * refers to Broadcom Inc. and/or its subsidiaries.</i></td></tr>
<tr><th id="12">12</th><td><i> */</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/_T3_H">_T3_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/_T3_H" data-ref="_M/_T3_H">_T3_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/TG3_64BIT_REG_HIGH" data-ref="_M/TG3_64BIT_REG_HIGH">TG3_64BIT_REG_HIGH</dfn>		0x00UL</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/TG3_64BIT_REG_LOW" data-ref="_M/TG3_64BIT_REG_LOW">TG3_64BIT_REG_LOW</dfn>		0x04UL</u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><i>/* Descriptor block info. */</i></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/TG3_BDINFO_HOST_ADDR" data-ref="_M/TG3_BDINFO_HOST_ADDR">TG3_BDINFO_HOST_ADDR</dfn>		0x0UL /* 64-bit */</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/TG3_BDINFO_MAXLEN_FLAGS" data-ref="_M/TG3_BDINFO_MAXLEN_FLAGS">TG3_BDINFO_MAXLEN_FLAGS</dfn>		0x8UL /* 32-bit */</u></td></tr>
<tr><th id="23">23</th><td><u>#define  <dfn class="macro" id="_M/BDINFO_FLAGS_USE_EXT_RECV" data-ref="_M/BDINFO_FLAGS_USE_EXT_RECV">BDINFO_FLAGS_USE_EXT_RECV</dfn>	 0x00000001 /* ext rx_buffer_desc */</u></td></tr>
<tr><th id="24">24</th><td><u>#define  <dfn class="macro" id="_M/BDINFO_FLAGS_DISABLED" data-ref="_M/BDINFO_FLAGS_DISABLED">BDINFO_FLAGS_DISABLED</dfn>		 0x00000002</u></td></tr>
<tr><th id="25">25</th><td><u>#define  <dfn class="macro" id="_M/BDINFO_FLAGS_MAXLEN_MASK" data-ref="_M/BDINFO_FLAGS_MAXLEN_MASK">BDINFO_FLAGS_MAXLEN_MASK</dfn>	 0xffff0000</u></td></tr>
<tr><th id="26">26</th><td><u>#define  <dfn class="macro" id="_M/BDINFO_FLAGS_MAXLEN_SHIFT" data-ref="_M/BDINFO_FLAGS_MAXLEN_SHIFT">BDINFO_FLAGS_MAXLEN_SHIFT</dfn>	 16</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/TG3_BDINFO_NIC_ADDR" data-ref="_M/TG3_BDINFO_NIC_ADDR">TG3_BDINFO_NIC_ADDR</dfn>		0xcUL /* 32-bit */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/TG3_BDINFO_SIZE" data-ref="_M/TG3_BDINFO_SIZE">TG3_BDINFO_SIZE</dfn>			0x10UL</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_STD_MAX_SIZE_5700" data-ref="_M/TG3_RX_STD_MAX_SIZE_5700">TG3_RX_STD_MAX_SIZE_5700</dfn>	512</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_STD_MAX_SIZE_5717" data-ref="_M/TG3_RX_STD_MAX_SIZE_5717">TG3_RX_STD_MAX_SIZE_5717</dfn>	2048</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_JMB_MAX_SIZE_5700" data-ref="_M/TG3_RX_JMB_MAX_SIZE_5700">TG3_RX_JMB_MAX_SIZE_5700</dfn>	256</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_JMB_MAX_SIZE_5717" data-ref="_M/TG3_RX_JMB_MAX_SIZE_5717">TG3_RX_JMB_MAX_SIZE_5717</dfn>	1024</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_RET_MAX_SIZE_5700" data-ref="_M/TG3_RX_RET_MAX_SIZE_5700">TG3_RX_RET_MAX_SIZE_5700</dfn>	1024</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_RET_MAX_SIZE_5705" data-ref="_M/TG3_RX_RET_MAX_SIZE_5705">TG3_RX_RET_MAX_SIZE_5705</dfn>	512</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_RET_MAX_SIZE_5717" data-ref="_M/TG3_RX_RET_MAX_SIZE_5717">TG3_RX_RET_MAX_SIZE_5717</dfn>	4096</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/TG3_RSS_INDIR_TBL_SIZE" data-ref="_M/TG3_RSS_INDIR_TBL_SIZE">TG3_RSS_INDIR_TBL_SIZE</dfn>		128</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/* First 256 bytes are a mirror of PCI config space. */</i></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_VENDOR" data-ref="_M/TG3PCI_VENDOR">TG3PCI_VENDOR</dfn>			0x00000000</u></td></tr>
<tr><th id="42">42</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_VENDOR_BROADCOM" data-ref="_M/TG3PCI_VENDOR_BROADCOM">TG3PCI_VENDOR_BROADCOM</dfn>		 0x14e4</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_DEVICE" data-ref="_M/TG3PCI_DEVICE">TG3PCI_DEVICE</dfn>			0x00000002</u></td></tr>
<tr><th id="44">44</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_1" data-ref="_M/TG3PCI_DEVICE_TIGON3_1">TG3PCI_DEVICE_TIGON3_1</dfn>		 0x1644 /* BCM5700 */</u></td></tr>
<tr><th id="45">45</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_2" data-ref="_M/TG3PCI_DEVICE_TIGON3_2">TG3PCI_DEVICE_TIGON3_2</dfn>		 0x1645 /* BCM5701 */</u></td></tr>
<tr><th id="46">46</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_3" data-ref="_M/TG3PCI_DEVICE_TIGON3_3">TG3PCI_DEVICE_TIGON3_3</dfn>		 0x1646 /* BCM5702 */</u></td></tr>
<tr><th id="47">47</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_4" data-ref="_M/TG3PCI_DEVICE_TIGON3_4">TG3PCI_DEVICE_TIGON3_4</dfn>		 0x1647 /* BCM5703 */</u></td></tr>
<tr><th id="48">48</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5761S" data-ref="_M/TG3PCI_DEVICE_TIGON3_5761S">TG3PCI_DEVICE_TIGON3_5761S</dfn>	 0x1688</u></td></tr>
<tr><th id="49">49</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5761SE" data-ref="_M/TG3PCI_DEVICE_TIGON3_5761SE">TG3PCI_DEVICE_TIGON3_5761SE</dfn>	 0x1689</u></td></tr>
<tr><th id="50">50</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57780" data-ref="_M/TG3PCI_DEVICE_TIGON3_57780">TG3PCI_DEVICE_TIGON3_57780</dfn>	 0x1692</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5787M" data-ref="_M/TG3PCI_DEVICE_TIGON3_5787M">TG3PCI_DEVICE_TIGON3_5787M</dfn>	 0x1693</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57760" data-ref="_M/TG3PCI_DEVICE_TIGON3_57760">TG3PCI_DEVICE_TIGON3_57760</dfn>	 0x1690</u></td></tr>
<tr><th id="53">53</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57790" data-ref="_M/TG3PCI_DEVICE_TIGON3_57790">TG3PCI_DEVICE_TIGON3_57790</dfn>	 0x1694</u></td></tr>
<tr><th id="54">54</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57788" data-ref="_M/TG3PCI_DEVICE_TIGON3_57788">TG3PCI_DEVICE_TIGON3_57788</dfn>	 0x1691</u></td></tr>
<tr><th id="55">55</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5785_G" data-ref="_M/TG3PCI_DEVICE_TIGON3_5785_G">TG3PCI_DEVICE_TIGON3_5785_G</dfn>	 0x1699 /* GPHY */</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5785_F" data-ref="_M/TG3PCI_DEVICE_TIGON3_5785_F">TG3PCI_DEVICE_TIGON3_5785_F</dfn>	 0x16a0 /* 10/100 only */</u></td></tr>
<tr><th id="57">57</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5717" data-ref="_M/TG3PCI_DEVICE_TIGON3_5717">TG3PCI_DEVICE_TIGON3_5717</dfn>	 0x1655</u></td></tr>
<tr><th id="58">58</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5717_C" data-ref="_M/TG3PCI_DEVICE_TIGON3_5717_C">TG3PCI_DEVICE_TIGON3_5717_C</dfn>	 0x1665</u></td></tr>
<tr><th id="59">59</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5718" data-ref="_M/TG3PCI_DEVICE_TIGON3_5718">TG3PCI_DEVICE_TIGON3_5718</dfn>	 0x1656</u></td></tr>
<tr><th id="60">60</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57781" data-ref="_M/TG3PCI_DEVICE_TIGON3_57781">TG3PCI_DEVICE_TIGON3_57781</dfn>	 0x16b1</u></td></tr>
<tr><th id="61">61</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57785" data-ref="_M/TG3PCI_DEVICE_TIGON3_57785">TG3PCI_DEVICE_TIGON3_57785</dfn>	 0x16b5</u></td></tr>
<tr><th id="62">62</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57761" data-ref="_M/TG3PCI_DEVICE_TIGON3_57761">TG3PCI_DEVICE_TIGON3_57761</dfn>	 0x16b0</u></td></tr>
<tr><th id="63">63</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57765" data-ref="_M/TG3PCI_DEVICE_TIGON3_57765">TG3PCI_DEVICE_TIGON3_57765</dfn>	 0x16b4</u></td></tr>
<tr><th id="64">64</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57791" data-ref="_M/TG3PCI_DEVICE_TIGON3_57791">TG3PCI_DEVICE_TIGON3_57791</dfn>	 0x16b2</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57795" data-ref="_M/TG3PCI_DEVICE_TIGON3_57795">TG3PCI_DEVICE_TIGON3_57795</dfn>	 0x16b6</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5719" data-ref="_M/TG3PCI_DEVICE_TIGON3_5719">TG3PCI_DEVICE_TIGON3_5719</dfn>	 0x1657</u></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5720" data-ref="_M/TG3PCI_DEVICE_TIGON3_5720">TG3PCI_DEVICE_TIGON3_5720</dfn>	 0x165f</u></td></tr>
<tr><th id="68">68</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57762" data-ref="_M/TG3PCI_DEVICE_TIGON3_57762">TG3PCI_DEVICE_TIGON3_57762</dfn>	 0x1682</u></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57766" data-ref="_M/TG3PCI_DEVICE_TIGON3_57766">TG3PCI_DEVICE_TIGON3_57766</dfn>	 0x1686</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57786" data-ref="_M/TG3PCI_DEVICE_TIGON3_57786">TG3PCI_DEVICE_TIGON3_57786</dfn>	 0x16b3</u></td></tr>
<tr><th id="71">71</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57782" data-ref="_M/TG3PCI_DEVICE_TIGON3_57782">TG3PCI_DEVICE_TIGON3_57782</dfn>	 0x16b7</u></td></tr>
<tr><th id="72">72</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5762" data-ref="_M/TG3PCI_DEVICE_TIGON3_5762">TG3PCI_DEVICE_TIGON3_5762</dfn>	 0x1687</u></td></tr>
<tr><th id="73">73</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5725" data-ref="_M/TG3PCI_DEVICE_TIGON3_5725">TG3PCI_DEVICE_TIGON3_5725</dfn>	 0x1643</u></td></tr>
<tr><th id="74">74</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_5727" data-ref="_M/TG3PCI_DEVICE_TIGON3_5727">TG3PCI_DEVICE_TIGON3_5727</dfn>	 0x16f3</u></td></tr>
<tr><th id="75">75</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57764" data-ref="_M/TG3PCI_DEVICE_TIGON3_57764">TG3PCI_DEVICE_TIGON3_57764</dfn>	 0x1642</u></td></tr>
<tr><th id="76">76</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57767" data-ref="_M/TG3PCI_DEVICE_TIGON3_57767">TG3PCI_DEVICE_TIGON3_57767</dfn>	 0x1683</u></td></tr>
<tr><th id="77">77</th><td><u>#define  <dfn class="macro" id="_M/TG3PCI_DEVICE_TIGON3_57787" data-ref="_M/TG3PCI_DEVICE_TIGON3_57787">TG3PCI_DEVICE_TIGON3_57787</dfn>	 0x1641</u></td></tr>
<tr><th id="78">78</th><td><i>/* 0x04 --&gt; 0x2c unused */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBVENDOR_ID_BROADCOM" data-ref="_M/TG3PCI_SUBVENDOR_ID_BROADCOM">TG3PCI_SUBVENDOR_ID_BROADCOM</dfn>		PCI_VENDOR_ID_BROADCOM</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95700A6" data-ref="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95700A6">TG3PCI_SUBDEVICE_ID_BROADCOM_95700A6</dfn>	0x1644</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95701A5" data-ref="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95701A5">TG3PCI_SUBDEVICE_ID_BROADCOM_95701A5</dfn>	0x0001</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95700T6" data-ref="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95700T6">TG3PCI_SUBDEVICE_ID_BROADCOM_95700T6</dfn>	0x0002</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95700A9" data-ref="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95700A9">TG3PCI_SUBDEVICE_ID_BROADCOM_95700A9</dfn>	0x0003</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95701T1" data-ref="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95701T1">TG3PCI_SUBDEVICE_ID_BROADCOM_95701T1</dfn>	0x0005</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95701T8" data-ref="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95701T8">TG3PCI_SUBDEVICE_ID_BROADCOM_95701T8</dfn>	0x0006</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95701A7" data-ref="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95701A7">TG3PCI_SUBDEVICE_ID_BROADCOM_95701A7</dfn>	0x0007</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95701A10" data-ref="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95701A10">TG3PCI_SUBDEVICE_ID_BROADCOM_95701A10</dfn>	0x0008</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95701A12" data-ref="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95701A12">TG3PCI_SUBDEVICE_ID_BROADCOM_95701A12</dfn>	0x8008</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX1" data-ref="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX1">TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX1</dfn>	0x0009</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX2" data-ref="_M/TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX2">TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX2</dfn>	0x8009</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBVENDOR_ID_3COM" data-ref="_M/TG3PCI_SUBVENDOR_ID_3COM">TG3PCI_SUBVENDOR_ID_3COM</dfn>		PCI_VENDOR_ID_3COM</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_3COM_3C996T" data-ref="_M/TG3PCI_SUBDEVICE_ID_3COM_3C996T">TG3PCI_SUBDEVICE_ID_3COM_3C996T</dfn>		0x1000</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_3COM_3C996BT" data-ref="_M/TG3PCI_SUBDEVICE_ID_3COM_3C996BT">TG3PCI_SUBDEVICE_ID_3COM_3C996BT</dfn>	0x1006</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_3COM_3C996SX" data-ref="_M/TG3PCI_SUBDEVICE_ID_3COM_3C996SX">TG3PCI_SUBDEVICE_ID_3COM_3C996SX</dfn>	0x1004</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_3COM_3C1000T" data-ref="_M/TG3PCI_SUBDEVICE_ID_3COM_3C1000T">TG3PCI_SUBDEVICE_ID_3COM_3C1000T</dfn>	0x1007</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_3COM_3C940BR01" data-ref="_M/TG3PCI_SUBDEVICE_ID_3COM_3C940BR01">TG3PCI_SUBDEVICE_ID_3COM_3C940BR01</dfn>	0x1008</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBVENDOR_ID_DELL" data-ref="_M/TG3PCI_SUBVENDOR_ID_DELL">TG3PCI_SUBVENDOR_ID_DELL</dfn>		PCI_VENDOR_ID_DELL</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_DELL_VIPER" data-ref="_M/TG3PCI_SUBDEVICE_ID_DELL_VIPER">TG3PCI_SUBDEVICE_ID_DELL_VIPER</dfn>		0x00d1</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_DELL_JAGUAR" data-ref="_M/TG3PCI_SUBDEVICE_ID_DELL_JAGUAR">TG3PCI_SUBDEVICE_ID_DELL_JAGUAR</dfn>		0x0106</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_DELL_MERLOT" data-ref="_M/TG3PCI_SUBDEVICE_ID_DELL_MERLOT">TG3PCI_SUBDEVICE_ID_DELL_MERLOT</dfn>		0x0109</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_DELL_SLIM_MERLOT" data-ref="_M/TG3PCI_SUBDEVICE_ID_DELL_SLIM_MERLOT">TG3PCI_SUBDEVICE_ID_DELL_SLIM_MERLOT</dfn>	0x010a</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_DELL_5762" data-ref="_M/TG3PCI_SUBDEVICE_ID_DELL_5762">TG3PCI_SUBDEVICE_ID_DELL_5762</dfn>		0x07f0</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBVENDOR_ID_COMPAQ" data-ref="_M/TG3PCI_SUBVENDOR_ID_COMPAQ">TG3PCI_SUBVENDOR_ID_COMPAQ</dfn>		PCI_VENDOR_ID_COMPAQ</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE" data-ref="_M/TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE">TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE</dfn>	0x007c</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE_2" data-ref="_M/TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE_2">TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE_2</dfn>	0x009a</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_COMPAQ_CHANGELING" data-ref="_M/TG3PCI_SUBDEVICE_ID_COMPAQ_CHANGELING">TG3PCI_SUBDEVICE_ID_COMPAQ_CHANGELING</dfn>	0x007d</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780" data-ref="_M/TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780">TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780</dfn>	0x0085</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780_2" data-ref="_M/TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780_2">TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780_2</dfn>	0x0099</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBVENDOR_ID_IBM" data-ref="_M/TG3PCI_SUBVENDOR_ID_IBM">TG3PCI_SUBVENDOR_ID_IBM</dfn>			PCI_VENDOR_ID_IBM</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_IBM_5703SAX2" data-ref="_M/TG3PCI_SUBDEVICE_ID_IBM_5703SAX2">TG3PCI_SUBDEVICE_ID_IBM_5703SAX2</dfn>	0x0281</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_ACER_57780_A" data-ref="_M/TG3PCI_SUBDEVICE_ID_ACER_57780_A">TG3PCI_SUBDEVICE_ID_ACER_57780_A</dfn>	0x0601</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_ACER_57780_B" data-ref="_M/TG3PCI_SUBDEVICE_ID_ACER_57780_B">TG3PCI_SUBDEVICE_ID_ACER_57780_B</dfn>	0x0612</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_SUBDEVICE_ID_LENOVO_5787M" data-ref="_M/TG3PCI_SUBDEVICE_ID_LENOVO_5787M">TG3PCI_SUBDEVICE_ID_LENOVO_5787M</dfn>	0x3056</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/* 0x30 --&gt; 0x64 unused */</i></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_MSI_DATA" data-ref="_M/TG3PCI_MSI_DATA">TG3PCI_MSI_DATA</dfn>			0x00000064</u></td></tr>
<tr><th id="117">117</th><td><i>/* 0x66 --&gt; 0x68 unused */</i></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_MISC_HOST_CTRL" data-ref="_M/TG3PCI_MISC_HOST_CTRL">TG3PCI_MISC_HOST_CTRL</dfn>		0x00000068</u></td></tr>
<tr><th id="119">119</th><td><u>#define  <dfn class="macro" id="_M/MISC_HOST_CTRL_CLEAR_INT" data-ref="_M/MISC_HOST_CTRL_CLEAR_INT">MISC_HOST_CTRL_CLEAR_INT</dfn>	 0x00000001</u></td></tr>
<tr><th id="120">120</th><td><u>#define  <dfn class="macro" id="_M/MISC_HOST_CTRL_MASK_PCI_INT" data-ref="_M/MISC_HOST_CTRL_MASK_PCI_INT">MISC_HOST_CTRL_MASK_PCI_INT</dfn>	 0x00000002</u></td></tr>
<tr><th id="121">121</th><td><u>#define  <dfn class="macro" id="_M/MISC_HOST_CTRL_BYTE_SWAP" data-ref="_M/MISC_HOST_CTRL_BYTE_SWAP">MISC_HOST_CTRL_BYTE_SWAP</dfn>	 0x00000004</u></td></tr>
<tr><th id="122">122</th><td><u>#define  <dfn class="macro" id="_M/MISC_HOST_CTRL_WORD_SWAP" data-ref="_M/MISC_HOST_CTRL_WORD_SWAP">MISC_HOST_CTRL_WORD_SWAP</dfn>	 0x00000008</u></td></tr>
<tr><th id="123">123</th><td><u>#define  <dfn class="macro" id="_M/MISC_HOST_CTRL_PCISTATE_RW" data-ref="_M/MISC_HOST_CTRL_PCISTATE_RW">MISC_HOST_CTRL_PCISTATE_RW</dfn>	 0x00000010</u></td></tr>
<tr><th id="124">124</th><td><u>#define  <dfn class="macro" id="_M/MISC_HOST_CTRL_CLKREG_RW" data-ref="_M/MISC_HOST_CTRL_CLKREG_RW">MISC_HOST_CTRL_CLKREG_RW</dfn>	 0x00000020</u></td></tr>
<tr><th id="125">125</th><td><u>#define  <dfn class="macro" id="_M/MISC_HOST_CTRL_REGWORD_SWAP" data-ref="_M/MISC_HOST_CTRL_REGWORD_SWAP">MISC_HOST_CTRL_REGWORD_SWAP</dfn>	 0x00000040</u></td></tr>
<tr><th id="126">126</th><td><u>#define  <dfn class="macro" id="_M/MISC_HOST_CTRL_INDIR_ACCESS" data-ref="_M/MISC_HOST_CTRL_INDIR_ACCESS">MISC_HOST_CTRL_INDIR_ACCESS</dfn>	 0x00000080</u></td></tr>
<tr><th id="127">127</th><td><u>#define  <dfn class="macro" id="_M/MISC_HOST_CTRL_IRQ_MASK_MODE" data-ref="_M/MISC_HOST_CTRL_IRQ_MASK_MODE">MISC_HOST_CTRL_IRQ_MASK_MODE</dfn>	 0x00000100</u></td></tr>
<tr><th id="128">128</th><td><u>#define  <dfn class="macro" id="_M/MISC_HOST_CTRL_TAGGED_STATUS" data-ref="_M/MISC_HOST_CTRL_TAGGED_STATUS">MISC_HOST_CTRL_TAGGED_STATUS</dfn>	 0x00000200</u></td></tr>
<tr><th id="129">129</th><td><u>#define  <dfn class="macro" id="_M/MISC_HOST_CTRL_CHIPREV" data-ref="_M/MISC_HOST_CTRL_CHIPREV">MISC_HOST_CTRL_CHIPREV</dfn>		 0xffff0000</u></td></tr>
<tr><th id="130">130</th><td><u>#define  <dfn class="macro" id="_M/MISC_HOST_CTRL_CHIPREV_SHIFT" data-ref="_M/MISC_HOST_CTRL_CHIPREV_SHIFT">MISC_HOST_CTRL_CHIPREV_SHIFT</dfn>	 16</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5700_A0" data-ref="_M/CHIPREV_ID_5700_A0">CHIPREV_ID_5700_A0</dfn>		 0x7000</u></td></tr>
<tr><th id="133">133</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5700_A1" data-ref="_M/CHIPREV_ID_5700_A1">CHIPREV_ID_5700_A1</dfn>		 0x7001</u></td></tr>
<tr><th id="134">134</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5700_B0" data-ref="_M/CHIPREV_ID_5700_B0">CHIPREV_ID_5700_B0</dfn>		 0x7100</u></td></tr>
<tr><th id="135">135</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5700_B1" data-ref="_M/CHIPREV_ID_5700_B1">CHIPREV_ID_5700_B1</dfn>		 0x7101</u></td></tr>
<tr><th id="136">136</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5700_B3" data-ref="_M/CHIPREV_ID_5700_B3">CHIPREV_ID_5700_B3</dfn>		 0x7102</u></td></tr>
<tr><th id="137">137</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5700_ALTIMA" data-ref="_M/CHIPREV_ID_5700_ALTIMA">CHIPREV_ID_5700_ALTIMA</dfn>		 0x7104</u></td></tr>
<tr><th id="138">138</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5700_C0" data-ref="_M/CHIPREV_ID_5700_C0">CHIPREV_ID_5700_C0</dfn>		 0x7200</u></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5701_A0" data-ref="_M/CHIPREV_ID_5701_A0">CHIPREV_ID_5701_A0</dfn>		 0x0000</u></td></tr>
<tr><th id="140">140</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5701_B0" data-ref="_M/CHIPREV_ID_5701_B0">CHIPREV_ID_5701_B0</dfn>		 0x0100</u></td></tr>
<tr><th id="141">141</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5701_B2" data-ref="_M/CHIPREV_ID_5701_B2">CHIPREV_ID_5701_B2</dfn>		 0x0102</u></td></tr>
<tr><th id="142">142</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5701_B5" data-ref="_M/CHIPREV_ID_5701_B5">CHIPREV_ID_5701_B5</dfn>		 0x0105</u></td></tr>
<tr><th id="143">143</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5703_A0" data-ref="_M/CHIPREV_ID_5703_A0">CHIPREV_ID_5703_A0</dfn>		 0x1000</u></td></tr>
<tr><th id="144">144</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5703_A1" data-ref="_M/CHIPREV_ID_5703_A1">CHIPREV_ID_5703_A1</dfn>		 0x1001</u></td></tr>
<tr><th id="145">145</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5703_A2" data-ref="_M/CHIPREV_ID_5703_A2">CHIPREV_ID_5703_A2</dfn>		 0x1002</u></td></tr>
<tr><th id="146">146</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5703_A3" data-ref="_M/CHIPREV_ID_5703_A3">CHIPREV_ID_5703_A3</dfn>		 0x1003</u></td></tr>
<tr><th id="147">147</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5704_A0" data-ref="_M/CHIPREV_ID_5704_A0">CHIPREV_ID_5704_A0</dfn>		 0x2000</u></td></tr>
<tr><th id="148">148</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5704_A1" data-ref="_M/CHIPREV_ID_5704_A1">CHIPREV_ID_5704_A1</dfn>		 0x2001</u></td></tr>
<tr><th id="149">149</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5704_A2" data-ref="_M/CHIPREV_ID_5704_A2">CHIPREV_ID_5704_A2</dfn>		 0x2002</u></td></tr>
<tr><th id="150">150</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5704_A3" data-ref="_M/CHIPREV_ID_5704_A3">CHIPREV_ID_5704_A3</dfn>		 0x2003</u></td></tr>
<tr><th id="151">151</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5705_A0" data-ref="_M/CHIPREV_ID_5705_A0">CHIPREV_ID_5705_A0</dfn>		 0x3000</u></td></tr>
<tr><th id="152">152</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5705_A1" data-ref="_M/CHIPREV_ID_5705_A1">CHIPREV_ID_5705_A1</dfn>		 0x3001</u></td></tr>
<tr><th id="153">153</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5705_A2" data-ref="_M/CHIPREV_ID_5705_A2">CHIPREV_ID_5705_A2</dfn>		 0x3002</u></td></tr>
<tr><th id="154">154</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5705_A3" data-ref="_M/CHIPREV_ID_5705_A3">CHIPREV_ID_5705_A3</dfn>		 0x3003</u></td></tr>
<tr><th id="155">155</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5750_A0" data-ref="_M/CHIPREV_ID_5750_A0">CHIPREV_ID_5750_A0</dfn>		 0x4000</u></td></tr>
<tr><th id="156">156</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5750_A1" data-ref="_M/CHIPREV_ID_5750_A1">CHIPREV_ID_5750_A1</dfn>		 0x4001</u></td></tr>
<tr><th id="157">157</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5750_A3" data-ref="_M/CHIPREV_ID_5750_A3">CHIPREV_ID_5750_A3</dfn>		 0x4003</u></td></tr>
<tr><th id="158">158</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5750_C2" data-ref="_M/CHIPREV_ID_5750_C2">CHIPREV_ID_5750_C2</dfn>		 0x4202</u></td></tr>
<tr><th id="159">159</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5752_A0_HW" data-ref="_M/CHIPREV_ID_5752_A0_HW">CHIPREV_ID_5752_A0_HW</dfn>		 0x5000</u></td></tr>
<tr><th id="160">160</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5752_A0" data-ref="_M/CHIPREV_ID_5752_A0">CHIPREV_ID_5752_A0</dfn>		 0x6000</u></td></tr>
<tr><th id="161">161</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5752_A1" data-ref="_M/CHIPREV_ID_5752_A1">CHIPREV_ID_5752_A1</dfn>		 0x6001</u></td></tr>
<tr><th id="162">162</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5714_A2" data-ref="_M/CHIPREV_ID_5714_A2">CHIPREV_ID_5714_A2</dfn>		 0x9002</u></td></tr>
<tr><th id="163">163</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5906_A1" data-ref="_M/CHIPREV_ID_5906_A1">CHIPREV_ID_5906_A1</dfn>		 0xc001</u></td></tr>
<tr><th id="164">164</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_57780_A0" data-ref="_M/CHIPREV_ID_57780_A0">CHIPREV_ID_57780_A0</dfn>		 0x57780000</u></td></tr>
<tr><th id="165">165</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_57780_A1" data-ref="_M/CHIPREV_ID_57780_A1">CHIPREV_ID_57780_A1</dfn>		 0x57780001</u></td></tr>
<tr><th id="166">166</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5717_A0" data-ref="_M/CHIPREV_ID_5717_A0">CHIPREV_ID_5717_A0</dfn>		 0x05717000</u></td></tr>
<tr><th id="167">167</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5717_C0" data-ref="_M/CHIPREV_ID_5717_C0">CHIPREV_ID_5717_C0</dfn>		 0x05717200</u></td></tr>
<tr><th id="168">168</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_57765_A0" data-ref="_M/CHIPREV_ID_57765_A0">CHIPREV_ID_57765_A0</dfn>		 0x57785000</u></td></tr>
<tr><th id="169">169</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5719_A0" data-ref="_M/CHIPREV_ID_5719_A0">CHIPREV_ID_5719_A0</dfn>		 0x05719000</u></td></tr>
<tr><th id="170">170</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5720_A0" data-ref="_M/CHIPREV_ID_5720_A0">CHIPREV_ID_5720_A0</dfn>		 0x05720000</u></td></tr>
<tr><th id="171">171</th><td><u>#define  <dfn class="macro" id="_M/CHIPREV_ID_5762_A0" data-ref="_M/CHIPREV_ID_5762_A0">CHIPREV_ID_5762_A0</dfn>		 0x05762000</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5700" data-ref="_M/ASIC_REV_5700">ASIC_REV_5700</dfn>			 0x07</u></td></tr>
<tr><th id="174">174</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5701" data-ref="_M/ASIC_REV_5701">ASIC_REV_5701</dfn>			 0x00</u></td></tr>
<tr><th id="175">175</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5703" data-ref="_M/ASIC_REV_5703">ASIC_REV_5703</dfn>			 0x01</u></td></tr>
<tr><th id="176">176</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5704" data-ref="_M/ASIC_REV_5704">ASIC_REV_5704</dfn>			 0x02</u></td></tr>
<tr><th id="177">177</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5705" data-ref="_M/ASIC_REV_5705">ASIC_REV_5705</dfn>			 0x03</u></td></tr>
<tr><th id="178">178</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5750" data-ref="_M/ASIC_REV_5750">ASIC_REV_5750</dfn>			 0x04</u></td></tr>
<tr><th id="179">179</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5752" data-ref="_M/ASIC_REV_5752">ASIC_REV_5752</dfn>			 0x06</u></td></tr>
<tr><th id="180">180</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5780" data-ref="_M/ASIC_REV_5780">ASIC_REV_5780</dfn>			 0x08</u></td></tr>
<tr><th id="181">181</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5714" data-ref="_M/ASIC_REV_5714">ASIC_REV_5714</dfn>			 0x09</u></td></tr>
<tr><th id="182">182</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5755" data-ref="_M/ASIC_REV_5755">ASIC_REV_5755</dfn>			 0x0a</u></td></tr>
<tr><th id="183">183</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5787" data-ref="_M/ASIC_REV_5787">ASIC_REV_5787</dfn>			 0x0b</u></td></tr>
<tr><th id="184">184</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5906" data-ref="_M/ASIC_REV_5906">ASIC_REV_5906</dfn>			 0x0c</u></td></tr>
<tr><th id="185">185</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_USE_PROD_ID_REG" data-ref="_M/ASIC_REV_USE_PROD_ID_REG">ASIC_REV_USE_PROD_ID_REG</dfn>	 0x0f</u></td></tr>
<tr><th id="186">186</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5784" data-ref="_M/ASIC_REV_5784">ASIC_REV_5784</dfn>			 0x5784</u></td></tr>
<tr><th id="187">187</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5761" data-ref="_M/ASIC_REV_5761">ASIC_REV_5761</dfn>			 0x5761</u></td></tr>
<tr><th id="188">188</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5785" data-ref="_M/ASIC_REV_5785">ASIC_REV_5785</dfn>			 0x5785</u></td></tr>
<tr><th id="189">189</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_57780" data-ref="_M/ASIC_REV_57780">ASIC_REV_57780</dfn>		 0x57780</u></td></tr>
<tr><th id="190">190</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5717" data-ref="_M/ASIC_REV_5717">ASIC_REV_5717</dfn>			 0x5717</u></td></tr>
<tr><th id="191">191</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_57765" data-ref="_M/ASIC_REV_57765">ASIC_REV_57765</dfn>		 0x57785</u></td></tr>
<tr><th id="192">192</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5719" data-ref="_M/ASIC_REV_5719">ASIC_REV_5719</dfn>			 0x5719</u></td></tr>
<tr><th id="193">193</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5720" data-ref="_M/ASIC_REV_5720">ASIC_REV_5720</dfn>			 0x5720</u></td></tr>
<tr><th id="194">194</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_57766" data-ref="_M/ASIC_REV_57766">ASIC_REV_57766</dfn>		 0x57766</u></td></tr>
<tr><th id="195">195</th><td><u>#define   <dfn class="macro" id="_M/ASIC_REV_5762" data-ref="_M/ASIC_REV_5762">ASIC_REV_5762</dfn>			 0x5762</u></td></tr>
<tr><th id="196">196</th><td><u>#define   <dfn class="macro" id="_M/CHIPREV_5700_AX" data-ref="_M/CHIPREV_5700_AX">CHIPREV_5700_AX</dfn>		 0x70</u></td></tr>
<tr><th id="197">197</th><td><u>#define   <dfn class="macro" id="_M/CHIPREV_5700_BX" data-ref="_M/CHIPREV_5700_BX">CHIPREV_5700_BX</dfn>		 0x71</u></td></tr>
<tr><th id="198">198</th><td><u>#define   <dfn class="macro" id="_M/CHIPREV_5700_CX" data-ref="_M/CHIPREV_5700_CX">CHIPREV_5700_CX</dfn>		 0x72</u></td></tr>
<tr><th id="199">199</th><td><u>#define   <dfn class="macro" id="_M/CHIPREV_5701_AX" data-ref="_M/CHIPREV_5701_AX">CHIPREV_5701_AX</dfn>		 0x00</u></td></tr>
<tr><th id="200">200</th><td><u>#define   <dfn class="macro" id="_M/CHIPREV_5703_AX" data-ref="_M/CHIPREV_5703_AX">CHIPREV_5703_AX</dfn>		 0x10</u></td></tr>
<tr><th id="201">201</th><td><u>#define   <dfn class="macro" id="_M/CHIPREV_5704_AX" data-ref="_M/CHIPREV_5704_AX">CHIPREV_5704_AX</dfn>		 0x20</u></td></tr>
<tr><th id="202">202</th><td><u>#define   <dfn class="macro" id="_M/CHIPREV_5704_BX" data-ref="_M/CHIPREV_5704_BX">CHIPREV_5704_BX</dfn>		 0x21</u></td></tr>
<tr><th id="203">203</th><td><u>#define   <dfn class="macro" id="_M/CHIPREV_5750_AX" data-ref="_M/CHIPREV_5750_AX">CHIPREV_5750_AX</dfn>		 0x40</u></td></tr>
<tr><th id="204">204</th><td><u>#define   <dfn class="macro" id="_M/CHIPREV_5750_BX" data-ref="_M/CHIPREV_5750_BX">CHIPREV_5750_BX</dfn>		 0x41</u></td></tr>
<tr><th id="205">205</th><td><u>#define   <dfn class="macro" id="_M/CHIPREV_5784_AX" data-ref="_M/CHIPREV_5784_AX">CHIPREV_5784_AX</dfn>		 0x57840</u></td></tr>
<tr><th id="206">206</th><td><u>#define   <dfn class="macro" id="_M/CHIPREV_5761_AX" data-ref="_M/CHIPREV_5761_AX">CHIPREV_5761_AX</dfn>		 0x57610</u></td></tr>
<tr><th id="207">207</th><td><u>#define   <dfn class="macro" id="_M/CHIPREV_57765_AX" data-ref="_M/CHIPREV_57765_AX">CHIPREV_57765_AX</dfn>		 0x577650</u></td></tr>
<tr><th id="208">208</th><td><u>#define   <dfn class="macro" id="_M/METAL_REV_A0" data-ref="_M/METAL_REV_A0">METAL_REV_A0</dfn>			 0x00</u></td></tr>
<tr><th id="209">209</th><td><u>#define   <dfn class="macro" id="_M/METAL_REV_A1" data-ref="_M/METAL_REV_A1">METAL_REV_A1</dfn>			 0x01</u></td></tr>
<tr><th id="210">210</th><td><u>#define   <dfn class="macro" id="_M/METAL_REV_B0" data-ref="_M/METAL_REV_B0">METAL_REV_B0</dfn>			 0x00</u></td></tr>
<tr><th id="211">211</th><td><u>#define   <dfn class="macro" id="_M/METAL_REV_B1" data-ref="_M/METAL_REV_B1">METAL_REV_B1</dfn>			 0x01</u></td></tr>
<tr><th id="212">212</th><td><u>#define   <dfn class="macro" id="_M/METAL_REV_B2" data-ref="_M/METAL_REV_B2">METAL_REV_B2</dfn>			 0x02</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_DMA_RW_CTRL" data-ref="_M/TG3PCI_DMA_RW_CTRL">TG3PCI_DMA_RW_CTRL</dfn>		0x0000006c</u></td></tr>
<tr><th id="214">214</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_DIS_CACHE_ALIGNMENT" data-ref="_M/DMA_RWCTRL_DIS_CACHE_ALIGNMENT">DMA_RWCTRL_DIS_CACHE_ALIGNMENT</dfn>  0x00000001</u></td></tr>
<tr><th id="215">215</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_TAGGED_STAT_WA" data-ref="_M/DMA_RWCTRL_TAGGED_STAT_WA">DMA_RWCTRL_TAGGED_STAT_WA</dfn>	 0x00000080</u></td></tr>
<tr><th id="216">216</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_CRDRDR_RDMA_MRRS_MSK" data-ref="_M/DMA_RWCTRL_CRDRDR_RDMA_MRRS_MSK">DMA_RWCTRL_CRDRDR_RDMA_MRRS_MSK</dfn> 0x00000380</u></td></tr>
<tr><th id="217">217</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_BNDRY_MASK" data-ref="_M/DMA_RWCTRL_READ_BNDRY_MASK">DMA_RWCTRL_READ_BNDRY_MASK</dfn>	 0x00000700</u></td></tr>
<tr><th id="218">218</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_BNDRY_DISAB" data-ref="_M/DMA_RWCTRL_READ_BNDRY_DISAB">DMA_RWCTRL_READ_BNDRY_DISAB</dfn>	 0x00000000</u></td></tr>
<tr><th id="219">219</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_BNDRY_16" data-ref="_M/DMA_RWCTRL_READ_BNDRY_16">DMA_RWCTRL_READ_BNDRY_16</dfn>	 0x00000100</u></td></tr>
<tr><th id="220">220</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_BNDRY_128_PCIX" data-ref="_M/DMA_RWCTRL_READ_BNDRY_128_PCIX">DMA_RWCTRL_READ_BNDRY_128_PCIX</dfn>	 0x00000100</u></td></tr>
<tr><th id="221">221</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_BNDRY_32" data-ref="_M/DMA_RWCTRL_READ_BNDRY_32">DMA_RWCTRL_READ_BNDRY_32</dfn>	 0x00000200</u></td></tr>
<tr><th id="222">222</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_BNDRY_256_PCIX" data-ref="_M/DMA_RWCTRL_READ_BNDRY_256_PCIX">DMA_RWCTRL_READ_BNDRY_256_PCIX</dfn>	 0x00000200</u></td></tr>
<tr><th id="223">223</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_BNDRY_64" data-ref="_M/DMA_RWCTRL_READ_BNDRY_64">DMA_RWCTRL_READ_BNDRY_64</dfn>	 0x00000300</u></td></tr>
<tr><th id="224">224</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_BNDRY_384_PCIX" data-ref="_M/DMA_RWCTRL_READ_BNDRY_384_PCIX">DMA_RWCTRL_READ_BNDRY_384_PCIX</dfn>	 0x00000300</u></td></tr>
<tr><th id="225">225</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_BNDRY_128" data-ref="_M/DMA_RWCTRL_READ_BNDRY_128">DMA_RWCTRL_READ_BNDRY_128</dfn>	 0x00000400</u></td></tr>
<tr><th id="226">226</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_BNDRY_256" data-ref="_M/DMA_RWCTRL_READ_BNDRY_256">DMA_RWCTRL_READ_BNDRY_256</dfn>	 0x00000500</u></td></tr>
<tr><th id="227">227</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_BNDRY_512" data-ref="_M/DMA_RWCTRL_READ_BNDRY_512">DMA_RWCTRL_READ_BNDRY_512</dfn>	 0x00000600</u></td></tr>
<tr><th id="228">228</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_BNDRY_1024" data-ref="_M/DMA_RWCTRL_READ_BNDRY_1024">DMA_RWCTRL_READ_BNDRY_1024</dfn>	 0x00000700</u></td></tr>
<tr><th id="229">229</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_MASK" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_MASK">DMA_RWCTRL_WRITE_BNDRY_MASK</dfn>	 0x00003800</u></td></tr>
<tr><th id="230">230</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_DISAB" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_DISAB">DMA_RWCTRL_WRITE_BNDRY_DISAB</dfn>	 0x00000000</u></td></tr>
<tr><th id="231">231</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_16" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_16">DMA_RWCTRL_WRITE_BNDRY_16</dfn>	 0x00000800</u></td></tr>
<tr><th id="232">232</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_128_PCIX" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_128_PCIX">DMA_RWCTRL_WRITE_BNDRY_128_PCIX</dfn> 0x00000800</u></td></tr>
<tr><th id="233">233</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_32" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_32">DMA_RWCTRL_WRITE_BNDRY_32</dfn>	 0x00001000</u></td></tr>
<tr><th id="234">234</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_256_PCIX" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_256_PCIX">DMA_RWCTRL_WRITE_BNDRY_256_PCIX</dfn> 0x00001000</u></td></tr>
<tr><th id="235">235</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_64" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_64">DMA_RWCTRL_WRITE_BNDRY_64</dfn>	 0x00001800</u></td></tr>
<tr><th id="236">236</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_384_PCIX" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_384_PCIX">DMA_RWCTRL_WRITE_BNDRY_384_PCIX</dfn> 0x00001800</u></td></tr>
<tr><th id="237">237</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_128" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_128">DMA_RWCTRL_WRITE_BNDRY_128</dfn>	 0x00002000</u></td></tr>
<tr><th id="238">238</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_256" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_256">DMA_RWCTRL_WRITE_BNDRY_256</dfn>	 0x00002800</u></td></tr>
<tr><th id="239">239</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_512" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_512">DMA_RWCTRL_WRITE_BNDRY_512</dfn>	 0x00003000</u></td></tr>
<tr><th id="240">240</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_1024" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_1024">DMA_RWCTRL_WRITE_BNDRY_1024</dfn>	 0x00003800</u></td></tr>
<tr><th id="241">241</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_ONE_DMA" data-ref="_M/DMA_RWCTRL_ONE_DMA">DMA_RWCTRL_ONE_DMA</dfn>		 0x00004000</u></td></tr>
<tr><th id="242">242</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_WATER" data-ref="_M/DMA_RWCTRL_READ_WATER">DMA_RWCTRL_READ_WATER</dfn>		 0x00070000</u></td></tr>
<tr><th id="243">243</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_READ_WATER_SHIFT" data-ref="_M/DMA_RWCTRL_READ_WATER_SHIFT">DMA_RWCTRL_READ_WATER_SHIFT</dfn>	 16</u></td></tr>
<tr><th id="244">244</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_WATER" data-ref="_M/DMA_RWCTRL_WRITE_WATER">DMA_RWCTRL_WRITE_WATER</dfn>		 0x00380000</u></td></tr>
<tr><th id="245">245</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_WATER_SHIFT" data-ref="_M/DMA_RWCTRL_WRITE_WATER_SHIFT">DMA_RWCTRL_WRITE_WATER_SHIFT</dfn>	 19</u></td></tr>
<tr><th id="246">246</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_USE_MEM_READ_MULT" data-ref="_M/DMA_RWCTRL_USE_MEM_READ_MULT">DMA_RWCTRL_USE_MEM_READ_MULT</dfn>	 0x00400000</u></td></tr>
<tr><th id="247">247</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_ASSERT_ALL_BE" data-ref="_M/DMA_RWCTRL_ASSERT_ALL_BE">DMA_RWCTRL_ASSERT_ALL_BE</dfn>	 0x00800000</u></td></tr>
<tr><th id="248">248</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_PCI_READ_CMD" data-ref="_M/DMA_RWCTRL_PCI_READ_CMD">DMA_RWCTRL_PCI_READ_CMD</dfn>	 0x0f000000</u></td></tr>
<tr><th id="249">249</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_PCI_READ_CMD_SHIFT" data-ref="_M/DMA_RWCTRL_PCI_READ_CMD_SHIFT">DMA_RWCTRL_PCI_READ_CMD_SHIFT</dfn>	 24</u></td></tr>
<tr><th id="250">250</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_PCI_WRITE_CMD" data-ref="_M/DMA_RWCTRL_PCI_WRITE_CMD">DMA_RWCTRL_PCI_WRITE_CMD</dfn>	 0xf0000000</u></td></tr>
<tr><th id="251">251</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_PCI_WRITE_CMD_SHIFT" data-ref="_M/DMA_RWCTRL_PCI_WRITE_CMD_SHIFT">DMA_RWCTRL_PCI_WRITE_CMD_SHIFT</dfn>	 28</u></td></tr>
<tr><th id="252">252</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_64_PCIE" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_64_PCIE">DMA_RWCTRL_WRITE_BNDRY_64_PCIE</dfn>	 0x10000000</u></td></tr>
<tr><th id="253">253</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_128_PCIE" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_128_PCIE">DMA_RWCTRL_WRITE_BNDRY_128_PCIE</dfn> 0x30000000</u></td></tr>
<tr><th id="254">254</th><td><u>#define  <dfn class="macro" id="_M/DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE" data-ref="_M/DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE">DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE</dfn> 0x70000000</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_PCISTATE" data-ref="_M/TG3PCI_PCISTATE">TG3PCI_PCISTATE</dfn>			0x00000070</u></td></tr>
<tr><th id="256">256</th><td><u>#define  <dfn class="macro" id="_M/PCISTATE_FORCE_RESET" data-ref="_M/PCISTATE_FORCE_RESET">PCISTATE_FORCE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="257">257</th><td><u>#define  <dfn class="macro" id="_M/PCISTATE_INT_NOT_ACTIVE" data-ref="_M/PCISTATE_INT_NOT_ACTIVE">PCISTATE_INT_NOT_ACTIVE</dfn>	 0x00000002</u></td></tr>
<tr><th id="258">258</th><td><u>#define  <dfn class="macro" id="_M/PCISTATE_CONV_PCI_MODE" data-ref="_M/PCISTATE_CONV_PCI_MODE">PCISTATE_CONV_PCI_MODE</dfn>		 0x00000004</u></td></tr>
<tr><th id="259">259</th><td><u>#define  <dfn class="macro" id="_M/PCISTATE_BUS_SPEED_HIGH" data-ref="_M/PCISTATE_BUS_SPEED_HIGH">PCISTATE_BUS_SPEED_HIGH</dfn>	 0x00000008</u></td></tr>
<tr><th id="260">260</th><td><u>#define  <dfn class="macro" id="_M/PCISTATE_BUS_32BIT" data-ref="_M/PCISTATE_BUS_32BIT">PCISTATE_BUS_32BIT</dfn>		 0x00000010</u></td></tr>
<tr><th id="261">261</th><td><u>#define  <dfn class="macro" id="_M/PCISTATE_ROM_ENABLE" data-ref="_M/PCISTATE_ROM_ENABLE">PCISTATE_ROM_ENABLE</dfn>		 0x00000020</u></td></tr>
<tr><th id="262">262</th><td><u>#define  <dfn class="macro" id="_M/PCISTATE_ROM_RETRY_ENABLE" data-ref="_M/PCISTATE_ROM_RETRY_ENABLE">PCISTATE_ROM_RETRY_ENABLE</dfn>	 0x00000040</u></td></tr>
<tr><th id="263">263</th><td><u>#define  <dfn class="macro" id="_M/PCISTATE_FLAT_VIEW" data-ref="_M/PCISTATE_FLAT_VIEW">PCISTATE_FLAT_VIEW</dfn>		 0x00000100</u></td></tr>
<tr><th id="264">264</th><td><u>#define  <dfn class="macro" id="_M/PCISTATE_RETRY_SAME_DMA" data-ref="_M/PCISTATE_RETRY_SAME_DMA">PCISTATE_RETRY_SAME_DMA</dfn>	 0x00002000</u></td></tr>
<tr><th id="265">265</th><td><u>#define  <dfn class="macro" id="_M/PCISTATE_ALLOW_APE_CTLSPC_WR" data-ref="_M/PCISTATE_ALLOW_APE_CTLSPC_WR">PCISTATE_ALLOW_APE_CTLSPC_WR</dfn>	 0x00010000</u></td></tr>
<tr><th id="266">266</th><td><u>#define  <dfn class="macro" id="_M/PCISTATE_ALLOW_APE_SHMEM_WR" data-ref="_M/PCISTATE_ALLOW_APE_SHMEM_WR">PCISTATE_ALLOW_APE_SHMEM_WR</dfn>	 0x00020000</u></td></tr>
<tr><th id="267">267</th><td><u>#define  <dfn class="macro" id="_M/PCISTATE_ALLOW_APE_PSPACE_WR" data-ref="_M/PCISTATE_ALLOW_APE_PSPACE_WR">PCISTATE_ALLOW_APE_PSPACE_WR</dfn>	 0x00040000</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_CLOCK_CTRL" data-ref="_M/TG3PCI_CLOCK_CTRL">TG3PCI_CLOCK_CTRL</dfn>		0x00000074</u></td></tr>
<tr><th id="269">269</th><td><u>#define  <dfn class="macro" id="_M/CLOCK_CTRL_CORECLK_DISABLE" data-ref="_M/CLOCK_CTRL_CORECLK_DISABLE">CLOCK_CTRL_CORECLK_DISABLE</dfn>	 0x00000200</u></td></tr>
<tr><th id="270">270</th><td><u>#define  <dfn class="macro" id="_M/CLOCK_CTRL_RXCLK_DISABLE" data-ref="_M/CLOCK_CTRL_RXCLK_DISABLE">CLOCK_CTRL_RXCLK_DISABLE</dfn>	 0x00000400</u></td></tr>
<tr><th id="271">271</th><td><u>#define  <dfn class="macro" id="_M/CLOCK_CTRL_TXCLK_DISABLE" data-ref="_M/CLOCK_CTRL_TXCLK_DISABLE">CLOCK_CTRL_TXCLK_DISABLE</dfn>	 0x00000800</u></td></tr>
<tr><th id="272">272</th><td><u>#define  <dfn class="macro" id="_M/CLOCK_CTRL_ALTCLK" data-ref="_M/CLOCK_CTRL_ALTCLK">CLOCK_CTRL_ALTCLK</dfn>		 0x00001000</u></td></tr>
<tr><th id="273">273</th><td><u>#define  <dfn class="macro" id="_M/CLOCK_CTRL_PWRDOWN_PLL133" data-ref="_M/CLOCK_CTRL_PWRDOWN_PLL133">CLOCK_CTRL_PWRDOWN_PLL133</dfn>	 0x00008000</u></td></tr>
<tr><th id="274">274</th><td><u>#define  <dfn class="macro" id="_M/CLOCK_CTRL_44MHZ_CORE" data-ref="_M/CLOCK_CTRL_44MHZ_CORE">CLOCK_CTRL_44MHZ_CORE</dfn>		 0x00040000</u></td></tr>
<tr><th id="275">275</th><td><u>#define  <dfn class="macro" id="_M/CLOCK_CTRL_625_CORE" data-ref="_M/CLOCK_CTRL_625_CORE">CLOCK_CTRL_625_CORE</dfn>		 0x00100000</u></td></tr>
<tr><th id="276">276</th><td><u>#define  <dfn class="macro" id="_M/CLOCK_CTRL_FORCE_CLKRUN" data-ref="_M/CLOCK_CTRL_FORCE_CLKRUN">CLOCK_CTRL_FORCE_CLKRUN</dfn>	 0x00200000</u></td></tr>
<tr><th id="277">277</th><td><u>#define  <dfn class="macro" id="_M/CLOCK_CTRL_CLKRUN_OENABLE" data-ref="_M/CLOCK_CTRL_CLKRUN_OENABLE">CLOCK_CTRL_CLKRUN_OENABLE</dfn>	 0x00400000</u></td></tr>
<tr><th id="278">278</th><td><u>#define  <dfn class="macro" id="_M/CLOCK_CTRL_DELAY_PCI_GRANT" data-ref="_M/CLOCK_CTRL_DELAY_PCI_GRANT">CLOCK_CTRL_DELAY_PCI_GRANT</dfn>	 0x80000000</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_REG_BASE_ADDR" data-ref="_M/TG3PCI_REG_BASE_ADDR">TG3PCI_REG_BASE_ADDR</dfn>		0x00000078</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_MEM_WIN_BASE_ADDR" data-ref="_M/TG3PCI_MEM_WIN_BASE_ADDR">TG3PCI_MEM_WIN_BASE_ADDR</dfn>	0x0000007c</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_REG_DATA" data-ref="_M/TG3PCI_REG_DATA">TG3PCI_REG_DATA</dfn>			0x00000080</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_MEM_WIN_DATA" data-ref="_M/TG3PCI_MEM_WIN_DATA">TG3PCI_MEM_WIN_DATA</dfn>		0x00000084</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_MISC_LOCAL_CTRL" data-ref="_M/TG3PCI_MISC_LOCAL_CTRL">TG3PCI_MISC_LOCAL_CTRL</dfn>		0x00000090</u></td></tr>
<tr><th id="284">284</th><td><i>/* 0x94 --&gt; 0x98 unused */</i></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_STD_RING_PROD_IDX" data-ref="_M/TG3PCI_STD_RING_PROD_IDX">TG3PCI_STD_RING_PROD_IDX</dfn>	0x00000098 /* 64-bit */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_RCV_RET_RING_CON_IDX" data-ref="_M/TG3PCI_RCV_RET_RING_CON_IDX">TG3PCI_RCV_RET_RING_CON_IDX</dfn>	0x000000a0 /* 64-bit */</u></td></tr>
<tr><th id="287">287</th><td><i>/* 0xa8 --&gt; 0xb8 unused */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_DEV_STATUS_CTRL" data-ref="_M/TG3PCI_DEV_STATUS_CTRL">TG3PCI_DEV_STATUS_CTRL</dfn>		0x000000b4</u></td></tr>
<tr><th id="289">289</th><td><u>#define  <dfn class="macro" id="_M/MAX_READ_REQ_SIZE_2048" data-ref="_M/MAX_READ_REQ_SIZE_2048">MAX_READ_REQ_SIZE_2048</dfn>		 0x00004000</u></td></tr>
<tr><th id="290">290</th><td><u>#define  <dfn class="macro" id="_M/MAX_READ_REQ_MASK" data-ref="_M/MAX_READ_REQ_MASK">MAX_READ_REQ_MASK</dfn>		 0x00007000</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_DUAL_MAC_CTRL" data-ref="_M/TG3PCI_DUAL_MAC_CTRL">TG3PCI_DUAL_MAC_CTRL</dfn>		0x000000b8</u></td></tr>
<tr><th id="292">292</th><td><u>#define  <dfn class="macro" id="_M/DUAL_MAC_CTRL_CH_MASK" data-ref="_M/DUAL_MAC_CTRL_CH_MASK">DUAL_MAC_CTRL_CH_MASK</dfn>		 0x00000003</u></td></tr>
<tr><th id="293">293</th><td><u>#define  <dfn class="macro" id="_M/DUAL_MAC_CTRL_ID" data-ref="_M/DUAL_MAC_CTRL_ID">DUAL_MAC_CTRL_ID</dfn>		 0x00000004</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_PRODID_ASICREV" data-ref="_M/TG3PCI_PRODID_ASICREV">TG3PCI_PRODID_ASICREV</dfn>		0x000000bc</u></td></tr>
<tr><th id="295">295</th><td><u>#define  <dfn class="macro" id="_M/PROD_ID_ASIC_REV_MASK" data-ref="_M/PROD_ID_ASIC_REV_MASK">PROD_ID_ASIC_REV_MASK</dfn>		 0x0fffffff</u></td></tr>
<tr><th id="296">296</th><td><i>/* 0xc0 --&gt; 0xf4 unused */</i></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_GEN2_PRODID_ASICREV" data-ref="_M/TG3PCI_GEN2_PRODID_ASICREV">TG3PCI_GEN2_PRODID_ASICREV</dfn>	0x000000f4</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/TG3PCI_GEN15_PRODID_ASICREV" data-ref="_M/TG3PCI_GEN15_PRODID_ASICREV">TG3PCI_GEN15_PRODID_ASICREV</dfn>	0x000000fc</u></td></tr>
<tr><th id="300">300</th><td><i>/* 0xf8 --&gt; 0x200 unused */</i></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/TG3_CORR_ERR_STAT" data-ref="_M/TG3_CORR_ERR_STAT">TG3_CORR_ERR_STAT</dfn>		0x00000110</u></td></tr>
<tr><th id="303">303</th><td><u>#define  <dfn class="macro" id="_M/TG3_CORR_ERR_STAT_CLEAR" data-ref="_M/TG3_CORR_ERR_STAT_CLEAR">TG3_CORR_ERR_STAT_CLEAR</dfn>	0xffffffff</u></td></tr>
<tr><th id="304">304</th><td><i>/* 0x114 --&gt; 0x200 unused */</i></td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><i>/* Mailbox registers */</i></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_INTERRUPT_0" data-ref="_M/MAILBOX_INTERRUPT_0">MAILBOX_INTERRUPT_0</dfn>		0x00000200 /* 64-bit */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_INTERRUPT_1" data-ref="_M/MAILBOX_INTERRUPT_1">MAILBOX_INTERRUPT_1</dfn>		0x00000208 /* 64-bit */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_INTERRUPT_2" data-ref="_M/MAILBOX_INTERRUPT_2">MAILBOX_INTERRUPT_2</dfn>		0x00000210 /* 64-bit */</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_INTERRUPT_3" data-ref="_M/MAILBOX_INTERRUPT_3">MAILBOX_INTERRUPT_3</dfn>		0x00000218 /* 64-bit */</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_GENERAL_0" data-ref="_M/MAILBOX_GENERAL_0">MAILBOX_GENERAL_0</dfn>		0x00000220 /* 64-bit */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_GENERAL_1" data-ref="_M/MAILBOX_GENERAL_1">MAILBOX_GENERAL_1</dfn>		0x00000228 /* 64-bit */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_GENERAL_2" data-ref="_M/MAILBOX_GENERAL_2">MAILBOX_GENERAL_2</dfn>		0x00000230 /* 64-bit */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_GENERAL_3" data-ref="_M/MAILBOX_GENERAL_3">MAILBOX_GENERAL_3</dfn>		0x00000238 /* 64-bit */</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_GENERAL_4" data-ref="_M/MAILBOX_GENERAL_4">MAILBOX_GENERAL_4</dfn>		0x00000240 /* 64-bit */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_GENERAL_5" data-ref="_M/MAILBOX_GENERAL_5">MAILBOX_GENERAL_5</dfn>		0x00000248 /* 64-bit */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_GENERAL_6" data-ref="_M/MAILBOX_GENERAL_6">MAILBOX_GENERAL_6</dfn>		0x00000250 /* 64-bit */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_GENERAL_7" data-ref="_M/MAILBOX_GENERAL_7">MAILBOX_GENERAL_7</dfn>		0x00000258 /* 64-bit */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RELOAD_STAT" data-ref="_M/MAILBOX_RELOAD_STAT">MAILBOX_RELOAD_STAT</dfn>		0x00000260 /* 64-bit */</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCV_STD_PROD_IDX" data-ref="_M/MAILBOX_RCV_STD_PROD_IDX">MAILBOX_RCV_STD_PROD_IDX</dfn>	0x00000268 /* 64-bit */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_STD_PROD_IDX_REG" data-ref="_M/TG3_RX_STD_PROD_IDX_REG">TG3_RX_STD_PROD_IDX_REG</dfn>		(MAILBOX_RCV_STD_PROD_IDX + \</u></td></tr>
<tr><th id="322">322</th><td><u>					 TG3_64BIT_REG_LOW)</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCV_JUMBO_PROD_IDX" data-ref="_M/MAILBOX_RCV_JUMBO_PROD_IDX">MAILBOX_RCV_JUMBO_PROD_IDX</dfn>	0x00000270 /* 64-bit */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_JMB_PROD_IDX_REG" data-ref="_M/TG3_RX_JMB_PROD_IDX_REG">TG3_RX_JMB_PROD_IDX_REG</dfn>		(MAILBOX_RCV_JUMBO_PROD_IDX + \</u></td></tr>
<tr><th id="325">325</th><td><u>					 TG3_64BIT_REG_LOW)</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCV_MINI_PROD_IDX" data-ref="_M/MAILBOX_RCV_MINI_PROD_IDX">MAILBOX_RCV_MINI_PROD_IDX</dfn>	0x00000278 /* 64-bit */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_0" data-ref="_M/MAILBOX_RCVRET_CON_IDX_0">MAILBOX_RCVRET_CON_IDX_0</dfn>	0x00000280 /* 64-bit */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_1" data-ref="_M/MAILBOX_RCVRET_CON_IDX_1">MAILBOX_RCVRET_CON_IDX_1</dfn>	0x00000288 /* 64-bit */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_2" data-ref="_M/MAILBOX_RCVRET_CON_IDX_2">MAILBOX_RCVRET_CON_IDX_2</dfn>	0x00000290 /* 64-bit */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_3" data-ref="_M/MAILBOX_RCVRET_CON_IDX_3">MAILBOX_RCVRET_CON_IDX_3</dfn>	0x00000298 /* 64-bit */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_4" data-ref="_M/MAILBOX_RCVRET_CON_IDX_4">MAILBOX_RCVRET_CON_IDX_4</dfn>	0x000002a0 /* 64-bit */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_5" data-ref="_M/MAILBOX_RCVRET_CON_IDX_5">MAILBOX_RCVRET_CON_IDX_5</dfn>	0x000002a8 /* 64-bit */</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_6" data-ref="_M/MAILBOX_RCVRET_CON_IDX_6">MAILBOX_RCVRET_CON_IDX_6</dfn>	0x000002b0 /* 64-bit */</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_7" data-ref="_M/MAILBOX_RCVRET_CON_IDX_7">MAILBOX_RCVRET_CON_IDX_7</dfn>	0x000002b8 /* 64-bit */</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_8" data-ref="_M/MAILBOX_RCVRET_CON_IDX_8">MAILBOX_RCVRET_CON_IDX_8</dfn>	0x000002c0 /* 64-bit */</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_9" data-ref="_M/MAILBOX_RCVRET_CON_IDX_9">MAILBOX_RCVRET_CON_IDX_9</dfn>	0x000002c8 /* 64-bit */</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_10" data-ref="_M/MAILBOX_RCVRET_CON_IDX_10">MAILBOX_RCVRET_CON_IDX_10</dfn>	0x000002d0 /* 64-bit */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_11" data-ref="_M/MAILBOX_RCVRET_CON_IDX_11">MAILBOX_RCVRET_CON_IDX_11</dfn>	0x000002d8 /* 64-bit */</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_12" data-ref="_M/MAILBOX_RCVRET_CON_IDX_12">MAILBOX_RCVRET_CON_IDX_12</dfn>	0x000002e0 /* 64-bit */</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_13" data-ref="_M/MAILBOX_RCVRET_CON_IDX_13">MAILBOX_RCVRET_CON_IDX_13</dfn>	0x000002e8 /* 64-bit */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_14" data-ref="_M/MAILBOX_RCVRET_CON_IDX_14">MAILBOX_RCVRET_CON_IDX_14</dfn>	0x000002f0 /* 64-bit */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_RCVRET_CON_IDX_15" data-ref="_M/MAILBOX_RCVRET_CON_IDX_15">MAILBOX_RCVRET_CON_IDX_15</dfn>	0x000002f8 /* 64-bit */</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_0" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_0">MAILBOX_SNDHOST_PROD_IDX_0</dfn>	0x00000300 /* 64-bit */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_1" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_1">MAILBOX_SNDHOST_PROD_IDX_1</dfn>	0x00000308 /* 64-bit */</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_2" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_2">MAILBOX_SNDHOST_PROD_IDX_2</dfn>	0x00000310 /* 64-bit */</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_3" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_3">MAILBOX_SNDHOST_PROD_IDX_3</dfn>	0x00000318 /* 64-bit */</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_4" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_4">MAILBOX_SNDHOST_PROD_IDX_4</dfn>	0x00000320 /* 64-bit */</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_5" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_5">MAILBOX_SNDHOST_PROD_IDX_5</dfn>	0x00000328 /* 64-bit */</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_6" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_6">MAILBOX_SNDHOST_PROD_IDX_6</dfn>	0x00000330 /* 64-bit */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_7" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_7">MAILBOX_SNDHOST_PROD_IDX_7</dfn>	0x00000338 /* 64-bit */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_8" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_8">MAILBOX_SNDHOST_PROD_IDX_8</dfn>	0x00000340 /* 64-bit */</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_9" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_9">MAILBOX_SNDHOST_PROD_IDX_9</dfn>	0x00000348 /* 64-bit */</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_10" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_10">MAILBOX_SNDHOST_PROD_IDX_10</dfn>	0x00000350 /* 64-bit */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_11" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_11">MAILBOX_SNDHOST_PROD_IDX_11</dfn>	0x00000358 /* 64-bit */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_12" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_12">MAILBOX_SNDHOST_PROD_IDX_12</dfn>	0x00000360 /* 64-bit */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_13" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_13">MAILBOX_SNDHOST_PROD_IDX_13</dfn>	0x00000368 /* 64-bit */</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_14" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_14">MAILBOX_SNDHOST_PROD_IDX_14</dfn>	0x00000370 /* 64-bit */</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDHOST_PROD_IDX_15" data-ref="_M/MAILBOX_SNDHOST_PROD_IDX_15">MAILBOX_SNDHOST_PROD_IDX_15</dfn>	0x00000378 /* 64-bit */</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_0" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_0">MAILBOX_SNDNIC_PROD_IDX_0</dfn>	0x00000380 /* 64-bit */</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_1" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_1">MAILBOX_SNDNIC_PROD_IDX_1</dfn>	0x00000388 /* 64-bit */</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_2" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_2">MAILBOX_SNDNIC_PROD_IDX_2</dfn>	0x00000390 /* 64-bit */</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_3" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_3">MAILBOX_SNDNIC_PROD_IDX_3</dfn>	0x00000398 /* 64-bit */</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_4" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_4">MAILBOX_SNDNIC_PROD_IDX_4</dfn>	0x000003a0 /* 64-bit */</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_5" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_5">MAILBOX_SNDNIC_PROD_IDX_5</dfn>	0x000003a8 /* 64-bit */</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_6" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_6">MAILBOX_SNDNIC_PROD_IDX_6</dfn>	0x000003b0 /* 64-bit */</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_7" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_7">MAILBOX_SNDNIC_PROD_IDX_7</dfn>	0x000003b8 /* 64-bit */</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_8" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_8">MAILBOX_SNDNIC_PROD_IDX_8</dfn>	0x000003c0 /* 64-bit */</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_9" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_9">MAILBOX_SNDNIC_PROD_IDX_9</dfn>	0x000003c8 /* 64-bit */</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_10" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_10">MAILBOX_SNDNIC_PROD_IDX_10</dfn>	0x000003d0 /* 64-bit */</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_11" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_11">MAILBOX_SNDNIC_PROD_IDX_11</dfn>	0x000003d8 /* 64-bit */</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_12" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_12">MAILBOX_SNDNIC_PROD_IDX_12</dfn>	0x000003e0 /* 64-bit */</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_13" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_13">MAILBOX_SNDNIC_PROD_IDX_13</dfn>	0x000003e8 /* 64-bit */</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_14" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_14">MAILBOX_SNDNIC_PROD_IDX_14</dfn>	0x000003f0 /* 64-bit */</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/MAILBOX_SNDNIC_PROD_IDX_15" data-ref="_M/MAILBOX_SNDNIC_PROD_IDX_15">MAILBOX_SNDNIC_PROD_IDX_15</dfn>	0x000003f8 /* 64-bit */</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><i>/* MAC control registers */</i></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/MAC_MODE" data-ref="_M/MAC_MODE">MAC_MODE</dfn>			0x00000400</u></td></tr>
<tr><th id="378">378</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_RESET" data-ref="_M/MAC_MODE_RESET">MAC_MODE_RESET</dfn>			 0x00000001</u></td></tr>
<tr><th id="379">379</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_HALF_DUPLEX" data-ref="_M/MAC_MODE_HALF_DUPLEX">MAC_MODE_HALF_DUPLEX</dfn>		 0x00000002</u></td></tr>
<tr><th id="380">380</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_PORT_MODE_MASK" data-ref="_M/MAC_MODE_PORT_MODE_MASK">MAC_MODE_PORT_MODE_MASK</dfn>	 0x0000000c</u></td></tr>
<tr><th id="381">381</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_PORT_MODE_TBI" data-ref="_M/MAC_MODE_PORT_MODE_TBI">MAC_MODE_PORT_MODE_TBI</dfn>		 0x0000000c</u></td></tr>
<tr><th id="382">382</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_PORT_MODE_GMII" data-ref="_M/MAC_MODE_PORT_MODE_GMII">MAC_MODE_PORT_MODE_GMII</dfn>	 0x00000008</u></td></tr>
<tr><th id="383">383</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_PORT_MODE_MII" data-ref="_M/MAC_MODE_PORT_MODE_MII">MAC_MODE_PORT_MODE_MII</dfn>		 0x00000004</u></td></tr>
<tr><th id="384">384</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_PORT_MODE_NONE" data-ref="_M/MAC_MODE_PORT_MODE_NONE">MAC_MODE_PORT_MODE_NONE</dfn>	 0x00000000</u></td></tr>
<tr><th id="385">385</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_PORT_INT_LPBACK" data-ref="_M/MAC_MODE_PORT_INT_LPBACK">MAC_MODE_PORT_INT_LPBACK</dfn>	 0x00000010</u></td></tr>
<tr><th id="386">386</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_TAGGED_MAC_CTRL" data-ref="_M/MAC_MODE_TAGGED_MAC_CTRL">MAC_MODE_TAGGED_MAC_CTRL</dfn>	 0x00000080</u></td></tr>
<tr><th id="387">387</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_TX_BURSTING" data-ref="_M/MAC_MODE_TX_BURSTING">MAC_MODE_TX_BURSTING</dfn>		 0x00000100</u></td></tr>
<tr><th id="388">388</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_MAX_DEFER" data-ref="_M/MAC_MODE_MAX_DEFER">MAC_MODE_MAX_DEFER</dfn>		 0x00000200</u></td></tr>
<tr><th id="389">389</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_LINK_POLARITY" data-ref="_M/MAC_MODE_LINK_POLARITY">MAC_MODE_LINK_POLARITY</dfn>		 0x00000400</u></td></tr>
<tr><th id="390">390</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_RXSTAT_ENABLE" data-ref="_M/MAC_MODE_RXSTAT_ENABLE">MAC_MODE_RXSTAT_ENABLE</dfn>		 0x00000800</u></td></tr>
<tr><th id="391">391</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_RXSTAT_CLEAR" data-ref="_M/MAC_MODE_RXSTAT_CLEAR">MAC_MODE_RXSTAT_CLEAR</dfn>		 0x00001000</u></td></tr>
<tr><th id="392">392</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_RXSTAT_FLUSH" data-ref="_M/MAC_MODE_RXSTAT_FLUSH">MAC_MODE_RXSTAT_FLUSH</dfn>		 0x00002000</u></td></tr>
<tr><th id="393">393</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_TXSTAT_ENABLE" data-ref="_M/MAC_MODE_TXSTAT_ENABLE">MAC_MODE_TXSTAT_ENABLE</dfn>		 0x00004000</u></td></tr>
<tr><th id="394">394</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_TXSTAT_CLEAR" data-ref="_M/MAC_MODE_TXSTAT_CLEAR">MAC_MODE_TXSTAT_CLEAR</dfn>		 0x00008000</u></td></tr>
<tr><th id="395">395</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_TXSTAT_FLUSH" data-ref="_M/MAC_MODE_TXSTAT_FLUSH">MAC_MODE_TXSTAT_FLUSH</dfn>		 0x00010000</u></td></tr>
<tr><th id="396">396</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_SEND_CONFIGS" data-ref="_M/MAC_MODE_SEND_CONFIGS">MAC_MODE_SEND_CONFIGS</dfn>		 0x00020000</u></td></tr>
<tr><th id="397">397</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_MAGIC_PKT_ENABLE" data-ref="_M/MAC_MODE_MAGIC_PKT_ENABLE">MAC_MODE_MAGIC_PKT_ENABLE</dfn>	 0x00040000</u></td></tr>
<tr><th id="398">398</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_ACPI_ENABLE" data-ref="_M/MAC_MODE_ACPI_ENABLE">MAC_MODE_ACPI_ENABLE</dfn>		 0x00080000</u></td></tr>
<tr><th id="399">399</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_MIP_ENABLE" data-ref="_M/MAC_MODE_MIP_ENABLE">MAC_MODE_MIP_ENABLE</dfn>		 0x00100000</u></td></tr>
<tr><th id="400">400</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_TDE_ENABLE" data-ref="_M/MAC_MODE_TDE_ENABLE">MAC_MODE_TDE_ENABLE</dfn>		 0x00200000</u></td></tr>
<tr><th id="401">401</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_RDE_ENABLE" data-ref="_M/MAC_MODE_RDE_ENABLE">MAC_MODE_RDE_ENABLE</dfn>		 0x00400000</u></td></tr>
<tr><th id="402">402</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_FHDE_ENABLE" data-ref="_M/MAC_MODE_FHDE_ENABLE">MAC_MODE_FHDE_ENABLE</dfn>		 0x00800000</u></td></tr>
<tr><th id="403">403</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_KEEP_FRAME_IN_WOL" data-ref="_M/MAC_MODE_KEEP_FRAME_IN_WOL">MAC_MODE_KEEP_FRAME_IN_WOL</dfn>	 0x01000000</u></td></tr>
<tr><th id="404">404</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_APE_RX_EN" data-ref="_M/MAC_MODE_APE_RX_EN">MAC_MODE_APE_RX_EN</dfn>		 0x08000000</u></td></tr>
<tr><th id="405">405</th><td><u>#define  <dfn class="macro" id="_M/MAC_MODE_APE_TX_EN" data-ref="_M/MAC_MODE_APE_TX_EN">MAC_MODE_APE_TX_EN</dfn>		 0x10000000</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/MAC_STATUS" data-ref="_M/MAC_STATUS">MAC_STATUS</dfn>			0x00000404</u></td></tr>
<tr><th id="407">407</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_PCS_SYNCED" data-ref="_M/MAC_STATUS_PCS_SYNCED">MAC_STATUS_PCS_SYNCED</dfn>		 0x00000001</u></td></tr>
<tr><th id="408">408</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_SIGNAL_DET" data-ref="_M/MAC_STATUS_SIGNAL_DET">MAC_STATUS_SIGNAL_DET</dfn>		 0x00000002</u></td></tr>
<tr><th id="409">409</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_RCVD_CFG" data-ref="_M/MAC_STATUS_RCVD_CFG">MAC_STATUS_RCVD_CFG</dfn>		 0x00000004</u></td></tr>
<tr><th id="410">410</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_CFG_CHANGED" data-ref="_M/MAC_STATUS_CFG_CHANGED">MAC_STATUS_CFG_CHANGED</dfn>		 0x00000008</u></td></tr>
<tr><th id="411">411</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_SYNC_CHANGED" data-ref="_M/MAC_STATUS_SYNC_CHANGED">MAC_STATUS_SYNC_CHANGED</dfn>	 0x00000010</u></td></tr>
<tr><th id="412">412</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_PORT_DEC_ERR" data-ref="_M/MAC_STATUS_PORT_DEC_ERR">MAC_STATUS_PORT_DEC_ERR</dfn>	 0x00000400</u></td></tr>
<tr><th id="413">413</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_LNKSTATE_CHANGED" data-ref="_M/MAC_STATUS_LNKSTATE_CHANGED">MAC_STATUS_LNKSTATE_CHANGED</dfn>	 0x00001000</u></td></tr>
<tr><th id="414">414</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_MI_COMPLETION" data-ref="_M/MAC_STATUS_MI_COMPLETION">MAC_STATUS_MI_COMPLETION</dfn>	 0x00400000</u></td></tr>
<tr><th id="415">415</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_MI_INTERRUPT" data-ref="_M/MAC_STATUS_MI_INTERRUPT">MAC_STATUS_MI_INTERRUPT</dfn>	 0x00800000</u></td></tr>
<tr><th id="416">416</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_AP_ERROR" data-ref="_M/MAC_STATUS_AP_ERROR">MAC_STATUS_AP_ERROR</dfn>		 0x01000000</u></td></tr>
<tr><th id="417">417</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_ODI_ERROR" data-ref="_M/MAC_STATUS_ODI_ERROR">MAC_STATUS_ODI_ERROR</dfn>		 0x02000000</u></td></tr>
<tr><th id="418">418</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_RXSTAT_OVERRUN" data-ref="_M/MAC_STATUS_RXSTAT_OVERRUN">MAC_STATUS_RXSTAT_OVERRUN</dfn>	 0x04000000</u></td></tr>
<tr><th id="419">419</th><td><u>#define  <dfn class="macro" id="_M/MAC_STATUS_TXSTAT_OVERRUN" data-ref="_M/MAC_STATUS_TXSTAT_OVERRUN">MAC_STATUS_TXSTAT_OVERRUN</dfn>	 0x08000000</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/MAC_EVENT" data-ref="_M/MAC_EVENT">MAC_EVENT</dfn>			0x00000408</u></td></tr>
<tr><th id="421">421</th><td><u>#define  <dfn class="macro" id="_M/MAC_EVENT_PORT_DECODE_ERR" data-ref="_M/MAC_EVENT_PORT_DECODE_ERR">MAC_EVENT_PORT_DECODE_ERR</dfn>	 0x00000400</u></td></tr>
<tr><th id="422">422</th><td><u>#define  <dfn class="macro" id="_M/MAC_EVENT_LNKSTATE_CHANGED" data-ref="_M/MAC_EVENT_LNKSTATE_CHANGED">MAC_EVENT_LNKSTATE_CHANGED</dfn>	 0x00001000</u></td></tr>
<tr><th id="423">423</th><td><u>#define  <dfn class="macro" id="_M/MAC_EVENT_MI_COMPLETION" data-ref="_M/MAC_EVENT_MI_COMPLETION">MAC_EVENT_MI_COMPLETION</dfn>	 0x00400000</u></td></tr>
<tr><th id="424">424</th><td><u>#define  <dfn class="macro" id="_M/MAC_EVENT_MI_INTERRUPT" data-ref="_M/MAC_EVENT_MI_INTERRUPT">MAC_EVENT_MI_INTERRUPT</dfn>		 0x00800000</u></td></tr>
<tr><th id="425">425</th><td><u>#define  <dfn class="macro" id="_M/MAC_EVENT_AP_ERROR" data-ref="_M/MAC_EVENT_AP_ERROR">MAC_EVENT_AP_ERROR</dfn>		 0x01000000</u></td></tr>
<tr><th id="426">426</th><td><u>#define  <dfn class="macro" id="_M/MAC_EVENT_ODI_ERROR" data-ref="_M/MAC_EVENT_ODI_ERROR">MAC_EVENT_ODI_ERROR</dfn>		 0x02000000</u></td></tr>
<tr><th id="427">427</th><td><u>#define  <dfn class="macro" id="_M/MAC_EVENT_RXSTAT_OVERRUN" data-ref="_M/MAC_EVENT_RXSTAT_OVERRUN">MAC_EVENT_RXSTAT_OVERRUN</dfn>	 0x04000000</u></td></tr>
<tr><th id="428">428</th><td><u>#define  <dfn class="macro" id="_M/MAC_EVENT_TXSTAT_OVERRUN" data-ref="_M/MAC_EVENT_TXSTAT_OVERRUN">MAC_EVENT_TXSTAT_OVERRUN</dfn>	 0x08000000</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/MAC_LED_CTRL" data-ref="_M/MAC_LED_CTRL">MAC_LED_CTRL</dfn>			0x0000040c</u></td></tr>
<tr><th id="430">430</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_LNKLED_OVERRIDE" data-ref="_M/LED_CTRL_LNKLED_OVERRIDE">LED_CTRL_LNKLED_OVERRIDE</dfn>	 0x00000001</u></td></tr>
<tr><th id="431">431</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_1000MBPS_ON" data-ref="_M/LED_CTRL_1000MBPS_ON">LED_CTRL_1000MBPS_ON</dfn>		 0x00000002</u></td></tr>
<tr><th id="432">432</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_100MBPS_ON" data-ref="_M/LED_CTRL_100MBPS_ON">LED_CTRL_100MBPS_ON</dfn>		 0x00000004</u></td></tr>
<tr><th id="433">433</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_10MBPS_ON" data-ref="_M/LED_CTRL_10MBPS_ON">LED_CTRL_10MBPS_ON</dfn>		 0x00000008</u></td></tr>
<tr><th id="434">434</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_TRAFFIC_OVERRIDE" data-ref="_M/LED_CTRL_TRAFFIC_OVERRIDE">LED_CTRL_TRAFFIC_OVERRIDE</dfn>	 0x00000010</u></td></tr>
<tr><th id="435">435</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_TRAFFIC_BLINK" data-ref="_M/LED_CTRL_TRAFFIC_BLINK">LED_CTRL_TRAFFIC_BLINK</dfn>		 0x00000020</u></td></tr>
<tr><th id="436">436</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_TRAFFIC_LED" data-ref="_M/LED_CTRL_TRAFFIC_LED">LED_CTRL_TRAFFIC_LED</dfn>		 0x00000040</u></td></tr>
<tr><th id="437">437</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_1000MBPS_STATUS" data-ref="_M/LED_CTRL_1000MBPS_STATUS">LED_CTRL_1000MBPS_STATUS</dfn>	 0x00000080</u></td></tr>
<tr><th id="438">438</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_100MBPS_STATUS" data-ref="_M/LED_CTRL_100MBPS_STATUS">LED_CTRL_100MBPS_STATUS</dfn>	 0x00000100</u></td></tr>
<tr><th id="439">439</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_10MBPS_STATUS" data-ref="_M/LED_CTRL_10MBPS_STATUS">LED_CTRL_10MBPS_STATUS</dfn>		 0x00000200</u></td></tr>
<tr><th id="440">440</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_TRAFFIC_STATUS" data-ref="_M/LED_CTRL_TRAFFIC_STATUS">LED_CTRL_TRAFFIC_STATUS</dfn>	 0x00000400</u></td></tr>
<tr><th id="441">441</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_MODE_MAC" data-ref="_M/LED_CTRL_MODE_MAC">LED_CTRL_MODE_MAC</dfn>		 0x00000000</u></td></tr>
<tr><th id="442">442</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_MODE_PHY_1" data-ref="_M/LED_CTRL_MODE_PHY_1">LED_CTRL_MODE_PHY_1</dfn>		 0x00000800</u></td></tr>
<tr><th id="443">443</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_MODE_PHY_2" data-ref="_M/LED_CTRL_MODE_PHY_2">LED_CTRL_MODE_PHY_2</dfn>		 0x00001000</u></td></tr>
<tr><th id="444">444</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_MODE_SHASTA_MAC" data-ref="_M/LED_CTRL_MODE_SHASTA_MAC">LED_CTRL_MODE_SHASTA_MAC</dfn>	 0x00002000</u></td></tr>
<tr><th id="445">445</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_MODE_SHARED" data-ref="_M/LED_CTRL_MODE_SHARED">LED_CTRL_MODE_SHARED</dfn>		 0x00004000</u></td></tr>
<tr><th id="446">446</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_MODE_COMBO" data-ref="_M/LED_CTRL_MODE_COMBO">LED_CTRL_MODE_COMBO</dfn>		 0x00008000</u></td></tr>
<tr><th id="447">447</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_BLINK_RATE_MASK" data-ref="_M/LED_CTRL_BLINK_RATE_MASK">LED_CTRL_BLINK_RATE_MASK</dfn>	 0x7ff80000</u></td></tr>
<tr><th id="448">448</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_BLINK_RATE_SHIFT" data-ref="_M/LED_CTRL_BLINK_RATE_SHIFT">LED_CTRL_BLINK_RATE_SHIFT</dfn>	 19</u></td></tr>
<tr><th id="449">449</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_BLINK_PER_OVERRIDE" data-ref="_M/LED_CTRL_BLINK_PER_OVERRIDE">LED_CTRL_BLINK_PER_OVERRIDE</dfn>	 0x00080000</u></td></tr>
<tr><th id="450">450</th><td><u>#define  <dfn class="macro" id="_M/LED_CTRL_BLINK_RATE_OVERRIDE" data-ref="_M/LED_CTRL_BLINK_RATE_OVERRIDE">LED_CTRL_BLINK_RATE_OVERRIDE</dfn>	 0x80000000</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/MAC_ADDR_0_HIGH" data-ref="_M/MAC_ADDR_0_HIGH">MAC_ADDR_0_HIGH</dfn>			0x00000410 /* upper 2 bytes */</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/MAC_ADDR_0_LOW" data-ref="_M/MAC_ADDR_0_LOW">MAC_ADDR_0_LOW</dfn>			0x00000414 /* lower 4 bytes */</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/MAC_ADDR_1_HIGH" data-ref="_M/MAC_ADDR_1_HIGH">MAC_ADDR_1_HIGH</dfn>			0x00000418 /* upper 2 bytes */</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/MAC_ADDR_1_LOW" data-ref="_M/MAC_ADDR_1_LOW">MAC_ADDR_1_LOW</dfn>			0x0000041c /* lower 4 bytes */</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/MAC_ADDR_2_HIGH" data-ref="_M/MAC_ADDR_2_HIGH">MAC_ADDR_2_HIGH</dfn>			0x00000420 /* upper 2 bytes */</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/MAC_ADDR_2_LOW" data-ref="_M/MAC_ADDR_2_LOW">MAC_ADDR_2_LOW</dfn>			0x00000424 /* lower 4 bytes */</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/MAC_ADDR_3_HIGH" data-ref="_M/MAC_ADDR_3_HIGH">MAC_ADDR_3_HIGH</dfn>			0x00000428 /* upper 2 bytes */</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/MAC_ADDR_3_LOW" data-ref="_M/MAC_ADDR_3_LOW">MAC_ADDR_3_LOW</dfn>			0x0000042c /* lower 4 bytes */</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/MAC_ACPI_MBUF_PTR" data-ref="_M/MAC_ACPI_MBUF_PTR">MAC_ACPI_MBUF_PTR</dfn>		0x00000430</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/MAC_ACPI_LEN_OFFSET" data-ref="_M/MAC_ACPI_LEN_OFFSET">MAC_ACPI_LEN_OFFSET</dfn>		0x00000434</u></td></tr>
<tr><th id="461">461</th><td><u>#define  <dfn class="macro" id="_M/ACPI_LENOFF_LEN_MASK" data-ref="_M/ACPI_LENOFF_LEN_MASK">ACPI_LENOFF_LEN_MASK</dfn>		 0x0000ffff</u></td></tr>
<tr><th id="462">462</th><td><u>#define  <dfn class="macro" id="_M/ACPI_LENOFF_LEN_SHIFT" data-ref="_M/ACPI_LENOFF_LEN_SHIFT">ACPI_LENOFF_LEN_SHIFT</dfn>		 0</u></td></tr>
<tr><th id="463">463</th><td><u>#define  <dfn class="macro" id="_M/ACPI_LENOFF_OFF_MASK" data-ref="_M/ACPI_LENOFF_OFF_MASK">ACPI_LENOFF_OFF_MASK</dfn>		 0x0fff0000</u></td></tr>
<tr><th id="464">464</th><td><u>#define  <dfn class="macro" id="_M/ACPI_LENOFF_OFF_SHIFT" data-ref="_M/ACPI_LENOFF_OFF_SHIFT">ACPI_LENOFF_OFF_SHIFT</dfn>		 16</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_BACKOFF_SEED" data-ref="_M/MAC_TX_BACKOFF_SEED">MAC_TX_BACKOFF_SEED</dfn>		0x00000438</u></td></tr>
<tr><th id="466">466</th><td><u>#define  <dfn class="macro" id="_M/TX_BACKOFF_SEED_MASK" data-ref="_M/TX_BACKOFF_SEED_MASK">TX_BACKOFF_SEED_MASK</dfn>		 0x000003ff</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_MTU_SIZE" data-ref="_M/MAC_RX_MTU_SIZE">MAC_RX_MTU_SIZE</dfn>			0x0000043c</u></td></tr>
<tr><th id="468">468</th><td><u>#define  <dfn class="macro" id="_M/RX_MTU_SIZE_MASK" data-ref="_M/RX_MTU_SIZE_MASK">RX_MTU_SIZE_MASK</dfn>		 0x0000ffff</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/MAC_PCS_TEST" data-ref="_M/MAC_PCS_TEST">MAC_PCS_TEST</dfn>			0x00000440</u></td></tr>
<tr><th id="470">470</th><td><u>#define  <dfn class="macro" id="_M/PCS_TEST_PATTERN_MASK" data-ref="_M/PCS_TEST_PATTERN_MASK">PCS_TEST_PATTERN_MASK</dfn>		 0x000fffff</u></td></tr>
<tr><th id="471">471</th><td><u>#define  <dfn class="macro" id="_M/PCS_TEST_PATTERN_SHIFT" data-ref="_M/PCS_TEST_PATTERN_SHIFT">PCS_TEST_PATTERN_SHIFT</dfn>		 0</u></td></tr>
<tr><th id="472">472</th><td><u>#define  <dfn class="macro" id="_M/PCS_TEST_ENABLE" data-ref="_M/PCS_TEST_ENABLE">PCS_TEST_ENABLE</dfn>		 0x00100000</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_AUTO_NEG" data-ref="_M/MAC_TX_AUTO_NEG">MAC_TX_AUTO_NEG</dfn>			0x00000444</u></td></tr>
<tr><th id="474">474</th><td><u>#define  <dfn class="macro" id="_M/TX_AUTO_NEG_MASK" data-ref="_M/TX_AUTO_NEG_MASK">TX_AUTO_NEG_MASK</dfn>		 0x0000ffff</u></td></tr>
<tr><th id="475">475</th><td><u>#define  <dfn class="macro" id="_M/TX_AUTO_NEG_SHIFT" data-ref="_M/TX_AUTO_NEG_SHIFT">TX_AUTO_NEG_SHIFT</dfn>		 0</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_AUTO_NEG" data-ref="_M/MAC_RX_AUTO_NEG">MAC_RX_AUTO_NEG</dfn>			0x00000448</u></td></tr>
<tr><th id="477">477</th><td><u>#define  <dfn class="macro" id="_M/RX_AUTO_NEG_MASK" data-ref="_M/RX_AUTO_NEG_MASK">RX_AUTO_NEG_MASK</dfn>		 0x0000ffff</u></td></tr>
<tr><th id="478">478</th><td><u>#define  <dfn class="macro" id="_M/RX_AUTO_NEG_SHIFT" data-ref="_M/RX_AUTO_NEG_SHIFT">RX_AUTO_NEG_SHIFT</dfn>		 0</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/MAC_MI_COM" data-ref="_M/MAC_MI_COM">MAC_MI_COM</dfn>			0x0000044c</u></td></tr>
<tr><th id="480">480</th><td><u>#define  <dfn class="macro" id="_M/MI_COM_CMD_MASK" data-ref="_M/MI_COM_CMD_MASK">MI_COM_CMD_MASK</dfn>		 0x0c000000</u></td></tr>
<tr><th id="481">481</th><td><u>#define  <dfn class="macro" id="_M/MI_COM_CMD_WRITE" data-ref="_M/MI_COM_CMD_WRITE">MI_COM_CMD_WRITE</dfn>		 0x04000000</u></td></tr>
<tr><th id="482">482</th><td><u>#define  <dfn class="macro" id="_M/MI_COM_CMD_READ" data-ref="_M/MI_COM_CMD_READ">MI_COM_CMD_READ</dfn>		 0x08000000</u></td></tr>
<tr><th id="483">483</th><td><u>#define  <dfn class="macro" id="_M/MI_COM_READ_FAILED" data-ref="_M/MI_COM_READ_FAILED">MI_COM_READ_FAILED</dfn>		 0x10000000</u></td></tr>
<tr><th id="484">484</th><td><u>#define  <dfn class="macro" id="_M/MI_COM_START" data-ref="_M/MI_COM_START">MI_COM_START</dfn>			 0x20000000</u></td></tr>
<tr><th id="485">485</th><td><u>#define  <dfn class="macro" id="_M/MI_COM_BUSY" data-ref="_M/MI_COM_BUSY">MI_COM_BUSY</dfn>			 0x20000000</u></td></tr>
<tr><th id="486">486</th><td><u>#define  <dfn class="macro" id="_M/MI_COM_PHY_ADDR_MASK" data-ref="_M/MI_COM_PHY_ADDR_MASK">MI_COM_PHY_ADDR_MASK</dfn>		 0x03e00000</u></td></tr>
<tr><th id="487">487</th><td><u>#define  <dfn class="macro" id="_M/MI_COM_PHY_ADDR_SHIFT" data-ref="_M/MI_COM_PHY_ADDR_SHIFT">MI_COM_PHY_ADDR_SHIFT</dfn>		 21</u></td></tr>
<tr><th id="488">488</th><td><u>#define  <dfn class="macro" id="_M/MI_COM_REG_ADDR_MASK" data-ref="_M/MI_COM_REG_ADDR_MASK">MI_COM_REG_ADDR_MASK</dfn>		 0x001f0000</u></td></tr>
<tr><th id="489">489</th><td><u>#define  <dfn class="macro" id="_M/MI_COM_REG_ADDR_SHIFT" data-ref="_M/MI_COM_REG_ADDR_SHIFT">MI_COM_REG_ADDR_SHIFT</dfn>		 16</u></td></tr>
<tr><th id="490">490</th><td><u>#define  <dfn class="macro" id="_M/MI_COM_DATA_MASK" data-ref="_M/MI_COM_DATA_MASK">MI_COM_DATA_MASK</dfn>		 0x0000ffff</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/MAC_MI_STAT" data-ref="_M/MAC_MI_STAT">MAC_MI_STAT</dfn>			0x00000450</u></td></tr>
<tr><th id="492">492</th><td><u>#define  <dfn class="macro" id="_M/MAC_MI_STAT_LNKSTAT_ATTN_ENAB" data-ref="_M/MAC_MI_STAT_LNKSTAT_ATTN_ENAB">MAC_MI_STAT_LNKSTAT_ATTN_ENAB</dfn>	 0x00000001</u></td></tr>
<tr><th id="493">493</th><td><u>#define  <dfn class="macro" id="_M/MAC_MI_STAT_10MBPS_MODE" data-ref="_M/MAC_MI_STAT_10MBPS_MODE">MAC_MI_STAT_10MBPS_MODE</dfn>	 0x00000002</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/MAC_MI_MODE" data-ref="_M/MAC_MI_MODE">MAC_MI_MODE</dfn>			0x00000454</u></td></tr>
<tr><th id="495">495</th><td><u>#define  <dfn class="macro" id="_M/MAC_MI_MODE_CLK_10MHZ" data-ref="_M/MAC_MI_MODE_CLK_10MHZ">MAC_MI_MODE_CLK_10MHZ</dfn>		 0x00000001</u></td></tr>
<tr><th id="496">496</th><td><u>#define  <dfn class="macro" id="_M/MAC_MI_MODE_SHORT_PREAMBLE" data-ref="_M/MAC_MI_MODE_SHORT_PREAMBLE">MAC_MI_MODE_SHORT_PREAMBLE</dfn>	 0x00000002</u></td></tr>
<tr><th id="497">497</th><td><u>#define  <dfn class="macro" id="_M/MAC_MI_MODE_AUTO_POLL" data-ref="_M/MAC_MI_MODE_AUTO_POLL">MAC_MI_MODE_AUTO_POLL</dfn>		 0x00000010</u></td></tr>
<tr><th id="498">498</th><td><u>#define  <dfn class="macro" id="_M/MAC_MI_MODE_500KHZ_CONST" data-ref="_M/MAC_MI_MODE_500KHZ_CONST">MAC_MI_MODE_500KHZ_CONST</dfn>	 0x00008000</u></td></tr>
<tr><th id="499">499</th><td><u>#define  <dfn class="macro" id="_M/MAC_MI_MODE_BASE" data-ref="_M/MAC_MI_MODE_BASE">MAC_MI_MODE_BASE</dfn>		 0x000c0000 /* XXX magic values XXX */</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/MAC_AUTO_POLL_STATUS" data-ref="_M/MAC_AUTO_POLL_STATUS">MAC_AUTO_POLL_STATUS</dfn>		0x00000458</u></td></tr>
<tr><th id="501">501</th><td><u>#define  <dfn class="macro" id="_M/MAC_AUTO_POLL_ERROR" data-ref="_M/MAC_AUTO_POLL_ERROR">MAC_AUTO_POLL_ERROR</dfn>		 0x00000001</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_MODE" data-ref="_M/MAC_TX_MODE">MAC_TX_MODE</dfn>			0x0000045c</u></td></tr>
<tr><th id="503">503</th><td><u>#define  <dfn class="macro" id="_M/TX_MODE_RESET" data-ref="_M/TX_MODE_RESET">TX_MODE_RESET</dfn>			 0x00000001</u></td></tr>
<tr><th id="504">504</th><td><u>#define  <dfn class="macro" id="_M/TX_MODE_ENABLE" data-ref="_M/TX_MODE_ENABLE">TX_MODE_ENABLE</dfn>			 0x00000002</u></td></tr>
<tr><th id="505">505</th><td><u>#define  <dfn class="macro" id="_M/TX_MODE_FLOW_CTRL_ENABLE" data-ref="_M/TX_MODE_FLOW_CTRL_ENABLE">TX_MODE_FLOW_CTRL_ENABLE</dfn>	 0x00000010</u></td></tr>
<tr><th id="506">506</th><td><u>#define  <dfn class="macro" id="_M/TX_MODE_BIG_BCKOFF_ENABLE" data-ref="_M/TX_MODE_BIG_BCKOFF_ENABLE">TX_MODE_BIG_BCKOFF_ENABLE</dfn>	 0x00000020</u></td></tr>
<tr><th id="507">507</th><td><u>#define  <dfn class="macro" id="_M/TX_MODE_LONG_PAUSE_ENABLE" data-ref="_M/TX_MODE_LONG_PAUSE_ENABLE">TX_MODE_LONG_PAUSE_ENABLE</dfn>	 0x00000040</u></td></tr>
<tr><th id="508">508</th><td><u>#define  <dfn class="macro" id="_M/TX_MODE_MBUF_LOCKUP_FIX" data-ref="_M/TX_MODE_MBUF_LOCKUP_FIX">TX_MODE_MBUF_LOCKUP_FIX</dfn>	 0x00000100</u></td></tr>
<tr><th id="509">509</th><td><u>#define  <dfn class="macro" id="_M/TX_MODE_JMB_FRM_LEN" data-ref="_M/TX_MODE_JMB_FRM_LEN">TX_MODE_JMB_FRM_LEN</dfn>		 0x00400000</u></td></tr>
<tr><th id="510">510</th><td><u>#define  <dfn class="macro" id="_M/TX_MODE_CNT_DN_MODE" data-ref="_M/TX_MODE_CNT_DN_MODE">TX_MODE_CNT_DN_MODE</dfn>		 0x00800000</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATUS" data-ref="_M/MAC_TX_STATUS">MAC_TX_STATUS</dfn>			0x00000460</u></td></tr>
<tr><th id="512">512</th><td><u>#define  <dfn class="macro" id="_M/TX_STATUS_XOFFED" data-ref="_M/TX_STATUS_XOFFED">TX_STATUS_XOFFED</dfn>		 0x00000001</u></td></tr>
<tr><th id="513">513</th><td><u>#define  <dfn class="macro" id="_M/TX_STATUS_SENT_XOFF" data-ref="_M/TX_STATUS_SENT_XOFF">TX_STATUS_SENT_XOFF</dfn>		 0x00000002</u></td></tr>
<tr><th id="514">514</th><td><u>#define  <dfn class="macro" id="_M/TX_STATUS_SENT_XON" data-ref="_M/TX_STATUS_SENT_XON">TX_STATUS_SENT_XON</dfn>		 0x00000004</u></td></tr>
<tr><th id="515">515</th><td><u>#define  <dfn class="macro" id="_M/TX_STATUS_LINK_UP" data-ref="_M/TX_STATUS_LINK_UP">TX_STATUS_LINK_UP</dfn>		 0x00000008</u></td></tr>
<tr><th id="516">516</th><td><u>#define  <dfn class="macro" id="_M/TX_STATUS_ODI_UNDERRUN" data-ref="_M/TX_STATUS_ODI_UNDERRUN">TX_STATUS_ODI_UNDERRUN</dfn>		 0x00000010</u></td></tr>
<tr><th id="517">517</th><td><u>#define  <dfn class="macro" id="_M/TX_STATUS_ODI_OVERRUN" data-ref="_M/TX_STATUS_ODI_OVERRUN">TX_STATUS_ODI_OVERRUN</dfn>		 0x00000020</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_LENGTHS" data-ref="_M/MAC_TX_LENGTHS">MAC_TX_LENGTHS</dfn>			0x00000464</u></td></tr>
<tr><th id="519">519</th><td><u>#define  <dfn class="macro" id="_M/TX_LENGTHS_SLOT_TIME_MASK" data-ref="_M/TX_LENGTHS_SLOT_TIME_MASK">TX_LENGTHS_SLOT_TIME_MASK</dfn>	 0x000000ff</u></td></tr>
<tr><th id="520">520</th><td><u>#define  <dfn class="macro" id="_M/TX_LENGTHS_SLOT_TIME_SHIFT" data-ref="_M/TX_LENGTHS_SLOT_TIME_SHIFT">TX_LENGTHS_SLOT_TIME_SHIFT</dfn>	 0</u></td></tr>
<tr><th id="521">521</th><td><u>#define  <dfn class="macro" id="_M/TX_LENGTHS_IPG_MASK" data-ref="_M/TX_LENGTHS_IPG_MASK">TX_LENGTHS_IPG_MASK</dfn>		 0x00000f00</u></td></tr>
<tr><th id="522">522</th><td><u>#define  <dfn class="macro" id="_M/TX_LENGTHS_IPG_SHIFT" data-ref="_M/TX_LENGTHS_IPG_SHIFT">TX_LENGTHS_IPG_SHIFT</dfn>		 8</u></td></tr>
<tr><th id="523">523</th><td><u>#define  <dfn class="macro" id="_M/TX_LENGTHS_IPG_CRS_MASK" data-ref="_M/TX_LENGTHS_IPG_CRS_MASK">TX_LENGTHS_IPG_CRS_MASK</dfn>	 0x00003000</u></td></tr>
<tr><th id="524">524</th><td><u>#define  <dfn class="macro" id="_M/TX_LENGTHS_IPG_CRS_SHIFT" data-ref="_M/TX_LENGTHS_IPG_CRS_SHIFT">TX_LENGTHS_IPG_CRS_SHIFT</dfn>	 12</u></td></tr>
<tr><th id="525">525</th><td><u>#define  <dfn class="macro" id="_M/TX_LENGTHS_JMB_FRM_LEN_MSK" data-ref="_M/TX_LENGTHS_JMB_FRM_LEN_MSK">TX_LENGTHS_JMB_FRM_LEN_MSK</dfn>	 0x00ff0000</u></td></tr>
<tr><th id="526">526</th><td><u>#define  <dfn class="macro" id="_M/TX_LENGTHS_CNT_DWN_VAL_MSK" data-ref="_M/TX_LENGTHS_CNT_DWN_VAL_MSK">TX_LENGTHS_CNT_DWN_VAL_MSK</dfn>	 0xff000000</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_MODE" data-ref="_M/MAC_RX_MODE">MAC_RX_MODE</dfn>			0x00000468</u></td></tr>
<tr><th id="528">528</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_RESET" data-ref="_M/RX_MODE_RESET">RX_MODE_RESET</dfn>			 0x00000001</u></td></tr>
<tr><th id="529">529</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_ENABLE" data-ref="_M/RX_MODE_ENABLE">RX_MODE_ENABLE</dfn>			 0x00000002</u></td></tr>
<tr><th id="530">530</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_FLOW_CTRL_ENABLE" data-ref="_M/RX_MODE_FLOW_CTRL_ENABLE">RX_MODE_FLOW_CTRL_ENABLE</dfn>	 0x00000004</u></td></tr>
<tr><th id="531">531</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_KEEP_MAC_CTRL" data-ref="_M/RX_MODE_KEEP_MAC_CTRL">RX_MODE_KEEP_MAC_CTRL</dfn>		 0x00000008</u></td></tr>
<tr><th id="532">532</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_KEEP_PAUSE" data-ref="_M/RX_MODE_KEEP_PAUSE">RX_MODE_KEEP_PAUSE</dfn>		 0x00000010</u></td></tr>
<tr><th id="533">533</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_ACCEPT_OVERSIZED" data-ref="_M/RX_MODE_ACCEPT_OVERSIZED">RX_MODE_ACCEPT_OVERSIZED</dfn>	 0x00000020</u></td></tr>
<tr><th id="534">534</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_ACCEPT_RUNTS" data-ref="_M/RX_MODE_ACCEPT_RUNTS">RX_MODE_ACCEPT_RUNTS</dfn>		 0x00000040</u></td></tr>
<tr><th id="535">535</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_LEN_CHECK" data-ref="_M/RX_MODE_LEN_CHECK">RX_MODE_LEN_CHECK</dfn>		 0x00000080</u></td></tr>
<tr><th id="536">536</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_PROMISC" data-ref="_M/RX_MODE_PROMISC">RX_MODE_PROMISC</dfn>		 0x00000100</u></td></tr>
<tr><th id="537">537</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_NO_CRC_CHECK" data-ref="_M/RX_MODE_NO_CRC_CHECK">RX_MODE_NO_CRC_CHECK</dfn>		 0x00000200</u></td></tr>
<tr><th id="538">538</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_KEEP_VLAN_TAG" data-ref="_M/RX_MODE_KEEP_VLAN_TAG">RX_MODE_KEEP_VLAN_TAG</dfn>		 0x00000400</u></td></tr>
<tr><th id="539">539</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_RSS_IPV4_HASH_EN" data-ref="_M/RX_MODE_RSS_IPV4_HASH_EN">RX_MODE_RSS_IPV4_HASH_EN</dfn>	 0x00010000</u></td></tr>
<tr><th id="540">540</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_RSS_TCP_IPV4_HASH_EN" data-ref="_M/RX_MODE_RSS_TCP_IPV4_HASH_EN">RX_MODE_RSS_TCP_IPV4_HASH_EN</dfn>	 0x00020000</u></td></tr>
<tr><th id="541">541</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_RSS_IPV6_HASH_EN" data-ref="_M/RX_MODE_RSS_IPV6_HASH_EN">RX_MODE_RSS_IPV6_HASH_EN</dfn>	 0x00040000</u></td></tr>
<tr><th id="542">542</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_RSS_TCP_IPV6_HASH_EN" data-ref="_M/RX_MODE_RSS_TCP_IPV6_HASH_EN">RX_MODE_RSS_TCP_IPV6_HASH_EN</dfn>	 0x00080000</u></td></tr>
<tr><th id="543">543</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_RSS_ITBL_HASH_BITS_7" data-ref="_M/RX_MODE_RSS_ITBL_HASH_BITS_7">RX_MODE_RSS_ITBL_HASH_BITS_7</dfn>	 0x00700000</u></td></tr>
<tr><th id="544">544</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_RSS_ENABLE" data-ref="_M/RX_MODE_RSS_ENABLE">RX_MODE_RSS_ENABLE</dfn>		 0x00800000</u></td></tr>
<tr><th id="545">545</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_IPV6_CSUM_ENABLE" data-ref="_M/RX_MODE_IPV6_CSUM_ENABLE">RX_MODE_IPV6_CSUM_ENABLE</dfn>	 0x01000000</u></td></tr>
<tr><th id="546">546</th><td><u>#define  <dfn class="macro" id="_M/RX_MODE_IPV4_FRAG_FIX" data-ref="_M/RX_MODE_IPV4_FRAG_FIX">RX_MODE_IPV4_FRAG_FIX</dfn>		 0x02000000</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATUS" data-ref="_M/MAC_RX_STATUS">MAC_RX_STATUS</dfn>			0x0000046c</u></td></tr>
<tr><th id="548">548</th><td><u>#define  <dfn class="macro" id="_M/RX_STATUS_REMOTE_TX_XOFFED" data-ref="_M/RX_STATUS_REMOTE_TX_XOFFED">RX_STATUS_REMOTE_TX_XOFFED</dfn>	 0x00000001</u></td></tr>
<tr><th id="549">549</th><td><u>#define  <dfn class="macro" id="_M/RX_STATUS_XOFF_RCVD" data-ref="_M/RX_STATUS_XOFF_RCVD">RX_STATUS_XOFF_RCVD</dfn>		 0x00000002</u></td></tr>
<tr><th id="550">550</th><td><u>#define  <dfn class="macro" id="_M/RX_STATUS_XON_RCVD" data-ref="_M/RX_STATUS_XON_RCVD">RX_STATUS_XON_RCVD</dfn>		 0x00000004</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/MAC_HASH_REG_0" data-ref="_M/MAC_HASH_REG_0">MAC_HASH_REG_0</dfn>			0x00000470</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/MAC_HASH_REG_1" data-ref="_M/MAC_HASH_REG_1">MAC_HASH_REG_1</dfn>			0x00000474</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/MAC_HASH_REG_2" data-ref="_M/MAC_HASH_REG_2">MAC_HASH_REG_2</dfn>			0x00000478</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/MAC_HASH_REG_3" data-ref="_M/MAC_HASH_REG_3">MAC_HASH_REG_3</dfn>			0x0000047c</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_0" data-ref="_M/MAC_RCV_RULE_0">MAC_RCV_RULE_0</dfn>			0x00000480</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_0" data-ref="_M/MAC_RCV_VALUE_0">MAC_RCV_VALUE_0</dfn>			0x00000484</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_1" data-ref="_M/MAC_RCV_RULE_1">MAC_RCV_RULE_1</dfn>			0x00000488</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_1" data-ref="_M/MAC_RCV_VALUE_1">MAC_RCV_VALUE_1</dfn>			0x0000048c</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_2" data-ref="_M/MAC_RCV_RULE_2">MAC_RCV_RULE_2</dfn>			0x00000490</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_2" data-ref="_M/MAC_RCV_VALUE_2">MAC_RCV_VALUE_2</dfn>			0x00000494</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_3" data-ref="_M/MAC_RCV_RULE_3">MAC_RCV_RULE_3</dfn>			0x00000498</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_3" data-ref="_M/MAC_RCV_VALUE_3">MAC_RCV_VALUE_3</dfn>			0x0000049c</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_4" data-ref="_M/MAC_RCV_RULE_4">MAC_RCV_RULE_4</dfn>			0x000004a0</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_4" data-ref="_M/MAC_RCV_VALUE_4">MAC_RCV_VALUE_4</dfn>			0x000004a4</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_5" data-ref="_M/MAC_RCV_RULE_5">MAC_RCV_RULE_5</dfn>			0x000004a8</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_5" data-ref="_M/MAC_RCV_VALUE_5">MAC_RCV_VALUE_5</dfn>			0x000004ac</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_6" data-ref="_M/MAC_RCV_RULE_6">MAC_RCV_RULE_6</dfn>			0x000004b0</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_6" data-ref="_M/MAC_RCV_VALUE_6">MAC_RCV_VALUE_6</dfn>			0x000004b4</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_7" data-ref="_M/MAC_RCV_RULE_7">MAC_RCV_RULE_7</dfn>			0x000004b8</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_7" data-ref="_M/MAC_RCV_VALUE_7">MAC_RCV_VALUE_7</dfn>			0x000004bc</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_8" data-ref="_M/MAC_RCV_RULE_8">MAC_RCV_RULE_8</dfn>			0x000004c0</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_8" data-ref="_M/MAC_RCV_VALUE_8">MAC_RCV_VALUE_8</dfn>			0x000004c4</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_9" data-ref="_M/MAC_RCV_RULE_9">MAC_RCV_RULE_9</dfn>			0x000004c8</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_9" data-ref="_M/MAC_RCV_VALUE_9">MAC_RCV_VALUE_9</dfn>			0x000004cc</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_10" data-ref="_M/MAC_RCV_RULE_10">MAC_RCV_RULE_10</dfn>			0x000004d0</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_10" data-ref="_M/MAC_RCV_VALUE_10">MAC_RCV_VALUE_10</dfn>		0x000004d4</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_11" data-ref="_M/MAC_RCV_RULE_11">MAC_RCV_RULE_11</dfn>			0x000004d8</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_11" data-ref="_M/MAC_RCV_VALUE_11">MAC_RCV_VALUE_11</dfn>		0x000004dc</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_12" data-ref="_M/MAC_RCV_RULE_12">MAC_RCV_RULE_12</dfn>			0x000004e0</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_12" data-ref="_M/MAC_RCV_VALUE_12">MAC_RCV_VALUE_12</dfn>		0x000004e4</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_13" data-ref="_M/MAC_RCV_RULE_13">MAC_RCV_RULE_13</dfn>			0x000004e8</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_13" data-ref="_M/MAC_RCV_VALUE_13">MAC_RCV_VALUE_13</dfn>		0x000004ec</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_14" data-ref="_M/MAC_RCV_RULE_14">MAC_RCV_RULE_14</dfn>			0x000004f0</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_14" data-ref="_M/MAC_RCV_VALUE_14">MAC_RCV_VALUE_14</dfn>		0x000004f4</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_15" data-ref="_M/MAC_RCV_RULE_15">MAC_RCV_RULE_15</dfn>			0x000004f8</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_VALUE_15" data-ref="_M/MAC_RCV_VALUE_15">MAC_RCV_VALUE_15</dfn>		0x000004fc</u></td></tr>
<tr><th id="587">587</th><td><u>#define  <dfn class="macro" id="_M/RCV_RULE_DISABLE_MASK" data-ref="_M/RCV_RULE_DISABLE_MASK">RCV_RULE_DISABLE_MASK</dfn>		 0x7fffffff</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/MAC_RCV_RULE_CFG" data-ref="_M/MAC_RCV_RULE_CFG">MAC_RCV_RULE_CFG</dfn>		0x00000500</u></td></tr>
<tr><th id="589">589</th><td><u>#define  <dfn class="macro" id="_M/RCV_RULE_CFG_DEFAULT_CLASS" data-ref="_M/RCV_RULE_CFG_DEFAULT_CLASS">RCV_RULE_CFG_DEFAULT_CLASS</dfn>	0x00000008</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/MAC_LOW_WMARK_MAX_RX_FRAME" data-ref="_M/MAC_LOW_WMARK_MAX_RX_FRAME">MAC_LOW_WMARK_MAX_RX_FRAME</dfn>	0x00000504</u></td></tr>
<tr><th id="591">591</th><td><i>/* 0x508 --&gt; 0x520 unused */</i></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/MAC_HASHREGU_0" data-ref="_M/MAC_HASHREGU_0">MAC_HASHREGU_0</dfn>			0x00000520</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/MAC_HASHREGU_1" data-ref="_M/MAC_HASHREGU_1">MAC_HASHREGU_1</dfn>			0x00000524</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/MAC_HASHREGU_2" data-ref="_M/MAC_HASHREGU_2">MAC_HASHREGU_2</dfn>			0x00000528</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/MAC_HASHREGU_3" data-ref="_M/MAC_HASHREGU_3">MAC_HASHREGU_3</dfn>			0x0000052c</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_0_HIGH" data-ref="_M/MAC_EXTADDR_0_HIGH">MAC_EXTADDR_0_HIGH</dfn>		0x00000530</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_0_LOW" data-ref="_M/MAC_EXTADDR_0_LOW">MAC_EXTADDR_0_LOW</dfn>		0x00000534</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_1_HIGH" data-ref="_M/MAC_EXTADDR_1_HIGH">MAC_EXTADDR_1_HIGH</dfn>		0x00000538</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_1_LOW" data-ref="_M/MAC_EXTADDR_1_LOW">MAC_EXTADDR_1_LOW</dfn>		0x0000053c</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_2_HIGH" data-ref="_M/MAC_EXTADDR_2_HIGH">MAC_EXTADDR_2_HIGH</dfn>		0x00000540</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_2_LOW" data-ref="_M/MAC_EXTADDR_2_LOW">MAC_EXTADDR_2_LOW</dfn>		0x00000544</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_3_HIGH" data-ref="_M/MAC_EXTADDR_3_HIGH">MAC_EXTADDR_3_HIGH</dfn>		0x00000548</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_3_LOW" data-ref="_M/MAC_EXTADDR_3_LOW">MAC_EXTADDR_3_LOW</dfn>		0x0000054c</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_4_HIGH" data-ref="_M/MAC_EXTADDR_4_HIGH">MAC_EXTADDR_4_HIGH</dfn>		0x00000550</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_4_LOW" data-ref="_M/MAC_EXTADDR_4_LOW">MAC_EXTADDR_4_LOW</dfn>		0x00000554</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_5_HIGH" data-ref="_M/MAC_EXTADDR_5_HIGH">MAC_EXTADDR_5_HIGH</dfn>		0x00000558</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_5_LOW" data-ref="_M/MAC_EXTADDR_5_LOW">MAC_EXTADDR_5_LOW</dfn>		0x0000055c</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_6_HIGH" data-ref="_M/MAC_EXTADDR_6_HIGH">MAC_EXTADDR_6_HIGH</dfn>		0x00000560</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_6_LOW" data-ref="_M/MAC_EXTADDR_6_LOW">MAC_EXTADDR_6_LOW</dfn>		0x00000564</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_7_HIGH" data-ref="_M/MAC_EXTADDR_7_HIGH">MAC_EXTADDR_7_HIGH</dfn>		0x00000568</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_7_LOW" data-ref="_M/MAC_EXTADDR_7_LOW">MAC_EXTADDR_7_LOW</dfn>		0x0000056c</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_8_HIGH" data-ref="_M/MAC_EXTADDR_8_HIGH">MAC_EXTADDR_8_HIGH</dfn>		0x00000570</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_8_LOW" data-ref="_M/MAC_EXTADDR_8_LOW">MAC_EXTADDR_8_LOW</dfn>		0x00000574</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_9_HIGH" data-ref="_M/MAC_EXTADDR_9_HIGH">MAC_EXTADDR_9_HIGH</dfn>		0x00000578</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_9_LOW" data-ref="_M/MAC_EXTADDR_9_LOW">MAC_EXTADDR_9_LOW</dfn>		0x0000057c</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_10_HIGH" data-ref="_M/MAC_EXTADDR_10_HIGH">MAC_EXTADDR_10_HIGH</dfn>		0x00000580</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_10_LOW" data-ref="_M/MAC_EXTADDR_10_LOW">MAC_EXTADDR_10_LOW</dfn>		0x00000584</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_11_HIGH" data-ref="_M/MAC_EXTADDR_11_HIGH">MAC_EXTADDR_11_HIGH</dfn>		0x00000588</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/MAC_EXTADDR_11_LOW" data-ref="_M/MAC_EXTADDR_11_LOW">MAC_EXTADDR_11_LOW</dfn>		0x0000058c</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/MAC_SERDES_CFG" data-ref="_M/MAC_SERDES_CFG">MAC_SERDES_CFG</dfn>			0x00000590</u></td></tr>
<tr><th id="621">621</th><td><u>#define  <dfn class="macro" id="_M/MAC_SERDES_CFG_EDGE_SELECT" data-ref="_M/MAC_SERDES_CFG_EDGE_SELECT">MAC_SERDES_CFG_EDGE_SELECT</dfn>	 0x00001000</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/MAC_SERDES_STAT" data-ref="_M/MAC_SERDES_STAT">MAC_SERDES_STAT</dfn>			0x00000594</u></td></tr>
<tr><th id="623">623</th><td><i>/* 0x598 --&gt; 0x5a0 unused */</i></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/MAC_PHYCFG1" data-ref="_M/MAC_PHYCFG1">MAC_PHYCFG1</dfn>			0x000005a0</u></td></tr>
<tr><th id="625">625</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG1_RGMII_INT" data-ref="_M/MAC_PHYCFG1_RGMII_INT">MAC_PHYCFG1_RGMII_INT</dfn>		 0x00000001</u></td></tr>
<tr><th id="626">626</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG1_RXCLK_TO_MASK" data-ref="_M/MAC_PHYCFG1_RXCLK_TO_MASK">MAC_PHYCFG1_RXCLK_TO_MASK</dfn>	 0x00001ff0</u></td></tr>
<tr><th id="627">627</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG1_RXCLK_TIMEOUT" data-ref="_M/MAC_PHYCFG1_RXCLK_TIMEOUT">MAC_PHYCFG1_RXCLK_TIMEOUT</dfn>	 0x00001000</u></td></tr>
<tr><th id="628">628</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG1_TXCLK_TO_MASK" data-ref="_M/MAC_PHYCFG1_TXCLK_TO_MASK">MAC_PHYCFG1_TXCLK_TO_MASK</dfn>	 0x01ff0000</u></td></tr>
<tr><th id="629">629</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG1_TXCLK_TIMEOUT" data-ref="_M/MAC_PHYCFG1_TXCLK_TIMEOUT">MAC_PHYCFG1_TXCLK_TIMEOUT</dfn>	 0x01000000</u></td></tr>
<tr><th id="630">630</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG1_RGMII_EXT_RX_DEC" data-ref="_M/MAC_PHYCFG1_RGMII_EXT_RX_DEC">MAC_PHYCFG1_RGMII_EXT_RX_DEC</dfn>	 0x02000000</u></td></tr>
<tr><th id="631">631</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG1_RGMII_SND_STAT_EN" data-ref="_M/MAC_PHYCFG1_RGMII_SND_STAT_EN">MAC_PHYCFG1_RGMII_SND_STAT_EN</dfn>	 0x04000000</u></td></tr>
<tr><th id="632">632</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG1_TXC_DRV" data-ref="_M/MAC_PHYCFG1_TXC_DRV">MAC_PHYCFG1_TXC_DRV</dfn>		 0x20000000</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/MAC_PHYCFG2" data-ref="_M/MAC_PHYCFG2">MAC_PHYCFG2</dfn>			0x000005a4</u></td></tr>
<tr><th id="634">634</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_INBAND_ENABLE" data-ref="_M/MAC_PHYCFG2_INBAND_ENABLE">MAC_PHYCFG2_INBAND_ENABLE</dfn>	 0x00000001</u></td></tr>
<tr><th id="635">635</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_EMODE_MASK_MASK" data-ref="_M/MAC_PHYCFG2_EMODE_MASK_MASK">MAC_PHYCFG2_EMODE_MASK_MASK</dfn>	 0x000001c0</u></td></tr>
<tr><th id="636">636</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_EMODE_MASK_AC131" data-ref="_M/MAC_PHYCFG2_EMODE_MASK_AC131">MAC_PHYCFG2_EMODE_MASK_AC131</dfn>	 0x000000c0</u></td></tr>
<tr><th id="637">637</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_EMODE_MASK_50610" data-ref="_M/MAC_PHYCFG2_EMODE_MASK_50610">MAC_PHYCFG2_EMODE_MASK_50610</dfn>	 0x00000100</u></td></tr>
<tr><th id="638">638</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_EMODE_MASK_RT8211" data-ref="_M/MAC_PHYCFG2_EMODE_MASK_RT8211">MAC_PHYCFG2_EMODE_MASK_RT8211</dfn>	 0x00000000</u></td></tr>
<tr><th id="639">639</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_EMODE_MASK_RT8201" data-ref="_M/MAC_PHYCFG2_EMODE_MASK_RT8201">MAC_PHYCFG2_EMODE_MASK_RT8201</dfn>	 0x000001c0</u></td></tr>
<tr><th id="640">640</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_EMODE_COMP_MASK" data-ref="_M/MAC_PHYCFG2_EMODE_COMP_MASK">MAC_PHYCFG2_EMODE_COMP_MASK</dfn>	 0x00000e00</u></td></tr>
<tr><th id="641">641</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_EMODE_COMP_AC131" data-ref="_M/MAC_PHYCFG2_EMODE_COMP_AC131">MAC_PHYCFG2_EMODE_COMP_AC131</dfn>	 0x00000600</u></td></tr>
<tr><th id="642">642</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_EMODE_COMP_50610" data-ref="_M/MAC_PHYCFG2_EMODE_COMP_50610">MAC_PHYCFG2_EMODE_COMP_50610</dfn>	 0x00000400</u></td></tr>
<tr><th id="643">643</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_EMODE_COMP_RT8211" data-ref="_M/MAC_PHYCFG2_EMODE_COMP_RT8211">MAC_PHYCFG2_EMODE_COMP_RT8211</dfn>	 0x00000800</u></td></tr>
<tr><th id="644">644</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_EMODE_COMP_RT8201" data-ref="_M/MAC_PHYCFG2_EMODE_COMP_RT8201">MAC_PHYCFG2_EMODE_COMP_RT8201</dfn>	 0x00000000</u></td></tr>
<tr><th id="645">645</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_FMODE_MASK_MASK" data-ref="_M/MAC_PHYCFG2_FMODE_MASK_MASK">MAC_PHYCFG2_FMODE_MASK_MASK</dfn>	 0x00007000</u></td></tr>
<tr><th id="646">646</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_FMODE_MASK_AC131" data-ref="_M/MAC_PHYCFG2_FMODE_MASK_AC131">MAC_PHYCFG2_FMODE_MASK_AC131</dfn>	 0x00006000</u></td></tr>
<tr><th id="647">647</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_FMODE_MASK_50610" data-ref="_M/MAC_PHYCFG2_FMODE_MASK_50610">MAC_PHYCFG2_FMODE_MASK_50610</dfn>	 0x00004000</u></td></tr>
<tr><th id="648">648</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_FMODE_MASK_RT8211" data-ref="_M/MAC_PHYCFG2_FMODE_MASK_RT8211">MAC_PHYCFG2_FMODE_MASK_RT8211</dfn>	 0x00000000</u></td></tr>
<tr><th id="649">649</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_FMODE_MASK_RT8201" data-ref="_M/MAC_PHYCFG2_FMODE_MASK_RT8201">MAC_PHYCFG2_FMODE_MASK_RT8201</dfn>	 0x00007000</u></td></tr>
<tr><th id="650">650</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_FMODE_COMP_MASK" data-ref="_M/MAC_PHYCFG2_FMODE_COMP_MASK">MAC_PHYCFG2_FMODE_COMP_MASK</dfn>	 0x00038000</u></td></tr>
<tr><th id="651">651</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_FMODE_COMP_AC131" data-ref="_M/MAC_PHYCFG2_FMODE_COMP_AC131">MAC_PHYCFG2_FMODE_COMP_AC131</dfn>	 0x00030000</u></td></tr>
<tr><th id="652">652</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_FMODE_COMP_50610" data-ref="_M/MAC_PHYCFG2_FMODE_COMP_50610">MAC_PHYCFG2_FMODE_COMP_50610</dfn>	 0x00008000</u></td></tr>
<tr><th id="653">653</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_FMODE_COMP_RT8211" data-ref="_M/MAC_PHYCFG2_FMODE_COMP_RT8211">MAC_PHYCFG2_FMODE_COMP_RT8211</dfn>	 0x00038000</u></td></tr>
<tr><th id="654">654</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_FMODE_COMP_RT8201" data-ref="_M/MAC_PHYCFG2_FMODE_COMP_RT8201">MAC_PHYCFG2_FMODE_COMP_RT8201</dfn>	 0x00000000</u></td></tr>
<tr><th id="655">655</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_GMODE_MASK_MASK" data-ref="_M/MAC_PHYCFG2_GMODE_MASK_MASK">MAC_PHYCFG2_GMODE_MASK_MASK</dfn>	 0x001c0000</u></td></tr>
<tr><th id="656">656</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_GMODE_MASK_AC131" data-ref="_M/MAC_PHYCFG2_GMODE_MASK_AC131">MAC_PHYCFG2_GMODE_MASK_AC131</dfn>	 0x001c0000</u></td></tr>
<tr><th id="657">657</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_GMODE_MASK_50610" data-ref="_M/MAC_PHYCFG2_GMODE_MASK_50610">MAC_PHYCFG2_GMODE_MASK_50610</dfn>	 0x00100000</u></td></tr>
<tr><th id="658">658</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_GMODE_MASK_RT8211" data-ref="_M/MAC_PHYCFG2_GMODE_MASK_RT8211">MAC_PHYCFG2_GMODE_MASK_RT8211</dfn>	 0x00000000</u></td></tr>
<tr><th id="659">659</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_GMODE_MASK_RT8201" data-ref="_M/MAC_PHYCFG2_GMODE_MASK_RT8201">MAC_PHYCFG2_GMODE_MASK_RT8201</dfn>	 0x001c0000</u></td></tr>
<tr><th id="660">660</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_GMODE_COMP_MASK" data-ref="_M/MAC_PHYCFG2_GMODE_COMP_MASK">MAC_PHYCFG2_GMODE_COMP_MASK</dfn>	 0x00e00000</u></td></tr>
<tr><th id="661">661</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_GMODE_COMP_AC131" data-ref="_M/MAC_PHYCFG2_GMODE_COMP_AC131">MAC_PHYCFG2_GMODE_COMP_AC131</dfn>	 0x00e00000</u></td></tr>
<tr><th id="662">662</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_GMODE_COMP_50610" data-ref="_M/MAC_PHYCFG2_GMODE_COMP_50610">MAC_PHYCFG2_GMODE_COMP_50610</dfn>	 0x00000000</u></td></tr>
<tr><th id="663">663</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_GMODE_COMP_RT8211" data-ref="_M/MAC_PHYCFG2_GMODE_COMP_RT8211">MAC_PHYCFG2_GMODE_COMP_RT8211</dfn>	 0x00200000</u></td></tr>
<tr><th id="664">664</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_GMODE_COMP_RT8201" data-ref="_M/MAC_PHYCFG2_GMODE_COMP_RT8201">MAC_PHYCFG2_GMODE_COMP_RT8201</dfn>	 0x00000000</u></td></tr>
<tr><th id="665">665</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_ACT_MASK_MASK" data-ref="_M/MAC_PHYCFG2_ACT_MASK_MASK">MAC_PHYCFG2_ACT_MASK_MASK</dfn>	 0x03000000</u></td></tr>
<tr><th id="666">666</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_ACT_MASK_AC131" data-ref="_M/MAC_PHYCFG2_ACT_MASK_AC131">MAC_PHYCFG2_ACT_MASK_AC131</dfn>	 0x03000000</u></td></tr>
<tr><th id="667">667</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_ACT_MASK_50610" data-ref="_M/MAC_PHYCFG2_ACT_MASK_50610">MAC_PHYCFG2_ACT_MASK_50610</dfn>	 0x01000000</u></td></tr>
<tr><th id="668">668</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_ACT_MASK_RT8211" data-ref="_M/MAC_PHYCFG2_ACT_MASK_RT8211">MAC_PHYCFG2_ACT_MASK_RT8211</dfn>	 0x03000000</u></td></tr>
<tr><th id="669">669</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_ACT_MASK_RT8201" data-ref="_M/MAC_PHYCFG2_ACT_MASK_RT8201">MAC_PHYCFG2_ACT_MASK_RT8201</dfn>	 0x01000000</u></td></tr>
<tr><th id="670">670</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_ACT_COMP_MASK" data-ref="_M/MAC_PHYCFG2_ACT_COMP_MASK">MAC_PHYCFG2_ACT_COMP_MASK</dfn>	 0x0c000000</u></td></tr>
<tr><th id="671">671</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_ACT_COMP_AC131" data-ref="_M/MAC_PHYCFG2_ACT_COMP_AC131">MAC_PHYCFG2_ACT_COMP_AC131</dfn>	 0x00000000</u></td></tr>
<tr><th id="672">672</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_ACT_COMP_50610" data-ref="_M/MAC_PHYCFG2_ACT_COMP_50610">MAC_PHYCFG2_ACT_COMP_50610</dfn>	 0x00000000</u></td></tr>
<tr><th id="673">673</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_ACT_COMP_RT8211" data-ref="_M/MAC_PHYCFG2_ACT_COMP_RT8211">MAC_PHYCFG2_ACT_COMP_RT8211</dfn>	 0x00000000</u></td></tr>
<tr><th id="674">674</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_ACT_COMP_RT8201" data-ref="_M/MAC_PHYCFG2_ACT_COMP_RT8201">MAC_PHYCFG2_ACT_COMP_RT8201</dfn>	 0x08000000</u></td></tr>
<tr><th id="675">675</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_QUAL_MASK_MASK" data-ref="_M/MAC_PHYCFG2_QUAL_MASK_MASK">MAC_PHYCFG2_QUAL_MASK_MASK</dfn>	 0x30000000</u></td></tr>
<tr><th id="676">676</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_QUAL_MASK_AC131" data-ref="_M/MAC_PHYCFG2_QUAL_MASK_AC131">MAC_PHYCFG2_QUAL_MASK_AC131</dfn>	 0x30000000</u></td></tr>
<tr><th id="677">677</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_QUAL_MASK_50610" data-ref="_M/MAC_PHYCFG2_QUAL_MASK_50610">MAC_PHYCFG2_QUAL_MASK_50610</dfn>	 0x30000000</u></td></tr>
<tr><th id="678">678</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_QUAL_MASK_RT8211" data-ref="_M/MAC_PHYCFG2_QUAL_MASK_RT8211">MAC_PHYCFG2_QUAL_MASK_RT8211</dfn>	 0x30000000</u></td></tr>
<tr><th id="679">679</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_QUAL_MASK_RT8201" data-ref="_M/MAC_PHYCFG2_QUAL_MASK_RT8201">MAC_PHYCFG2_QUAL_MASK_RT8201</dfn>	 0x30000000</u></td></tr>
<tr><th id="680">680</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_QUAL_COMP_MASK" data-ref="_M/MAC_PHYCFG2_QUAL_COMP_MASK">MAC_PHYCFG2_QUAL_COMP_MASK</dfn>	 0xc0000000</u></td></tr>
<tr><th id="681">681</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_QUAL_COMP_AC131" data-ref="_M/MAC_PHYCFG2_QUAL_COMP_AC131">MAC_PHYCFG2_QUAL_COMP_AC131</dfn>	 0x00000000</u></td></tr>
<tr><th id="682">682</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_QUAL_COMP_50610" data-ref="_M/MAC_PHYCFG2_QUAL_COMP_50610">MAC_PHYCFG2_QUAL_COMP_50610</dfn>	 0x00000000</u></td></tr>
<tr><th id="683">683</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_QUAL_COMP_RT8211" data-ref="_M/MAC_PHYCFG2_QUAL_COMP_RT8211">MAC_PHYCFG2_QUAL_COMP_RT8211</dfn>	 0x00000000</u></td></tr>
<tr><th id="684">684</th><td><u>#define  <dfn class="macro" id="_M/MAC_PHYCFG2_QUAL_COMP_RT8201" data-ref="_M/MAC_PHYCFG2_QUAL_COMP_RT8201">MAC_PHYCFG2_QUAL_COMP_RT8201</dfn>	 0x00000000</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/MAC_PHYCFG2_50610_LED_MODES" data-ref="_M/MAC_PHYCFG2_50610_LED_MODES">MAC_PHYCFG2_50610_LED_MODES</dfn> \</u></td></tr>
<tr><th id="686">686</th><td><u>	(MAC_PHYCFG2_EMODE_MASK_50610 | \</u></td></tr>
<tr><th id="687">687</th><td><u>	 MAC_PHYCFG2_EMODE_COMP_50610 | \</u></td></tr>
<tr><th id="688">688</th><td><u>	 MAC_PHYCFG2_FMODE_MASK_50610 | \</u></td></tr>
<tr><th id="689">689</th><td><u>	 MAC_PHYCFG2_FMODE_COMP_50610 | \</u></td></tr>
<tr><th id="690">690</th><td><u>	 MAC_PHYCFG2_GMODE_MASK_50610 | \</u></td></tr>
<tr><th id="691">691</th><td><u>	 MAC_PHYCFG2_GMODE_COMP_50610 | \</u></td></tr>
<tr><th id="692">692</th><td><u>	 MAC_PHYCFG2_ACT_MASK_50610 | \</u></td></tr>
<tr><th id="693">693</th><td><u>	 MAC_PHYCFG2_ACT_COMP_50610 | \</u></td></tr>
<tr><th id="694">694</th><td><u>	 MAC_PHYCFG2_QUAL_MASK_50610 | \</u></td></tr>
<tr><th id="695">695</th><td><u>	 MAC_PHYCFG2_QUAL_COMP_50610)</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/MAC_PHYCFG2_AC131_LED_MODES" data-ref="_M/MAC_PHYCFG2_AC131_LED_MODES">MAC_PHYCFG2_AC131_LED_MODES</dfn> \</u></td></tr>
<tr><th id="697">697</th><td><u>	(MAC_PHYCFG2_EMODE_MASK_AC131 | \</u></td></tr>
<tr><th id="698">698</th><td><u>	 MAC_PHYCFG2_EMODE_COMP_AC131 | \</u></td></tr>
<tr><th id="699">699</th><td><u>	 MAC_PHYCFG2_FMODE_MASK_AC131 | \</u></td></tr>
<tr><th id="700">700</th><td><u>	 MAC_PHYCFG2_FMODE_COMP_AC131 | \</u></td></tr>
<tr><th id="701">701</th><td><u>	 MAC_PHYCFG2_GMODE_MASK_AC131 | \</u></td></tr>
<tr><th id="702">702</th><td><u>	 MAC_PHYCFG2_GMODE_COMP_AC131 | \</u></td></tr>
<tr><th id="703">703</th><td><u>	 MAC_PHYCFG2_ACT_MASK_AC131 | \</u></td></tr>
<tr><th id="704">704</th><td><u>	 MAC_PHYCFG2_ACT_COMP_AC131 | \</u></td></tr>
<tr><th id="705">705</th><td><u>	 MAC_PHYCFG2_QUAL_MASK_AC131 | \</u></td></tr>
<tr><th id="706">706</th><td><u>	 MAC_PHYCFG2_QUAL_COMP_AC131)</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/MAC_PHYCFG2_RTL8211C_LED_MODES" data-ref="_M/MAC_PHYCFG2_RTL8211C_LED_MODES">MAC_PHYCFG2_RTL8211C_LED_MODES</dfn> \</u></td></tr>
<tr><th id="708">708</th><td><u>	(MAC_PHYCFG2_EMODE_MASK_RT8211 | \</u></td></tr>
<tr><th id="709">709</th><td><u>	 MAC_PHYCFG2_EMODE_COMP_RT8211 | \</u></td></tr>
<tr><th id="710">710</th><td><u>	 MAC_PHYCFG2_FMODE_MASK_RT8211 | \</u></td></tr>
<tr><th id="711">711</th><td><u>	 MAC_PHYCFG2_FMODE_COMP_RT8211 | \</u></td></tr>
<tr><th id="712">712</th><td><u>	 MAC_PHYCFG2_GMODE_MASK_RT8211 | \</u></td></tr>
<tr><th id="713">713</th><td><u>	 MAC_PHYCFG2_GMODE_COMP_RT8211 | \</u></td></tr>
<tr><th id="714">714</th><td><u>	 MAC_PHYCFG2_ACT_MASK_RT8211 | \</u></td></tr>
<tr><th id="715">715</th><td><u>	 MAC_PHYCFG2_ACT_COMP_RT8211 | \</u></td></tr>
<tr><th id="716">716</th><td><u>	 MAC_PHYCFG2_QUAL_MASK_RT8211 | \</u></td></tr>
<tr><th id="717">717</th><td><u>	 MAC_PHYCFG2_QUAL_COMP_RT8211)</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/MAC_PHYCFG2_RTL8201E_LED_MODES" data-ref="_M/MAC_PHYCFG2_RTL8201E_LED_MODES">MAC_PHYCFG2_RTL8201E_LED_MODES</dfn> \</u></td></tr>
<tr><th id="719">719</th><td><u>	(MAC_PHYCFG2_EMODE_MASK_RT8201 | \</u></td></tr>
<tr><th id="720">720</th><td><u>	 MAC_PHYCFG2_EMODE_COMP_RT8201 | \</u></td></tr>
<tr><th id="721">721</th><td><u>	 MAC_PHYCFG2_FMODE_MASK_RT8201 | \</u></td></tr>
<tr><th id="722">722</th><td><u>	 MAC_PHYCFG2_FMODE_COMP_RT8201 | \</u></td></tr>
<tr><th id="723">723</th><td><u>	 MAC_PHYCFG2_GMODE_MASK_RT8201 | \</u></td></tr>
<tr><th id="724">724</th><td><u>	 MAC_PHYCFG2_GMODE_COMP_RT8201 | \</u></td></tr>
<tr><th id="725">725</th><td><u>	 MAC_PHYCFG2_ACT_MASK_RT8201 | \</u></td></tr>
<tr><th id="726">726</th><td><u>	 MAC_PHYCFG2_ACT_COMP_RT8201 | \</u></td></tr>
<tr><th id="727">727</th><td><u>	 MAC_PHYCFG2_QUAL_MASK_RT8201 | \</u></td></tr>
<tr><th id="728">728</th><td><u>	 MAC_PHYCFG2_QUAL_COMP_RT8201)</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/MAC_EXT_RGMII_MODE" data-ref="_M/MAC_EXT_RGMII_MODE">MAC_EXT_RGMII_MODE</dfn>		0x000005a8</u></td></tr>
<tr><th id="730">730</th><td><u>#define  <dfn class="macro" id="_M/MAC_RGMII_MODE_TX_ENABLE" data-ref="_M/MAC_RGMII_MODE_TX_ENABLE">MAC_RGMII_MODE_TX_ENABLE</dfn>	 0x00000001</u></td></tr>
<tr><th id="731">731</th><td><u>#define  <dfn class="macro" id="_M/MAC_RGMII_MODE_TX_LOWPWR" data-ref="_M/MAC_RGMII_MODE_TX_LOWPWR">MAC_RGMII_MODE_TX_LOWPWR</dfn>	 0x00000002</u></td></tr>
<tr><th id="732">732</th><td><u>#define  <dfn class="macro" id="_M/MAC_RGMII_MODE_TX_RESET" data-ref="_M/MAC_RGMII_MODE_TX_RESET">MAC_RGMII_MODE_TX_RESET</dfn>	 0x00000004</u></td></tr>
<tr><th id="733">733</th><td><u>#define  <dfn class="macro" id="_M/MAC_RGMII_MODE_RX_INT_B" data-ref="_M/MAC_RGMII_MODE_RX_INT_B">MAC_RGMII_MODE_RX_INT_B</dfn>	 0x00000100</u></td></tr>
<tr><th id="734">734</th><td><u>#define  <dfn class="macro" id="_M/MAC_RGMII_MODE_RX_QUALITY" data-ref="_M/MAC_RGMII_MODE_RX_QUALITY">MAC_RGMII_MODE_RX_QUALITY</dfn>	 0x00000200</u></td></tr>
<tr><th id="735">735</th><td><u>#define  <dfn class="macro" id="_M/MAC_RGMII_MODE_RX_ACTIVITY" data-ref="_M/MAC_RGMII_MODE_RX_ACTIVITY">MAC_RGMII_MODE_RX_ACTIVITY</dfn>	 0x00000400</u></td></tr>
<tr><th id="736">736</th><td><u>#define  <dfn class="macro" id="_M/MAC_RGMII_MODE_RX_ENG_DET" data-ref="_M/MAC_RGMII_MODE_RX_ENG_DET">MAC_RGMII_MODE_RX_ENG_DET</dfn>	 0x00000800</u></td></tr>
<tr><th id="737">737</th><td><i>/* 0x5ac --&gt; 0x5b0 unused */</i></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/SERDES_RX_CTRL" data-ref="_M/SERDES_RX_CTRL">SERDES_RX_CTRL</dfn>			0x000005b0	/* 5780/5714 only */</u></td></tr>
<tr><th id="739">739</th><td><u>#define  <dfn class="macro" id="_M/SERDES_RX_SIG_DETECT" data-ref="_M/SERDES_RX_SIG_DETECT">SERDES_RX_SIG_DETECT</dfn>		 0x00000400</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/SG_DIG_CTRL" data-ref="_M/SG_DIG_CTRL">SG_DIG_CTRL</dfn>			0x000005b0</u></td></tr>
<tr><th id="741">741</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_USING_HW_AUTONEG" data-ref="_M/SG_DIG_USING_HW_AUTONEG">SG_DIG_USING_HW_AUTONEG</dfn>	 0x80000000</u></td></tr>
<tr><th id="742">742</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_SOFT_RESET" data-ref="_M/SG_DIG_SOFT_RESET">SG_DIG_SOFT_RESET</dfn>		 0x40000000</u></td></tr>
<tr><th id="743">743</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_DISABLE_LINKRDY" data-ref="_M/SG_DIG_DISABLE_LINKRDY">SG_DIG_DISABLE_LINKRDY</dfn>		 0x20000000</u></td></tr>
<tr><th id="744">744</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_CRC16_CLEAR_N" data-ref="_M/SG_DIG_CRC16_CLEAR_N">SG_DIG_CRC16_CLEAR_N</dfn>		 0x01000000</u></td></tr>
<tr><th id="745">745</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_EN10B" data-ref="_M/SG_DIG_EN10B">SG_DIG_EN10B</dfn>			 0x00800000</u></td></tr>
<tr><th id="746">746</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_CLEAR_STATUS" data-ref="_M/SG_DIG_CLEAR_STATUS">SG_DIG_CLEAR_STATUS</dfn>		 0x00400000</u></td></tr>
<tr><th id="747">747</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_LOCAL_DUPLEX_STATUS" data-ref="_M/SG_DIG_LOCAL_DUPLEX_STATUS">SG_DIG_LOCAL_DUPLEX_STATUS</dfn>	 0x00200000</u></td></tr>
<tr><th id="748">748</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_LOCAL_LINK_STATUS" data-ref="_M/SG_DIG_LOCAL_LINK_STATUS">SG_DIG_LOCAL_LINK_STATUS</dfn>	 0x00100000</u></td></tr>
<tr><th id="749">749</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_SPEED_STATUS_MASK" data-ref="_M/SG_DIG_SPEED_STATUS_MASK">SG_DIG_SPEED_STATUS_MASK</dfn>	 0x000c0000</u></td></tr>
<tr><th id="750">750</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_SPEED_STATUS_SHIFT" data-ref="_M/SG_DIG_SPEED_STATUS_SHIFT">SG_DIG_SPEED_STATUS_SHIFT</dfn>	 18</u></td></tr>
<tr><th id="751">751</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_JUMBO_PACKET_DISABLE" data-ref="_M/SG_DIG_JUMBO_PACKET_DISABLE">SG_DIG_JUMBO_PACKET_DISABLE</dfn>	 0x00020000</u></td></tr>
<tr><th id="752">752</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_RESTART_AUTONEG" data-ref="_M/SG_DIG_RESTART_AUTONEG">SG_DIG_RESTART_AUTONEG</dfn>		 0x00010000</u></td></tr>
<tr><th id="753">753</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_FIBER_MODE" data-ref="_M/SG_DIG_FIBER_MODE">SG_DIG_FIBER_MODE</dfn>		 0x00008000</u></td></tr>
<tr><th id="754">754</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_REMOTE_FAULT_MASK" data-ref="_M/SG_DIG_REMOTE_FAULT_MASK">SG_DIG_REMOTE_FAULT_MASK</dfn>	 0x00006000</u></td></tr>
<tr><th id="755">755</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_PAUSE_MASK" data-ref="_M/SG_DIG_PAUSE_MASK">SG_DIG_PAUSE_MASK</dfn>		 0x00001800</u></td></tr>
<tr><th id="756">756</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_PAUSE_CAP" data-ref="_M/SG_DIG_PAUSE_CAP">SG_DIG_PAUSE_CAP</dfn>		 0x00000800</u></td></tr>
<tr><th id="757">757</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_ASYM_PAUSE" data-ref="_M/SG_DIG_ASYM_PAUSE">SG_DIG_ASYM_PAUSE</dfn>		 0x00001000</u></td></tr>
<tr><th id="758">758</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_GBIC_ENABLE" data-ref="_M/SG_DIG_GBIC_ENABLE">SG_DIG_GBIC_ENABLE</dfn>		 0x00000400</u></td></tr>
<tr><th id="759">759</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_CHECK_END_ENABLE" data-ref="_M/SG_DIG_CHECK_END_ENABLE">SG_DIG_CHECK_END_ENABLE</dfn>	 0x00000200</u></td></tr>
<tr><th id="760">760</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_SGMII_AUTONEG_TIMER" data-ref="_M/SG_DIG_SGMII_AUTONEG_TIMER">SG_DIG_SGMII_AUTONEG_TIMER</dfn>	 0x00000100</u></td></tr>
<tr><th id="761">761</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_CLOCK_PHASE_SELECT" data-ref="_M/SG_DIG_CLOCK_PHASE_SELECT">SG_DIG_CLOCK_PHASE_SELECT</dfn>	 0x00000080</u></td></tr>
<tr><th id="762">762</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_GMII_INPUT_SELECT" data-ref="_M/SG_DIG_GMII_INPUT_SELECT">SG_DIG_GMII_INPUT_SELECT</dfn>	 0x00000040</u></td></tr>
<tr><th id="763">763</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_MRADV_CRC16_SELECT" data-ref="_M/SG_DIG_MRADV_CRC16_SELECT">SG_DIG_MRADV_CRC16_SELECT</dfn>	 0x00000020</u></td></tr>
<tr><th id="764">764</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_COMMA_DETECT_ENABLE" data-ref="_M/SG_DIG_COMMA_DETECT_ENABLE">SG_DIG_COMMA_DETECT_ENABLE</dfn>	 0x00000010</u></td></tr>
<tr><th id="765">765</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_AUTONEG_TIMER_REDUCE" data-ref="_M/SG_DIG_AUTONEG_TIMER_REDUCE">SG_DIG_AUTONEG_TIMER_REDUCE</dfn>	 0x00000008</u></td></tr>
<tr><th id="766">766</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_AUTONEG_LOW_ENABLE" data-ref="_M/SG_DIG_AUTONEG_LOW_ENABLE">SG_DIG_AUTONEG_LOW_ENABLE</dfn>	 0x00000004</u></td></tr>
<tr><th id="767">767</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_REMOTE_LOOPBACK" data-ref="_M/SG_DIG_REMOTE_LOOPBACK">SG_DIG_REMOTE_LOOPBACK</dfn>		 0x00000002</u></td></tr>
<tr><th id="768">768</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_LOOPBACK" data-ref="_M/SG_DIG_LOOPBACK">SG_DIG_LOOPBACK</dfn>		 0x00000001</u></td></tr>
<tr><th id="769">769</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_COMMON_SETUP" data-ref="_M/SG_DIG_COMMON_SETUP">SG_DIG_COMMON_SETUP</dfn> (SG_DIG_CRC16_CLEAR_N | \</u></td></tr>
<tr><th id="770">770</th><td><u>			      SG_DIG_LOCAL_DUPLEX_STATUS | \</u></td></tr>
<tr><th id="771">771</th><td><u>			      SG_DIG_LOCAL_LINK_STATUS | \</u></td></tr>
<tr><th id="772">772</th><td><u>			      (0x2 &lt;&lt; SG_DIG_SPEED_STATUS_SHIFT) | \</u></td></tr>
<tr><th id="773">773</th><td><u>			      SG_DIG_FIBER_MODE | SG_DIG_GBIC_ENABLE)</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/SG_DIG_STATUS" data-ref="_M/SG_DIG_STATUS">SG_DIG_STATUS</dfn>			0x000005b4</u></td></tr>
<tr><th id="775">775</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_CRC16_BUS_MASK" data-ref="_M/SG_DIG_CRC16_BUS_MASK">SG_DIG_CRC16_BUS_MASK</dfn>		 0xffff0000</u></td></tr>
<tr><th id="776">776</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_PARTNER_FAULT_MASK" data-ref="_M/SG_DIG_PARTNER_FAULT_MASK">SG_DIG_PARTNER_FAULT_MASK</dfn>	 0x00600000 /* If !MRADV_CRC16_SELECT */</u></td></tr>
<tr><th id="777">777</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_PARTNER_ASYM_PAUSE" data-ref="_M/SG_DIG_PARTNER_ASYM_PAUSE">SG_DIG_PARTNER_ASYM_PAUSE</dfn>	 0x00100000 /* If !MRADV_CRC16_SELECT */</u></td></tr>
<tr><th id="778">778</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_PARTNER_PAUSE_CAPABLE" data-ref="_M/SG_DIG_PARTNER_PAUSE_CAPABLE">SG_DIG_PARTNER_PAUSE_CAPABLE</dfn>	 0x00080000 /* If !MRADV_CRC16_SELECT */</u></td></tr>
<tr><th id="779">779</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_PARTNER_HALF_DUPLEX" data-ref="_M/SG_DIG_PARTNER_HALF_DUPLEX">SG_DIG_PARTNER_HALF_DUPLEX</dfn>	 0x00040000 /* If !MRADV_CRC16_SELECT */</u></td></tr>
<tr><th id="780">780</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_PARTNER_FULL_DUPLEX" data-ref="_M/SG_DIG_PARTNER_FULL_DUPLEX">SG_DIG_PARTNER_FULL_DUPLEX</dfn>	 0x00020000 /* If !MRADV_CRC16_SELECT */</u></td></tr>
<tr><th id="781">781</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_PARTNER_NEXT_PAGE" data-ref="_M/SG_DIG_PARTNER_NEXT_PAGE">SG_DIG_PARTNER_NEXT_PAGE</dfn>	 0x00010000 /* If !MRADV_CRC16_SELECT */</u></td></tr>
<tr><th id="782">782</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_AUTONEG_STATE_MASK" data-ref="_M/SG_DIG_AUTONEG_STATE_MASK">SG_DIG_AUTONEG_STATE_MASK</dfn>	 0x00000ff0</u></td></tr>
<tr><th id="783">783</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_IS_SERDES" data-ref="_M/SG_DIG_IS_SERDES">SG_DIG_IS_SERDES</dfn>		 0x00000100</u></td></tr>
<tr><th id="784">784</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_COMMA_DETECTOR" data-ref="_M/SG_DIG_COMMA_DETECTOR">SG_DIG_COMMA_DETECTOR</dfn>		 0x00000008</u></td></tr>
<tr><th id="785">785</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_MAC_ACK_STATUS" data-ref="_M/SG_DIG_MAC_ACK_STATUS">SG_DIG_MAC_ACK_STATUS</dfn>		 0x00000004</u></td></tr>
<tr><th id="786">786</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_AUTONEG_COMPLETE" data-ref="_M/SG_DIG_AUTONEG_COMPLETE">SG_DIG_AUTONEG_COMPLETE</dfn>	 0x00000002</u></td></tr>
<tr><th id="787">787</th><td><u>#define  <dfn class="macro" id="_M/SG_DIG_AUTONEG_ERROR" data-ref="_M/SG_DIG_AUTONEG_ERROR">SG_DIG_AUTONEG_ERROR</dfn>		 0x00000001</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/TG3_TX_TSTAMP_LSB" data-ref="_M/TG3_TX_TSTAMP_LSB">TG3_TX_TSTAMP_LSB</dfn>		0x000005c0</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/TG3_TX_TSTAMP_MSB" data-ref="_M/TG3_TX_TSTAMP_MSB">TG3_TX_TSTAMP_MSB</dfn>		0x000005c4</u></td></tr>
<tr><th id="790">790</th><td><u>#define  <dfn class="macro" id="_M/TG3_TSTAMP_MASK" data-ref="_M/TG3_TSTAMP_MASK">TG3_TSTAMP_MASK</dfn>		 0x7fffffffffffffffLL</u></td></tr>
<tr><th id="791">791</th><td><i>/* 0x5c8 --&gt; 0x600 unused */</i></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_MAC_STATE_BASE" data-ref="_M/MAC_TX_MAC_STATE_BASE">MAC_TX_MAC_STATE_BASE</dfn>		0x00000600 /* 16 bytes */</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_MAC_STATE_BASE" data-ref="_M/MAC_RX_MAC_STATE_BASE">MAC_RX_MAC_STATE_BASE</dfn>		0x00000610 /* 20 bytes */</u></td></tr>
<tr><th id="794">794</th><td><i>/* 0x624 --&gt; 0x670 unused */</i></td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/MAC_RSS_INDIR_TBL_0" data-ref="_M/MAC_RSS_INDIR_TBL_0">MAC_RSS_INDIR_TBL_0</dfn>		0x00000630</u></td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/MAC_RSS_HASH_KEY_0" data-ref="_M/MAC_RSS_HASH_KEY_0">MAC_RSS_HASH_KEY_0</dfn>		0x00000670</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/MAC_RSS_HASH_KEY_1" data-ref="_M/MAC_RSS_HASH_KEY_1">MAC_RSS_HASH_KEY_1</dfn>		0x00000674</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/MAC_RSS_HASH_KEY_2" data-ref="_M/MAC_RSS_HASH_KEY_2">MAC_RSS_HASH_KEY_2</dfn>		0x00000678</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/MAC_RSS_HASH_KEY_3" data-ref="_M/MAC_RSS_HASH_KEY_3">MAC_RSS_HASH_KEY_3</dfn>		0x0000067c</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/MAC_RSS_HASH_KEY_4" data-ref="_M/MAC_RSS_HASH_KEY_4">MAC_RSS_HASH_KEY_4</dfn>		0x00000680</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/MAC_RSS_HASH_KEY_5" data-ref="_M/MAC_RSS_HASH_KEY_5">MAC_RSS_HASH_KEY_5</dfn>		0x00000684</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/MAC_RSS_HASH_KEY_6" data-ref="_M/MAC_RSS_HASH_KEY_6">MAC_RSS_HASH_KEY_6</dfn>		0x00000688</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/MAC_RSS_HASH_KEY_7" data-ref="_M/MAC_RSS_HASH_KEY_7">MAC_RSS_HASH_KEY_7</dfn>		0x0000068c</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/MAC_RSS_HASH_KEY_8" data-ref="_M/MAC_RSS_HASH_KEY_8">MAC_RSS_HASH_KEY_8</dfn>		0x00000690</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/MAC_RSS_HASH_KEY_9" data-ref="_M/MAC_RSS_HASH_KEY_9">MAC_RSS_HASH_KEY_9</dfn>		0x00000694</u></td></tr>
<tr><th id="808">808</th><td><i>/* 0x698 --&gt; 0x6b0 unused */</i></td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_TSTAMP_LSB" data-ref="_M/TG3_RX_TSTAMP_LSB">TG3_RX_TSTAMP_LSB</dfn>		0x000006b0</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_TSTAMP_MSB" data-ref="_M/TG3_RX_TSTAMP_MSB">TG3_RX_TSTAMP_MSB</dfn>		0x000006b4</u></td></tr>
<tr><th id="812">812</th><td><i>/* 0x6b8 --&gt; 0x6c8 unused */</i></td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL" data-ref="_M/TG3_RX_PTP_CTL">TG3_RX_PTP_CTL</dfn>			0x000006c8</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_SYNC_EVNT" data-ref="_M/TG3_RX_PTP_CTL_SYNC_EVNT">TG3_RX_PTP_CTL_SYNC_EVNT</dfn>	0x00000001</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_DELAY_REQ" data-ref="_M/TG3_RX_PTP_CTL_DELAY_REQ">TG3_RX_PTP_CTL_DELAY_REQ</dfn>	0x00000002</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_PDLAY_REQ" data-ref="_M/TG3_RX_PTP_CTL_PDLAY_REQ">TG3_RX_PTP_CTL_PDLAY_REQ</dfn>	0x00000004</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_PDLAY_RES" data-ref="_M/TG3_RX_PTP_CTL_PDLAY_RES">TG3_RX_PTP_CTL_PDLAY_RES</dfn>	0x00000008</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_ALL_V1_EVENTS" data-ref="_M/TG3_RX_PTP_CTL_ALL_V1_EVENTS">TG3_RX_PTP_CTL_ALL_V1_EVENTS</dfn>	(TG3_RX_PTP_CTL_SYNC_EVNT | \</u></td></tr>
<tr><th id="820">820</th><td><u>					 TG3_RX_PTP_CTL_DELAY_REQ)</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_ALL_V2_EVENTS" data-ref="_M/TG3_RX_PTP_CTL_ALL_V2_EVENTS">TG3_RX_PTP_CTL_ALL_V2_EVENTS</dfn>	(TG3_RX_PTP_CTL_SYNC_EVNT | \</u></td></tr>
<tr><th id="822">822</th><td><u>					 TG3_RX_PTP_CTL_DELAY_REQ | \</u></td></tr>
<tr><th id="823">823</th><td><u>					 TG3_RX_PTP_CTL_PDLAY_REQ | \</u></td></tr>
<tr><th id="824">824</th><td><u>					 TG3_RX_PTP_CTL_PDLAY_RES)</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_FOLLOW_UP" data-ref="_M/TG3_RX_PTP_CTL_FOLLOW_UP">TG3_RX_PTP_CTL_FOLLOW_UP</dfn>	0x00000100</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_DELAY_RES" data-ref="_M/TG3_RX_PTP_CTL_DELAY_RES">TG3_RX_PTP_CTL_DELAY_RES</dfn>	0x00000200</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_PDRES_FLW_UP" data-ref="_M/TG3_RX_PTP_CTL_PDRES_FLW_UP">TG3_RX_PTP_CTL_PDRES_FLW_UP</dfn>	0x00000400</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_ANNOUNCE" data-ref="_M/TG3_RX_PTP_CTL_ANNOUNCE">TG3_RX_PTP_CTL_ANNOUNCE</dfn>		0x00000800</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_SIGNALING" data-ref="_M/TG3_RX_PTP_CTL_SIGNALING">TG3_RX_PTP_CTL_SIGNALING</dfn>	0x00001000</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_MANAGEMENT" data-ref="_M/TG3_RX_PTP_CTL_MANAGEMENT">TG3_RX_PTP_CTL_MANAGEMENT</dfn>	0x00002000</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN" data-ref="_M/TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN">TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN</dfn>	0x00800000</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN" data-ref="_M/TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN">TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN</dfn>	0x01000000</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_RX_PTP_V2_EN" data-ref="_M/TG3_RX_PTP_CTL_RX_PTP_V2_EN">TG3_RX_PTP_CTL_RX_PTP_V2_EN</dfn>	(TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN | \</u></td></tr>
<tr><th id="834">834</th><td><u>					 TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN)</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_RX_PTP_V1_EN" data-ref="_M/TG3_RX_PTP_CTL_RX_PTP_V1_EN">TG3_RX_PTP_CTL_RX_PTP_V1_EN</dfn>	0x02000000</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/TG3_RX_PTP_CTL_HWTS_INTERLOCK" data-ref="_M/TG3_RX_PTP_CTL_HWTS_INTERLOCK">TG3_RX_PTP_CTL_HWTS_INTERLOCK</dfn>	0x04000000</u></td></tr>
<tr><th id="837">837</th><td><i>/* 0x6cc --&gt; 0x800 unused */</i></td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_OCTETS" data-ref="_M/MAC_TX_STATS_OCTETS">MAC_TX_STATS_OCTETS</dfn>		0x00000800</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV1" data-ref="_M/MAC_TX_STATS_RESV1">MAC_TX_STATS_RESV1</dfn>		0x00000804</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_COLLISIONS" data-ref="_M/MAC_TX_STATS_COLLISIONS">MAC_TX_STATS_COLLISIONS</dfn>		0x00000808</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_XON_SENT" data-ref="_M/MAC_TX_STATS_XON_SENT">MAC_TX_STATS_XON_SENT</dfn>		0x0000080c</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_XOFF_SENT" data-ref="_M/MAC_TX_STATS_XOFF_SENT">MAC_TX_STATS_XOFF_SENT</dfn>		0x00000810</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV2" data-ref="_M/MAC_TX_STATS_RESV2">MAC_TX_STATS_RESV2</dfn>		0x00000814</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_MAC_ERRORS" data-ref="_M/MAC_TX_STATS_MAC_ERRORS">MAC_TX_STATS_MAC_ERRORS</dfn>		0x00000818</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_SINGLE_COLLISIONS" data-ref="_M/MAC_TX_STATS_SINGLE_COLLISIONS">MAC_TX_STATS_SINGLE_COLLISIONS</dfn>	0x0000081c</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_MULT_COLLISIONS" data-ref="_M/MAC_TX_STATS_MULT_COLLISIONS">MAC_TX_STATS_MULT_COLLISIONS</dfn>	0x00000820</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_DEFERRED" data-ref="_M/MAC_TX_STATS_DEFERRED">MAC_TX_STATS_DEFERRED</dfn>		0x00000824</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV3" data-ref="_M/MAC_TX_STATS_RESV3">MAC_TX_STATS_RESV3</dfn>		0x00000828</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_EXCESSIVE_COL" data-ref="_M/MAC_TX_STATS_EXCESSIVE_COL">MAC_TX_STATS_EXCESSIVE_COL</dfn>	0x0000082c</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_LATE_COL" data-ref="_M/MAC_TX_STATS_LATE_COL">MAC_TX_STATS_LATE_COL</dfn>		0x00000830</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_1" data-ref="_M/MAC_TX_STATS_RESV4_1">MAC_TX_STATS_RESV4_1</dfn>		0x00000834</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_2" data-ref="_M/MAC_TX_STATS_RESV4_2">MAC_TX_STATS_RESV4_2</dfn>		0x00000838</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_3" data-ref="_M/MAC_TX_STATS_RESV4_3">MAC_TX_STATS_RESV4_3</dfn>		0x0000083c</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_4" data-ref="_M/MAC_TX_STATS_RESV4_4">MAC_TX_STATS_RESV4_4</dfn>		0x00000840</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_5" data-ref="_M/MAC_TX_STATS_RESV4_5">MAC_TX_STATS_RESV4_5</dfn>		0x00000844</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_6" data-ref="_M/MAC_TX_STATS_RESV4_6">MAC_TX_STATS_RESV4_6</dfn>		0x00000848</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_7" data-ref="_M/MAC_TX_STATS_RESV4_7">MAC_TX_STATS_RESV4_7</dfn>		0x0000084c</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_8" data-ref="_M/MAC_TX_STATS_RESV4_8">MAC_TX_STATS_RESV4_8</dfn>		0x00000850</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_9" data-ref="_M/MAC_TX_STATS_RESV4_9">MAC_TX_STATS_RESV4_9</dfn>		0x00000854</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_10" data-ref="_M/MAC_TX_STATS_RESV4_10">MAC_TX_STATS_RESV4_10</dfn>		0x00000858</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_11" data-ref="_M/MAC_TX_STATS_RESV4_11">MAC_TX_STATS_RESV4_11</dfn>		0x0000085c</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_12" data-ref="_M/MAC_TX_STATS_RESV4_12">MAC_TX_STATS_RESV4_12</dfn>		0x00000860</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_13" data-ref="_M/MAC_TX_STATS_RESV4_13">MAC_TX_STATS_RESV4_13</dfn>		0x00000864</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV4_14" data-ref="_M/MAC_TX_STATS_RESV4_14">MAC_TX_STATS_RESV4_14</dfn>		0x00000868</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_UCAST" data-ref="_M/MAC_TX_STATS_UCAST">MAC_TX_STATS_UCAST</dfn>		0x0000086c</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_MCAST" data-ref="_M/MAC_TX_STATS_MCAST">MAC_TX_STATS_MCAST</dfn>		0x00000870</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_BCAST" data-ref="_M/MAC_TX_STATS_BCAST">MAC_TX_STATS_BCAST</dfn>		0x00000874</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV5_1" data-ref="_M/MAC_TX_STATS_RESV5_1">MAC_TX_STATS_RESV5_1</dfn>		0x00000878</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/MAC_TX_STATS_RESV5_2" data-ref="_M/MAC_TX_STATS_RESV5_2">MAC_TX_STATS_RESV5_2</dfn>		0x0000087c</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_OCTETS" data-ref="_M/MAC_RX_STATS_OCTETS">MAC_RX_STATS_OCTETS</dfn>		0x00000880</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_RESV1" data-ref="_M/MAC_RX_STATS_RESV1">MAC_RX_STATS_RESV1</dfn>		0x00000884</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_FRAGMENTS" data-ref="_M/MAC_RX_STATS_FRAGMENTS">MAC_RX_STATS_FRAGMENTS</dfn>		0x00000888</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_UCAST" data-ref="_M/MAC_RX_STATS_UCAST">MAC_RX_STATS_UCAST</dfn>		0x0000088c</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_MCAST" data-ref="_M/MAC_RX_STATS_MCAST">MAC_RX_STATS_MCAST</dfn>		0x00000890</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_BCAST" data-ref="_M/MAC_RX_STATS_BCAST">MAC_RX_STATS_BCAST</dfn>		0x00000894</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_FCS_ERRORS" data-ref="_M/MAC_RX_STATS_FCS_ERRORS">MAC_RX_STATS_FCS_ERRORS</dfn>		0x00000898</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_ALIGN_ERRORS" data-ref="_M/MAC_RX_STATS_ALIGN_ERRORS">MAC_RX_STATS_ALIGN_ERRORS</dfn>	0x0000089c</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_XON_PAUSE_RECVD" data-ref="_M/MAC_RX_STATS_XON_PAUSE_RECVD">MAC_RX_STATS_XON_PAUSE_RECVD</dfn>	0x000008a0</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_XOFF_PAUSE_RECVD" data-ref="_M/MAC_RX_STATS_XOFF_PAUSE_RECVD">MAC_RX_STATS_XOFF_PAUSE_RECVD</dfn>	0x000008a4</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_MAC_CTRL_RECVD" data-ref="_M/MAC_RX_STATS_MAC_CTRL_RECVD">MAC_RX_STATS_MAC_CTRL_RECVD</dfn>	0x000008a8</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_XOFF_ENTERED" data-ref="_M/MAC_RX_STATS_XOFF_ENTERED">MAC_RX_STATS_XOFF_ENTERED</dfn>	0x000008ac</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_FRAME_TOO_LONG" data-ref="_M/MAC_RX_STATS_FRAME_TOO_LONG">MAC_RX_STATS_FRAME_TOO_LONG</dfn>	0x000008b0</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_JABBERS" data-ref="_M/MAC_RX_STATS_JABBERS">MAC_RX_STATS_JABBERS</dfn>		0x000008b4</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/MAC_RX_STATS_UNDERSIZE" data-ref="_M/MAC_RX_STATS_UNDERSIZE">MAC_RX_STATS_UNDERSIZE</dfn>		0x000008b8</u></td></tr>
<tr><th id="886">886</th><td><i>/* 0x8bc --&gt; 0xc00 unused */</i></td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td><i>/* Send data initiator control registers */</i></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_MODE" data-ref="_M/SNDDATAI_MODE">SNDDATAI_MODE</dfn>			0x00000c00</u></td></tr>
<tr><th id="890">890</th><td><u>#define  <dfn class="macro" id="_M/SNDDATAI_MODE_RESET" data-ref="_M/SNDDATAI_MODE_RESET">SNDDATAI_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="891">891</th><td><u>#define  <dfn class="macro" id="_M/SNDDATAI_MODE_ENABLE" data-ref="_M/SNDDATAI_MODE_ENABLE">SNDDATAI_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="892">892</th><td><u>#define  <dfn class="macro" id="_M/SNDDATAI_MODE_STAT_OFLOW_ENAB" data-ref="_M/SNDDATAI_MODE_STAT_OFLOW_ENAB">SNDDATAI_MODE_STAT_OFLOW_ENAB</dfn>	 0x00000004</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_STATUS" data-ref="_M/SNDDATAI_STATUS">SNDDATAI_STATUS</dfn>			0x00000c04</u></td></tr>
<tr><th id="894">894</th><td><u>#define  <dfn class="macro" id="_M/SNDDATAI_STATUS_STAT_OFLOW" data-ref="_M/SNDDATAI_STATUS_STAT_OFLOW">SNDDATAI_STATUS_STAT_OFLOW</dfn>	 0x00000004</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_STATSCTRL" data-ref="_M/SNDDATAI_STATSCTRL">SNDDATAI_STATSCTRL</dfn>		0x00000c08</u></td></tr>
<tr><th id="896">896</th><td><u>#define  <dfn class="macro" id="_M/SNDDATAI_SCTRL_ENABLE" data-ref="_M/SNDDATAI_SCTRL_ENABLE">SNDDATAI_SCTRL_ENABLE</dfn>		 0x00000001</u></td></tr>
<tr><th id="897">897</th><td><u>#define  <dfn class="macro" id="_M/SNDDATAI_SCTRL_FASTUPD" data-ref="_M/SNDDATAI_SCTRL_FASTUPD">SNDDATAI_SCTRL_FASTUPD</dfn>		 0x00000002</u></td></tr>
<tr><th id="898">898</th><td><u>#define  <dfn class="macro" id="_M/SNDDATAI_SCTRL_CLEAR" data-ref="_M/SNDDATAI_SCTRL_CLEAR">SNDDATAI_SCTRL_CLEAR</dfn>		 0x00000004</u></td></tr>
<tr><th id="899">899</th><td><u>#define  <dfn class="macro" id="_M/SNDDATAI_SCTRL_FLUSH" data-ref="_M/SNDDATAI_SCTRL_FLUSH">SNDDATAI_SCTRL_FLUSH</dfn>		 0x00000008</u></td></tr>
<tr><th id="900">900</th><td><u>#define  <dfn class="macro" id="_M/SNDDATAI_SCTRL_FORCE_ZERO" data-ref="_M/SNDDATAI_SCTRL_FORCE_ZERO">SNDDATAI_SCTRL_FORCE_ZERO</dfn>	 0x00000010</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_STATSENAB" data-ref="_M/SNDDATAI_STATSENAB">SNDDATAI_STATSENAB</dfn>		0x00000c0c</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_STATSINCMASK" data-ref="_M/SNDDATAI_STATSINCMASK">SNDDATAI_STATSINCMASK</dfn>		0x00000c10</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/ISO_PKT_TX" data-ref="_M/ISO_PKT_TX">ISO_PKT_TX</dfn>			0x00000c20</u></td></tr>
<tr><th id="904">904</th><td><i>/* 0xc24 --&gt; 0xc80 unused */</i></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_0" data-ref="_M/SNDDATAI_COS_CNT_0">SNDDATAI_COS_CNT_0</dfn>		0x00000c80</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_1" data-ref="_M/SNDDATAI_COS_CNT_1">SNDDATAI_COS_CNT_1</dfn>		0x00000c84</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_2" data-ref="_M/SNDDATAI_COS_CNT_2">SNDDATAI_COS_CNT_2</dfn>		0x00000c88</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_3" data-ref="_M/SNDDATAI_COS_CNT_3">SNDDATAI_COS_CNT_3</dfn>		0x00000c8c</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_4" data-ref="_M/SNDDATAI_COS_CNT_4">SNDDATAI_COS_CNT_4</dfn>		0x00000c90</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_5" data-ref="_M/SNDDATAI_COS_CNT_5">SNDDATAI_COS_CNT_5</dfn>		0x00000c94</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_6" data-ref="_M/SNDDATAI_COS_CNT_6">SNDDATAI_COS_CNT_6</dfn>		0x00000c98</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_7" data-ref="_M/SNDDATAI_COS_CNT_7">SNDDATAI_COS_CNT_7</dfn>		0x00000c9c</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_8" data-ref="_M/SNDDATAI_COS_CNT_8">SNDDATAI_COS_CNT_8</dfn>		0x00000ca0</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_9" data-ref="_M/SNDDATAI_COS_CNT_9">SNDDATAI_COS_CNT_9</dfn>		0x00000ca4</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_10" data-ref="_M/SNDDATAI_COS_CNT_10">SNDDATAI_COS_CNT_10</dfn>		0x00000ca8</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_11" data-ref="_M/SNDDATAI_COS_CNT_11">SNDDATAI_COS_CNT_11</dfn>		0x00000cac</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_12" data-ref="_M/SNDDATAI_COS_CNT_12">SNDDATAI_COS_CNT_12</dfn>		0x00000cb0</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_13" data-ref="_M/SNDDATAI_COS_CNT_13">SNDDATAI_COS_CNT_13</dfn>		0x00000cb4</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_14" data-ref="_M/SNDDATAI_COS_CNT_14">SNDDATAI_COS_CNT_14</dfn>		0x00000cb8</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_COS_CNT_15" data-ref="_M/SNDDATAI_COS_CNT_15">SNDDATAI_COS_CNT_15</dfn>		0x00000cbc</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_DMA_RDQ_FULL_CNT" data-ref="_M/SNDDATAI_DMA_RDQ_FULL_CNT">SNDDATAI_DMA_RDQ_FULL_CNT</dfn>	0x00000cc0</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_DMA_PRIO_RDQ_FULL_CNT" data-ref="_M/SNDDATAI_DMA_PRIO_RDQ_FULL_CNT">SNDDATAI_DMA_PRIO_RDQ_FULL_CNT</dfn>	0x00000cc4</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_SDCQ_FULL_CNT" data-ref="_M/SNDDATAI_SDCQ_FULL_CNT">SNDDATAI_SDCQ_FULL_CNT</dfn>		0x00000cc8</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_NICRNG_SSND_PIDX_CNT" data-ref="_M/SNDDATAI_NICRNG_SSND_PIDX_CNT">SNDDATAI_NICRNG_SSND_PIDX_CNT</dfn>	0x00000ccc</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_STATS_UPDATED_CNT" data-ref="_M/SNDDATAI_STATS_UPDATED_CNT">SNDDATAI_STATS_UPDATED_CNT</dfn>	0x00000cd0</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_INTERRUPTS_CNT" data-ref="_M/SNDDATAI_INTERRUPTS_CNT">SNDDATAI_INTERRUPTS_CNT</dfn>		0x00000cd4</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_AVOID_INTERRUPTS_CNT" data-ref="_M/SNDDATAI_AVOID_INTERRUPTS_CNT">SNDDATAI_AVOID_INTERRUPTS_CNT</dfn>	0x00000cd8</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/SNDDATAI_SND_THRESH_HIT_CNT" data-ref="_M/SNDDATAI_SND_THRESH_HIT_CNT">SNDDATAI_SND_THRESH_HIT_CNT</dfn>	0x00000cdc</u></td></tr>
<tr><th id="929">929</th><td><i>/* 0xce0 --&gt; 0x1000 unused */</i></td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td><i>/* Send data completion control registers */</i></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/SNDDATAC_MODE" data-ref="_M/SNDDATAC_MODE">SNDDATAC_MODE</dfn>			0x00001000</u></td></tr>
<tr><th id="933">933</th><td><u>#define  <dfn class="macro" id="_M/SNDDATAC_MODE_RESET" data-ref="_M/SNDDATAC_MODE_RESET">SNDDATAC_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="934">934</th><td><u>#define  <dfn class="macro" id="_M/SNDDATAC_MODE_ENABLE" data-ref="_M/SNDDATAC_MODE_ENABLE">SNDDATAC_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="935">935</th><td><u>#define  <dfn class="macro" id="_M/SNDDATAC_MODE_CDELAY" data-ref="_M/SNDDATAC_MODE_CDELAY">SNDDATAC_MODE_CDELAY</dfn>		 0x00000010</u></td></tr>
<tr><th id="936">936</th><td><i>/* 0x1004 --&gt; 0x1400 unused */</i></td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td><i>/* Send BD ring selector */</i></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_MODE" data-ref="_M/SNDBDS_MODE">SNDBDS_MODE</dfn>			0x00001400</u></td></tr>
<tr><th id="940">940</th><td><u>#define  <dfn class="macro" id="_M/SNDBDS_MODE_RESET" data-ref="_M/SNDBDS_MODE_RESET">SNDBDS_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="941">941</th><td><u>#define  <dfn class="macro" id="_M/SNDBDS_MODE_ENABLE" data-ref="_M/SNDBDS_MODE_ENABLE">SNDBDS_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="942">942</th><td><u>#define  <dfn class="macro" id="_M/SNDBDS_MODE_ATTN_ENABLE" data-ref="_M/SNDBDS_MODE_ATTN_ENABLE">SNDBDS_MODE_ATTN_ENABLE</dfn>	 0x00000004</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_STATUS" data-ref="_M/SNDBDS_STATUS">SNDBDS_STATUS</dfn>			0x00001404</u></td></tr>
<tr><th id="944">944</th><td><u>#define  <dfn class="macro" id="_M/SNDBDS_STATUS_ERROR_ATTN" data-ref="_M/SNDBDS_STATUS_ERROR_ATTN">SNDBDS_STATUS_ERROR_ATTN</dfn>	 0x00000004</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_HWDIAG" data-ref="_M/SNDBDS_HWDIAG">SNDBDS_HWDIAG</dfn>			0x00001408</u></td></tr>
<tr><th id="946">946</th><td><i>/* 0x140c --&gt; 0x1440 */</i></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_0" data-ref="_M/SNDBDS_SEL_CON_IDX_0">SNDBDS_SEL_CON_IDX_0</dfn>		0x00001440</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_1" data-ref="_M/SNDBDS_SEL_CON_IDX_1">SNDBDS_SEL_CON_IDX_1</dfn>		0x00001444</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_2" data-ref="_M/SNDBDS_SEL_CON_IDX_2">SNDBDS_SEL_CON_IDX_2</dfn>		0x00001448</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_3" data-ref="_M/SNDBDS_SEL_CON_IDX_3">SNDBDS_SEL_CON_IDX_3</dfn>		0x0000144c</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_4" data-ref="_M/SNDBDS_SEL_CON_IDX_4">SNDBDS_SEL_CON_IDX_4</dfn>		0x00001450</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_5" data-ref="_M/SNDBDS_SEL_CON_IDX_5">SNDBDS_SEL_CON_IDX_5</dfn>		0x00001454</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_6" data-ref="_M/SNDBDS_SEL_CON_IDX_6">SNDBDS_SEL_CON_IDX_6</dfn>		0x00001458</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_7" data-ref="_M/SNDBDS_SEL_CON_IDX_7">SNDBDS_SEL_CON_IDX_7</dfn>		0x0000145c</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_8" data-ref="_M/SNDBDS_SEL_CON_IDX_8">SNDBDS_SEL_CON_IDX_8</dfn>		0x00001460</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_9" data-ref="_M/SNDBDS_SEL_CON_IDX_9">SNDBDS_SEL_CON_IDX_9</dfn>		0x00001464</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_10" data-ref="_M/SNDBDS_SEL_CON_IDX_10">SNDBDS_SEL_CON_IDX_10</dfn>		0x00001468</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_11" data-ref="_M/SNDBDS_SEL_CON_IDX_11">SNDBDS_SEL_CON_IDX_11</dfn>		0x0000146c</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_12" data-ref="_M/SNDBDS_SEL_CON_IDX_12">SNDBDS_SEL_CON_IDX_12</dfn>		0x00001470</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_13" data-ref="_M/SNDBDS_SEL_CON_IDX_13">SNDBDS_SEL_CON_IDX_13</dfn>		0x00001474</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_14" data-ref="_M/SNDBDS_SEL_CON_IDX_14">SNDBDS_SEL_CON_IDX_14</dfn>		0x00001478</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/SNDBDS_SEL_CON_IDX_15" data-ref="_M/SNDBDS_SEL_CON_IDX_15">SNDBDS_SEL_CON_IDX_15</dfn>		0x0000147c</u></td></tr>
<tr><th id="963">963</th><td><i>/* 0x1480 --&gt; 0x1800 unused */</i></td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><i>/* Send BD initiator control registers */</i></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_MODE" data-ref="_M/SNDBDI_MODE">SNDBDI_MODE</dfn>			0x00001800</u></td></tr>
<tr><th id="967">967</th><td><u>#define  <dfn class="macro" id="_M/SNDBDI_MODE_RESET" data-ref="_M/SNDBDI_MODE_RESET">SNDBDI_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="968">968</th><td><u>#define  <dfn class="macro" id="_M/SNDBDI_MODE_ENABLE" data-ref="_M/SNDBDI_MODE_ENABLE">SNDBDI_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="969">969</th><td><u>#define  <dfn class="macro" id="_M/SNDBDI_MODE_ATTN_ENABLE" data-ref="_M/SNDBDI_MODE_ATTN_ENABLE">SNDBDI_MODE_ATTN_ENABLE</dfn>	 0x00000004</u></td></tr>
<tr><th id="970">970</th><td><u>#define  <dfn class="macro" id="_M/SNDBDI_MODE_MULTI_TXQ_EN" data-ref="_M/SNDBDI_MODE_MULTI_TXQ_EN">SNDBDI_MODE_MULTI_TXQ_EN</dfn>	 0x00000020</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_STATUS" data-ref="_M/SNDBDI_STATUS">SNDBDI_STATUS</dfn>			0x00001804</u></td></tr>
<tr><th id="972">972</th><td><u>#define  <dfn class="macro" id="_M/SNDBDI_STATUS_ERROR_ATTN" data-ref="_M/SNDBDI_STATUS_ERROR_ATTN">SNDBDI_STATUS_ERROR_ATTN</dfn>	 0x00000004</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_0" data-ref="_M/SNDBDI_IN_PROD_IDX_0">SNDBDI_IN_PROD_IDX_0</dfn>		0x00001808</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_1" data-ref="_M/SNDBDI_IN_PROD_IDX_1">SNDBDI_IN_PROD_IDX_1</dfn>		0x0000180c</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_2" data-ref="_M/SNDBDI_IN_PROD_IDX_2">SNDBDI_IN_PROD_IDX_2</dfn>		0x00001810</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_3" data-ref="_M/SNDBDI_IN_PROD_IDX_3">SNDBDI_IN_PROD_IDX_3</dfn>		0x00001814</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_4" data-ref="_M/SNDBDI_IN_PROD_IDX_4">SNDBDI_IN_PROD_IDX_4</dfn>		0x00001818</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_5" data-ref="_M/SNDBDI_IN_PROD_IDX_5">SNDBDI_IN_PROD_IDX_5</dfn>		0x0000181c</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_6" data-ref="_M/SNDBDI_IN_PROD_IDX_6">SNDBDI_IN_PROD_IDX_6</dfn>		0x00001820</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_7" data-ref="_M/SNDBDI_IN_PROD_IDX_7">SNDBDI_IN_PROD_IDX_7</dfn>		0x00001824</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_8" data-ref="_M/SNDBDI_IN_PROD_IDX_8">SNDBDI_IN_PROD_IDX_8</dfn>		0x00001828</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_9" data-ref="_M/SNDBDI_IN_PROD_IDX_9">SNDBDI_IN_PROD_IDX_9</dfn>		0x0000182c</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_10" data-ref="_M/SNDBDI_IN_PROD_IDX_10">SNDBDI_IN_PROD_IDX_10</dfn>		0x00001830</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_11" data-ref="_M/SNDBDI_IN_PROD_IDX_11">SNDBDI_IN_PROD_IDX_11</dfn>		0x00001834</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_12" data-ref="_M/SNDBDI_IN_PROD_IDX_12">SNDBDI_IN_PROD_IDX_12</dfn>		0x00001838</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_13" data-ref="_M/SNDBDI_IN_PROD_IDX_13">SNDBDI_IN_PROD_IDX_13</dfn>		0x0000183c</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_14" data-ref="_M/SNDBDI_IN_PROD_IDX_14">SNDBDI_IN_PROD_IDX_14</dfn>		0x00001840</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/SNDBDI_IN_PROD_IDX_15" data-ref="_M/SNDBDI_IN_PROD_IDX_15">SNDBDI_IN_PROD_IDX_15</dfn>		0x00001844</u></td></tr>
<tr><th id="989">989</th><td><i>/* 0x1848 --&gt; 0x1c00 unused */</i></td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td><i>/* Send BD completion control registers */</i></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/SNDBDC_MODE" data-ref="_M/SNDBDC_MODE">SNDBDC_MODE</dfn>			0x00001c00</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/SNDBDC_MODE_RESET" data-ref="_M/SNDBDC_MODE_RESET">SNDBDC_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/SNDBDC_MODE_ENABLE" data-ref="_M/SNDBDC_MODE_ENABLE">SNDBDC_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/SNDBDC_MODE_ATTN_ENABLE" data-ref="_M/SNDBDC_MODE_ATTN_ENABLE">SNDBDC_MODE_ATTN_ENABLE</dfn>		 0x00000004</u></td></tr>
<tr><th id="996">996</th><td><i>/* 0x1c04 --&gt; 0x2000 unused */</i></td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td><i>/* Receive list placement control registers */</i></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_MODE" data-ref="_M/RCVLPC_MODE">RCVLPC_MODE</dfn>			0x00002000</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_MODE_RESET" data-ref="_M/RCVLPC_MODE_RESET">RCVLPC_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_MODE_ENABLE" data-ref="_M/RCVLPC_MODE_ENABLE">RCVLPC_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_MODE_CLASS0_ATTN_ENAB" data-ref="_M/RCVLPC_MODE_CLASS0_ATTN_ENAB">RCVLPC_MODE_CLASS0_ATTN_ENAB</dfn>	 0x00000004</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_MODE_MAPOOR_AATTN_ENAB" data-ref="_M/RCVLPC_MODE_MAPOOR_AATTN_ENAB">RCVLPC_MODE_MAPOOR_AATTN_ENAB</dfn>	 0x00000008</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_MODE_STAT_OFLOW_ENAB" data-ref="_M/RCVLPC_MODE_STAT_OFLOW_ENAB">RCVLPC_MODE_STAT_OFLOW_ENAB</dfn>	 0x00000010</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_STATUS" data-ref="_M/RCVLPC_STATUS">RCVLPC_STATUS</dfn>			0x00002004</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_STATUS_CLASS0" data-ref="_M/RCVLPC_STATUS_CLASS0">RCVLPC_STATUS_CLASS0</dfn>		 0x00000004</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_STATUS_MAPOOR" data-ref="_M/RCVLPC_STATUS_MAPOOR">RCVLPC_STATUS_MAPOOR</dfn>		 0x00000008</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_STATUS_STAT_OFLOW" data-ref="_M/RCVLPC_STATUS_STAT_OFLOW">RCVLPC_STATUS_STAT_OFLOW</dfn>	 0x00000010</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_LOCK" data-ref="_M/RCVLPC_LOCK">RCVLPC_LOCK</dfn>			0x00002008</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_LOCK_REQ_MASK" data-ref="_M/RCVLPC_LOCK_REQ_MASK">RCVLPC_LOCK_REQ_MASK</dfn>		 0x0000ffff</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_LOCK_REQ_SHIFT" data-ref="_M/RCVLPC_LOCK_REQ_SHIFT">RCVLPC_LOCK_REQ_SHIFT</dfn>		 0</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_LOCK_GRANT_MASK" data-ref="_M/RCVLPC_LOCK_GRANT_MASK">RCVLPC_LOCK_GRANT_MASK</dfn>		 0xffff0000</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_LOCK_GRANT_SHIFT" data-ref="_M/RCVLPC_LOCK_GRANT_SHIFT">RCVLPC_LOCK_GRANT_SHIFT</dfn>	 16</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_NON_EMPTY_BITS" data-ref="_M/RCVLPC_NON_EMPTY_BITS">RCVLPC_NON_EMPTY_BITS</dfn>		0x0000200c</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_NON_EMPTY_BITS_MASK" data-ref="_M/RCVLPC_NON_EMPTY_BITS_MASK">RCVLPC_NON_EMPTY_BITS_MASK</dfn>	 0x0000ffff</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_CONFIG" data-ref="_M/RCVLPC_CONFIG">RCVLPC_CONFIG</dfn>			0x00002010</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_STATSCTRL" data-ref="_M/RCVLPC_STATSCTRL">RCVLPC_STATSCTRL</dfn>		0x00002014</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_STATSCTRL_ENABLE" data-ref="_M/RCVLPC_STATSCTRL_ENABLE">RCVLPC_STATSCTRL_ENABLE</dfn>	 0x00000001</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_STATSCTRL_FASTUPD" data-ref="_M/RCVLPC_STATSCTRL_FASTUPD">RCVLPC_STATSCTRL_FASTUPD</dfn>	 0x00000002</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_STATS_ENABLE" data-ref="_M/RCVLPC_STATS_ENABLE">RCVLPC_STATS_ENABLE</dfn>		0x00002018</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_STATSENAB_ASF_FIX" data-ref="_M/RCVLPC_STATSENAB_ASF_FIX">RCVLPC_STATSENAB_ASF_FIX</dfn>	 0x00000002</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_STATSENAB_DACK_FIX" data-ref="_M/RCVLPC_STATSENAB_DACK_FIX">RCVLPC_STATSENAB_DACK_FIX</dfn>	 0x00040000</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define  <dfn class="macro" id="_M/RCVLPC_STATSENAB_LNGBRST_RFIX" data-ref="_M/RCVLPC_STATSENAB_LNGBRST_RFIX">RCVLPC_STATSENAB_LNGBRST_RFIX</dfn>	 0x00400000</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_STATS_INCMASK" data-ref="_M/RCVLPC_STATS_INCMASK">RCVLPC_STATS_INCMASK</dfn>		0x0000201c</u></td></tr>
<tr><th id="1025">1025</th><td><i>/* 0x2020 --&gt; 0x2100 unused */</i></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_SELLST_BASE" data-ref="_M/RCVLPC_SELLST_BASE">RCVLPC_SELLST_BASE</dfn>		0x00002100 /* 16 16-byte entries */</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define  <dfn class="macro" id="_M/SELLST_TAIL" data-ref="_M/SELLST_TAIL">SELLST_TAIL</dfn>			0x00000004</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define  <dfn class="macro" id="_M/SELLST_CONT" data-ref="_M/SELLST_CONT">SELLST_CONT</dfn>			0x00000008</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define  <dfn class="macro" id="_M/SELLST_UNUSED" data-ref="_M/SELLST_UNUSED">SELLST_UNUSED</dfn>			0x0000000c</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_COS_CNTL_BASE" data-ref="_M/RCVLPC_COS_CNTL_BASE">RCVLPC_COS_CNTL_BASE</dfn>		0x00002200 /* 16 4-byte entries */</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_DROP_FILTER_CNT" data-ref="_M/RCVLPC_DROP_FILTER_CNT">RCVLPC_DROP_FILTER_CNT</dfn>		0x00002240</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_DMA_WQ_FULL_CNT" data-ref="_M/RCVLPC_DMA_WQ_FULL_CNT">RCVLPC_DMA_WQ_FULL_CNT</dfn>		0x00002244</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_DMA_HIPRIO_WQ_FULL_CNT" data-ref="_M/RCVLPC_DMA_HIPRIO_WQ_FULL_CNT">RCVLPC_DMA_HIPRIO_WQ_FULL_CNT</dfn>	0x00002248</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_NO_RCV_BD_CNT" data-ref="_M/RCVLPC_NO_RCV_BD_CNT">RCVLPC_NO_RCV_BD_CNT</dfn>		0x0000224c</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_IN_DISCARDS_CNT" data-ref="_M/RCVLPC_IN_DISCARDS_CNT">RCVLPC_IN_DISCARDS_CNT</dfn>		0x00002250</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_IN_ERRORS_CNT" data-ref="_M/RCVLPC_IN_ERRORS_CNT">RCVLPC_IN_ERRORS_CNT</dfn>		0x00002254</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/RCVLPC_RCV_THRESH_HIT_CNT" data-ref="_M/RCVLPC_RCV_THRESH_HIT_CNT">RCVLPC_RCV_THRESH_HIT_CNT</dfn>	0x00002258</u></td></tr>
<tr><th id="1038">1038</th><td><i>/* 0x225c --&gt; 0x2400 unused */</i></td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td><i>/* Receive Data and Receive BD Initiator Control */</i></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_MODE" data-ref="_M/RCVDBDI_MODE">RCVDBDI_MODE</dfn>			0x00002400</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define  <dfn class="macro" id="_M/RCVDBDI_MODE_RESET" data-ref="_M/RCVDBDI_MODE_RESET">RCVDBDI_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define  <dfn class="macro" id="_M/RCVDBDI_MODE_ENABLE" data-ref="_M/RCVDBDI_MODE_ENABLE">RCVDBDI_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define  <dfn class="macro" id="_M/RCVDBDI_MODE_JUMBOBD_NEEDED" data-ref="_M/RCVDBDI_MODE_JUMBOBD_NEEDED">RCVDBDI_MODE_JUMBOBD_NEEDED</dfn>	 0x00000004</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define  <dfn class="macro" id="_M/RCVDBDI_MODE_FRM_TOO_BIG" data-ref="_M/RCVDBDI_MODE_FRM_TOO_BIG">RCVDBDI_MODE_FRM_TOO_BIG</dfn>	 0x00000008</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define  <dfn class="macro" id="_M/RCVDBDI_MODE_INV_RING_SZ" data-ref="_M/RCVDBDI_MODE_INV_RING_SZ">RCVDBDI_MODE_INV_RING_SZ</dfn>	 0x00000010</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define  <dfn class="macro" id="_M/RCVDBDI_MODE_LRG_RING_SZ" data-ref="_M/RCVDBDI_MODE_LRG_RING_SZ">RCVDBDI_MODE_LRG_RING_SZ</dfn>	 0x00010000</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_STATUS" data-ref="_M/RCVDBDI_STATUS">RCVDBDI_STATUS</dfn>			0x00002404</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define  <dfn class="macro" id="_M/RCVDBDI_STATUS_JUMBOBD_NEEDED" data-ref="_M/RCVDBDI_STATUS_JUMBOBD_NEEDED">RCVDBDI_STATUS_JUMBOBD_NEEDED</dfn>	 0x00000004</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define  <dfn class="macro" id="_M/RCVDBDI_STATUS_FRM_TOO_BIG" data-ref="_M/RCVDBDI_STATUS_FRM_TOO_BIG">RCVDBDI_STATUS_FRM_TOO_BIG</dfn>	 0x00000008</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define  <dfn class="macro" id="_M/RCVDBDI_STATUS_INV_RING_SZ" data-ref="_M/RCVDBDI_STATUS_INV_RING_SZ">RCVDBDI_STATUS_INV_RING_SZ</dfn>	 0x00000010</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_SPLIT_FRAME_MINSZ" data-ref="_M/RCVDBDI_SPLIT_FRAME_MINSZ">RCVDBDI_SPLIT_FRAME_MINSZ</dfn>	0x00002408</u></td></tr>
<tr><th id="1053">1053</th><td><i>/* 0x240c --&gt; 0x2440 unused */</i></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_JUMBO_BD" data-ref="_M/RCVDBDI_JUMBO_BD">RCVDBDI_JUMBO_BD</dfn>		0x00002440 /* TG3_BDINFO_... */</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_STD_BD" data-ref="_M/RCVDBDI_STD_BD">RCVDBDI_STD_BD</dfn>			0x00002450 /* TG3_BDINFO_... */</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_MINI_BD" data-ref="_M/RCVDBDI_MINI_BD">RCVDBDI_MINI_BD</dfn>			0x00002460 /* TG3_BDINFO_... */</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_JUMBO_CON_IDX" data-ref="_M/RCVDBDI_JUMBO_CON_IDX">RCVDBDI_JUMBO_CON_IDX</dfn>		0x00002470</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_STD_CON_IDX" data-ref="_M/RCVDBDI_STD_CON_IDX">RCVDBDI_STD_CON_IDX</dfn>		0x00002474</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_MINI_CON_IDX" data-ref="_M/RCVDBDI_MINI_CON_IDX">RCVDBDI_MINI_CON_IDX</dfn>		0x00002478</u></td></tr>
<tr><th id="1060">1060</th><td><i>/* 0x247c --&gt; 0x2480 unused */</i></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_0" data-ref="_M/RCVDBDI_BD_PROD_IDX_0">RCVDBDI_BD_PROD_IDX_0</dfn>		0x00002480</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_1" data-ref="_M/RCVDBDI_BD_PROD_IDX_1">RCVDBDI_BD_PROD_IDX_1</dfn>		0x00002484</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_2" data-ref="_M/RCVDBDI_BD_PROD_IDX_2">RCVDBDI_BD_PROD_IDX_2</dfn>		0x00002488</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_3" data-ref="_M/RCVDBDI_BD_PROD_IDX_3">RCVDBDI_BD_PROD_IDX_3</dfn>		0x0000248c</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_4" data-ref="_M/RCVDBDI_BD_PROD_IDX_4">RCVDBDI_BD_PROD_IDX_4</dfn>		0x00002490</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_5" data-ref="_M/RCVDBDI_BD_PROD_IDX_5">RCVDBDI_BD_PROD_IDX_5</dfn>		0x00002494</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_6" data-ref="_M/RCVDBDI_BD_PROD_IDX_6">RCVDBDI_BD_PROD_IDX_6</dfn>		0x00002498</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_7" data-ref="_M/RCVDBDI_BD_PROD_IDX_7">RCVDBDI_BD_PROD_IDX_7</dfn>		0x0000249c</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_8" data-ref="_M/RCVDBDI_BD_PROD_IDX_8">RCVDBDI_BD_PROD_IDX_8</dfn>		0x000024a0</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_9" data-ref="_M/RCVDBDI_BD_PROD_IDX_9">RCVDBDI_BD_PROD_IDX_9</dfn>		0x000024a4</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_10" data-ref="_M/RCVDBDI_BD_PROD_IDX_10">RCVDBDI_BD_PROD_IDX_10</dfn>		0x000024a8</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_11" data-ref="_M/RCVDBDI_BD_PROD_IDX_11">RCVDBDI_BD_PROD_IDX_11</dfn>		0x000024ac</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_12" data-ref="_M/RCVDBDI_BD_PROD_IDX_12">RCVDBDI_BD_PROD_IDX_12</dfn>		0x000024b0</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_13" data-ref="_M/RCVDBDI_BD_PROD_IDX_13">RCVDBDI_BD_PROD_IDX_13</dfn>		0x000024b4</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_14" data-ref="_M/RCVDBDI_BD_PROD_IDX_14">RCVDBDI_BD_PROD_IDX_14</dfn>		0x000024b8</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_BD_PROD_IDX_15" data-ref="_M/RCVDBDI_BD_PROD_IDX_15">RCVDBDI_BD_PROD_IDX_15</dfn>		0x000024bc</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/RCVDBDI_HWDIAG" data-ref="_M/RCVDBDI_HWDIAG">RCVDBDI_HWDIAG</dfn>			0x000024c0</u></td></tr>
<tr><th id="1078">1078</th><td><i>/* 0x24c4 --&gt; 0x2800 unused */</i></td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td><i>/* Receive Data Completion Control */</i></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/RCVDCC_MODE" data-ref="_M/RCVDCC_MODE">RCVDCC_MODE</dfn>			0x00002800</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define  <dfn class="macro" id="_M/RCVDCC_MODE_RESET" data-ref="_M/RCVDCC_MODE_RESET">RCVDCC_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define  <dfn class="macro" id="_M/RCVDCC_MODE_ENABLE" data-ref="_M/RCVDCC_MODE_ENABLE">RCVDCC_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define  <dfn class="macro" id="_M/RCVDCC_MODE_ATTN_ENABLE" data-ref="_M/RCVDCC_MODE_ATTN_ENABLE">RCVDCC_MODE_ATTN_ENABLE</dfn>	 0x00000004</u></td></tr>
<tr><th id="1085">1085</th><td><i>/* 0x2804 --&gt; 0x2c00 unused */</i></td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td><i>/* Receive BD Initiator Control Registers */</i></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/RCVBDI_MODE" data-ref="_M/RCVBDI_MODE">RCVBDI_MODE</dfn>			0x00002c00</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define  <dfn class="macro" id="_M/RCVBDI_MODE_RESET" data-ref="_M/RCVBDI_MODE_RESET">RCVBDI_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define  <dfn class="macro" id="_M/RCVBDI_MODE_ENABLE" data-ref="_M/RCVBDI_MODE_ENABLE">RCVBDI_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define  <dfn class="macro" id="_M/RCVBDI_MODE_RCB_ATTN_ENAB" data-ref="_M/RCVBDI_MODE_RCB_ATTN_ENAB">RCVBDI_MODE_RCB_ATTN_ENAB</dfn>	 0x00000004</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/RCVBDI_STATUS" data-ref="_M/RCVBDI_STATUS">RCVBDI_STATUS</dfn>			0x00002c04</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define  <dfn class="macro" id="_M/RCVBDI_STATUS_RCB_ATTN" data-ref="_M/RCVBDI_STATUS_RCB_ATTN">RCVBDI_STATUS_RCB_ATTN</dfn>		 0x00000004</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/RCVBDI_JUMBO_PROD_IDX" data-ref="_M/RCVBDI_JUMBO_PROD_IDX">RCVBDI_JUMBO_PROD_IDX</dfn>		0x00002c08</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/RCVBDI_STD_PROD_IDX" data-ref="_M/RCVBDI_STD_PROD_IDX">RCVBDI_STD_PROD_IDX</dfn>		0x00002c0c</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/RCVBDI_MINI_PROD_IDX" data-ref="_M/RCVBDI_MINI_PROD_IDX">RCVBDI_MINI_PROD_IDX</dfn>		0x00002c10</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/RCVBDI_MINI_THRESH" data-ref="_M/RCVBDI_MINI_THRESH">RCVBDI_MINI_THRESH</dfn>		0x00002c14</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/RCVBDI_STD_THRESH" data-ref="_M/RCVBDI_STD_THRESH">RCVBDI_STD_THRESH</dfn>		0x00002c18</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/RCVBDI_JUMBO_THRESH" data-ref="_M/RCVBDI_JUMBO_THRESH">RCVBDI_JUMBO_THRESH</dfn>		0x00002c1c</u></td></tr>
<tr><th id="1100">1100</th><td><i>/* 0x2c20 --&gt; 0x2d00 unused */</i></td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td><u>#define <dfn class="macro" id="_M/STD_REPLENISH_LWM" data-ref="_M/STD_REPLENISH_LWM">STD_REPLENISH_LWM</dfn>		0x00002d00</u></td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/JMB_REPLENISH_LWM" data-ref="_M/JMB_REPLENISH_LWM">JMB_REPLENISH_LWM</dfn>		0x00002d04</u></td></tr>
<tr><th id="1104">1104</th><td><i>/* 0x2d08 --&gt; 0x3000 unused */</i></td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td><i>/* Receive BD Completion Control Registers */</i></td></tr>
<tr><th id="1107">1107</th><td><u>#define <dfn class="macro" id="_M/RCVCC_MODE" data-ref="_M/RCVCC_MODE">RCVCC_MODE</dfn>			0x00003000</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define  <dfn class="macro" id="_M/RCVCC_MODE_RESET" data-ref="_M/RCVCC_MODE_RESET">RCVCC_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define  <dfn class="macro" id="_M/RCVCC_MODE_ENABLE" data-ref="_M/RCVCC_MODE_ENABLE">RCVCC_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define  <dfn class="macro" id="_M/RCVCC_MODE_ATTN_ENABLE" data-ref="_M/RCVCC_MODE_ATTN_ENABLE">RCVCC_MODE_ATTN_ENABLE</dfn>		 0x00000004</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/RCVCC_STATUS" data-ref="_M/RCVCC_STATUS">RCVCC_STATUS</dfn>			0x00003004</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define  <dfn class="macro" id="_M/RCVCC_STATUS_ERROR_ATTN" data-ref="_M/RCVCC_STATUS_ERROR_ATTN">RCVCC_STATUS_ERROR_ATTN</dfn>	 0x00000004</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/RCVCC_JUMP_PROD_IDX" data-ref="_M/RCVCC_JUMP_PROD_IDX">RCVCC_JUMP_PROD_IDX</dfn>		0x00003008</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define <dfn class="macro" id="_M/RCVCC_STD_PROD_IDX" data-ref="_M/RCVCC_STD_PROD_IDX">RCVCC_STD_PROD_IDX</dfn>		0x0000300c</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/RCVCC_MINI_PROD_IDX" data-ref="_M/RCVCC_MINI_PROD_IDX">RCVCC_MINI_PROD_IDX</dfn>		0x00003010</u></td></tr>
<tr><th id="1116">1116</th><td><i>/* 0x3014 --&gt; 0x3400 unused */</i></td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td><i>/* Receive list selector control registers */</i></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/RCVLSC_MODE" data-ref="_M/RCVLSC_MODE">RCVLSC_MODE</dfn>			0x00003400</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define  <dfn class="macro" id="_M/RCVLSC_MODE_RESET" data-ref="_M/RCVLSC_MODE_RESET">RCVLSC_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define  <dfn class="macro" id="_M/RCVLSC_MODE_ENABLE" data-ref="_M/RCVLSC_MODE_ENABLE">RCVLSC_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define  <dfn class="macro" id="_M/RCVLSC_MODE_ATTN_ENABLE" data-ref="_M/RCVLSC_MODE_ATTN_ENABLE">RCVLSC_MODE_ATTN_ENABLE</dfn>	 0x00000004</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/RCVLSC_STATUS" data-ref="_M/RCVLSC_STATUS">RCVLSC_STATUS</dfn>			0x00003404</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define  <dfn class="macro" id="_M/RCVLSC_STATUS_ERROR_ATTN" data-ref="_M/RCVLSC_STATUS_ERROR_ATTN">RCVLSC_STATUS_ERROR_ATTN</dfn>	 0x00000004</u></td></tr>
<tr><th id="1125">1125</th><td><i>/* 0x3408 --&gt; 0x3600 unused */</i></td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_DRV_STATUS" data-ref="_M/TG3_CPMU_DRV_STATUS">TG3_CPMU_DRV_STATUS</dfn>		0x0000344c</u></td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td><i>/* CPMU registers */</i></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_CTRL" data-ref="_M/TG3_CPMU_CTRL">TG3_CPMU_CTRL</dfn>			0x00003600</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define  <dfn class="macro" id="_M/CPMU_CTRL_LINK_IDLE_MODE" data-ref="_M/CPMU_CTRL_LINK_IDLE_MODE">CPMU_CTRL_LINK_IDLE_MODE</dfn>	 0x00000200</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define  <dfn class="macro" id="_M/CPMU_CTRL_LINK_AWARE_MODE" data-ref="_M/CPMU_CTRL_LINK_AWARE_MODE">CPMU_CTRL_LINK_AWARE_MODE</dfn>	 0x00000400</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define  <dfn class="macro" id="_M/CPMU_CTRL_LINK_SPEED_MODE" data-ref="_M/CPMU_CTRL_LINK_SPEED_MODE">CPMU_CTRL_LINK_SPEED_MODE</dfn>	 0x00004000</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define  <dfn class="macro" id="_M/CPMU_CTRL_GPHY_10MB_RXONLY" data-ref="_M/CPMU_CTRL_GPHY_10MB_RXONLY">CPMU_CTRL_GPHY_10MB_RXONLY</dfn>	 0x00010000</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_LSPD_10MB_CLK" data-ref="_M/TG3_CPMU_LSPD_10MB_CLK">TG3_CPMU_LSPD_10MB_CLK</dfn>		0x00003604</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define  <dfn class="macro" id="_M/CPMU_LSPD_10MB_MACCLK_MASK" data-ref="_M/CPMU_LSPD_10MB_MACCLK_MASK">CPMU_LSPD_10MB_MACCLK_MASK</dfn>	 0x001f0000</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define  <dfn class="macro" id="_M/CPMU_LSPD_10MB_MACCLK_6_25" data-ref="_M/CPMU_LSPD_10MB_MACCLK_6_25">CPMU_LSPD_10MB_MACCLK_6_25</dfn>	 0x00130000</u></td></tr>
<tr><th id="1138">1138</th><td><i>/* 0x3608 --&gt; 0x360c unused */</i></td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_LSPD_1000MB_CLK" data-ref="_M/TG3_CPMU_LSPD_1000MB_CLK">TG3_CPMU_LSPD_1000MB_CLK</dfn>	0x0000360c</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define  <dfn class="macro" id="_M/CPMU_LSPD_1000MB_MACCLK_62_5" data-ref="_M/CPMU_LSPD_1000MB_MACCLK_62_5">CPMU_LSPD_1000MB_MACCLK_62_5</dfn>	 0x00000000</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define  <dfn class="macro" id="_M/CPMU_LSPD_1000MB_MACCLK_12_5" data-ref="_M/CPMU_LSPD_1000MB_MACCLK_12_5">CPMU_LSPD_1000MB_MACCLK_12_5</dfn>	 0x00110000</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define  <dfn class="macro" id="_M/CPMU_LSPD_1000MB_MACCLK_MASK" data-ref="_M/CPMU_LSPD_1000MB_MACCLK_MASK">CPMU_LSPD_1000MB_MACCLK_MASK</dfn>	 0x001f0000</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_LNK_AWARE_PWRMD" data-ref="_M/TG3_CPMU_LNK_AWARE_PWRMD">TG3_CPMU_LNK_AWARE_PWRMD</dfn>	0x00003610</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define  <dfn class="macro" id="_M/CPMU_LNK_AWARE_MACCLK_MASK" data-ref="_M/CPMU_LNK_AWARE_MACCLK_MASK">CPMU_LNK_AWARE_MACCLK_MASK</dfn>	 0x001f0000</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define  <dfn class="macro" id="_M/CPMU_LNK_AWARE_MACCLK_6_25" data-ref="_M/CPMU_LNK_AWARE_MACCLK_6_25">CPMU_LNK_AWARE_MACCLK_6_25</dfn>	 0x00130000</u></td></tr>
<tr><th id="1147">1147</th><td><i>/* 0x3614 --&gt; 0x361c unused */</i></td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_HST_ACC" data-ref="_M/TG3_CPMU_HST_ACC">TG3_CPMU_HST_ACC</dfn>		0x0000361c</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define  <dfn class="macro" id="_M/CPMU_HST_ACC_MACCLK_MASK" data-ref="_M/CPMU_HST_ACC_MACCLK_MASK">CPMU_HST_ACC_MACCLK_MASK</dfn>	 0x001f0000</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define  <dfn class="macro" id="_M/CPMU_HST_ACC_MACCLK_6_25" data-ref="_M/CPMU_HST_ACC_MACCLK_6_25">CPMU_HST_ACC_MACCLK_6_25</dfn>	 0x00130000</u></td></tr>
<tr><th id="1152">1152</th><td><i>/* 0x3620 --&gt; 0x3630 unused */</i></td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_CLCK_ORIDE" data-ref="_M/TG3_CPMU_CLCK_ORIDE">TG3_CPMU_CLCK_ORIDE</dfn>		0x00003624</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define  <dfn class="macro" id="_M/CPMU_CLCK_ORIDE_MAC_ORIDE_EN" data-ref="_M/CPMU_CLCK_ORIDE_MAC_ORIDE_EN">CPMU_CLCK_ORIDE_MAC_ORIDE_EN</dfn>	 0x80000000</u></td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_CLCK_ORIDE_ENABLE" data-ref="_M/TG3_CPMU_CLCK_ORIDE_ENABLE">TG3_CPMU_CLCK_ORIDE_ENABLE</dfn>	0x00003628</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_MAC_ORIDE_ENABLE" data-ref="_M/TG3_CPMU_MAC_ORIDE_ENABLE">TG3_CPMU_MAC_ORIDE_ENABLE</dfn>	 (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_STATUS" data-ref="_M/TG3_CPMU_STATUS">TG3_CPMU_STATUS</dfn>			0x0000362c</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_STATUS_FMSK_5717" data-ref="_M/TG3_CPMU_STATUS_FMSK_5717">TG3_CPMU_STATUS_FMSK_5717</dfn>	 0x20000000</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_STATUS_FMSK_5719" data-ref="_M/TG3_CPMU_STATUS_FMSK_5719">TG3_CPMU_STATUS_FMSK_5719</dfn>	 0xc0000000</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_STATUS_FSHFT_5719" data-ref="_M/TG3_CPMU_STATUS_FSHFT_5719">TG3_CPMU_STATUS_FSHFT_5719</dfn>	 30</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_STATUS_LINK_MASK" data-ref="_M/TG3_CPMU_STATUS_LINK_MASK">TG3_CPMU_STATUS_LINK_MASK</dfn>	 0x180000</u></td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_CLCK_STAT" data-ref="_M/TG3_CPMU_CLCK_STAT">TG3_CPMU_CLCK_STAT</dfn>		0x00003630</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define  <dfn class="macro" id="_M/CPMU_CLCK_STAT_MAC_CLCK_MASK" data-ref="_M/CPMU_CLCK_STAT_MAC_CLCK_MASK">CPMU_CLCK_STAT_MAC_CLCK_MASK</dfn>	 0x001f0000</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define  <dfn class="macro" id="_M/CPMU_CLCK_STAT_MAC_CLCK_62_5" data-ref="_M/CPMU_CLCK_STAT_MAC_CLCK_62_5">CPMU_CLCK_STAT_MAC_CLCK_62_5</dfn>	 0x00000000</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define  <dfn class="macro" id="_M/CPMU_CLCK_STAT_MAC_CLCK_12_5" data-ref="_M/CPMU_CLCK_STAT_MAC_CLCK_12_5">CPMU_CLCK_STAT_MAC_CLCK_12_5</dfn>	 0x00110000</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define  <dfn class="macro" id="_M/CPMU_CLCK_STAT_MAC_CLCK_6_25" data-ref="_M/CPMU_CLCK_STAT_MAC_CLCK_6_25">CPMU_CLCK_STAT_MAC_CLCK_6_25</dfn>	 0x00130000</u></td></tr>
<tr><th id="1171">1171</th><td><i>/* 0x3634 --&gt; 0x365c unused */</i></td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_MUTEX_REQ" data-ref="_M/TG3_CPMU_MUTEX_REQ">TG3_CPMU_MUTEX_REQ</dfn>		0x0000365c</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define  <dfn class="macro" id="_M/CPMU_MUTEX_REQ_DRIVER" data-ref="_M/CPMU_MUTEX_REQ_DRIVER">CPMU_MUTEX_REQ_DRIVER</dfn>		 0x00001000</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_MUTEX_GNT" data-ref="_M/TG3_CPMU_MUTEX_GNT">TG3_CPMU_MUTEX_GNT</dfn>		0x00003660</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define  <dfn class="macro" id="_M/CPMU_MUTEX_GNT_DRIVER" data-ref="_M/CPMU_MUTEX_GNT_DRIVER">CPMU_MUTEX_GNT_DRIVER</dfn>		 0x00001000</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_PHY_STRAP" data-ref="_M/TG3_CPMU_PHY_STRAP">TG3_CPMU_PHY_STRAP</dfn>		0x00003664</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_PHY_STRAP_IS_SERDES" data-ref="_M/TG3_CPMU_PHY_STRAP_IS_SERDES">TG3_CPMU_PHY_STRAP_IS_SERDES</dfn>	 0x00000020</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_PADRNG_CTL" data-ref="_M/TG3_CPMU_PADRNG_CTL">TG3_CPMU_PADRNG_CTL</dfn>		0x00003668</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_PADRNG_CTL_RDIV2" data-ref="_M/TG3_CPMU_PADRNG_CTL_RDIV2">TG3_CPMU_PADRNG_CTL_RDIV2</dfn>	 0x00040000</u></td></tr>
<tr><th id="1181">1181</th><td><i>/* 0x3664 --&gt; 0x36b0 unused */</i></td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_EEE_MODE" data-ref="_M/TG3_CPMU_EEE_MODE">TG3_CPMU_EEE_MODE</dfn>		0x000036b0</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_EEEMD_APE_TX_DET_EN" data-ref="_M/TG3_CPMU_EEEMD_APE_TX_DET_EN">TG3_CPMU_EEEMD_APE_TX_DET_EN</dfn>	 0x00000004</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_EEEMD_ERLY_L1_XIT_DET" data-ref="_M/TG3_CPMU_EEEMD_ERLY_L1_XIT_DET">TG3_CPMU_EEEMD_ERLY_L1_XIT_DET</dfn>	 0x00000008</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_EEEMD_SND_IDX_DET_EN" data-ref="_M/TG3_CPMU_EEEMD_SND_IDX_DET_EN">TG3_CPMU_EEEMD_SND_IDX_DET_EN</dfn>	 0x00000040</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_EEEMD_LPI_ENABLE" data-ref="_M/TG3_CPMU_EEEMD_LPI_ENABLE">TG3_CPMU_EEEMD_LPI_ENABLE</dfn>	 0x00000080</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_EEEMD_LPI_IN_TX" data-ref="_M/TG3_CPMU_EEEMD_LPI_IN_TX">TG3_CPMU_EEEMD_LPI_IN_TX</dfn>	 0x00000100</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_EEEMD_LPI_IN_RX" data-ref="_M/TG3_CPMU_EEEMD_LPI_IN_RX">TG3_CPMU_EEEMD_LPI_IN_RX</dfn>	 0x00000200</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_EEEMD_EEE_ENABLE" data-ref="_M/TG3_CPMU_EEEMD_EEE_ENABLE">TG3_CPMU_EEEMD_EEE_ENABLE</dfn>	 0x00100000</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_EEE_DBTMR1" data-ref="_M/TG3_CPMU_EEE_DBTMR1">TG3_CPMU_EEE_DBTMR1</dfn>		0x000036b4</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_DBTMR1_PCIEXIT_2047US" data-ref="_M/TG3_CPMU_DBTMR1_PCIEXIT_2047US">TG3_CPMU_DBTMR1_PCIEXIT_2047US</dfn>	 0x07ff0000</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_DBTMR1_LNKIDLE_2047US" data-ref="_M/TG3_CPMU_DBTMR1_LNKIDLE_2047US">TG3_CPMU_DBTMR1_LNKIDLE_2047US</dfn>	 0x000007ff</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_DBTMR1_LNKIDLE_MAX" data-ref="_M/TG3_CPMU_DBTMR1_LNKIDLE_MAX">TG3_CPMU_DBTMR1_LNKIDLE_MAX</dfn>	 0x0000ffff</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_EEE_DBTMR2" data-ref="_M/TG3_CPMU_EEE_DBTMR2">TG3_CPMU_EEE_DBTMR2</dfn>		0x000036b8</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_DBTMR2_APE_TX_2047US" data-ref="_M/TG3_CPMU_DBTMR2_APE_TX_2047US">TG3_CPMU_DBTMR2_APE_TX_2047US</dfn>	 0x07ff0000</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_DBTMR2_TXIDXEQ_2047US" data-ref="_M/TG3_CPMU_DBTMR2_TXIDXEQ_2047US">TG3_CPMU_DBTMR2_TXIDXEQ_2047US</dfn>	 0x000007ff</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_EEE_LNKIDL_CTRL" data-ref="_M/TG3_CPMU_EEE_LNKIDL_CTRL">TG3_CPMU_EEE_LNKIDL_CTRL</dfn>	0x000036bc</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_EEE_LNKIDL_PCIE_NL0" data-ref="_M/TG3_CPMU_EEE_LNKIDL_PCIE_NL0">TG3_CPMU_EEE_LNKIDL_PCIE_NL0</dfn>	 0x01000000</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_EEE_LNKIDL_UART_IDL" data-ref="_M/TG3_CPMU_EEE_LNKIDL_UART_IDL">TG3_CPMU_EEE_LNKIDL_UART_IDL</dfn>	 0x00000004</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define  <dfn class="macro" id="_M/TG3_CPMU_EEE_LNKIDL_APE_TX_MT" data-ref="_M/TG3_CPMU_EEE_LNKIDL_APE_TX_MT">TG3_CPMU_EEE_LNKIDL_APE_TX_MT</dfn>	 0x00000002</u></td></tr>
<tr><th id="1202">1202</th><td><i>/* 0x36c0 --&gt; 0x36d0 unused */</i></td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_EEE_CTRL" data-ref="_M/TG3_CPMU_EEE_CTRL">TG3_CPMU_EEE_CTRL</dfn>		0x000036d0</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_EEE_CTRL_EXIT_16_5_US" data-ref="_M/TG3_CPMU_EEE_CTRL_EXIT_16_5_US">TG3_CPMU_EEE_CTRL_EXIT_16_5_US</dfn>	 0x0000019d</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_EEE_CTRL_EXIT_36_US" data-ref="_M/TG3_CPMU_EEE_CTRL_EXIT_36_US">TG3_CPMU_EEE_CTRL_EXIT_36_US</dfn>	 0x00000384</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/TG3_CPMU_EEE_CTRL_EXIT_20_1_US" data-ref="_M/TG3_CPMU_EEE_CTRL_EXIT_20_1_US">TG3_CPMU_EEE_CTRL_EXIT_20_1_US</dfn>	 0x000001f8</u></td></tr>
<tr><th id="1208">1208</th><td><i>/* 0x36d4 --&gt; 0x3800 unused */</i></td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td><i>/* Mbuf cluster free registers */</i></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/MBFREE_MODE" data-ref="_M/MBFREE_MODE">MBFREE_MODE</dfn>			0x00003800</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define  <dfn class="macro" id="_M/MBFREE_MODE_RESET" data-ref="_M/MBFREE_MODE_RESET">MBFREE_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define  <dfn class="macro" id="_M/MBFREE_MODE_ENABLE" data-ref="_M/MBFREE_MODE_ENABLE">MBFREE_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/MBFREE_STATUS" data-ref="_M/MBFREE_STATUS">MBFREE_STATUS</dfn>			0x00003804</u></td></tr>
<tr><th id="1215">1215</th><td><i>/* 0x3808 --&gt; 0x3c00 unused */</i></td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td><i>/* Host coalescing control registers */</i></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_MODE" data-ref="_M/HOSTCC_MODE">HOSTCC_MODE</dfn>			0x00003c00</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_MODE_RESET" data-ref="_M/HOSTCC_MODE_RESET">HOSTCC_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_MODE_ENABLE" data-ref="_M/HOSTCC_MODE_ENABLE">HOSTCC_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_MODE_ATTN" data-ref="_M/HOSTCC_MODE_ATTN">HOSTCC_MODE_ATTN</dfn>		 0x00000004</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_MODE_NOW" data-ref="_M/HOSTCC_MODE_NOW">HOSTCC_MODE_NOW</dfn>		 0x00000008</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_MODE_FULL_STATUS" data-ref="_M/HOSTCC_MODE_FULL_STATUS">HOSTCC_MODE_FULL_STATUS</dfn>	 0x00000000</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_MODE_64BYTE" data-ref="_M/HOSTCC_MODE_64BYTE">HOSTCC_MODE_64BYTE</dfn>		 0x00000080</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_MODE_32BYTE" data-ref="_M/HOSTCC_MODE_32BYTE">HOSTCC_MODE_32BYTE</dfn>		 0x00000100</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_MODE_CLRTICK_RXBD" data-ref="_M/HOSTCC_MODE_CLRTICK_RXBD">HOSTCC_MODE_CLRTICK_RXBD</dfn>	 0x00000200</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_MODE_CLRTICK_TXBD" data-ref="_M/HOSTCC_MODE_CLRTICK_TXBD">HOSTCC_MODE_CLRTICK_TXBD</dfn>	 0x00000400</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_MODE_NOINT_ON_NOW" data-ref="_M/HOSTCC_MODE_NOINT_ON_NOW">HOSTCC_MODE_NOINT_ON_NOW</dfn>	 0x00000800</u></td></tr>
<tr><th id="1229">1229</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_MODE_NOINT_ON_FORCE" data-ref="_M/HOSTCC_MODE_NOINT_ON_FORCE">HOSTCC_MODE_NOINT_ON_FORCE</dfn>	 0x00001000</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_MODE_COAL_VEC1_NOW" data-ref="_M/HOSTCC_MODE_COAL_VEC1_NOW">HOSTCC_MODE_COAL_VEC1_NOW</dfn>	 0x00002000</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_STATUS" data-ref="_M/HOSTCC_STATUS">HOSTCC_STATUS</dfn>			0x00003c04</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define  <dfn class="macro" id="_M/HOSTCC_STATUS_ERROR_ATTN" data-ref="_M/HOSTCC_STATUS_ERROR_ATTN">HOSTCC_STATUS_ERROR_ATTN</dfn>	 0x00000004</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RXCOL_TICKS" data-ref="_M/HOSTCC_RXCOL_TICKS">HOSTCC_RXCOL_TICKS</dfn>		0x00003c08</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define  <dfn class="macro" id="_M/LOW_RXCOL_TICKS" data-ref="_M/LOW_RXCOL_TICKS">LOW_RXCOL_TICKS</dfn>		 0x00000032</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define  <dfn class="macro" id="_M/LOW_RXCOL_TICKS_CLRTCKS" data-ref="_M/LOW_RXCOL_TICKS_CLRTCKS">LOW_RXCOL_TICKS_CLRTCKS</dfn>	 0x00000014</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_RXCOL_TICKS" data-ref="_M/DEFAULT_RXCOL_TICKS">DEFAULT_RXCOL_TICKS</dfn>		 0x00000048</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define  <dfn class="macro" id="_M/HIGH_RXCOL_TICKS" data-ref="_M/HIGH_RXCOL_TICKS">HIGH_RXCOL_TICKS</dfn>		 0x00000096</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define  <dfn class="macro" id="_M/MAX_RXCOL_TICKS" data-ref="_M/MAX_RXCOL_TICKS">MAX_RXCOL_TICKS</dfn>		 0x000003ff</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_TXCOL_TICKS" data-ref="_M/HOSTCC_TXCOL_TICKS">HOSTCC_TXCOL_TICKS</dfn>		0x00003c0c</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define  <dfn class="macro" id="_M/LOW_TXCOL_TICKS" data-ref="_M/LOW_TXCOL_TICKS">LOW_TXCOL_TICKS</dfn>		 0x00000096</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define  <dfn class="macro" id="_M/LOW_TXCOL_TICKS_CLRTCKS" data-ref="_M/LOW_TXCOL_TICKS_CLRTCKS">LOW_TXCOL_TICKS_CLRTCKS</dfn>	 0x00000048</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_TXCOL_TICKS" data-ref="_M/DEFAULT_TXCOL_TICKS">DEFAULT_TXCOL_TICKS</dfn>		 0x0000012c</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define  <dfn class="macro" id="_M/HIGH_TXCOL_TICKS" data-ref="_M/HIGH_TXCOL_TICKS">HIGH_TXCOL_TICKS</dfn>		 0x00000145</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define  <dfn class="macro" id="_M/MAX_TXCOL_TICKS" data-ref="_M/MAX_TXCOL_TICKS">MAX_TXCOL_TICKS</dfn>		 0x000003ff</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RXMAX_FRAMES" data-ref="_M/HOSTCC_RXMAX_FRAMES">HOSTCC_RXMAX_FRAMES</dfn>		0x00003c10</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define  <dfn class="macro" id="_M/LOW_RXMAX_FRAMES" data-ref="_M/LOW_RXMAX_FRAMES">LOW_RXMAX_FRAMES</dfn>		 0x00000005</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_RXMAX_FRAMES" data-ref="_M/DEFAULT_RXMAX_FRAMES">DEFAULT_RXMAX_FRAMES</dfn>		 0x00000008</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define  <dfn class="macro" id="_M/HIGH_RXMAX_FRAMES" data-ref="_M/HIGH_RXMAX_FRAMES">HIGH_RXMAX_FRAMES</dfn>		 0x00000012</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define  <dfn class="macro" id="_M/MAX_RXMAX_FRAMES" data-ref="_M/MAX_RXMAX_FRAMES">MAX_RXMAX_FRAMES</dfn>		 0x000000ff</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_TXMAX_FRAMES" data-ref="_M/HOSTCC_TXMAX_FRAMES">HOSTCC_TXMAX_FRAMES</dfn>		0x00003c14</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define  <dfn class="macro" id="_M/LOW_TXMAX_FRAMES" data-ref="_M/LOW_TXMAX_FRAMES">LOW_TXMAX_FRAMES</dfn>		 0x00000035</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_TXMAX_FRAMES" data-ref="_M/DEFAULT_TXMAX_FRAMES">DEFAULT_TXMAX_FRAMES</dfn>		 0x0000004b</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define  <dfn class="macro" id="_M/HIGH_TXMAX_FRAMES" data-ref="_M/HIGH_TXMAX_FRAMES">HIGH_TXMAX_FRAMES</dfn>		 0x00000052</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define  <dfn class="macro" id="_M/MAX_TXMAX_FRAMES" data-ref="_M/MAX_TXMAX_FRAMES">MAX_TXMAX_FRAMES</dfn>		 0x000000ff</u></td></tr>
<tr><th id="1255">1255</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RXCOAL_TICK_INT" data-ref="_M/HOSTCC_RXCOAL_TICK_INT">HOSTCC_RXCOAL_TICK_INT</dfn>		0x00003c18</u></td></tr>
<tr><th id="1256">1256</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_RXCOAL_TICK_INT" data-ref="_M/DEFAULT_RXCOAL_TICK_INT">DEFAULT_RXCOAL_TICK_INT</dfn>	 0x00000019</u></td></tr>
<tr><th id="1257">1257</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_RXCOAL_TICK_INT_CLRTCKS" data-ref="_M/DEFAULT_RXCOAL_TICK_INT_CLRTCKS">DEFAULT_RXCOAL_TICK_INT_CLRTCKS</dfn> 0x00000014</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define  <dfn class="macro" id="_M/MAX_RXCOAL_TICK_INT" data-ref="_M/MAX_RXCOAL_TICK_INT">MAX_RXCOAL_TICK_INT</dfn>		 0x000003ff</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_TXCOAL_TICK_INT" data-ref="_M/HOSTCC_TXCOAL_TICK_INT">HOSTCC_TXCOAL_TICK_INT</dfn>		0x00003c1c</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_TXCOAL_TICK_INT" data-ref="_M/DEFAULT_TXCOAL_TICK_INT">DEFAULT_TXCOAL_TICK_INT</dfn>	 0x00000019</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_TXCOAL_TICK_INT_CLRTCKS" data-ref="_M/DEFAULT_TXCOAL_TICK_INT_CLRTCKS">DEFAULT_TXCOAL_TICK_INT_CLRTCKS</dfn> 0x00000014</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define  <dfn class="macro" id="_M/MAX_TXCOAL_TICK_INT" data-ref="_M/MAX_TXCOAL_TICK_INT">MAX_TXCOAL_TICK_INT</dfn>		 0x000003ff</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RXCOAL_MAXF_INT" data-ref="_M/HOSTCC_RXCOAL_MAXF_INT">HOSTCC_RXCOAL_MAXF_INT</dfn>		0x00003c20</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_RXCOAL_MAXF_INT" data-ref="_M/DEFAULT_RXCOAL_MAXF_INT">DEFAULT_RXCOAL_MAXF_INT</dfn>	 0x00000005</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define  <dfn class="macro" id="_M/MAX_RXCOAL_MAXF_INT" data-ref="_M/MAX_RXCOAL_MAXF_INT">MAX_RXCOAL_MAXF_INT</dfn>		 0x000000ff</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_TXCOAL_MAXF_INT" data-ref="_M/HOSTCC_TXCOAL_MAXF_INT">HOSTCC_TXCOAL_MAXF_INT</dfn>		0x00003c24</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_TXCOAL_MAXF_INT" data-ref="_M/DEFAULT_TXCOAL_MAXF_INT">DEFAULT_TXCOAL_MAXF_INT</dfn>	 0x00000005</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define  <dfn class="macro" id="_M/MAX_TXCOAL_MAXF_INT" data-ref="_M/MAX_TXCOAL_MAXF_INT">MAX_TXCOAL_MAXF_INT</dfn>		 0x000000ff</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_STAT_COAL_TICKS" data-ref="_M/HOSTCC_STAT_COAL_TICKS">HOSTCC_STAT_COAL_TICKS</dfn>		0x00003c28</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_STAT_COAL_TICKS" data-ref="_M/DEFAULT_STAT_COAL_TICKS">DEFAULT_STAT_COAL_TICKS</dfn>	 0x000f4240</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define  <dfn class="macro" id="_M/MAX_STAT_COAL_TICKS" data-ref="_M/MAX_STAT_COAL_TICKS">MAX_STAT_COAL_TICKS</dfn>		 0xd693d400</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define  <dfn class="macro" id="_M/MIN_STAT_COAL_TICKS" data-ref="_M/MIN_STAT_COAL_TICKS">MIN_STAT_COAL_TICKS</dfn>		 0x00000064</u></td></tr>
<tr><th id="1273">1273</th><td><i>/* 0x3c2c --&gt; 0x3c30 unused */</i></td></tr>
<tr><th id="1274">1274</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_STATS_BLK_HOST_ADDR" data-ref="_M/HOSTCC_STATS_BLK_HOST_ADDR">HOSTCC_STATS_BLK_HOST_ADDR</dfn>	0x00003c30 /* 64-bit */</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_STATUS_BLK_HOST_ADDR" data-ref="_M/HOSTCC_STATUS_BLK_HOST_ADDR">HOSTCC_STATUS_BLK_HOST_ADDR</dfn>	0x00003c38 /* 64-bit */</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_STATS_BLK_NIC_ADDR" data-ref="_M/HOSTCC_STATS_BLK_NIC_ADDR">HOSTCC_STATS_BLK_NIC_ADDR</dfn>	0x00003c40</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_STATUS_BLK_NIC_ADDR" data-ref="_M/HOSTCC_STATUS_BLK_NIC_ADDR">HOSTCC_STATUS_BLK_NIC_ADDR</dfn>	0x00003c44</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_FLOW_ATTN" data-ref="_M/HOSTCC_FLOW_ATTN">HOSTCC_FLOW_ATTN</dfn>		0x00003c48</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_FLOW_ATTN_MBUF_LWM" data-ref="_M/HOSTCC_FLOW_ATTN_MBUF_LWM">HOSTCC_FLOW_ATTN_MBUF_LWM</dfn>	 0x00000040</u></td></tr>
<tr><th id="1280">1280</th><td><i>/* 0x3c4c --&gt; 0x3c50 unused */</i></td></tr>
<tr><th id="1281">1281</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_JUMBO_CON_IDX" data-ref="_M/HOSTCC_JUMBO_CON_IDX">HOSTCC_JUMBO_CON_IDX</dfn>		0x00003c50</u></td></tr>
<tr><th id="1282">1282</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_STD_CON_IDX" data-ref="_M/HOSTCC_STD_CON_IDX">HOSTCC_STD_CON_IDX</dfn>		0x00003c54</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_MINI_CON_IDX" data-ref="_M/HOSTCC_MINI_CON_IDX">HOSTCC_MINI_CON_IDX</dfn>		0x00003c58</u></td></tr>
<tr><th id="1284">1284</th><td><i>/* 0x3c5c --&gt; 0x3c80 unused */</i></td></tr>
<tr><th id="1285">1285</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_0" data-ref="_M/HOSTCC_RET_PROD_IDX_0">HOSTCC_RET_PROD_IDX_0</dfn>		0x00003c80</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_1" data-ref="_M/HOSTCC_RET_PROD_IDX_1">HOSTCC_RET_PROD_IDX_1</dfn>		0x00003c84</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_2" data-ref="_M/HOSTCC_RET_PROD_IDX_2">HOSTCC_RET_PROD_IDX_2</dfn>		0x00003c88</u></td></tr>
<tr><th id="1288">1288</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_3" data-ref="_M/HOSTCC_RET_PROD_IDX_3">HOSTCC_RET_PROD_IDX_3</dfn>		0x00003c8c</u></td></tr>
<tr><th id="1289">1289</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_4" data-ref="_M/HOSTCC_RET_PROD_IDX_4">HOSTCC_RET_PROD_IDX_4</dfn>		0x00003c90</u></td></tr>
<tr><th id="1290">1290</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_5" data-ref="_M/HOSTCC_RET_PROD_IDX_5">HOSTCC_RET_PROD_IDX_5</dfn>		0x00003c94</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_6" data-ref="_M/HOSTCC_RET_PROD_IDX_6">HOSTCC_RET_PROD_IDX_6</dfn>		0x00003c98</u></td></tr>
<tr><th id="1292">1292</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_7" data-ref="_M/HOSTCC_RET_PROD_IDX_7">HOSTCC_RET_PROD_IDX_7</dfn>		0x00003c9c</u></td></tr>
<tr><th id="1293">1293</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_8" data-ref="_M/HOSTCC_RET_PROD_IDX_8">HOSTCC_RET_PROD_IDX_8</dfn>		0x00003ca0</u></td></tr>
<tr><th id="1294">1294</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_9" data-ref="_M/HOSTCC_RET_PROD_IDX_9">HOSTCC_RET_PROD_IDX_9</dfn>		0x00003ca4</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_10" data-ref="_M/HOSTCC_RET_PROD_IDX_10">HOSTCC_RET_PROD_IDX_10</dfn>		0x00003ca8</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_11" data-ref="_M/HOSTCC_RET_PROD_IDX_11">HOSTCC_RET_PROD_IDX_11</dfn>		0x00003cac</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_12" data-ref="_M/HOSTCC_RET_PROD_IDX_12">HOSTCC_RET_PROD_IDX_12</dfn>		0x00003cb0</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_13" data-ref="_M/HOSTCC_RET_PROD_IDX_13">HOSTCC_RET_PROD_IDX_13</dfn>		0x00003cb4</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_14" data-ref="_M/HOSTCC_RET_PROD_IDX_14">HOSTCC_RET_PROD_IDX_14</dfn>		0x00003cb8</u></td></tr>
<tr><th id="1300">1300</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RET_PROD_IDX_15" data-ref="_M/HOSTCC_RET_PROD_IDX_15">HOSTCC_RET_PROD_IDX_15</dfn>		0x00003cbc</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_0" data-ref="_M/HOSTCC_SND_CON_IDX_0">HOSTCC_SND_CON_IDX_0</dfn>		0x00003cc0</u></td></tr>
<tr><th id="1302">1302</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_1" data-ref="_M/HOSTCC_SND_CON_IDX_1">HOSTCC_SND_CON_IDX_1</dfn>		0x00003cc4</u></td></tr>
<tr><th id="1303">1303</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_2" data-ref="_M/HOSTCC_SND_CON_IDX_2">HOSTCC_SND_CON_IDX_2</dfn>		0x00003cc8</u></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_3" data-ref="_M/HOSTCC_SND_CON_IDX_3">HOSTCC_SND_CON_IDX_3</dfn>		0x00003ccc</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_4" data-ref="_M/HOSTCC_SND_CON_IDX_4">HOSTCC_SND_CON_IDX_4</dfn>		0x00003cd0</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_5" data-ref="_M/HOSTCC_SND_CON_IDX_5">HOSTCC_SND_CON_IDX_5</dfn>		0x00003cd4</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_6" data-ref="_M/HOSTCC_SND_CON_IDX_6">HOSTCC_SND_CON_IDX_6</dfn>		0x00003cd8</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_7" data-ref="_M/HOSTCC_SND_CON_IDX_7">HOSTCC_SND_CON_IDX_7</dfn>		0x00003cdc</u></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_8" data-ref="_M/HOSTCC_SND_CON_IDX_8">HOSTCC_SND_CON_IDX_8</dfn>		0x00003ce0</u></td></tr>
<tr><th id="1310">1310</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_9" data-ref="_M/HOSTCC_SND_CON_IDX_9">HOSTCC_SND_CON_IDX_9</dfn>		0x00003ce4</u></td></tr>
<tr><th id="1311">1311</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_10" data-ref="_M/HOSTCC_SND_CON_IDX_10">HOSTCC_SND_CON_IDX_10</dfn>		0x00003ce8</u></td></tr>
<tr><th id="1312">1312</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_11" data-ref="_M/HOSTCC_SND_CON_IDX_11">HOSTCC_SND_CON_IDX_11</dfn>		0x00003cec</u></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_12" data-ref="_M/HOSTCC_SND_CON_IDX_12">HOSTCC_SND_CON_IDX_12</dfn>		0x00003cf0</u></td></tr>
<tr><th id="1314">1314</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_13" data-ref="_M/HOSTCC_SND_CON_IDX_13">HOSTCC_SND_CON_IDX_13</dfn>		0x00003cf4</u></td></tr>
<tr><th id="1315">1315</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_14" data-ref="_M/HOSTCC_SND_CON_IDX_14">HOSTCC_SND_CON_IDX_14</dfn>		0x00003cf8</u></td></tr>
<tr><th id="1316">1316</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_SND_CON_IDX_15" data-ref="_M/HOSTCC_SND_CON_IDX_15">HOSTCC_SND_CON_IDX_15</dfn>		0x00003cfc</u></td></tr>
<tr><th id="1317">1317</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_STATBLCK_RING1" data-ref="_M/HOSTCC_STATBLCK_RING1">HOSTCC_STATBLCK_RING1</dfn>		0x00003d00</u></td></tr>
<tr><th id="1318">1318</th><td><i>/* 0x3d00 --&gt; 0x3d80 unused */</i></td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RXCOL_TICKS_VEC1" data-ref="_M/HOSTCC_RXCOL_TICKS_VEC1">HOSTCC_RXCOL_TICKS_VEC1</dfn>		0x00003d80</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_TXCOL_TICKS_VEC1" data-ref="_M/HOSTCC_TXCOL_TICKS_VEC1">HOSTCC_TXCOL_TICKS_VEC1</dfn>		0x00003d84</u></td></tr>
<tr><th id="1322">1322</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RXMAX_FRAMES_VEC1" data-ref="_M/HOSTCC_RXMAX_FRAMES_VEC1">HOSTCC_RXMAX_FRAMES_VEC1</dfn>	0x00003d88</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_TXMAX_FRAMES_VEC1" data-ref="_M/HOSTCC_TXMAX_FRAMES_VEC1">HOSTCC_TXMAX_FRAMES_VEC1</dfn>	0x00003d8c</u></td></tr>
<tr><th id="1324">1324</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_RXCOAL_MAXF_INT_VEC1" data-ref="_M/HOSTCC_RXCOAL_MAXF_INT_VEC1">HOSTCC_RXCOAL_MAXF_INT_VEC1</dfn>	0x00003d90</u></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/HOSTCC_TXCOAL_MAXF_INT_VEC1" data-ref="_M/HOSTCC_TXCOAL_MAXF_INT_VEC1">HOSTCC_TXCOAL_MAXF_INT_VEC1</dfn>	0x00003d94</u></td></tr>
<tr><th id="1326">1326</th><td><i>/* 0x3d98 --&gt; 0x4000 unused */</i></td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td><i>/* Memory arbiter control registers */</i></td></tr>
<tr><th id="1329">1329</th><td><u>#define <dfn class="macro" id="_M/MEMARB_MODE" data-ref="_M/MEMARB_MODE">MEMARB_MODE</dfn>			0x00004000</u></td></tr>
<tr><th id="1330">1330</th><td><u>#define  <dfn class="macro" id="_M/MEMARB_MODE_RESET" data-ref="_M/MEMARB_MODE_RESET">MEMARB_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define  <dfn class="macro" id="_M/MEMARB_MODE_ENABLE" data-ref="_M/MEMARB_MODE_ENABLE">MEMARB_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/MEMARB_STATUS" data-ref="_M/MEMARB_STATUS">MEMARB_STATUS</dfn>			0x00004004</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define <dfn class="macro" id="_M/MEMARB_TRAP_ADDR_LOW" data-ref="_M/MEMARB_TRAP_ADDR_LOW">MEMARB_TRAP_ADDR_LOW</dfn>		0x00004008</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/MEMARB_TRAP_ADDR_HIGH" data-ref="_M/MEMARB_TRAP_ADDR_HIGH">MEMARB_TRAP_ADDR_HIGH</dfn>		0x0000400c</u></td></tr>
<tr><th id="1335">1335</th><td><i>/* 0x4010 --&gt; 0x4400 unused */</i></td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td><i>/* Buffer manager control registers */</i></td></tr>
<tr><th id="1338">1338</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_MODE" data-ref="_M/BUFMGR_MODE">BUFMGR_MODE</dfn>			0x00004400</u></td></tr>
<tr><th id="1339">1339</th><td><u>#define  <dfn class="macro" id="_M/BUFMGR_MODE_RESET" data-ref="_M/BUFMGR_MODE_RESET">BUFMGR_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1340">1340</th><td><u>#define  <dfn class="macro" id="_M/BUFMGR_MODE_ENABLE" data-ref="_M/BUFMGR_MODE_ENABLE">BUFMGR_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1341">1341</th><td><u>#define  <dfn class="macro" id="_M/BUFMGR_MODE_ATTN_ENABLE" data-ref="_M/BUFMGR_MODE_ATTN_ENABLE">BUFMGR_MODE_ATTN_ENABLE</dfn>	 0x00000004</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define  <dfn class="macro" id="_M/BUFMGR_MODE_BM_TEST" data-ref="_M/BUFMGR_MODE_BM_TEST">BUFMGR_MODE_BM_TEST</dfn>		 0x00000008</u></td></tr>
<tr><th id="1343">1343</th><td><u>#define  <dfn class="macro" id="_M/BUFMGR_MODE_MBLOW_ATTN_ENAB" data-ref="_M/BUFMGR_MODE_MBLOW_ATTN_ENAB">BUFMGR_MODE_MBLOW_ATTN_ENAB</dfn>	 0x00000010</u></td></tr>
<tr><th id="1344">1344</th><td><u>#define  <dfn class="macro" id="_M/BUFMGR_MODE_NO_TX_UNDERRUN" data-ref="_M/BUFMGR_MODE_NO_TX_UNDERRUN">BUFMGR_MODE_NO_TX_UNDERRUN</dfn>	 0x80000000</u></td></tr>
<tr><th id="1345">1345</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_STATUS" data-ref="_M/BUFMGR_STATUS">BUFMGR_STATUS</dfn>			0x00004404</u></td></tr>
<tr><th id="1346">1346</th><td><u>#define  <dfn class="macro" id="_M/BUFMGR_STATUS_ERROR" data-ref="_M/BUFMGR_STATUS_ERROR">BUFMGR_STATUS_ERROR</dfn>		 0x00000004</u></td></tr>
<tr><th id="1347">1347</th><td><u>#define  <dfn class="macro" id="_M/BUFMGR_STATUS_MBLOW" data-ref="_M/BUFMGR_STATUS_MBLOW">BUFMGR_STATUS_MBLOW</dfn>		 0x00000010</u></td></tr>
<tr><th id="1348">1348</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_MB_POOL_ADDR" data-ref="_M/BUFMGR_MB_POOL_ADDR">BUFMGR_MB_POOL_ADDR</dfn>		0x00004408</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_MB_POOL_SIZE" data-ref="_M/BUFMGR_MB_POOL_SIZE">BUFMGR_MB_POOL_SIZE</dfn>		0x0000440c</u></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_MB_RDMA_LOW_WATER" data-ref="_M/BUFMGR_MB_RDMA_LOW_WATER">BUFMGR_MB_RDMA_LOW_WATER</dfn>	0x00004410</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_RDMA_LOW_WATER" data-ref="_M/DEFAULT_MB_RDMA_LOW_WATER">DEFAULT_MB_RDMA_LOW_WATER</dfn>	 0x00000050</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_RDMA_LOW_WATER_5705" data-ref="_M/DEFAULT_MB_RDMA_LOW_WATER_5705">DEFAULT_MB_RDMA_LOW_WATER_5705</dfn>	 0x00000000</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_RDMA_LOW_WATER_JUMBO" data-ref="_M/DEFAULT_MB_RDMA_LOW_WATER_JUMBO">DEFAULT_MB_RDMA_LOW_WATER_JUMBO</dfn> 0x00000130</u></td></tr>
<tr><th id="1354">1354</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_RDMA_LOW_WATER_JUMBO_5780" data-ref="_M/DEFAULT_MB_RDMA_LOW_WATER_JUMBO_5780">DEFAULT_MB_RDMA_LOW_WATER_JUMBO_5780</dfn> 0x00000000</u></td></tr>
<tr><th id="1355">1355</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_MB_MACRX_LOW_WATER" data-ref="_M/BUFMGR_MB_MACRX_LOW_WATER">BUFMGR_MB_MACRX_LOW_WATER</dfn>	0x00004414</u></td></tr>
<tr><th id="1356">1356</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_MACRX_LOW_WATER" data-ref="_M/DEFAULT_MB_MACRX_LOW_WATER">DEFAULT_MB_MACRX_LOW_WATER</dfn>	  0x00000020</u></td></tr>
<tr><th id="1357">1357</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_MACRX_LOW_WATER_5705" data-ref="_M/DEFAULT_MB_MACRX_LOW_WATER_5705">DEFAULT_MB_MACRX_LOW_WATER_5705</dfn>  0x00000010</u></td></tr>
<tr><th id="1358">1358</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_MACRX_LOW_WATER_5906" data-ref="_M/DEFAULT_MB_MACRX_LOW_WATER_5906">DEFAULT_MB_MACRX_LOW_WATER_5906</dfn>  0x00000004</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_MACRX_LOW_WATER_57765" data-ref="_M/DEFAULT_MB_MACRX_LOW_WATER_57765">DEFAULT_MB_MACRX_LOW_WATER_57765</dfn> 0x0000002a</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_MACRX_LOW_WATER_JUMBO" data-ref="_M/DEFAULT_MB_MACRX_LOW_WATER_JUMBO">DEFAULT_MB_MACRX_LOW_WATER_JUMBO</dfn> 0x00000098</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_MACRX_LOW_WATER_JUMBO_5780" data-ref="_M/DEFAULT_MB_MACRX_LOW_WATER_JUMBO_5780">DEFAULT_MB_MACRX_LOW_WATER_JUMBO_5780</dfn> 0x0000004b</u></td></tr>
<tr><th id="1362">1362</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_MACRX_LOW_WATER_JUMBO_57765" data-ref="_M/DEFAULT_MB_MACRX_LOW_WATER_JUMBO_57765">DEFAULT_MB_MACRX_LOW_WATER_JUMBO_57765</dfn> 0x0000007e</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_MB_HIGH_WATER" data-ref="_M/BUFMGR_MB_HIGH_WATER">BUFMGR_MB_HIGH_WATER</dfn>		0x00004418</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_HIGH_WATER" data-ref="_M/DEFAULT_MB_HIGH_WATER">DEFAULT_MB_HIGH_WATER</dfn>		 0x00000060</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_HIGH_WATER_5705" data-ref="_M/DEFAULT_MB_HIGH_WATER_5705">DEFAULT_MB_HIGH_WATER_5705</dfn>	 0x00000060</u></td></tr>
<tr><th id="1366">1366</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_HIGH_WATER_5906" data-ref="_M/DEFAULT_MB_HIGH_WATER_5906">DEFAULT_MB_HIGH_WATER_5906</dfn>	 0x00000010</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_HIGH_WATER_57765" data-ref="_M/DEFAULT_MB_HIGH_WATER_57765">DEFAULT_MB_HIGH_WATER_57765</dfn>	 0x000000a0</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_HIGH_WATER_JUMBO" data-ref="_M/DEFAULT_MB_HIGH_WATER_JUMBO">DEFAULT_MB_HIGH_WATER_JUMBO</dfn>	 0x0000017c</u></td></tr>
<tr><th id="1369">1369</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_HIGH_WATER_JUMBO_5780" data-ref="_M/DEFAULT_MB_HIGH_WATER_JUMBO_5780">DEFAULT_MB_HIGH_WATER_JUMBO_5780</dfn> 0x00000096</u></td></tr>
<tr><th id="1370">1370</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_MB_HIGH_WATER_JUMBO_57765" data-ref="_M/DEFAULT_MB_HIGH_WATER_JUMBO_57765">DEFAULT_MB_HIGH_WATER_JUMBO_57765</dfn> 0x000000ea</u></td></tr>
<tr><th id="1371">1371</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_RX_MB_ALLOC_REQ" data-ref="_M/BUFMGR_RX_MB_ALLOC_REQ">BUFMGR_RX_MB_ALLOC_REQ</dfn>		0x0000441c</u></td></tr>
<tr><th id="1372">1372</th><td><u>#define  <dfn class="macro" id="_M/BUFMGR_MB_ALLOC_BIT" data-ref="_M/BUFMGR_MB_ALLOC_BIT">BUFMGR_MB_ALLOC_BIT</dfn>		 0x10000000</u></td></tr>
<tr><th id="1373">1373</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_RX_MB_ALLOC_RESP" data-ref="_M/BUFMGR_RX_MB_ALLOC_RESP">BUFMGR_RX_MB_ALLOC_RESP</dfn>		0x00004420</u></td></tr>
<tr><th id="1374">1374</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_TX_MB_ALLOC_REQ" data-ref="_M/BUFMGR_TX_MB_ALLOC_REQ">BUFMGR_TX_MB_ALLOC_REQ</dfn>		0x00004424</u></td></tr>
<tr><th id="1375">1375</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_TX_MB_ALLOC_RESP" data-ref="_M/BUFMGR_TX_MB_ALLOC_RESP">BUFMGR_TX_MB_ALLOC_RESP</dfn>		0x00004428</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_DMA_DESC_POOL_ADDR" data-ref="_M/BUFMGR_DMA_DESC_POOL_ADDR">BUFMGR_DMA_DESC_POOL_ADDR</dfn>	0x0000442c</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_DMA_DESC_POOL_SIZE" data-ref="_M/BUFMGR_DMA_DESC_POOL_SIZE">BUFMGR_DMA_DESC_POOL_SIZE</dfn>	0x00004430</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_DMA_LOW_WATER" data-ref="_M/BUFMGR_DMA_LOW_WATER">BUFMGR_DMA_LOW_WATER</dfn>		0x00004434</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_DMA_LOW_WATER" data-ref="_M/DEFAULT_DMA_LOW_WATER">DEFAULT_DMA_LOW_WATER</dfn>		 0x00000005</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_DMA_HIGH_WATER" data-ref="_M/BUFMGR_DMA_HIGH_WATER">BUFMGR_DMA_HIGH_WATER</dfn>		0x00004438</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define  <dfn class="macro" id="_M/DEFAULT_DMA_HIGH_WATER" data-ref="_M/DEFAULT_DMA_HIGH_WATER">DEFAULT_DMA_HIGH_WATER</dfn>		 0x0000000a</u></td></tr>
<tr><th id="1382">1382</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_RX_DMA_ALLOC_REQ" data-ref="_M/BUFMGR_RX_DMA_ALLOC_REQ">BUFMGR_RX_DMA_ALLOC_REQ</dfn>		0x0000443c</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_RX_DMA_ALLOC_RESP" data-ref="_M/BUFMGR_RX_DMA_ALLOC_RESP">BUFMGR_RX_DMA_ALLOC_RESP</dfn>	0x00004440</u></td></tr>
<tr><th id="1384">1384</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_TX_DMA_ALLOC_REQ" data-ref="_M/BUFMGR_TX_DMA_ALLOC_REQ">BUFMGR_TX_DMA_ALLOC_REQ</dfn>		0x00004444</u></td></tr>
<tr><th id="1385">1385</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_TX_DMA_ALLOC_RESP" data-ref="_M/BUFMGR_TX_DMA_ALLOC_RESP">BUFMGR_TX_DMA_ALLOC_RESP</dfn>	0x00004448</u></td></tr>
<tr><th id="1386">1386</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_HWDIAG_0" data-ref="_M/BUFMGR_HWDIAG_0">BUFMGR_HWDIAG_0</dfn>			0x0000444c</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_HWDIAG_1" data-ref="_M/BUFMGR_HWDIAG_1">BUFMGR_HWDIAG_1</dfn>			0x00004450</u></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/BUFMGR_HWDIAG_2" data-ref="_M/BUFMGR_HWDIAG_2">BUFMGR_HWDIAG_2</dfn>			0x00004454</u></td></tr>
<tr><th id="1389">1389</th><td><i>/* 0x4458 --&gt; 0x4800 unused */</i></td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td><i>/* Read DMA control registers */</i></td></tr>
<tr><th id="1392">1392</th><td><u>#define <dfn class="macro" id="_M/RDMAC_MODE" data-ref="_M/RDMAC_MODE">RDMAC_MODE</dfn>			0x00004800</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_RESET" data-ref="_M/RDMAC_MODE_RESET">RDMAC_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_ENABLE" data-ref="_M/RDMAC_MODE_ENABLE">RDMAC_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_TGTABORT_ENAB" data-ref="_M/RDMAC_MODE_TGTABORT_ENAB">RDMAC_MODE_TGTABORT_ENAB</dfn>	 0x00000004</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_MSTABORT_ENAB" data-ref="_M/RDMAC_MODE_MSTABORT_ENAB">RDMAC_MODE_MSTABORT_ENAB</dfn>	 0x00000008</u></td></tr>
<tr><th id="1397">1397</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_PARITYERR_ENAB" data-ref="_M/RDMAC_MODE_PARITYERR_ENAB">RDMAC_MODE_PARITYERR_ENAB</dfn>	 0x00000010</u></td></tr>
<tr><th id="1398">1398</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_ADDROFLOW_ENAB" data-ref="_M/RDMAC_MODE_ADDROFLOW_ENAB">RDMAC_MODE_ADDROFLOW_ENAB</dfn>	 0x00000020</u></td></tr>
<tr><th id="1399">1399</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_FIFOOFLOW_ENAB" data-ref="_M/RDMAC_MODE_FIFOOFLOW_ENAB">RDMAC_MODE_FIFOOFLOW_ENAB</dfn>	 0x00000040</u></td></tr>
<tr><th id="1400">1400</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_FIFOURUN_ENAB" data-ref="_M/RDMAC_MODE_FIFOURUN_ENAB">RDMAC_MODE_FIFOURUN_ENAB</dfn>	 0x00000080</u></td></tr>
<tr><th id="1401">1401</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_FIFOOREAD_ENAB" data-ref="_M/RDMAC_MODE_FIFOOREAD_ENAB">RDMAC_MODE_FIFOOREAD_ENAB</dfn>	 0x00000100</u></td></tr>
<tr><th id="1402">1402</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_LNGREAD_ENAB" data-ref="_M/RDMAC_MODE_LNGREAD_ENAB">RDMAC_MODE_LNGREAD_ENAB</dfn>	 0x00000200</u></td></tr>
<tr><th id="1403">1403</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_SPLIT_ENABLE" data-ref="_M/RDMAC_MODE_SPLIT_ENABLE">RDMAC_MODE_SPLIT_ENABLE</dfn>	 0x00000800</u></td></tr>
<tr><th id="1404">1404</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_BD_SBD_CRPT_ENAB" data-ref="_M/RDMAC_MODE_BD_SBD_CRPT_ENAB">RDMAC_MODE_BD_SBD_CRPT_ENAB</dfn>	 0x00000800</u></td></tr>
<tr><th id="1405">1405</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_SPLIT_RESET" data-ref="_M/RDMAC_MODE_SPLIT_RESET">RDMAC_MODE_SPLIT_RESET</dfn>		 0x00001000</u></td></tr>
<tr><th id="1406">1406</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_MBUF_RBD_CRPT_ENAB" data-ref="_M/RDMAC_MODE_MBUF_RBD_CRPT_ENAB">RDMAC_MODE_MBUF_RBD_CRPT_ENAB</dfn>	 0x00001000</u></td></tr>
<tr><th id="1407">1407</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_MBUF_SBD_CRPT_ENAB" data-ref="_M/RDMAC_MODE_MBUF_SBD_CRPT_ENAB">RDMAC_MODE_MBUF_SBD_CRPT_ENAB</dfn>	 0x00002000</u></td></tr>
<tr><th id="1408">1408</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_FIFO_SIZE_128" data-ref="_M/RDMAC_MODE_FIFO_SIZE_128">RDMAC_MODE_FIFO_SIZE_128</dfn>	 0x00020000</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_FIFO_LONG_BURST" data-ref="_M/RDMAC_MODE_FIFO_LONG_BURST">RDMAC_MODE_FIFO_LONG_BURST</dfn>	 0x00030000</u></td></tr>
<tr><th id="1410">1410</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_JMB_2K_MMRR" data-ref="_M/RDMAC_MODE_JMB_2K_MMRR">RDMAC_MODE_JMB_2K_MMRR</dfn>		 0x00800000</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_MULT_DMA_RD_DIS" data-ref="_M/RDMAC_MODE_MULT_DMA_RD_DIS">RDMAC_MODE_MULT_DMA_RD_DIS</dfn>	 0x01000000</u></td></tr>
<tr><th id="1412">1412</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_IPV4_LSO_EN" data-ref="_M/RDMAC_MODE_IPV4_LSO_EN">RDMAC_MODE_IPV4_LSO_EN</dfn>		 0x08000000</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_IPV6_LSO_EN" data-ref="_M/RDMAC_MODE_IPV6_LSO_EN">RDMAC_MODE_IPV6_LSO_EN</dfn>		 0x10000000</u></td></tr>
<tr><th id="1414">1414</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_MODE_H2BNC_VLAN_DET" data-ref="_M/RDMAC_MODE_H2BNC_VLAN_DET">RDMAC_MODE_H2BNC_VLAN_DET</dfn>	 0x20000000</u></td></tr>
<tr><th id="1415">1415</th><td><u>#define <dfn class="macro" id="_M/RDMAC_STATUS" data-ref="_M/RDMAC_STATUS">RDMAC_STATUS</dfn>			0x00004804</u></td></tr>
<tr><th id="1416">1416</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_STATUS_TGTABORT" data-ref="_M/RDMAC_STATUS_TGTABORT">RDMAC_STATUS_TGTABORT</dfn>		 0x00000004</u></td></tr>
<tr><th id="1417">1417</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_STATUS_MSTABORT" data-ref="_M/RDMAC_STATUS_MSTABORT">RDMAC_STATUS_MSTABORT</dfn>		 0x00000008</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_STATUS_PARITYERR" data-ref="_M/RDMAC_STATUS_PARITYERR">RDMAC_STATUS_PARITYERR</dfn>		 0x00000010</u></td></tr>
<tr><th id="1419">1419</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_STATUS_ADDROFLOW" data-ref="_M/RDMAC_STATUS_ADDROFLOW">RDMAC_STATUS_ADDROFLOW</dfn>		 0x00000020</u></td></tr>
<tr><th id="1420">1420</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_STATUS_FIFOOFLOW" data-ref="_M/RDMAC_STATUS_FIFOOFLOW">RDMAC_STATUS_FIFOOFLOW</dfn>		 0x00000040</u></td></tr>
<tr><th id="1421">1421</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_STATUS_FIFOURUN" data-ref="_M/RDMAC_STATUS_FIFOURUN">RDMAC_STATUS_FIFOURUN</dfn>		 0x00000080</u></td></tr>
<tr><th id="1422">1422</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_STATUS_FIFOOREAD" data-ref="_M/RDMAC_STATUS_FIFOOREAD">RDMAC_STATUS_FIFOOREAD</dfn>		 0x00000100</u></td></tr>
<tr><th id="1423">1423</th><td><u>#define  <dfn class="macro" id="_M/RDMAC_STATUS_LNGREAD" data-ref="_M/RDMAC_STATUS_LNGREAD">RDMAC_STATUS_LNGREAD</dfn>		 0x00000200</u></td></tr>
<tr><th id="1424">1424</th><td><i>/* 0x4808 --&gt; 0x4890 unused */</i></td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td><u>#define <dfn class="macro" id="_M/TG3_RDMA_RSRVCTRL_REG2" data-ref="_M/TG3_RDMA_RSRVCTRL_REG2">TG3_RDMA_RSRVCTRL_REG2</dfn>		0x00004890</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/TG3_LSO_RD_DMA_CRPTEN_CTRL2" data-ref="_M/TG3_LSO_RD_DMA_CRPTEN_CTRL2">TG3_LSO_RD_DMA_CRPTEN_CTRL2</dfn>	0x000048a0</u></td></tr>
<tr><th id="1428">1428</th><td></td></tr>
<tr><th id="1429">1429</th><td><u>#define <dfn class="macro" id="_M/TG3_RDMA_RSRVCTRL_REG" data-ref="_M/TG3_RDMA_RSRVCTRL_REG">TG3_RDMA_RSRVCTRL_REG</dfn>		0x00004900</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define <dfn class="macro" id="_M/TG3_RDMA_RSRVCTRL_FIFO_OFLW_FIX" data-ref="_M/TG3_RDMA_RSRVCTRL_FIFO_OFLW_FIX">TG3_RDMA_RSRVCTRL_FIFO_OFLW_FIX</dfn>	 0x00000004</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define <dfn class="macro" id="_M/TG3_RDMA_RSRVCTRL_FIFO_LWM_1_5K" data-ref="_M/TG3_RDMA_RSRVCTRL_FIFO_LWM_1_5K">TG3_RDMA_RSRVCTRL_FIFO_LWM_1_5K</dfn>	 0x00000c00</u></td></tr>
<tr><th id="1432">1432</th><td><u>#define <dfn class="macro" id="_M/TG3_RDMA_RSRVCTRL_FIFO_LWM_MASK" data-ref="_M/TG3_RDMA_RSRVCTRL_FIFO_LWM_MASK">TG3_RDMA_RSRVCTRL_FIFO_LWM_MASK</dfn>	 0x00000ff0</u></td></tr>
<tr><th id="1433">1433</th><td><u>#define <dfn class="macro" id="_M/TG3_RDMA_RSRVCTRL_FIFO_HWM_1_5K" data-ref="_M/TG3_RDMA_RSRVCTRL_FIFO_HWM_1_5K">TG3_RDMA_RSRVCTRL_FIFO_HWM_1_5K</dfn>	 0x000c0000</u></td></tr>
<tr><th id="1434">1434</th><td><u>#define <dfn class="macro" id="_M/TG3_RDMA_RSRVCTRL_FIFO_HWM_MASK" data-ref="_M/TG3_RDMA_RSRVCTRL_FIFO_HWM_MASK">TG3_RDMA_RSRVCTRL_FIFO_HWM_MASK</dfn>	 0x000ff000</u></td></tr>
<tr><th id="1435">1435</th><td><u>#define <dfn class="macro" id="_M/TG3_RDMA_RSRVCTRL_TXMRGN_320B" data-ref="_M/TG3_RDMA_RSRVCTRL_TXMRGN_320B">TG3_RDMA_RSRVCTRL_TXMRGN_320B</dfn>	 0x28000000</u></td></tr>
<tr><th id="1436">1436</th><td><u>#define <dfn class="macro" id="_M/TG3_RDMA_RSRVCTRL_TXMRGN_MASK" data-ref="_M/TG3_RDMA_RSRVCTRL_TXMRGN_MASK">TG3_RDMA_RSRVCTRL_TXMRGN_MASK</dfn>	 0xffe00000</u></td></tr>
<tr><th id="1437">1437</th><td><i>/* 0x4904 --&gt; 0x4910 unused */</i></td></tr>
<tr><th id="1438">1438</th><td></td></tr>
<tr><th id="1439">1439</th><td><u>#define <dfn class="macro" id="_M/TG3_LSO_RD_DMA_CRPTEN_CTRL" data-ref="_M/TG3_LSO_RD_DMA_CRPTEN_CTRL">TG3_LSO_RD_DMA_CRPTEN_CTRL</dfn>	0x00004910</u></td></tr>
<tr><th id="1440">1440</th><td><u>#define <dfn class="macro" id="_M/TG3_LSO_RD_DMA_CRPTEN_CTRL_BLEN_BD_4K" data-ref="_M/TG3_LSO_RD_DMA_CRPTEN_CTRL_BLEN_BD_4K">TG3_LSO_RD_DMA_CRPTEN_CTRL_BLEN_BD_4K</dfn>	 0x00030000</u></td></tr>
<tr><th id="1441">1441</th><td><u>#define <dfn class="macro" id="_M/TG3_LSO_RD_DMA_CRPTEN_CTRL_BLEN_LSO_4K" data-ref="_M/TG3_LSO_RD_DMA_CRPTEN_CTRL_BLEN_LSO_4K">TG3_LSO_RD_DMA_CRPTEN_CTRL_BLEN_LSO_4K</dfn>	 0x000c0000</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/TG3_LSO_RD_DMA_TX_LENGTH_WA_5719" data-ref="_M/TG3_LSO_RD_DMA_TX_LENGTH_WA_5719">TG3_LSO_RD_DMA_TX_LENGTH_WA_5719</dfn>	 0x02000000</u></td></tr>
<tr><th id="1443">1443</th><td><u>#define <dfn class="macro" id="_M/TG3_LSO_RD_DMA_TX_LENGTH_WA_5720" data-ref="_M/TG3_LSO_RD_DMA_TX_LENGTH_WA_5720">TG3_LSO_RD_DMA_TX_LENGTH_WA_5720</dfn>	 0x00200000</u></td></tr>
<tr><th id="1444">1444</th><td><i>/* 0x4914 --&gt; 0x4be0 unused */</i></td></tr>
<tr><th id="1445">1445</th><td></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/TG3_NUM_RDMA_CHANNELS" data-ref="_M/TG3_NUM_RDMA_CHANNELS">TG3_NUM_RDMA_CHANNELS</dfn>		4</u></td></tr>
<tr><th id="1447">1447</th><td><u>#define <dfn class="macro" id="_M/TG3_RDMA_LENGTH" data-ref="_M/TG3_RDMA_LENGTH">TG3_RDMA_LENGTH</dfn>			0x00004be0</u></td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td><i>/* Write DMA control registers */</i></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/WDMAC_MODE" data-ref="_M/WDMAC_MODE">WDMAC_MODE</dfn>			0x00004c00</u></td></tr>
<tr><th id="1451">1451</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_RESET" data-ref="_M/WDMAC_MODE_RESET">WDMAC_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_ENABLE" data-ref="_M/WDMAC_MODE_ENABLE">WDMAC_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1453">1453</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_TGTABORT_ENAB" data-ref="_M/WDMAC_MODE_TGTABORT_ENAB">WDMAC_MODE_TGTABORT_ENAB</dfn>	 0x00000004</u></td></tr>
<tr><th id="1454">1454</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_MSTABORT_ENAB" data-ref="_M/WDMAC_MODE_MSTABORT_ENAB">WDMAC_MODE_MSTABORT_ENAB</dfn>	 0x00000008</u></td></tr>
<tr><th id="1455">1455</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_PARITYERR_ENAB" data-ref="_M/WDMAC_MODE_PARITYERR_ENAB">WDMAC_MODE_PARITYERR_ENAB</dfn>	 0x00000010</u></td></tr>
<tr><th id="1456">1456</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_ADDROFLOW_ENAB" data-ref="_M/WDMAC_MODE_ADDROFLOW_ENAB">WDMAC_MODE_ADDROFLOW_ENAB</dfn>	 0x00000020</u></td></tr>
<tr><th id="1457">1457</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_FIFOOFLOW_ENAB" data-ref="_M/WDMAC_MODE_FIFOOFLOW_ENAB">WDMAC_MODE_FIFOOFLOW_ENAB</dfn>	 0x00000040</u></td></tr>
<tr><th id="1458">1458</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_FIFOURUN_ENAB" data-ref="_M/WDMAC_MODE_FIFOURUN_ENAB">WDMAC_MODE_FIFOURUN_ENAB</dfn>	 0x00000080</u></td></tr>
<tr><th id="1459">1459</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_FIFOOREAD_ENAB" data-ref="_M/WDMAC_MODE_FIFOOREAD_ENAB">WDMAC_MODE_FIFOOREAD_ENAB</dfn>	 0x00000100</u></td></tr>
<tr><th id="1460">1460</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_LNGREAD_ENAB" data-ref="_M/WDMAC_MODE_LNGREAD_ENAB">WDMAC_MODE_LNGREAD_ENAB</dfn>	 0x00000200</u></td></tr>
<tr><th id="1461">1461</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_RX_ACCEL" data-ref="_M/WDMAC_MODE_RX_ACCEL">WDMAC_MODE_RX_ACCEL</dfn>		 0x00000400</u></td></tr>
<tr><th id="1462">1462</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_STATUS_TAG_FIX" data-ref="_M/WDMAC_MODE_STATUS_TAG_FIX">WDMAC_MODE_STATUS_TAG_FIX</dfn>	 0x20000000</u></td></tr>
<tr><th id="1463">1463</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_MODE_BURST_ALL_DATA" data-ref="_M/WDMAC_MODE_BURST_ALL_DATA">WDMAC_MODE_BURST_ALL_DATA</dfn>	 0xc0000000</u></td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/WDMAC_STATUS" data-ref="_M/WDMAC_STATUS">WDMAC_STATUS</dfn>			0x00004c04</u></td></tr>
<tr><th id="1465">1465</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_STATUS_TGTABORT" data-ref="_M/WDMAC_STATUS_TGTABORT">WDMAC_STATUS_TGTABORT</dfn>		 0x00000004</u></td></tr>
<tr><th id="1466">1466</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_STATUS_MSTABORT" data-ref="_M/WDMAC_STATUS_MSTABORT">WDMAC_STATUS_MSTABORT</dfn>		 0x00000008</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_STATUS_PARITYERR" data-ref="_M/WDMAC_STATUS_PARITYERR">WDMAC_STATUS_PARITYERR</dfn>		 0x00000010</u></td></tr>
<tr><th id="1468">1468</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_STATUS_ADDROFLOW" data-ref="_M/WDMAC_STATUS_ADDROFLOW">WDMAC_STATUS_ADDROFLOW</dfn>		 0x00000020</u></td></tr>
<tr><th id="1469">1469</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_STATUS_FIFOOFLOW" data-ref="_M/WDMAC_STATUS_FIFOOFLOW">WDMAC_STATUS_FIFOOFLOW</dfn>		 0x00000040</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_STATUS_FIFOURUN" data-ref="_M/WDMAC_STATUS_FIFOURUN">WDMAC_STATUS_FIFOURUN</dfn>		 0x00000080</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_STATUS_FIFOOREAD" data-ref="_M/WDMAC_STATUS_FIFOOREAD">WDMAC_STATUS_FIFOOREAD</dfn>		 0x00000100</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define  <dfn class="macro" id="_M/WDMAC_STATUS_LNGREAD" data-ref="_M/WDMAC_STATUS_LNGREAD">WDMAC_STATUS_LNGREAD</dfn>		 0x00000200</u></td></tr>
<tr><th id="1473">1473</th><td><i>/* 0x4c08 --&gt; 0x5000 unused */</i></td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td><i>/* Per-cpu register offsets (arm9) */</i></td></tr>
<tr><th id="1476">1476</th><td><u>#define <dfn class="macro" id="_M/CPU_MODE" data-ref="_M/CPU_MODE">CPU_MODE</dfn>			0x00000000</u></td></tr>
<tr><th id="1477">1477</th><td><u>#define  <dfn class="macro" id="_M/CPU_MODE_RESET" data-ref="_M/CPU_MODE_RESET">CPU_MODE_RESET</dfn>			 0x00000001</u></td></tr>
<tr><th id="1478">1478</th><td><u>#define  <dfn class="macro" id="_M/CPU_MODE_HALT" data-ref="_M/CPU_MODE_HALT">CPU_MODE_HALT</dfn>			 0x00000400</u></td></tr>
<tr><th id="1479">1479</th><td><u>#define <dfn class="macro" id="_M/CPU_STATE" data-ref="_M/CPU_STATE">CPU_STATE</dfn>			0x00000004</u></td></tr>
<tr><th id="1480">1480</th><td><u>#define <dfn class="macro" id="_M/CPU_EVTMASK" data-ref="_M/CPU_EVTMASK">CPU_EVTMASK</dfn>			0x00000008</u></td></tr>
<tr><th id="1481">1481</th><td><i>/* 0xc --&gt; 0x1c reserved */</i></td></tr>
<tr><th id="1482">1482</th><td><u>#define <dfn class="macro" id="_M/CPU_PC" data-ref="_M/CPU_PC">CPU_PC</dfn>				0x0000001c</u></td></tr>
<tr><th id="1483">1483</th><td><u>#define <dfn class="macro" id="_M/CPU_INSN" data-ref="_M/CPU_INSN">CPU_INSN</dfn>			0x00000020</u></td></tr>
<tr><th id="1484">1484</th><td><u>#define <dfn class="macro" id="_M/CPU_SPAD_UFLOW" data-ref="_M/CPU_SPAD_UFLOW">CPU_SPAD_UFLOW</dfn>			0x00000024</u></td></tr>
<tr><th id="1485">1485</th><td><u>#define <dfn class="macro" id="_M/CPU_WDOG_CLEAR" data-ref="_M/CPU_WDOG_CLEAR">CPU_WDOG_CLEAR</dfn>			0x00000028</u></td></tr>
<tr><th id="1486">1486</th><td><u>#define <dfn class="macro" id="_M/CPU_WDOG_VECTOR" data-ref="_M/CPU_WDOG_VECTOR">CPU_WDOG_VECTOR</dfn>			0x0000002c</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/CPU_WDOG_PC" data-ref="_M/CPU_WDOG_PC">CPU_WDOG_PC</dfn>			0x00000030</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/CPU_HW_BP" data-ref="_M/CPU_HW_BP">CPU_HW_BP</dfn>			0x00000034</u></td></tr>
<tr><th id="1489">1489</th><td><i>/* 0x38 --&gt; 0x44 unused */</i></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/CPU_WDOG_SAVED_STATE" data-ref="_M/CPU_WDOG_SAVED_STATE">CPU_WDOG_SAVED_STATE</dfn>		0x00000044</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/CPU_LAST_BRANCH_ADDR" data-ref="_M/CPU_LAST_BRANCH_ADDR">CPU_LAST_BRANCH_ADDR</dfn>		0x00000048</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/CPU_SPAD_UFLOW_SET" data-ref="_M/CPU_SPAD_UFLOW_SET">CPU_SPAD_UFLOW_SET</dfn>		0x0000004c</u></td></tr>
<tr><th id="1493">1493</th><td><i>/* 0x50 --&gt; 0x200 unused */</i></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/CPU_R0" data-ref="_M/CPU_R0">CPU_R0</dfn>				0x00000200</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define <dfn class="macro" id="_M/CPU_R1" data-ref="_M/CPU_R1">CPU_R1</dfn>				0x00000204</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define <dfn class="macro" id="_M/CPU_R2" data-ref="_M/CPU_R2">CPU_R2</dfn>				0x00000208</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/CPU_R3" data-ref="_M/CPU_R3">CPU_R3</dfn>				0x0000020c</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define <dfn class="macro" id="_M/CPU_R4" data-ref="_M/CPU_R4">CPU_R4</dfn>				0x00000210</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/CPU_R5" data-ref="_M/CPU_R5">CPU_R5</dfn>				0x00000214</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/CPU_R6" data-ref="_M/CPU_R6">CPU_R6</dfn>				0x00000218</u></td></tr>
<tr><th id="1501">1501</th><td><u>#define <dfn class="macro" id="_M/CPU_R7" data-ref="_M/CPU_R7">CPU_R7</dfn>				0x0000021c</u></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/CPU_R8" data-ref="_M/CPU_R8">CPU_R8</dfn>				0x00000220</u></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/CPU_R9" data-ref="_M/CPU_R9">CPU_R9</dfn>				0x00000224</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/CPU_R10" data-ref="_M/CPU_R10">CPU_R10</dfn>				0x00000228</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/CPU_R11" data-ref="_M/CPU_R11">CPU_R11</dfn>				0x0000022c</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/CPU_R12" data-ref="_M/CPU_R12">CPU_R12</dfn>				0x00000230</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/CPU_R13" data-ref="_M/CPU_R13">CPU_R13</dfn>				0x00000234</u></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/CPU_R14" data-ref="_M/CPU_R14">CPU_R14</dfn>				0x00000238</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/CPU_R15" data-ref="_M/CPU_R15">CPU_R15</dfn>				0x0000023c</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/CPU_R16" data-ref="_M/CPU_R16">CPU_R16</dfn>				0x00000240</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/CPU_R17" data-ref="_M/CPU_R17">CPU_R17</dfn>				0x00000244</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/CPU_R18" data-ref="_M/CPU_R18">CPU_R18</dfn>				0x00000248</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/CPU_R19" data-ref="_M/CPU_R19">CPU_R19</dfn>				0x0000024c</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/CPU_R20" data-ref="_M/CPU_R20">CPU_R20</dfn>				0x00000250</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/CPU_R21" data-ref="_M/CPU_R21">CPU_R21</dfn>				0x00000254</u></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/CPU_R22" data-ref="_M/CPU_R22">CPU_R22</dfn>				0x00000258</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/CPU_R23" data-ref="_M/CPU_R23">CPU_R23</dfn>				0x0000025c</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/CPU_R24" data-ref="_M/CPU_R24">CPU_R24</dfn>				0x00000260</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/CPU_R25" data-ref="_M/CPU_R25">CPU_R25</dfn>				0x00000264</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/CPU_R26" data-ref="_M/CPU_R26">CPU_R26</dfn>				0x00000268</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/CPU_R27" data-ref="_M/CPU_R27">CPU_R27</dfn>				0x0000026c</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define <dfn class="macro" id="_M/CPU_R28" data-ref="_M/CPU_R28">CPU_R28</dfn>				0x00000270</u></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/CPU_R29" data-ref="_M/CPU_R29">CPU_R29</dfn>				0x00000274</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/CPU_R30" data-ref="_M/CPU_R30">CPU_R30</dfn>				0x00000278</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/CPU_R31" data-ref="_M/CPU_R31">CPU_R31</dfn>				0x0000027c</u></td></tr>
<tr><th id="1526">1526</th><td><i>/* 0x280 --&gt; 0x400 unused */</i></td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/RX_CPU_BASE" data-ref="_M/RX_CPU_BASE">RX_CPU_BASE</dfn>			0x00005000</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/RX_CPU_MODE" data-ref="_M/RX_CPU_MODE">RX_CPU_MODE</dfn>			0x00005000</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/RX_CPU_STATE" data-ref="_M/RX_CPU_STATE">RX_CPU_STATE</dfn>			0x00005004</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/RX_CPU_PGMCTR" data-ref="_M/RX_CPU_PGMCTR">RX_CPU_PGMCTR</dfn>			0x0000501c</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/RX_CPU_HWBKPT" data-ref="_M/RX_CPU_HWBKPT">RX_CPU_HWBKPT</dfn>			0x00005034</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/TX_CPU_BASE" data-ref="_M/TX_CPU_BASE">TX_CPU_BASE</dfn>			0x00005400</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/TX_CPU_MODE" data-ref="_M/TX_CPU_MODE">TX_CPU_MODE</dfn>			0x00005400</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/TX_CPU_STATE" data-ref="_M/TX_CPU_STATE">TX_CPU_STATE</dfn>			0x00005404</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/TX_CPU_PGMCTR" data-ref="_M/TX_CPU_PGMCTR">TX_CPU_PGMCTR</dfn>			0x0000541c</u></td></tr>
<tr><th id="1537">1537</th><td></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/VCPU_STATUS" data-ref="_M/VCPU_STATUS">VCPU_STATUS</dfn>			0x00005100</u></td></tr>
<tr><th id="1539">1539</th><td><u>#define  <dfn class="macro" id="_M/VCPU_STATUS_INIT_DONE" data-ref="_M/VCPU_STATUS_INIT_DONE">VCPU_STATUS_INIT_DONE</dfn>		 0x04000000</u></td></tr>
<tr><th id="1540">1540</th><td><u>#define  <dfn class="macro" id="_M/VCPU_STATUS_DRV_RESET" data-ref="_M/VCPU_STATUS_DRV_RESET">VCPU_STATUS_DRV_RESET</dfn>		 0x08000000</u></td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/VCPU_CFGSHDW" data-ref="_M/VCPU_CFGSHDW">VCPU_CFGSHDW</dfn>			0x00005104</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define  <dfn class="macro" id="_M/VCPU_CFGSHDW_WOL_ENABLE" data-ref="_M/VCPU_CFGSHDW_WOL_ENABLE">VCPU_CFGSHDW_WOL_ENABLE</dfn>	 0x00000001</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define  <dfn class="macro" id="_M/VCPU_CFGSHDW_WOL_MAGPKT" data-ref="_M/VCPU_CFGSHDW_WOL_MAGPKT">VCPU_CFGSHDW_WOL_MAGPKT</dfn>	 0x00000004</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define  <dfn class="macro" id="_M/VCPU_CFGSHDW_ASPM_DBNC" data-ref="_M/VCPU_CFGSHDW_ASPM_DBNC">VCPU_CFGSHDW_ASPM_DBNC</dfn>		 0x00001000</u></td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td><i>/* Mailboxes */</i></td></tr>
<tr><th id="1548">1548</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_BASE" data-ref="_M/GRCMBOX_BASE">GRCMBOX_BASE</dfn>			0x00005600</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_INTERRUPT_0" data-ref="_M/GRCMBOX_INTERRUPT_0">GRCMBOX_INTERRUPT_0</dfn>		0x00005800 /* 64-bit */</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_INTERRUPT_1" data-ref="_M/GRCMBOX_INTERRUPT_1">GRCMBOX_INTERRUPT_1</dfn>		0x00005808 /* 64-bit */</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_INTERRUPT_2" data-ref="_M/GRCMBOX_INTERRUPT_2">GRCMBOX_INTERRUPT_2</dfn>		0x00005810 /* 64-bit */</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_INTERRUPT_3" data-ref="_M/GRCMBOX_INTERRUPT_3">GRCMBOX_INTERRUPT_3</dfn>		0x00005818 /* 64-bit */</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_GENERAL_0" data-ref="_M/GRCMBOX_GENERAL_0">GRCMBOX_GENERAL_0</dfn>		0x00005820 /* 64-bit */</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_GENERAL_1" data-ref="_M/GRCMBOX_GENERAL_1">GRCMBOX_GENERAL_1</dfn>		0x00005828 /* 64-bit */</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_GENERAL_2" data-ref="_M/GRCMBOX_GENERAL_2">GRCMBOX_GENERAL_2</dfn>		0x00005830 /* 64-bit */</u></td></tr>
<tr><th id="1556">1556</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_GENERAL_3" data-ref="_M/GRCMBOX_GENERAL_3">GRCMBOX_GENERAL_3</dfn>		0x00005838 /* 64-bit */</u></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_GENERAL_4" data-ref="_M/GRCMBOX_GENERAL_4">GRCMBOX_GENERAL_4</dfn>		0x00005840 /* 64-bit */</u></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_GENERAL_5" data-ref="_M/GRCMBOX_GENERAL_5">GRCMBOX_GENERAL_5</dfn>		0x00005848 /* 64-bit */</u></td></tr>
<tr><th id="1559">1559</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_GENERAL_6" data-ref="_M/GRCMBOX_GENERAL_6">GRCMBOX_GENERAL_6</dfn>		0x00005850 /* 64-bit */</u></td></tr>
<tr><th id="1560">1560</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_GENERAL_7" data-ref="_M/GRCMBOX_GENERAL_7">GRCMBOX_GENERAL_7</dfn>		0x00005858 /* 64-bit */</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RELOAD_STAT" data-ref="_M/GRCMBOX_RELOAD_STAT">GRCMBOX_RELOAD_STAT</dfn>		0x00005860 /* 64-bit */</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVSTD_PROD_IDX" data-ref="_M/GRCMBOX_RCVSTD_PROD_IDX">GRCMBOX_RCVSTD_PROD_IDX</dfn>		0x00005868 /* 64-bit */</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVJUMBO_PROD_IDX" data-ref="_M/GRCMBOX_RCVJUMBO_PROD_IDX">GRCMBOX_RCVJUMBO_PROD_IDX</dfn>	0x00005870 /* 64-bit */</u></td></tr>
<tr><th id="1564">1564</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVMINI_PROD_IDX" data-ref="_M/GRCMBOX_RCVMINI_PROD_IDX">GRCMBOX_RCVMINI_PROD_IDX</dfn>	0x00005878 /* 64-bit */</u></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_0" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_0">GRCMBOX_RCVRET_CON_IDX_0</dfn>	0x00005880 /* 64-bit */</u></td></tr>
<tr><th id="1566">1566</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_1" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_1">GRCMBOX_RCVRET_CON_IDX_1</dfn>	0x00005888 /* 64-bit */</u></td></tr>
<tr><th id="1567">1567</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_2" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_2">GRCMBOX_RCVRET_CON_IDX_2</dfn>	0x00005890 /* 64-bit */</u></td></tr>
<tr><th id="1568">1568</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_3" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_3">GRCMBOX_RCVRET_CON_IDX_3</dfn>	0x00005898 /* 64-bit */</u></td></tr>
<tr><th id="1569">1569</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_4" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_4">GRCMBOX_RCVRET_CON_IDX_4</dfn>	0x000058a0 /* 64-bit */</u></td></tr>
<tr><th id="1570">1570</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_5" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_5">GRCMBOX_RCVRET_CON_IDX_5</dfn>	0x000058a8 /* 64-bit */</u></td></tr>
<tr><th id="1571">1571</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_6" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_6">GRCMBOX_RCVRET_CON_IDX_6</dfn>	0x000058b0 /* 64-bit */</u></td></tr>
<tr><th id="1572">1572</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_7" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_7">GRCMBOX_RCVRET_CON_IDX_7</dfn>	0x000058b8 /* 64-bit */</u></td></tr>
<tr><th id="1573">1573</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_8" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_8">GRCMBOX_RCVRET_CON_IDX_8</dfn>	0x000058c0 /* 64-bit */</u></td></tr>
<tr><th id="1574">1574</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_9" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_9">GRCMBOX_RCVRET_CON_IDX_9</dfn>	0x000058c8 /* 64-bit */</u></td></tr>
<tr><th id="1575">1575</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_10" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_10">GRCMBOX_RCVRET_CON_IDX_10</dfn>	0x000058d0 /* 64-bit */</u></td></tr>
<tr><th id="1576">1576</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_11" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_11">GRCMBOX_RCVRET_CON_IDX_11</dfn>	0x000058d8 /* 64-bit */</u></td></tr>
<tr><th id="1577">1577</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_12" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_12">GRCMBOX_RCVRET_CON_IDX_12</dfn>	0x000058e0 /* 64-bit */</u></td></tr>
<tr><th id="1578">1578</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_13" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_13">GRCMBOX_RCVRET_CON_IDX_13</dfn>	0x000058e8 /* 64-bit */</u></td></tr>
<tr><th id="1579">1579</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_14" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_14">GRCMBOX_RCVRET_CON_IDX_14</dfn>	0x000058f0 /* 64-bit */</u></td></tr>
<tr><th id="1580">1580</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_RCVRET_CON_IDX_15" data-ref="_M/GRCMBOX_RCVRET_CON_IDX_15">GRCMBOX_RCVRET_CON_IDX_15</dfn>	0x000058f8 /* 64-bit */</u></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_0" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_0">GRCMBOX_SNDHOST_PROD_IDX_0</dfn>	0x00005900 /* 64-bit */</u></td></tr>
<tr><th id="1582">1582</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_1" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_1">GRCMBOX_SNDHOST_PROD_IDX_1</dfn>	0x00005908 /* 64-bit */</u></td></tr>
<tr><th id="1583">1583</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_2" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_2">GRCMBOX_SNDHOST_PROD_IDX_2</dfn>	0x00005910 /* 64-bit */</u></td></tr>
<tr><th id="1584">1584</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_3" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_3">GRCMBOX_SNDHOST_PROD_IDX_3</dfn>	0x00005918 /* 64-bit */</u></td></tr>
<tr><th id="1585">1585</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_4" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_4">GRCMBOX_SNDHOST_PROD_IDX_4</dfn>	0x00005920 /* 64-bit */</u></td></tr>
<tr><th id="1586">1586</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_5" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_5">GRCMBOX_SNDHOST_PROD_IDX_5</dfn>	0x00005928 /* 64-bit */</u></td></tr>
<tr><th id="1587">1587</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_6" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_6">GRCMBOX_SNDHOST_PROD_IDX_6</dfn>	0x00005930 /* 64-bit */</u></td></tr>
<tr><th id="1588">1588</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_7" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_7">GRCMBOX_SNDHOST_PROD_IDX_7</dfn>	0x00005938 /* 64-bit */</u></td></tr>
<tr><th id="1589">1589</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_8" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_8">GRCMBOX_SNDHOST_PROD_IDX_8</dfn>	0x00005940 /* 64-bit */</u></td></tr>
<tr><th id="1590">1590</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_9" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_9">GRCMBOX_SNDHOST_PROD_IDX_9</dfn>	0x00005948 /* 64-bit */</u></td></tr>
<tr><th id="1591">1591</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_10" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_10">GRCMBOX_SNDHOST_PROD_IDX_10</dfn>	0x00005950 /* 64-bit */</u></td></tr>
<tr><th id="1592">1592</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_11" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_11">GRCMBOX_SNDHOST_PROD_IDX_11</dfn>	0x00005958 /* 64-bit */</u></td></tr>
<tr><th id="1593">1593</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_12" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_12">GRCMBOX_SNDHOST_PROD_IDX_12</dfn>	0x00005960 /* 64-bit */</u></td></tr>
<tr><th id="1594">1594</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_13" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_13">GRCMBOX_SNDHOST_PROD_IDX_13</dfn>	0x00005968 /* 64-bit */</u></td></tr>
<tr><th id="1595">1595</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_14" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_14">GRCMBOX_SNDHOST_PROD_IDX_14</dfn>	0x00005970 /* 64-bit */</u></td></tr>
<tr><th id="1596">1596</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDHOST_PROD_IDX_15" data-ref="_M/GRCMBOX_SNDHOST_PROD_IDX_15">GRCMBOX_SNDHOST_PROD_IDX_15</dfn>	0x00005978 /* 64-bit */</u></td></tr>
<tr><th id="1597">1597</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_0" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_0">GRCMBOX_SNDNIC_PROD_IDX_0</dfn>	0x00005980 /* 64-bit */</u></td></tr>
<tr><th id="1598">1598</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_1" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_1">GRCMBOX_SNDNIC_PROD_IDX_1</dfn>	0x00005988 /* 64-bit */</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_2" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_2">GRCMBOX_SNDNIC_PROD_IDX_2</dfn>	0x00005990 /* 64-bit */</u></td></tr>
<tr><th id="1600">1600</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_3" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_3">GRCMBOX_SNDNIC_PROD_IDX_3</dfn>	0x00005998 /* 64-bit */</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_4" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_4">GRCMBOX_SNDNIC_PROD_IDX_4</dfn>	0x000059a0 /* 64-bit */</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_5" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_5">GRCMBOX_SNDNIC_PROD_IDX_5</dfn>	0x000059a8 /* 64-bit */</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_6" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_6">GRCMBOX_SNDNIC_PROD_IDX_6</dfn>	0x000059b0 /* 64-bit */</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_7" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_7">GRCMBOX_SNDNIC_PROD_IDX_7</dfn>	0x000059b8 /* 64-bit */</u></td></tr>
<tr><th id="1605">1605</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_8" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_8">GRCMBOX_SNDNIC_PROD_IDX_8</dfn>	0x000059c0 /* 64-bit */</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_9" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_9">GRCMBOX_SNDNIC_PROD_IDX_9</dfn>	0x000059c8 /* 64-bit */</u></td></tr>
<tr><th id="1607">1607</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_10" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_10">GRCMBOX_SNDNIC_PROD_IDX_10</dfn>	0x000059d0 /* 64-bit */</u></td></tr>
<tr><th id="1608">1608</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_11" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_11">GRCMBOX_SNDNIC_PROD_IDX_11</dfn>	0x000059d8 /* 64-bit */</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_12" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_12">GRCMBOX_SNDNIC_PROD_IDX_12</dfn>	0x000059e0 /* 64-bit */</u></td></tr>
<tr><th id="1610">1610</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_13" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_13">GRCMBOX_SNDNIC_PROD_IDX_13</dfn>	0x000059e8 /* 64-bit */</u></td></tr>
<tr><th id="1611">1611</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_14" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_14">GRCMBOX_SNDNIC_PROD_IDX_14</dfn>	0x000059f0 /* 64-bit */</u></td></tr>
<tr><th id="1612">1612</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_SNDNIC_PROD_IDX_15" data-ref="_M/GRCMBOX_SNDNIC_PROD_IDX_15">GRCMBOX_SNDNIC_PROD_IDX_15</dfn>	0x000059f8 /* 64-bit */</u></td></tr>
<tr><th id="1613">1613</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_HIGH_PRIO_EV_VECTOR" data-ref="_M/GRCMBOX_HIGH_PRIO_EV_VECTOR">GRCMBOX_HIGH_PRIO_EV_VECTOR</dfn>	0x00005a00</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_HIGH_PRIO_EV_MASK" data-ref="_M/GRCMBOX_HIGH_PRIO_EV_MASK">GRCMBOX_HIGH_PRIO_EV_MASK</dfn>	0x00005a04</u></td></tr>
<tr><th id="1615">1615</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_LOW_PRIO_EV_VEC" data-ref="_M/GRCMBOX_LOW_PRIO_EV_VEC">GRCMBOX_LOW_PRIO_EV_VEC</dfn>		0x00005a08</u></td></tr>
<tr><th id="1616">1616</th><td><u>#define <dfn class="macro" id="_M/GRCMBOX_LOW_PRIO_EV_MASK" data-ref="_M/GRCMBOX_LOW_PRIO_EV_MASK">GRCMBOX_LOW_PRIO_EV_MASK</dfn>	0x00005a0c</u></td></tr>
<tr><th id="1617">1617</th><td><i>/* 0x5a10 --&gt; 0x5c00 */</i></td></tr>
<tr><th id="1618">1618</th><td></td></tr>
<tr><th id="1619">1619</th><td><i>/* Flow Through queues */</i></td></tr>
<tr><th id="1620">1620</th><td><u>#define <dfn class="macro" id="_M/FTQ_RESET" data-ref="_M/FTQ_RESET">FTQ_RESET</dfn>			0x00005c00</u></td></tr>
<tr><th id="1621">1621</th><td><i>/* 0x5c04 --&gt; 0x5c10 unused */</i></td></tr>
<tr><th id="1622">1622</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_NORM_READ_CTL" data-ref="_M/FTQ_DMA_NORM_READ_CTL">FTQ_DMA_NORM_READ_CTL</dfn>		0x00005c10</u></td></tr>
<tr><th id="1623">1623</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_NORM_READ_FULL_CNT" data-ref="_M/FTQ_DMA_NORM_READ_FULL_CNT">FTQ_DMA_NORM_READ_FULL_CNT</dfn>	0x00005c14</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_NORM_READ_FIFO_ENQDEQ" data-ref="_M/FTQ_DMA_NORM_READ_FIFO_ENQDEQ">FTQ_DMA_NORM_READ_FIFO_ENQDEQ</dfn>	0x00005c18</u></td></tr>
<tr><th id="1625">1625</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_NORM_READ_WRITE_PEEK" data-ref="_M/FTQ_DMA_NORM_READ_WRITE_PEEK">FTQ_DMA_NORM_READ_WRITE_PEEK</dfn>	0x00005c1c</u></td></tr>
<tr><th id="1626">1626</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_HIGH_READ_CTL" data-ref="_M/FTQ_DMA_HIGH_READ_CTL">FTQ_DMA_HIGH_READ_CTL</dfn>		0x00005c20</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_HIGH_READ_FULL_CNT" data-ref="_M/FTQ_DMA_HIGH_READ_FULL_CNT">FTQ_DMA_HIGH_READ_FULL_CNT</dfn>	0x00005c24</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_HIGH_READ_FIFO_ENQDEQ" data-ref="_M/FTQ_DMA_HIGH_READ_FIFO_ENQDEQ">FTQ_DMA_HIGH_READ_FIFO_ENQDEQ</dfn>	0x00005c28</u></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_HIGH_READ_WRITE_PEEK" data-ref="_M/FTQ_DMA_HIGH_READ_WRITE_PEEK">FTQ_DMA_HIGH_READ_WRITE_PEEK</dfn>	0x00005c2c</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_COMP_DISC_CTL" data-ref="_M/FTQ_DMA_COMP_DISC_CTL">FTQ_DMA_COMP_DISC_CTL</dfn>		0x00005c30</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_COMP_DISC_FULL_CNT" data-ref="_M/FTQ_DMA_COMP_DISC_FULL_CNT">FTQ_DMA_COMP_DISC_FULL_CNT</dfn>	0x00005c34</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_COMP_DISC_FIFO_ENQDEQ" data-ref="_M/FTQ_DMA_COMP_DISC_FIFO_ENQDEQ">FTQ_DMA_COMP_DISC_FIFO_ENQDEQ</dfn>	0x00005c38</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_COMP_DISC_WRITE_PEEK" data-ref="_M/FTQ_DMA_COMP_DISC_WRITE_PEEK">FTQ_DMA_COMP_DISC_WRITE_PEEK</dfn>	0x00005c3c</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define <dfn class="macro" id="_M/FTQ_SEND_BD_COMP_CTL" data-ref="_M/FTQ_SEND_BD_COMP_CTL">FTQ_SEND_BD_COMP_CTL</dfn>		0x00005c40</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define <dfn class="macro" id="_M/FTQ_SEND_BD_COMP_FULL_CNT" data-ref="_M/FTQ_SEND_BD_COMP_FULL_CNT">FTQ_SEND_BD_COMP_FULL_CNT</dfn>	0x00005c44</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define <dfn class="macro" id="_M/FTQ_SEND_BD_COMP_FIFO_ENQDEQ" data-ref="_M/FTQ_SEND_BD_COMP_FIFO_ENQDEQ">FTQ_SEND_BD_COMP_FIFO_ENQDEQ</dfn>	0x00005c48</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define <dfn class="macro" id="_M/FTQ_SEND_BD_COMP_WRITE_PEEK" data-ref="_M/FTQ_SEND_BD_COMP_WRITE_PEEK">FTQ_SEND_BD_COMP_WRITE_PEEK</dfn>	0x00005c4c</u></td></tr>
<tr><th id="1638">1638</th><td><u>#define <dfn class="macro" id="_M/FTQ_SEND_DATA_INIT_CTL" data-ref="_M/FTQ_SEND_DATA_INIT_CTL">FTQ_SEND_DATA_INIT_CTL</dfn>		0x00005c50</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/FTQ_SEND_DATA_INIT_FULL_CNT" data-ref="_M/FTQ_SEND_DATA_INIT_FULL_CNT">FTQ_SEND_DATA_INIT_FULL_CNT</dfn>	0x00005c54</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/FTQ_SEND_DATA_INIT_FIFO_ENQDEQ" data-ref="_M/FTQ_SEND_DATA_INIT_FIFO_ENQDEQ">FTQ_SEND_DATA_INIT_FIFO_ENQDEQ</dfn>	0x00005c58</u></td></tr>
<tr><th id="1641">1641</th><td><u>#define <dfn class="macro" id="_M/FTQ_SEND_DATA_INIT_WRITE_PEEK" data-ref="_M/FTQ_SEND_DATA_INIT_WRITE_PEEK">FTQ_SEND_DATA_INIT_WRITE_PEEK</dfn>	0x00005c5c</u></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_NORM_WRITE_CTL" data-ref="_M/FTQ_DMA_NORM_WRITE_CTL">FTQ_DMA_NORM_WRITE_CTL</dfn>		0x00005c60</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_NORM_WRITE_FULL_CNT" data-ref="_M/FTQ_DMA_NORM_WRITE_FULL_CNT">FTQ_DMA_NORM_WRITE_FULL_CNT</dfn>	0x00005c64</u></td></tr>
<tr><th id="1644">1644</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_NORM_WRITE_FIFO_ENQDEQ" data-ref="_M/FTQ_DMA_NORM_WRITE_FIFO_ENQDEQ">FTQ_DMA_NORM_WRITE_FIFO_ENQDEQ</dfn>	0x00005c68</u></td></tr>
<tr><th id="1645">1645</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_NORM_WRITE_WRITE_PEEK" data-ref="_M/FTQ_DMA_NORM_WRITE_WRITE_PEEK">FTQ_DMA_NORM_WRITE_WRITE_PEEK</dfn>	0x00005c6c</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_HIGH_WRITE_CTL" data-ref="_M/FTQ_DMA_HIGH_WRITE_CTL">FTQ_DMA_HIGH_WRITE_CTL</dfn>		0x00005c70</u></td></tr>
<tr><th id="1647">1647</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_HIGH_WRITE_FULL_CNT" data-ref="_M/FTQ_DMA_HIGH_WRITE_FULL_CNT">FTQ_DMA_HIGH_WRITE_FULL_CNT</dfn>	0x00005c74</u></td></tr>
<tr><th id="1648">1648</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_HIGH_WRITE_FIFO_ENQDEQ" data-ref="_M/FTQ_DMA_HIGH_WRITE_FIFO_ENQDEQ">FTQ_DMA_HIGH_WRITE_FIFO_ENQDEQ</dfn>	0x00005c78</u></td></tr>
<tr><th id="1649">1649</th><td><u>#define <dfn class="macro" id="_M/FTQ_DMA_HIGH_WRITE_WRITE_PEEK" data-ref="_M/FTQ_DMA_HIGH_WRITE_WRITE_PEEK">FTQ_DMA_HIGH_WRITE_WRITE_PEEK</dfn>	0x00005c7c</u></td></tr>
<tr><th id="1650">1650</th><td><u>#define <dfn class="macro" id="_M/FTQ_SWTYPE1_CTL" data-ref="_M/FTQ_SWTYPE1_CTL">FTQ_SWTYPE1_CTL</dfn>			0x00005c80</u></td></tr>
<tr><th id="1651">1651</th><td><u>#define <dfn class="macro" id="_M/FTQ_SWTYPE1_FULL_CNT" data-ref="_M/FTQ_SWTYPE1_FULL_CNT">FTQ_SWTYPE1_FULL_CNT</dfn>		0x00005c84</u></td></tr>
<tr><th id="1652">1652</th><td><u>#define <dfn class="macro" id="_M/FTQ_SWTYPE1_FIFO_ENQDEQ" data-ref="_M/FTQ_SWTYPE1_FIFO_ENQDEQ">FTQ_SWTYPE1_FIFO_ENQDEQ</dfn>		0x00005c88</u></td></tr>
<tr><th id="1653">1653</th><td><u>#define <dfn class="macro" id="_M/FTQ_SWTYPE1_WRITE_PEEK" data-ref="_M/FTQ_SWTYPE1_WRITE_PEEK">FTQ_SWTYPE1_WRITE_PEEK</dfn>		0x00005c8c</u></td></tr>
<tr><th id="1654">1654</th><td><u>#define <dfn class="macro" id="_M/FTQ_SEND_DATA_COMP_CTL" data-ref="_M/FTQ_SEND_DATA_COMP_CTL">FTQ_SEND_DATA_COMP_CTL</dfn>		0x00005c90</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define <dfn class="macro" id="_M/FTQ_SEND_DATA_COMP_FULL_CNT" data-ref="_M/FTQ_SEND_DATA_COMP_FULL_CNT">FTQ_SEND_DATA_COMP_FULL_CNT</dfn>	0x00005c94</u></td></tr>
<tr><th id="1656">1656</th><td><u>#define <dfn class="macro" id="_M/FTQ_SEND_DATA_COMP_FIFO_ENQDEQ" data-ref="_M/FTQ_SEND_DATA_COMP_FIFO_ENQDEQ">FTQ_SEND_DATA_COMP_FIFO_ENQDEQ</dfn>	0x00005c98</u></td></tr>
<tr><th id="1657">1657</th><td><u>#define <dfn class="macro" id="_M/FTQ_SEND_DATA_COMP_WRITE_PEEK" data-ref="_M/FTQ_SEND_DATA_COMP_WRITE_PEEK">FTQ_SEND_DATA_COMP_WRITE_PEEK</dfn>	0x00005c9c</u></td></tr>
<tr><th id="1658">1658</th><td><u>#define <dfn class="macro" id="_M/FTQ_HOST_COAL_CTL" data-ref="_M/FTQ_HOST_COAL_CTL">FTQ_HOST_COAL_CTL</dfn>		0x00005ca0</u></td></tr>
<tr><th id="1659">1659</th><td><u>#define <dfn class="macro" id="_M/FTQ_HOST_COAL_FULL_CNT" data-ref="_M/FTQ_HOST_COAL_FULL_CNT">FTQ_HOST_COAL_FULL_CNT</dfn>		0x00005ca4</u></td></tr>
<tr><th id="1660">1660</th><td><u>#define <dfn class="macro" id="_M/FTQ_HOST_COAL_FIFO_ENQDEQ" data-ref="_M/FTQ_HOST_COAL_FIFO_ENQDEQ">FTQ_HOST_COAL_FIFO_ENQDEQ</dfn>	0x00005ca8</u></td></tr>
<tr><th id="1661">1661</th><td><u>#define <dfn class="macro" id="_M/FTQ_HOST_COAL_WRITE_PEEK" data-ref="_M/FTQ_HOST_COAL_WRITE_PEEK">FTQ_HOST_COAL_WRITE_PEEK</dfn>	0x00005cac</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define <dfn class="macro" id="_M/FTQ_MAC_TX_CTL" data-ref="_M/FTQ_MAC_TX_CTL">FTQ_MAC_TX_CTL</dfn>			0x00005cb0</u></td></tr>
<tr><th id="1663">1663</th><td><u>#define <dfn class="macro" id="_M/FTQ_MAC_TX_FULL_CNT" data-ref="_M/FTQ_MAC_TX_FULL_CNT">FTQ_MAC_TX_FULL_CNT</dfn>		0x00005cb4</u></td></tr>
<tr><th id="1664">1664</th><td><u>#define <dfn class="macro" id="_M/FTQ_MAC_TX_FIFO_ENQDEQ" data-ref="_M/FTQ_MAC_TX_FIFO_ENQDEQ">FTQ_MAC_TX_FIFO_ENQDEQ</dfn>		0x00005cb8</u></td></tr>
<tr><th id="1665">1665</th><td><u>#define <dfn class="macro" id="_M/FTQ_MAC_TX_WRITE_PEEK" data-ref="_M/FTQ_MAC_TX_WRITE_PEEK">FTQ_MAC_TX_WRITE_PEEK</dfn>		0x00005cbc</u></td></tr>
<tr><th id="1666">1666</th><td><u>#define <dfn class="macro" id="_M/FTQ_MB_FREE_CTL" data-ref="_M/FTQ_MB_FREE_CTL">FTQ_MB_FREE_CTL</dfn>			0x00005cc0</u></td></tr>
<tr><th id="1667">1667</th><td><u>#define <dfn class="macro" id="_M/FTQ_MB_FREE_FULL_CNT" data-ref="_M/FTQ_MB_FREE_FULL_CNT">FTQ_MB_FREE_FULL_CNT</dfn>		0x00005cc4</u></td></tr>
<tr><th id="1668">1668</th><td><u>#define <dfn class="macro" id="_M/FTQ_MB_FREE_FIFO_ENQDEQ" data-ref="_M/FTQ_MB_FREE_FIFO_ENQDEQ">FTQ_MB_FREE_FIFO_ENQDEQ</dfn>		0x00005cc8</u></td></tr>
<tr><th id="1669">1669</th><td><u>#define <dfn class="macro" id="_M/FTQ_MB_FREE_WRITE_PEEK" data-ref="_M/FTQ_MB_FREE_WRITE_PEEK">FTQ_MB_FREE_WRITE_PEEK</dfn>		0x00005ccc</u></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVBD_COMP_CTL" data-ref="_M/FTQ_RCVBD_COMP_CTL">FTQ_RCVBD_COMP_CTL</dfn>		0x00005cd0</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVBD_COMP_FULL_CNT" data-ref="_M/FTQ_RCVBD_COMP_FULL_CNT">FTQ_RCVBD_COMP_FULL_CNT</dfn>		0x00005cd4</u></td></tr>
<tr><th id="1672">1672</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVBD_COMP_FIFO_ENQDEQ" data-ref="_M/FTQ_RCVBD_COMP_FIFO_ENQDEQ">FTQ_RCVBD_COMP_FIFO_ENQDEQ</dfn>	0x00005cd8</u></td></tr>
<tr><th id="1673">1673</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVBD_COMP_WRITE_PEEK" data-ref="_M/FTQ_RCVBD_COMP_WRITE_PEEK">FTQ_RCVBD_COMP_WRITE_PEEK</dfn>	0x00005cdc</u></td></tr>
<tr><th id="1674">1674</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVLST_PLMT_CTL" data-ref="_M/FTQ_RCVLST_PLMT_CTL">FTQ_RCVLST_PLMT_CTL</dfn>		0x00005ce0</u></td></tr>
<tr><th id="1675">1675</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVLST_PLMT_FULL_CNT" data-ref="_M/FTQ_RCVLST_PLMT_FULL_CNT">FTQ_RCVLST_PLMT_FULL_CNT</dfn>	0x00005ce4</u></td></tr>
<tr><th id="1676">1676</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVLST_PLMT_FIFO_ENQDEQ" data-ref="_M/FTQ_RCVLST_PLMT_FIFO_ENQDEQ">FTQ_RCVLST_PLMT_FIFO_ENQDEQ</dfn>	0x00005ce8</u></td></tr>
<tr><th id="1677">1677</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVLST_PLMT_WRITE_PEEK" data-ref="_M/FTQ_RCVLST_PLMT_WRITE_PEEK">FTQ_RCVLST_PLMT_WRITE_PEEK</dfn>	0x00005cec</u></td></tr>
<tr><th id="1678">1678</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVDATA_INI_CTL" data-ref="_M/FTQ_RCVDATA_INI_CTL">FTQ_RCVDATA_INI_CTL</dfn>		0x00005cf0</u></td></tr>
<tr><th id="1679">1679</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVDATA_INI_FULL_CNT" data-ref="_M/FTQ_RCVDATA_INI_FULL_CNT">FTQ_RCVDATA_INI_FULL_CNT</dfn>	0x00005cf4</u></td></tr>
<tr><th id="1680">1680</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVDATA_INI_FIFO_ENQDEQ" data-ref="_M/FTQ_RCVDATA_INI_FIFO_ENQDEQ">FTQ_RCVDATA_INI_FIFO_ENQDEQ</dfn>	0x00005cf8</u></td></tr>
<tr><th id="1681">1681</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVDATA_INI_WRITE_PEEK" data-ref="_M/FTQ_RCVDATA_INI_WRITE_PEEK">FTQ_RCVDATA_INI_WRITE_PEEK</dfn>	0x00005cfc</u></td></tr>
<tr><th id="1682">1682</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVDATA_COMP_CTL" data-ref="_M/FTQ_RCVDATA_COMP_CTL">FTQ_RCVDATA_COMP_CTL</dfn>		0x00005d00</u></td></tr>
<tr><th id="1683">1683</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVDATA_COMP_FULL_CNT" data-ref="_M/FTQ_RCVDATA_COMP_FULL_CNT">FTQ_RCVDATA_COMP_FULL_CNT</dfn>	0x00005d04</u></td></tr>
<tr><th id="1684">1684</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVDATA_COMP_FIFO_ENQDEQ" data-ref="_M/FTQ_RCVDATA_COMP_FIFO_ENQDEQ">FTQ_RCVDATA_COMP_FIFO_ENQDEQ</dfn>	0x00005d08</u></td></tr>
<tr><th id="1685">1685</th><td><u>#define <dfn class="macro" id="_M/FTQ_RCVDATA_COMP_WRITE_PEEK" data-ref="_M/FTQ_RCVDATA_COMP_WRITE_PEEK">FTQ_RCVDATA_COMP_WRITE_PEEK</dfn>	0x00005d0c</u></td></tr>
<tr><th id="1686">1686</th><td><u>#define <dfn class="macro" id="_M/FTQ_SWTYPE2_CTL" data-ref="_M/FTQ_SWTYPE2_CTL">FTQ_SWTYPE2_CTL</dfn>			0x00005d10</u></td></tr>
<tr><th id="1687">1687</th><td><u>#define <dfn class="macro" id="_M/FTQ_SWTYPE2_FULL_CNT" data-ref="_M/FTQ_SWTYPE2_FULL_CNT">FTQ_SWTYPE2_FULL_CNT</dfn>		0x00005d14</u></td></tr>
<tr><th id="1688">1688</th><td><u>#define <dfn class="macro" id="_M/FTQ_SWTYPE2_FIFO_ENQDEQ" data-ref="_M/FTQ_SWTYPE2_FIFO_ENQDEQ">FTQ_SWTYPE2_FIFO_ENQDEQ</dfn>		0x00005d18</u></td></tr>
<tr><th id="1689">1689</th><td><u>#define <dfn class="macro" id="_M/FTQ_SWTYPE2_WRITE_PEEK" data-ref="_M/FTQ_SWTYPE2_WRITE_PEEK">FTQ_SWTYPE2_WRITE_PEEK</dfn>		0x00005d1c</u></td></tr>
<tr><th id="1690">1690</th><td><i>/* 0x5d20 --&gt; 0x6000 unused */</i></td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td><i>/* Message signaled interrupt registers */</i></td></tr>
<tr><th id="1693">1693</th><td><u>#define <dfn class="macro" id="_M/MSGINT_MODE" data-ref="_M/MSGINT_MODE">MSGINT_MODE</dfn>			0x00006000</u></td></tr>
<tr><th id="1694">1694</th><td><u>#define  <dfn class="macro" id="_M/MSGINT_MODE_RESET" data-ref="_M/MSGINT_MODE_RESET">MSGINT_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1695">1695</th><td><u>#define  <dfn class="macro" id="_M/MSGINT_MODE_ENABLE" data-ref="_M/MSGINT_MODE_ENABLE">MSGINT_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1696">1696</th><td><u>#define  <dfn class="macro" id="_M/MSGINT_MODE_ONE_SHOT_DISABLE" data-ref="_M/MSGINT_MODE_ONE_SHOT_DISABLE">MSGINT_MODE_ONE_SHOT_DISABLE</dfn>	 0x00000020</u></td></tr>
<tr><th id="1697">1697</th><td><u>#define  <dfn class="macro" id="_M/MSGINT_MODE_MULTIVEC_EN" data-ref="_M/MSGINT_MODE_MULTIVEC_EN">MSGINT_MODE_MULTIVEC_EN</dfn>	 0x00000080</u></td></tr>
<tr><th id="1698">1698</th><td><u>#define <dfn class="macro" id="_M/MSGINT_STATUS" data-ref="_M/MSGINT_STATUS">MSGINT_STATUS</dfn>			0x00006004</u></td></tr>
<tr><th id="1699">1699</th><td><u>#define  <dfn class="macro" id="_M/MSGINT_STATUS_MSI_REQ" data-ref="_M/MSGINT_STATUS_MSI_REQ">MSGINT_STATUS_MSI_REQ</dfn>		 0x00000001</u></td></tr>
<tr><th id="1700">1700</th><td><u>#define <dfn class="macro" id="_M/MSGINT_FIFO" data-ref="_M/MSGINT_FIFO">MSGINT_FIFO</dfn>			0x00006008</u></td></tr>
<tr><th id="1701">1701</th><td><i>/* 0x600c --&gt; 0x6400 unused */</i></td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td><i>/* DMA completion registers */</i></td></tr>
<tr><th id="1704">1704</th><td><u>#define <dfn class="macro" id="_M/DMAC_MODE" data-ref="_M/DMAC_MODE">DMAC_MODE</dfn>			0x00006400</u></td></tr>
<tr><th id="1705">1705</th><td><u>#define  <dfn class="macro" id="_M/DMAC_MODE_RESET" data-ref="_M/DMAC_MODE_RESET">DMAC_MODE_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1706">1706</th><td><u>#define  <dfn class="macro" id="_M/DMAC_MODE_ENABLE" data-ref="_M/DMAC_MODE_ENABLE">DMAC_MODE_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="1707">1707</th><td><i>/* 0x6404 --&gt; 0x6800 unused */</i></td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td><i>/* GRC registers */</i></td></tr>
<tr><th id="1710">1710</th><td><u>#define <dfn class="macro" id="_M/GRC_MODE" data-ref="_M/GRC_MODE">GRC_MODE</dfn>			0x00006800</u></td></tr>
<tr><th id="1711">1711</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_UPD_ON_COAL" data-ref="_M/GRC_MODE_UPD_ON_COAL">GRC_MODE_UPD_ON_COAL</dfn>		0x00000001</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_BSWAP_NONFRM_DATA" data-ref="_M/GRC_MODE_BSWAP_NONFRM_DATA">GRC_MODE_BSWAP_NONFRM_DATA</dfn>	0x00000002</u></td></tr>
<tr><th id="1713">1713</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_WSWAP_NONFRM_DATA" data-ref="_M/GRC_MODE_WSWAP_NONFRM_DATA">GRC_MODE_WSWAP_NONFRM_DATA</dfn>	0x00000004</u></td></tr>
<tr><th id="1714">1714</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_BSWAP_DATA" data-ref="_M/GRC_MODE_BSWAP_DATA">GRC_MODE_BSWAP_DATA</dfn>		0x00000010</u></td></tr>
<tr><th id="1715">1715</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_WSWAP_DATA" data-ref="_M/GRC_MODE_WSWAP_DATA">GRC_MODE_WSWAP_DATA</dfn>		0x00000020</u></td></tr>
<tr><th id="1716">1716</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_BYTE_SWAP_B2HRX_DATA" data-ref="_M/GRC_MODE_BYTE_SWAP_B2HRX_DATA">GRC_MODE_BYTE_SWAP_B2HRX_DATA</dfn>	0x00000040</u></td></tr>
<tr><th id="1717">1717</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_WORD_SWAP_B2HRX_DATA" data-ref="_M/GRC_MODE_WORD_SWAP_B2HRX_DATA">GRC_MODE_WORD_SWAP_B2HRX_DATA</dfn>	0x00000080</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_SPLITHDR" data-ref="_M/GRC_MODE_SPLITHDR">GRC_MODE_SPLITHDR</dfn>		0x00000100</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_NOFRM_CRACKING" data-ref="_M/GRC_MODE_NOFRM_CRACKING">GRC_MODE_NOFRM_CRACKING</dfn>	0x00000200</u></td></tr>
<tr><th id="1720">1720</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_INCL_CRC" data-ref="_M/GRC_MODE_INCL_CRC">GRC_MODE_INCL_CRC</dfn>		0x00000400</u></td></tr>
<tr><th id="1721">1721</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_ALLOW_BAD_FRMS" data-ref="_M/GRC_MODE_ALLOW_BAD_FRMS">GRC_MODE_ALLOW_BAD_FRMS</dfn>	0x00000800</u></td></tr>
<tr><th id="1722">1722</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_NOIRQ_ON_SENDS" data-ref="_M/GRC_MODE_NOIRQ_ON_SENDS">GRC_MODE_NOIRQ_ON_SENDS</dfn>	0x00002000</u></td></tr>
<tr><th id="1723">1723</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_NOIRQ_ON_RCV" data-ref="_M/GRC_MODE_NOIRQ_ON_RCV">GRC_MODE_NOIRQ_ON_RCV</dfn>		0x00004000</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_FORCE_PCI32BIT" data-ref="_M/GRC_MODE_FORCE_PCI32BIT">GRC_MODE_FORCE_PCI32BIT</dfn>	0x00008000</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_B2HRX_ENABLE" data-ref="_M/GRC_MODE_B2HRX_ENABLE">GRC_MODE_B2HRX_ENABLE</dfn>		0x00008000</u></td></tr>
<tr><th id="1726">1726</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_HOST_STACKUP" data-ref="_M/GRC_MODE_HOST_STACKUP">GRC_MODE_HOST_STACKUP</dfn>		0x00010000</u></td></tr>
<tr><th id="1727">1727</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_HOST_SENDBDS" data-ref="_M/GRC_MODE_HOST_SENDBDS">GRC_MODE_HOST_SENDBDS</dfn>		0x00020000</u></td></tr>
<tr><th id="1728">1728</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_HTX2B_ENABLE" data-ref="_M/GRC_MODE_HTX2B_ENABLE">GRC_MODE_HTX2B_ENABLE</dfn>		0x00040000</u></td></tr>
<tr><th id="1729">1729</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_TIME_SYNC_ENABLE" data-ref="_M/GRC_MODE_TIME_SYNC_ENABLE">GRC_MODE_TIME_SYNC_ENABLE</dfn>	0x00080000</u></td></tr>
<tr><th id="1730">1730</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_NO_TX_PHDR_CSUM" data-ref="_M/GRC_MODE_NO_TX_PHDR_CSUM">GRC_MODE_NO_TX_PHDR_CSUM</dfn>	0x00100000</u></td></tr>
<tr><th id="1731">1731</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_NVRAM_WR_ENABLE" data-ref="_M/GRC_MODE_NVRAM_WR_ENABLE">GRC_MODE_NVRAM_WR_ENABLE</dfn>	0x00200000</u></td></tr>
<tr><th id="1732">1732</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_PCIE_TL_SEL" data-ref="_M/GRC_MODE_PCIE_TL_SEL">GRC_MODE_PCIE_TL_SEL</dfn>		0x00000000</u></td></tr>
<tr><th id="1733">1733</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_PCIE_PL_SEL" data-ref="_M/GRC_MODE_PCIE_PL_SEL">GRC_MODE_PCIE_PL_SEL</dfn>		0x00400000</u></td></tr>
<tr><th id="1734">1734</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_NO_RX_PHDR_CSUM" data-ref="_M/GRC_MODE_NO_RX_PHDR_CSUM">GRC_MODE_NO_RX_PHDR_CSUM</dfn>	0x00800000</u></td></tr>
<tr><th id="1735">1735</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_IRQ_ON_TX_CPU_ATTN" data-ref="_M/GRC_MODE_IRQ_ON_TX_CPU_ATTN">GRC_MODE_IRQ_ON_TX_CPU_ATTN</dfn>	0x01000000</u></td></tr>
<tr><th id="1736">1736</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_IRQ_ON_RX_CPU_ATTN" data-ref="_M/GRC_MODE_IRQ_ON_RX_CPU_ATTN">GRC_MODE_IRQ_ON_RX_CPU_ATTN</dfn>	0x02000000</u></td></tr>
<tr><th id="1737">1737</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_IRQ_ON_MAC_ATTN" data-ref="_M/GRC_MODE_IRQ_ON_MAC_ATTN">GRC_MODE_IRQ_ON_MAC_ATTN</dfn>	0x04000000</u></td></tr>
<tr><th id="1738">1738</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_IRQ_ON_DMA_ATTN" data-ref="_M/GRC_MODE_IRQ_ON_DMA_ATTN">GRC_MODE_IRQ_ON_DMA_ATTN</dfn>	0x08000000</u></td></tr>
<tr><th id="1739">1739</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_IRQ_ON_FLOW_ATTN" data-ref="_M/GRC_MODE_IRQ_ON_FLOW_ATTN">GRC_MODE_IRQ_ON_FLOW_ATTN</dfn>	0x10000000</u></td></tr>
<tr><th id="1740">1740</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_4X_NIC_SEND_RINGS" data-ref="_M/GRC_MODE_4X_NIC_SEND_RINGS">GRC_MODE_4X_NIC_SEND_RINGS</dfn>	0x20000000</u></td></tr>
<tr><th id="1741">1741</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_PCIE_DL_SEL" data-ref="_M/GRC_MODE_PCIE_DL_SEL">GRC_MODE_PCIE_DL_SEL</dfn>		0x20000000</u></td></tr>
<tr><th id="1742">1742</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_MCAST_FRM_ENABLE" data-ref="_M/GRC_MODE_MCAST_FRM_ENABLE">GRC_MODE_MCAST_FRM_ENABLE</dfn>	0x40000000</u></td></tr>
<tr><th id="1743">1743</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_PCIE_HI_1K_EN" data-ref="_M/GRC_MODE_PCIE_HI_1K_EN">GRC_MODE_PCIE_HI_1K_EN</dfn>		0x80000000</u></td></tr>
<tr><th id="1744">1744</th><td><u>#define  <dfn class="macro" id="_M/GRC_MODE_PCIE_PORT_MASK" data-ref="_M/GRC_MODE_PCIE_PORT_MASK">GRC_MODE_PCIE_PORT_MASK</dfn>	(GRC_MODE_PCIE_TL_SEL | \</u></td></tr>
<tr><th id="1745">1745</th><td><u>					 GRC_MODE_PCIE_PL_SEL | \</u></td></tr>
<tr><th id="1746">1746</th><td><u>					 GRC_MODE_PCIE_DL_SEL | \</u></td></tr>
<tr><th id="1747">1747</th><td><u>					 GRC_MODE_PCIE_HI_1K_EN)</u></td></tr>
<tr><th id="1748">1748</th><td><u>#define <dfn class="macro" id="_M/GRC_MISC_CFG" data-ref="_M/GRC_MISC_CFG">GRC_MISC_CFG</dfn>			0x00006804</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_CORECLK_RESET" data-ref="_M/GRC_MISC_CFG_CORECLK_RESET">GRC_MISC_CFG_CORECLK_RESET</dfn>	0x00000001</u></td></tr>
<tr><th id="1750">1750</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_PRESCALAR_MASK" data-ref="_M/GRC_MISC_CFG_PRESCALAR_MASK">GRC_MISC_CFG_PRESCALAR_MASK</dfn>	0x000000fe</u></td></tr>
<tr><th id="1751">1751</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_PRESCALAR_SHIFT" data-ref="_M/GRC_MISC_CFG_PRESCALAR_SHIFT">GRC_MISC_CFG_PRESCALAR_SHIFT</dfn>	1</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_BOARD_ID_MASK" data-ref="_M/GRC_MISC_CFG_BOARD_ID_MASK">GRC_MISC_CFG_BOARD_ID_MASK</dfn>	0x0001e000</u></td></tr>
<tr><th id="1753">1753</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_BOARD_ID_5700" data-ref="_M/GRC_MISC_CFG_BOARD_ID_5700">GRC_MISC_CFG_BOARD_ID_5700</dfn>	0x0001e000</u></td></tr>
<tr><th id="1754">1754</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_BOARD_ID_5701" data-ref="_M/GRC_MISC_CFG_BOARD_ID_5701">GRC_MISC_CFG_BOARD_ID_5701</dfn>	0x00000000</u></td></tr>
<tr><th id="1755">1755</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_BOARD_ID_5702FE" data-ref="_M/GRC_MISC_CFG_BOARD_ID_5702FE">GRC_MISC_CFG_BOARD_ID_5702FE</dfn>	0x00004000</u></td></tr>
<tr><th id="1756">1756</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_BOARD_ID_5703" data-ref="_M/GRC_MISC_CFG_BOARD_ID_5703">GRC_MISC_CFG_BOARD_ID_5703</dfn>	0x00000000</u></td></tr>
<tr><th id="1757">1757</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_BOARD_ID_5703S" data-ref="_M/GRC_MISC_CFG_BOARD_ID_5703S">GRC_MISC_CFG_BOARD_ID_5703S</dfn>	0x00002000</u></td></tr>
<tr><th id="1758">1758</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_BOARD_ID_5704" data-ref="_M/GRC_MISC_CFG_BOARD_ID_5704">GRC_MISC_CFG_BOARD_ID_5704</dfn>	0x00000000</u></td></tr>
<tr><th id="1759">1759</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_BOARD_ID_5704CIOBE" data-ref="_M/GRC_MISC_CFG_BOARD_ID_5704CIOBE">GRC_MISC_CFG_BOARD_ID_5704CIOBE</dfn> 0x00004000</u></td></tr>
<tr><th id="1760">1760</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_BOARD_ID_5704_A2" data-ref="_M/GRC_MISC_CFG_BOARD_ID_5704_A2">GRC_MISC_CFG_BOARD_ID_5704_A2</dfn>	0x00008000</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_BOARD_ID_5788" data-ref="_M/GRC_MISC_CFG_BOARD_ID_5788">GRC_MISC_CFG_BOARD_ID_5788</dfn>	0x00010000</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_BOARD_ID_5788M" data-ref="_M/GRC_MISC_CFG_BOARD_ID_5788M">GRC_MISC_CFG_BOARD_ID_5788M</dfn>	0x00018000</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_BOARD_ID_AC91002A1" data-ref="_M/GRC_MISC_CFG_BOARD_ID_AC91002A1">GRC_MISC_CFG_BOARD_ID_AC91002A1</dfn> 0x00018000</u></td></tr>
<tr><th id="1764">1764</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_EPHY_IDDQ" data-ref="_M/GRC_MISC_CFG_EPHY_IDDQ">GRC_MISC_CFG_EPHY_IDDQ</dfn>		0x00200000</u></td></tr>
<tr><th id="1765">1765</th><td><u>#define  <dfn class="macro" id="_M/GRC_MISC_CFG_KEEP_GPHY_POWER" data-ref="_M/GRC_MISC_CFG_KEEP_GPHY_POWER">GRC_MISC_CFG_KEEP_GPHY_POWER</dfn>	0x04000000</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define <dfn class="macro" id="_M/GRC_LOCAL_CTRL" data-ref="_M/GRC_LOCAL_CTRL">GRC_LOCAL_CTRL</dfn>			0x00006808</u></td></tr>
<tr><th id="1767">1767</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_INT_ACTIVE" data-ref="_M/GRC_LCLCTRL_INT_ACTIVE">GRC_LCLCTRL_INT_ACTIVE</dfn>		0x00000001</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_CLEARINT" data-ref="_M/GRC_LCLCTRL_CLEARINT">GRC_LCLCTRL_CLEARINT</dfn>		0x00000002</u></td></tr>
<tr><th id="1769">1769</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_SETINT" data-ref="_M/GRC_LCLCTRL_SETINT">GRC_LCLCTRL_SETINT</dfn>		0x00000004</u></td></tr>
<tr><th id="1770">1770</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_INT_ON_ATTN" data-ref="_M/GRC_LCLCTRL_INT_ON_ATTN">GRC_LCLCTRL_INT_ON_ATTN</dfn>	0x00000008</u></td></tr>
<tr><th id="1771">1771</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_UART_SEL" data-ref="_M/GRC_LCLCTRL_GPIO_UART_SEL">GRC_LCLCTRL_GPIO_UART_SEL</dfn>	0x00000010	/* 5755 only */</u></td></tr>
<tr><th id="1772">1772</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_USE_SIG_DETECT" data-ref="_M/GRC_LCLCTRL_USE_SIG_DETECT">GRC_LCLCTRL_USE_SIG_DETECT</dfn>	0x00000010	/* 5714/5780 only */</u></td></tr>
<tr><th id="1773">1773</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_USE_EXT_SIG_DETECT" data-ref="_M/GRC_LCLCTRL_USE_EXT_SIG_DETECT">GRC_LCLCTRL_USE_EXT_SIG_DETECT</dfn>	0x00000020	/* 5714/5780 only */</u></td></tr>
<tr><th id="1774">1774</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_INPUT3" data-ref="_M/GRC_LCLCTRL_GPIO_INPUT3">GRC_LCLCTRL_GPIO_INPUT3</dfn>	0x00000020</u></td></tr>
<tr><th id="1775">1775</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_OE3" data-ref="_M/GRC_LCLCTRL_GPIO_OE3">GRC_LCLCTRL_GPIO_OE3</dfn>		0x00000040</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_OUTPUT3" data-ref="_M/GRC_LCLCTRL_GPIO_OUTPUT3">GRC_LCLCTRL_GPIO_OUTPUT3</dfn>	0x00000080</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_INPUT0" data-ref="_M/GRC_LCLCTRL_GPIO_INPUT0">GRC_LCLCTRL_GPIO_INPUT0</dfn>	0x00000100</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_INPUT1" data-ref="_M/GRC_LCLCTRL_GPIO_INPUT1">GRC_LCLCTRL_GPIO_INPUT1</dfn>	0x00000200</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_INPUT2" data-ref="_M/GRC_LCLCTRL_GPIO_INPUT2">GRC_LCLCTRL_GPIO_INPUT2</dfn>	0x00000400</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_OE0" data-ref="_M/GRC_LCLCTRL_GPIO_OE0">GRC_LCLCTRL_GPIO_OE0</dfn>		0x00000800</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_OE1" data-ref="_M/GRC_LCLCTRL_GPIO_OE1">GRC_LCLCTRL_GPIO_OE1</dfn>		0x00001000</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_OE2" data-ref="_M/GRC_LCLCTRL_GPIO_OE2">GRC_LCLCTRL_GPIO_OE2</dfn>		0x00002000</u></td></tr>
<tr><th id="1783">1783</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_OUTPUT0" data-ref="_M/GRC_LCLCTRL_GPIO_OUTPUT0">GRC_LCLCTRL_GPIO_OUTPUT0</dfn>	0x00004000</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_OUTPUT1" data-ref="_M/GRC_LCLCTRL_GPIO_OUTPUT1">GRC_LCLCTRL_GPIO_OUTPUT1</dfn>	0x00008000</u></td></tr>
<tr><th id="1785">1785</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_GPIO_OUTPUT2" data-ref="_M/GRC_LCLCTRL_GPIO_OUTPUT2">GRC_LCLCTRL_GPIO_OUTPUT2</dfn>	0x00010000</u></td></tr>
<tr><th id="1786">1786</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_EXTMEM_ENABLE" data-ref="_M/GRC_LCLCTRL_EXTMEM_ENABLE">GRC_LCLCTRL_EXTMEM_ENABLE</dfn>	0x00020000</u></td></tr>
<tr><th id="1787">1787</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_MEMSZ_MASK" data-ref="_M/GRC_LCLCTRL_MEMSZ_MASK">GRC_LCLCTRL_MEMSZ_MASK</dfn>		0x001c0000</u></td></tr>
<tr><th id="1788">1788</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_MEMSZ_256K" data-ref="_M/GRC_LCLCTRL_MEMSZ_256K">GRC_LCLCTRL_MEMSZ_256K</dfn>		0x00000000</u></td></tr>
<tr><th id="1789">1789</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_MEMSZ_512K" data-ref="_M/GRC_LCLCTRL_MEMSZ_512K">GRC_LCLCTRL_MEMSZ_512K</dfn>		0x00040000</u></td></tr>
<tr><th id="1790">1790</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_MEMSZ_1M" data-ref="_M/GRC_LCLCTRL_MEMSZ_1M">GRC_LCLCTRL_MEMSZ_1M</dfn>		0x00080000</u></td></tr>
<tr><th id="1791">1791</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_MEMSZ_2M" data-ref="_M/GRC_LCLCTRL_MEMSZ_2M">GRC_LCLCTRL_MEMSZ_2M</dfn>		0x000c0000</u></td></tr>
<tr><th id="1792">1792</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_MEMSZ_4M" data-ref="_M/GRC_LCLCTRL_MEMSZ_4M">GRC_LCLCTRL_MEMSZ_4M</dfn>		0x00100000</u></td></tr>
<tr><th id="1793">1793</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_MEMSZ_8M" data-ref="_M/GRC_LCLCTRL_MEMSZ_8M">GRC_LCLCTRL_MEMSZ_8M</dfn>		0x00140000</u></td></tr>
<tr><th id="1794">1794</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_MEMSZ_16M" data-ref="_M/GRC_LCLCTRL_MEMSZ_16M">GRC_LCLCTRL_MEMSZ_16M</dfn>		0x00180000</u></td></tr>
<tr><th id="1795">1795</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_BANK_SELECT" data-ref="_M/GRC_LCLCTRL_BANK_SELECT">GRC_LCLCTRL_BANK_SELECT</dfn>	0x00200000</u></td></tr>
<tr><th id="1796">1796</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_SSRAM_TYPE" data-ref="_M/GRC_LCLCTRL_SSRAM_TYPE">GRC_LCLCTRL_SSRAM_TYPE</dfn>		0x00400000</u></td></tr>
<tr><th id="1797">1797</th><td><u>#define  <dfn class="macro" id="_M/GRC_LCLCTRL_AUTO_SEEPROM" data-ref="_M/GRC_LCLCTRL_AUTO_SEEPROM">GRC_LCLCTRL_AUTO_SEEPROM</dfn>	0x01000000</u></td></tr>
<tr><th id="1798">1798</th><td><u>#define <dfn class="macro" id="_M/GRC_TIMER" data-ref="_M/GRC_TIMER">GRC_TIMER</dfn>			0x0000680c</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define <dfn class="macro" id="_M/GRC_RX_CPU_EVENT" data-ref="_M/GRC_RX_CPU_EVENT">GRC_RX_CPU_EVENT</dfn>		0x00006810</u></td></tr>
<tr><th id="1800">1800</th><td><u>#define  <dfn class="macro" id="_M/GRC_RX_CPU_DRIVER_EVENT" data-ref="_M/GRC_RX_CPU_DRIVER_EVENT">GRC_RX_CPU_DRIVER_EVENT</dfn>	0x00004000</u></td></tr>
<tr><th id="1801">1801</th><td><u>#define <dfn class="macro" id="_M/GRC_RX_TIMER_REF" data-ref="_M/GRC_RX_TIMER_REF">GRC_RX_TIMER_REF</dfn>		0x00006814</u></td></tr>
<tr><th id="1802">1802</th><td><u>#define <dfn class="macro" id="_M/GRC_RX_CPU_SEM" data-ref="_M/GRC_RX_CPU_SEM">GRC_RX_CPU_SEM</dfn>			0x00006818</u></td></tr>
<tr><th id="1803">1803</th><td><u>#define <dfn class="macro" id="_M/GRC_REMOTE_RX_CPU_ATTN" data-ref="_M/GRC_REMOTE_RX_CPU_ATTN">GRC_REMOTE_RX_CPU_ATTN</dfn>		0x0000681c</u></td></tr>
<tr><th id="1804">1804</th><td><u>#define <dfn class="macro" id="_M/GRC_TX_CPU_EVENT" data-ref="_M/GRC_TX_CPU_EVENT">GRC_TX_CPU_EVENT</dfn>		0x00006820</u></td></tr>
<tr><th id="1805">1805</th><td><u>#define <dfn class="macro" id="_M/GRC_TX_TIMER_REF" data-ref="_M/GRC_TX_TIMER_REF">GRC_TX_TIMER_REF</dfn>		0x00006824</u></td></tr>
<tr><th id="1806">1806</th><td><u>#define <dfn class="macro" id="_M/GRC_TX_CPU_SEM" data-ref="_M/GRC_TX_CPU_SEM">GRC_TX_CPU_SEM</dfn>			0x00006828</u></td></tr>
<tr><th id="1807">1807</th><td><u>#define <dfn class="macro" id="_M/GRC_REMOTE_TX_CPU_ATTN" data-ref="_M/GRC_REMOTE_TX_CPU_ATTN">GRC_REMOTE_TX_CPU_ATTN</dfn>		0x0000682c</u></td></tr>
<tr><th id="1808">1808</th><td><u>#define <dfn class="macro" id="_M/GRC_MEM_POWER_UP" data-ref="_M/GRC_MEM_POWER_UP">GRC_MEM_POWER_UP</dfn>		0x00006830 /* 64-bit */</u></td></tr>
<tr><th id="1809">1809</th><td><u>#define <dfn class="macro" id="_M/GRC_EEPROM_ADDR" data-ref="_M/GRC_EEPROM_ADDR">GRC_EEPROM_ADDR</dfn>			0x00006838</u></td></tr>
<tr><th id="1810">1810</th><td><u>#define  <dfn class="macro" id="_M/EEPROM_ADDR_WRITE" data-ref="_M/EEPROM_ADDR_WRITE">EEPROM_ADDR_WRITE</dfn>		0x00000000</u></td></tr>
<tr><th id="1811">1811</th><td><u>#define  <dfn class="macro" id="_M/EEPROM_ADDR_READ" data-ref="_M/EEPROM_ADDR_READ">EEPROM_ADDR_READ</dfn>		0x80000000</u></td></tr>
<tr><th id="1812">1812</th><td><u>#define  <dfn class="macro" id="_M/EEPROM_ADDR_COMPLETE" data-ref="_M/EEPROM_ADDR_COMPLETE">EEPROM_ADDR_COMPLETE</dfn>		0x40000000</u></td></tr>
<tr><th id="1813">1813</th><td><u>#define  <dfn class="macro" id="_M/EEPROM_ADDR_FSM_RESET" data-ref="_M/EEPROM_ADDR_FSM_RESET">EEPROM_ADDR_FSM_RESET</dfn>		0x20000000</u></td></tr>
<tr><th id="1814">1814</th><td><u>#define  <dfn class="macro" id="_M/EEPROM_ADDR_DEVID_MASK" data-ref="_M/EEPROM_ADDR_DEVID_MASK">EEPROM_ADDR_DEVID_MASK</dfn>		0x1c000000</u></td></tr>
<tr><th id="1815">1815</th><td><u>#define  <dfn class="macro" id="_M/EEPROM_ADDR_DEVID_SHIFT" data-ref="_M/EEPROM_ADDR_DEVID_SHIFT">EEPROM_ADDR_DEVID_SHIFT</dfn>	26</u></td></tr>
<tr><th id="1816">1816</th><td><u>#define  <dfn class="macro" id="_M/EEPROM_ADDR_START" data-ref="_M/EEPROM_ADDR_START">EEPROM_ADDR_START</dfn>		0x02000000</u></td></tr>
<tr><th id="1817">1817</th><td><u>#define  <dfn class="macro" id="_M/EEPROM_ADDR_CLKPERD_SHIFT" data-ref="_M/EEPROM_ADDR_CLKPERD_SHIFT">EEPROM_ADDR_CLKPERD_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1818">1818</th><td><u>#define  <dfn class="macro" id="_M/EEPROM_ADDR_ADDR_MASK" data-ref="_M/EEPROM_ADDR_ADDR_MASK">EEPROM_ADDR_ADDR_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="1819">1819</th><td><u>#define  <dfn class="macro" id="_M/EEPROM_ADDR_ADDR_SHIFT" data-ref="_M/EEPROM_ADDR_ADDR_SHIFT">EEPROM_ADDR_ADDR_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1820">1820</th><td><u>#define  <dfn class="macro" id="_M/EEPROM_DEFAULT_CLOCK_PERIOD" data-ref="_M/EEPROM_DEFAULT_CLOCK_PERIOD">EEPROM_DEFAULT_CLOCK_PERIOD</dfn>	0x60</u></td></tr>
<tr><th id="1821">1821</th><td><u>#define  <dfn class="macro" id="_M/EEPROM_CHIP_SIZE" data-ref="_M/EEPROM_CHIP_SIZE">EEPROM_CHIP_SIZE</dfn>		(64 * 1024)</u></td></tr>
<tr><th id="1822">1822</th><td><u>#define <dfn class="macro" id="_M/GRC_EEPROM_DATA" data-ref="_M/GRC_EEPROM_DATA">GRC_EEPROM_DATA</dfn>			0x0000683c</u></td></tr>
<tr><th id="1823">1823</th><td><u>#define <dfn class="macro" id="_M/GRC_EEPROM_CTRL" data-ref="_M/GRC_EEPROM_CTRL">GRC_EEPROM_CTRL</dfn>			0x00006840</u></td></tr>
<tr><th id="1824">1824</th><td><u>#define <dfn class="macro" id="_M/GRC_MDI_CTRL" data-ref="_M/GRC_MDI_CTRL">GRC_MDI_CTRL</dfn>			0x00006844</u></td></tr>
<tr><th id="1825">1825</th><td><u>#define <dfn class="macro" id="_M/GRC_SEEPROM_DELAY" data-ref="_M/GRC_SEEPROM_DELAY">GRC_SEEPROM_DELAY</dfn>		0x00006848</u></td></tr>
<tr><th id="1826">1826</th><td><i>/* 0x684c --&gt; 0x6890 unused */</i></td></tr>
<tr><th id="1827">1827</th><td><u>#define <dfn class="macro" id="_M/GRC_VCPU_EXT_CTRL" data-ref="_M/GRC_VCPU_EXT_CTRL">GRC_VCPU_EXT_CTRL</dfn>		0x00006890</u></td></tr>
<tr><th id="1828">1828</th><td><u>#define <dfn class="macro" id="_M/GRC_VCPU_EXT_CTRL_HALT_CPU" data-ref="_M/GRC_VCPU_EXT_CTRL_HALT_CPU">GRC_VCPU_EXT_CTRL_HALT_CPU</dfn>	 0x00400000</u></td></tr>
<tr><th id="1829">1829</th><td><u>#define <dfn class="macro" id="_M/GRC_VCPU_EXT_CTRL_DISABLE_WOL" data-ref="_M/GRC_VCPU_EXT_CTRL_DISABLE_WOL">GRC_VCPU_EXT_CTRL_DISABLE_WOL</dfn>	 0x20000000</u></td></tr>
<tr><th id="1830">1830</th><td><u>#define <dfn class="macro" id="_M/GRC_FASTBOOT_PC" data-ref="_M/GRC_FASTBOOT_PC">GRC_FASTBOOT_PC</dfn>			0x00006894	/* 5752, 5755, 5787 */</u></td></tr>
<tr><th id="1831">1831</th><td></td></tr>
<tr><th id="1832">1832</th><td><u>#define <dfn class="macro" id="_M/TG3_EAV_REF_CLCK_LSB" data-ref="_M/TG3_EAV_REF_CLCK_LSB">TG3_EAV_REF_CLCK_LSB</dfn>		0x00006900</u></td></tr>
<tr><th id="1833">1833</th><td><u>#define <dfn class="macro" id="_M/TG3_EAV_REF_CLCK_MSB" data-ref="_M/TG3_EAV_REF_CLCK_MSB">TG3_EAV_REF_CLCK_MSB</dfn>		0x00006904</u></td></tr>
<tr><th id="1834">1834</th><td><u>#define <dfn class="macro" id="_M/TG3_EAV_REF_CLCK_CTL" data-ref="_M/TG3_EAV_REF_CLCK_CTL">TG3_EAV_REF_CLCK_CTL</dfn>		0x00006908</u></td></tr>
<tr><th id="1835">1835</th><td><u>#define  <dfn class="macro" id="_M/TG3_EAV_REF_CLCK_CTL_STOP" data-ref="_M/TG3_EAV_REF_CLCK_CTL_STOP">TG3_EAV_REF_CLCK_CTL_STOP</dfn>	 0x00000002</u></td></tr>
<tr><th id="1836">1836</th><td><u>#define  <dfn class="macro" id="_M/TG3_EAV_REF_CLCK_CTL_RESUME" data-ref="_M/TG3_EAV_REF_CLCK_CTL_RESUME">TG3_EAV_REF_CLCK_CTL_RESUME</dfn>	 0x00000004</u></td></tr>
<tr><th id="1837">1837</th><td><u>#define  <dfn class="macro" id="_M/TG3_EAV_CTL_TSYNC_GPIO_MASK" data-ref="_M/TG3_EAV_CTL_TSYNC_GPIO_MASK">TG3_EAV_CTL_TSYNC_GPIO_MASK</dfn>	 (0x3 &lt;&lt; 16)</u></td></tr>
<tr><th id="1838">1838</th><td><u>#define  <dfn class="macro" id="_M/TG3_EAV_CTL_TSYNC_WDOG0" data-ref="_M/TG3_EAV_CTL_TSYNC_WDOG0">TG3_EAV_CTL_TSYNC_WDOG0</dfn>	 (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1839">1839</th><td></td></tr>
<tr><th id="1840">1840</th><td><u>#define <dfn class="macro" id="_M/TG3_EAV_WATCHDOG0_LSB" data-ref="_M/TG3_EAV_WATCHDOG0_LSB">TG3_EAV_WATCHDOG0_LSB</dfn>		0x00006918</u></td></tr>
<tr><th id="1841">1841</th><td><u>#define <dfn class="macro" id="_M/TG3_EAV_WATCHDOG0_MSB" data-ref="_M/TG3_EAV_WATCHDOG0_MSB">TG3_EAV_WATCHDOG0_MSB</dfn>		0x0000691c</u></td></tr>
<tr><th id="1842">1842</th><td><u>#define  <dfn class="macro" id="_M/TG3_EAV_WATCHDOG0_EN" data-ref="_M/TG3_EAV_WATCHDOG0_EN">TG3_EAV_WATCHDOG0_EN</dfn>		 (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1843">1843</th><td><u>#define  <dfn class="macro" id="_M/TG3_EAV_WATCHDOG_MSB_MASK" data-ref="_M/TG3_EAV_WATCHDOG_MSB_MASK">TG3_EAV_WATCHDOG_MSB_MASK</dfn>	0x7fffffff</u></td></tr>
<tr><th id="1844">1844</th><td></td></tr>
<tr><th id="1845">1845</th><td><u>#define <dfn class="macro" id="_M/TG3_EAV_REF_CLK_CORRECT_CTL" data-ref="_M/TG3_EAV_REF_CLK_CORRECT_CTL">TG3_EAV_REF_CLK_CORRECT_CTL</dfn>	0x00006928</u></td></tr>
<tr><th id="1846">1846</th><td><u>#define  <dfn class="macro" id="_M/TG3_EAV_REF_CLK_CORRECT_EN" data-ref="_M/TG3_EAV_REF_CLK_CORRECT_EN">TG3_EAV_REF_CLK_CORRECT_EN</dfn>	 (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1847">1847</th><td><u>#define  <dfn class="macro" id="_M/TG3_EAV_REF_CLK_CORRECT_NEG" data-ref="_M/TG3_EAV_REF_CLK_CORRECT_NEG">TG3_EAV_REF_CLK_CORRECT_NEG</dfn>	 (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1848">1848</th><td></td></tr>
<tr><th id="1849">1849</th><td><u>#define <dfn class="macro" id="_M/TG3_EAV_REF_CLK_CORRECT_MASK" data-ref="_M/TG3_EAV_REF_CLK_CORRECT_MASK">TG3_EAV_REF_CLK_CORRECT_MASK</dfn>	0xffffff</u></td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td><i>/* 0x692c --&gt; 0x7000 unused */</i></td></tr>
<tr><th id="1852">1852</th><td></td></tr>
<tr><th id="1853">1853</th><td><i>/* NVRAM Control registers */</i></td></tr>
<tr><th id="1854">1854</th><td><u>#define <dfn class="macro" id="_M/NVRAM_CMD" data-ref="_M/NVRAM_CMD">NVRAM_CMD</dfn>			0x00007000</u></td></tr>
<tr><th id="1855">1855</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CMD_RESET" data-ref="_M/NVRAM_CMD_RESET">NVRAM_CMD_RESET</dfn>		 0x00000001</u></td></tr>
<tr><th id="1856">1856</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CMD_DONE" data-ref="_M/NVRAM_CMD_DONE">NVRAM_CMD_DONE</dfn>			 0x00000008</u></td></tr>
<tr><th id="1857">1857</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CMD_GO" data-ref="_M/NVRAM_CMD_GO">NVRAM_CMD_GO</dfn>			 0x00000010</u></td></tr>
<tr><th id="1858">1858</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CMD_WR" data-ref="_M/NVRAM_CMD_WR">NVRAM_CMD_WR</dfn>			 0x00000020</u></td></tr>
<tr><th id="1859">1859</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CMD_RD" data-ref="_M/NVRAM_CMD_RD">NVRAM_CMD_RD</dfn>			 0x00000000</u></td></tr>
<tr><th id="1860">1860</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CMD_ERASE" data-ref="_M/NVRAM_CMD_ERASE">NVRAM_CMD_ERASE</dfn>		 0x00000040</u></td></tr>
<tr><th id="1861">1861</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CMD_FIRST" data-ref="_M/NVRAM_CMD_FIRST">NVRAM_CMD_FIRST</dfn>		 0x00000080</u></td></tr>
<tr><th id="1862">1862</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CMD_LAST" data-ref="_M/NVRAM_CMD_LAST">NVRAM_CMD_LAST</dfn>			 0x00000100</u></td></tr>
<tr><th id="1863">1863</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CMD_WREN" data-ref="_M/NVRAM_CMD_WREN">NVRAM_CMD_WREN</dfn>			 0x00010000</u></td></tr>
<tr><th id="1864">1864</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CMD_WRDI" data-ref="_M/NVRAM_CMD_WRDI">NVRAM_CMD_WRDI</dfn>			 0x00020000</u></td></tr>
<tr><th id="1865">1865</th><td><u>#define <dfn class="macro" id="_M/NVRAM_STAT" data-ref="_M/NVRAM_STAT">NVRAM_STAT</dfn>			0x00007004</u></td></tr>
<tr><th id="1866">1866</th><td><u>#define <dfn class="macro" id="_M/NVRAM_WRDATA" data-ref="_M/NVRAM_WRDATA">NVRAM_WRDATA</dfn>			0x00007008</u></td></tr>
<tr><th id="1867">1867</th><td><u>#define <dfn class="macro" id="_M/NVRAM_ADDR" data-ref="_M/NVRAM_ADDR">NVRAM_ADDR</dfn>			0x0000700c</u></td></tr>
<tr><th id="1868">1868</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_ADDR_MSK" data-ref="_M/NVRAM_ADDR_MSK">NVRAM_ADDR_MSK</dfn>			0x07ffffff</u></td></tr>
<tr><th id="1869">1869</th><td><u>#define <dfn class="macro" id="_M/NVRAM_RDDATA" data-ref="_M/NVRAM_RDDATA">NVRAM_RDDATA</dfn>			0x00007010</u></td></tr>
<tr><th id="1870">1870</th><td><u>#define <dfn class="macro" id="_M/NVRAM_CFG1" data-ref="_M/NVRAM_CFG1">NVRAM_CFG1</dfn>			0x00007014</u></td></tr>
<tr><th id="1871">1871</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CFG1_FLASHIF_ENAB" data-ref="_M/NVRAM_CFG1_FLASHIF_ENAB">NVRAM_CFG1_FLASHIF_ENAB</dfn>	 0x00000001</u></td></tr>
<tr><th id="1872">1872</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CFG1_BUFFERED_MODE" data-ref="_M/NVRAM_CFG1_BUFFERED_MODE">NVRAM_CFG1_BUFFERED_MODE</dfn>	 0x00000002</u></td></tr>
<tr><th id="1873">1873</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CFG1_PASS_THRU" data-ref="_M/NVRAM_CFG1_PASS_THRU">NVRAM_CFG1_PASS_THRU</dfn>		 0x00000004</u></td></tr>
<tr><th id="1874">1874</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CFG1_STATUS_BITS" data-ref="_M/NVRAM_CFG1_STATUS_BITS">NVRAM_CFG1_STATUS_BITS</dfn>		 0x00000070</u></td></tr>
<tr><th id="1875">1875</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CFG1_BIT_BANG" data-ref="_M/NVRAM_CFG1_BIT_BANG">NVRAM_CFG1_BIT_BANG</dfn>		 0x00000008</u></td></tr>
<tr><th id="1876">1876</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CFG1_FLASH_SIZE" data-ref="_M/NVRAM_CFG1_FLASH_SIZE">NVRAM_CFG1_FLASH_SIZE</dfn>		 0x02000000</u></td></tr>
<tr><th id="1877">1877</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CFG1_COMPAT_BYPASS" data-ref="_M/NVRAM_CFG1_COMPAT_BYPASS">NVRAM_CFG1_COMPAT_BYPASS</dfn>	 0x80000000</u></td></tr>
<tr><th id="1878">1878</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CFG1_VENDOR_MASK" data-ref="_M/NVRAM_CFG1_VENDOR_MASK">NVRAM_CFG1_VENDOR_MASK</dfn>		 0x03000003</u></td></tr>
<tr><th id="1879">1879</th><td><u>#define  <dfn class="macro" id="_M/FLASH_VENDOR_ATMEL_EEPROM" data-ref="_M/FLASH_VENDOR_ATMEL_EEPROM">FLASH_VENDOR_ATMEL_EEPROM</dfn>	 0x02000000</u></td></tr>
<tr><th id="1880">1880</th><td><u>#define  <dfn class="macro" id="_M/FLASH_VENDOR_ATMEL_FLASH_BUFFERED" data-ref="_M/FLASH_VENDOR_ATMEL_FLASH_BUFFERED">FLASH_VENDOR_ATMEL_FLASH_BUFFERED</dfn>	 0x02000003</u></td></tr>
<tr><th id="1881">1881</th><td><u>#define  <dfn class="macro" id="_M/FLASH_VENDOR_ATMEL_FLASH_UNBUFFERED" data-ref="_M/FLASH_VENDOR_ATMEL_FLASH_UNBUFFERED">FLASH_VENDOR_ATMEL_FLASH_UNBUFFERED</dfn>	 0x00000003</u></td></tr>
<tr><th id="1882">1882</th><td><u>#define  <dfn class="macro" id="_M/FLASH_VENDOR_ST" data-ref="_M/FLASH_VENDOR_ST">FLASH_VENDOR_ST</dfn>			 0x03000001</u></td></tr>
<tr><th id="1883">1883</th><td><u>#define  <dfn class="macro" id="_M/FLASH_VENDOR_SAIFUN" data-ref="_M/FLASH_VENDOR_SAIFUN">FLASH_VENDOR_SAIFUN</dfn>		 0x01000003</u></td></tr>
<tr><th id="1884">1884</th><td><u>#define  <dfn class="macro" id="_M/FLASH_VENDOR_SST_SMALL" data-ref="_M/FLASH_VENDOR_SST_SMALL">FLASH_VENDOR_SST_SMALL</dfn>		 0x00000001</u></td></tr>
<tr><th id="1885">1885</th><td><u>#define  <dfn class="macro" id="_M/FLASH_VENDOR_SST_LARGE" data-ref="_M/FLASH_VENDOR_SST_LARGE">FLASH_VENDOR_SST_LARGE</dfn>		 0x02000001</u></td></tr>
<tr><th id="1886">1886</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CFG1_5752VENDOR_MASK" data-ref="_M/NVRAM_CFG1_5752VENDOR_MASK">NVRAM_CFG1_5752VENDOR_MASK</dfn>	 0x03c00003</u></td></tr>
<tr><th id="1887">1887</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CFG1_5762VENDOR_MASK" data-ref="_M/NVRAM_CFG1_5762VENDOR_MASK">NVRAM_CFG1_5762VENDOR_MASK</dfn>	 0x03e00003</u></td></tr>
<tr><th id="1888">1888</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752VENDOR_ATMEL_EEPROM_64KHZ" data-ref="_M/FLASH_5752VENDOR_ATMEL_EEPROM_64KHZ">FLASH_5752VENDOR_ATMEL_EEPROM_64KHZ</dfn>	 0x00000000</u></td></tr>
<tr><th id="1889">1889</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752VENDOR_ATMEL_EEPROM_376KHZ" data-ref="_M/FLASH_5752VENDOR_ATMEL_EEPROM_376KHZ">FLASH_5752VENDOR_ATMEL_EEPROM_376KHZ</dfn>	 0x02000000</u></td></tr>
<tr><th id="1890">1890</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED" data-ref="_M/FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED">FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED</dfn>	 0x02000003</u></td></tr>
<tr><th id="1891">1891</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752VENDOR_ST_M45PE10" data-ref="_M/FLASH_5752VENDOR_ST_M45PE10">FLASH_5752VENDOR_ST_M45PE10</dfn>	 0x02400000</u></td></tr>
<tr><th id="1892">1892</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752VENDOR_ST_M45PE20" data-ref="_M/FLASH_5752VENDOR_ST_M45PE20">FLASH_5752VENDOR_ST_M45PE20</dfn>	 0x02400002</u></td></tr>
<tr><th id="1893">1893</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752VENDOR_ST_M45PE40" data-ref="_M/FLASH_5752VENDOR_ST_M45PE40">FLASH_5752VENDOR_ST_M45PE40</dfn>	 0x02400001</u></td></tr>
<tr><th id="1894">1894</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5755VENDOR_ATMEL_FLASH_1" data-ref="_M/FLASH_5755VENDOR_ATMEL_FLASH_1">FLASH_5755VENDOR_ATMEL_FLASH_1</dfn>	 0x03400001</u></td></tr>
<tr><th id="1895">1895</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5755VENDOR_ATMEL_FLASH_2" data-ref="_M/FLASH_5755VENDOR_ATMEL_FLASH_2">FLASH_5755VENDOR_ATMEL_FLASH_2</dfn>	 0x03400002</u></td></tr>
<tr><th id="1896">1896</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5755VENDOR_ATMEL_FLASH_3" data-ref="_M/FLASH_5755VENDOR_ATMEL_FLASH_3">FLASH_5755VENDOR_ATMEL_FLASH_3</dfn>	 0x03400000</u></td></tr>
<tr><th id="1897">1897</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5755VENDOR_ATMEL_FLASH_4" data-ref="_M/FLASH_5755VENDOR_ATMEL_FLASH_4">FLASH_5755VENDOR_ATMEL_FLASH_4</dfn>	 0x00000003</u></td></tr>
<tr><th id="1898">1898</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5755VENDOR_ATMEL_FLASH_5" data-ref="_M/FLASH_5755VENDOR_ATMEL_FLASH_5">FLASH_5755VENDOR_ATMEL_FLASH_5</dfn>	 0x02000003</u></td></tr>
<tr><th id="1899">1899</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5755VENDOR_ATMEL_EEPROM_64KHZ" data-ref="_M/FLASH_5755VENDOR_ATMEL_EEPROM_64KHZ">FLASH_5755VENDOR_ATMEL_EEPROM_64KHZ</dfn>	 0x03c00003</u></td></tr>
<tr><th id="1900">1900</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5755VENDOR_ATMEL_EEPROM_376KHZ" data-ref="_M/FLASH_5755VENDOR_ATMEL_EEPROM_376KHZ">FLASH_5755VENDOR_ATMEL_EEPROM_376KHZ</dfn>	 0x03c00002</u></td></tr>
<tr><th id="1901">1901</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5787VENDOR_ATMEL_EEPROM_64KHZ" data-ref="_M/FLASH_5787VENDOR_ATMEL_EEPROM_64KHZ">FLASH_5787VENDOR_ATMEL_EEPROM_64KHZ</dfn>	 0x03000003</u></td></tr>
<tr><th id="1902">1902</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ" data-ref="_M/FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ">FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ</dfn>	 0x03000002</u></td></tr>
<tr><th id="1903">1903</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5787VENDOR_MICRO_EEPROM_64KHZ" data-ref="_M/FLASH_5787VENDOR_MICRO_EEPROM_64KHZ">FLASH_5787VENDOR_MICRO_EEPROM_64KHZ</dfn>	 0x03000000</u></td></tr>
<tr><th id="1904">1904</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5787VENDOR_MICRO_EEPROM_376KHZ" data-ref="_M/FLASH_5787VENDOR_MICRO_EEPROM_376KHZ">FLASH_5787VENDOR_MICRO_EEPROM_376KHZ</dfn>	 0x02000000</u></td></tr>
<tr><th id="1905">1905</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ATMEL_MDB021D" data-ref="_M/FLASH_5761VENDOR_ATMEL_MDB021D">FLASH_5761VENDOR_ATMEL_MDB021D</dfn>	 0x00800003</u></td></tr>
<tr><th id="1906">1906</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ATMEL_MDB041D" data-ref="_M/FLASH_5761VENDOR_ATMEL_MDB041D">FLASH_5761VENDOR_ATMEL_MDB041D</dfn>	 0x00800000</u></td></tr>
<tr><th id="1907">1907</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ATMEL_MDB081D" data-ref="_M/FLASH_5761VENDOR_ATMEL_MDB081D">FLASH_5761VENDOR_ATMEL_MDB081D</dfn>	 0x00800002</u></td></tr>
<tr><th id="1908">1908</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ATMEL_MDB161D" data-ref="_M/FLASH_5761VENDOR_ATMEL_MDB161D">FLASH_5761VENDOR_ATMEL_MDB161D</dfn>	 0x00800001</u></td></tr>
<tr><th id="1909">1909</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ATMEL_ADB021D" data-ref="_M/FLASH_5761VENDOR_ATMEL_ADB021D">FLASH_5761VENDOR_ATMEL_ADB021D</dfn>	 0x00000003</u></td></tr>
<tr><th id="1910">1910</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ATMEL_ADB041D" data-ref="_M/FLASH_5761VENDOR_ATMEL_ADB041D">FLASH_5761VENDOR_ATMEL_ADB041D</dfn>	 0x00000000</u></td></tr>
<tr><th id="1911">1911</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ATMEL_ADB081D" data-ref="_M/FLASH_5761VENDOR_ATMEL_ADB081D">FLASH_5761VENDOR_ATMEL_ADB081D</dfn>	 0x00000002</u></td></tr>
<tr><th id="1912">1912</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ATMEL_ADB161D" data-ref="_M/FLASH_5761VENDOR_ATMEL_ADB161D">FLASH_5761VENDOR_ATMEL_ADB161D</dfn>	 0x00000001</u></td></tr>
<tr><th id="1913">1913</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ST_M_M45PE20" data-ref="_M/FLASH_5761VENDOR_ST_M_M45PE20">FLASH_5761VENDOR_ST_M_M45PE20</dfn>	 0x02800001</u></td></tr>
<tr><th id="1914">1914</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ST_M_M45PE40" data-ref="_M/FLASH_5761VENDOR_ST_M_M45PE40">FLASH_5761VENDOR_ST_M_M45PE40</dfn>	 0x02800000</u></td></tr>
<tr><th id="1915">1915</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ST_M_M45PE80" data-ref="_M/FLASH_5761VENDOR_ST_M_M45PE80">FLASH_5761VENDOR_ST_M_M45PE80</dfn>	 0x02800002</u></td></tr>
<tr><th id="1916">1916</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ST_M_M45PE16" data-ref="_M/FLASH_5761VENDOR_ST_M_M45PE16">FLASH_5761VENDOR_ST_M_M45PE16</dfn>	 0x02800003</u></td></tr>
<tr><th id="1917">1917</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ST_A_M45PE20" data-ref="_M/FLASH_5761VENDOR_ST_A_M45PE20">FLASH_5761VENDOR_ST_A_M45PE20</dfn>	 0x02000001</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ST_A_M45PE40" data-ref="_M/FLASH_5761VENDOR_ST_A_M45PE40">FLASH_5761VENDOR_ST_A_M45PE40</dfn>	 0x02000000</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ST_A_M45PE80" data-ref="_M/FLASH_5761VENDOR_ST_A_M45PE80">FLASH_5761VENDOR_ST_A_M45PE80</dfn>	 0x02000002</u></td></tr>
<tr><th id="1920">1920</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5761VENDOR_ST_A_M45PE16" data-ref="_M/FLASH_5761VENDOR_ST_A_M45PE16">FLASH_5761VENDOR_ST_A_M45PE16</dfn>	 0x02000003</u></td></tr>
<tr><th id="1921">1921</th><td><u>#define  <dfn class="macro" id="_M/FLASH_57780VENDOR_ATMEL_AT45DB011D" data-ref="_M/FLASH_57780VENDOR_ATMEL_AT45DB011D">FLASH_57780VENDOR_ATMEL_AT45DB011D</dfn> 0x00400000</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define  <dfn class="macro" id="_M/FLASH_57780VENDOR_ATMEL_AT45DB011B" data-ref="_M/FLASH_57780VENDOR_ATMEL_AT45DB011B">FLASH_57780VENDOR_ATMEL_AT45DB011B</dfn> 0x03400000</u></td></tr>
<tr><th id="1923">1923</th><td><u>#define  <dfn class="macro" id="_M/FLASH_57780VENDOR_ATMEL_AT45DB021D" data-ref="_M/FLASH_57780VENDOR_ATMEL_AT45DB021D">FLASH_57780VENDOR_ATMEL_AT45DB021D</dfn> 0x00400002</u></td></tr>
<tr><th id="1924">1924</th><td><u>#define  <dfn class="macro" id="_M/FLASH_57780VENDOR_ATMEL_AT45DB021B" data-ref="_M/FLASH_57780VENDOR_ATMEL_AT45DB021B">FLASH_57780VENDOR_ATMEL_AT45DB021B</dfn> 0x03400002</u></td></tr>
<tr><th id="1925">1925</th><td><u>#define  <dfn class="macro" id="_M/FLASH_57780VENDOR_ATMEL_AT45DB041D" data-ref="_M/FLASH_57780VENDOR_ATMEL_AT45DB041D">FLASH_57780VENDOR_ATMEL_AT45DB041D</dfn> 0x00400001</u></td></tr>
<tr><th id="1926">1926</th><td><u>#define  <dfn class="macro" id="_M/FLASH_57780VENDOR_ATMEL_AT45DB041B" data-ref="_M/FLASH_57780VENDOR_ATMEL_AT45DB041B">FLASH_57780VENDOR_ATMEL_AT45DB041B</dfn> 0x03400001</u></td></tr>
<tr><th id="1927">1927</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ATMEL_EEPROM" data-ref="_M/FLASH_5717VENDOR_ATMEL_EEPROM">FLASH_5717VENDOR_ATMEL_EEPROM</dfn>	 0x02000001</u></td></tr>
<tr><th id="1928">1928</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_MICRO_EEPROM" data-ref="_M/FLASH_5717VENDOR_MICRO_EEPROM">FLASH_5717VENDOR_MICRO_EEPROM</dfn>	 0x02000003</u></td></tr>
<tr><th id="1929">1929</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ATMEL_MDB011D" data-ref="_M/FLASH_5717VENDOR_ATMEL_MDB011D">FLASH_5717VENDOR_ATMEL_MDB011D</dfn>	 0x01000001</u></td></tr>
<tr><th id="1930">1930</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ATMEL_MDB021D" data-ref="_M/FLASH_5717VENDOR_ATMEL_MDB021D">FLASH_5717VENDOR_ATMEL_MDB021D</dfn>	 0x01000003</u></td></tr>
<tr><th id="1931">1931</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ST_M_M25PE10" data-ref="_M/FLASH_5717VENDOR_ST_M_M25PE10">FLASH_5717VENDOR_ST_M_M25PE10</dfn>	 0x02000000</u></td></tr>
<tr><th id="1932">1932</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ST_M_M25PE20" data-ref="_M/FLASH_5717VENDOR_ST_M_M25PE20">FLASH_5717VENDOR_ST_M_M25PE20</dfn>	 0x02000002</u></td></tr>
<tr><th id="1933">1933</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ST_M_M45PE10" data-ref="_M/FLASH_5717VENDOR_ST_M_M45PE10">FLASH_5717VENDOR_ST_M_M45PE10</dfn>	 0x00000001</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ST_M_M45PE20" data-ref="_M/FLASH_5717VENDOR_ST_M_M45PE20">FLASH_5717VENDOR_ST_M_M45PE20</dfn>	 0x00000003</u></td></tr>
<tr><th id="1935">1935</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ATMEL_ADB011B" data-ref="_M/FLASH_5717VENDOR_ATMEL_ADB011B">FLASH_5717VENDOR_ATMEL_ADB011B</dfn>	 0x01400000</u></td></tr>
<tr><th id="1936">1936</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ATMEL_ADB021B" data-ref="_M/FLASH_5717VENDOR_ATMEL_ADB021B">FLASH_5717VENDOR_ATMEL_ADB021B</dfn>	 0x01400002</u></td></tr>
<tr><th id="1937">1937</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ATMEL_ADB011D" data-ref="_M/FLASH_5717VENDOR_ATMEL_ADB011D">FLASH_5717VENDOR_ATMEL_ADB011D</dfn>	 0x01400001</u></td></tr>
<tr><th id="1938">1938</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ATMEL_ADB021D" data-ref="_M/FLASH_5717VENDOR_ATMEL_ADB021D">FLASH_5717VENDOR_ATMEL_ADB021D</dfn>	 0x01400003</u></td></tr>
<tr><th id="1939">1939</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ST_A_M25PE10" data-ref="_M/FLASH_5717VENDOR_ST_A_M25PE10">FLASH_5717VENDOR_ST_A_M25PE10</dfn>	 0x02400000</u></td></tr>
<tr><th id="1940">1940</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ST_A_M25PE20" data-ref="_M/FLASH_5717VENDOR_ST_A_M25PE20">FLASH_5717VENDOR_ST_A_M25PE20</dfn>	 0x02400002</u></td></tr>
<tr><th id="1941">1941</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ST_A_M45PE10" data-ref="_M/FLASH_5717VENDOR_ST_A_M45PE10">FLASH_5717VENDOR_ST_A_M45PE10</dfn>	 0x02400001</u></td></tr>
<tr><th id="1942">1942</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ST_A_M45PE20" data-ref="_M/FLASH_5717VENDOR_ST_A_M45PE20">FLASH_5717VENDOR_ST_A_M45PE20</dfn>	 0x02400003</u></td></tr>
<tr><th id="1943">1943</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ATMEL_45USPT" data-ref="_M/FLASH_5717VENDOR_ATMEL_45USPT">FLASH_5717VENDOR_ATMEL_45USPT</dfn>	 0x03400000</u></td></tr>
<tr><th id="1944">1944</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ST_25USPT" data-ref="_M/FLASH_5717VENDOR_ST_25USPT">FLASH_5717VENDOR_ST_25USPT</dfn>	 0x03400002</u></td></tr>
<tr><th id="1945">1945</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5717VENDOR_ST_45USPT" data-ref="_M/FLASH_5717VENDOR_ST_45USPT">FLASH_5717VENDOR_ST_45USPT</dfn>	 0x03400001</u></td></tr>
<tr><th id="1946">1946</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720_EEPROM_HD" data-ref="_M/FLASH_5720_EEPROM_HD">FLASH_5720_EEPROM_HD</dfn>		 0x00000001</u></td></tr>
<tr><th id="1947">1947</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720_EEPROM_LD" data-ref="_M/FLASH_5720_EEPROM_LD">FLASH_5720_EEPROM_LD</dfn>		 0x00000003</u></td></tr>
<tr><th id="1948">1948</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5762_EEPROM_HD" data-ref="_M/FLASH_5762_EEPROM_HD">FLASH_5762_EEPROM_HD</dfn>		 0x02000001</u></td></tr>
<tr><th id="1949">1949</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5762_EEPROM_LD" data-ref="_M/FLASH_5762_EEPROM_LD">FLASH_5762_EEPROM_LD</dfn>		 0x02000003</u></td></tr>
<tr><th id="1950">1950</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5762_MX25L_100" data-ref="_M/FLASH_5762_MX25L_100">FLASH_5762_MX25L_100</dfn>           0x00800000</u></td></tr>
<tr><th id="1951">1951</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5762_MX25L_200" data-ref="_M/FLASH_5762_MX25L_200">FLASH_5762_MX25L_200</dfn>           0x00800002</u></td></tr>
<tr><th id="1952">1952</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5762_MX25L_400" data-ref="_M/FLASH_5762_MX25L_400">FLASH_5762_MX25L_400</dfn>           0x00800001</u></td></tr>
<tr><th id="1953">1953</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5762_MX25L_800" data-ref="_M/FLASH_5762_MX25L_800">FLASH_5762_MX25L_800</dfn>           0x00800003</u></td></tr>
<tr><th id="1954">1954</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5762_MX25L_160_320" data-ref="_M/FLASH_5762_MX25L_160_320">FLASH_5762_MX25L_160_320</dfn>       0x03800002</u></td></tr>
<tr><th id="1955">1955</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_M_ATMEL_DB011D" data-ref="_M/FLASH_5720VENDOR_M_ATMEL_DB011D">FLASH_5720VENDOR_M_ATMEL_DB011D</dfn> 0x01000000</u></td></tr>
<tr><th id="1956">1956</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_M_ATMEL_DB021D" data-ref="_M/FLASH_5720VENDOR_M_ATMEL_DB021D">FLASH_5720VENDOR_M_ATMEL_DB021D</dfn> 0x01000002</u></td></tr>
<tr><th id="1957">1957</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_M_ATMEL_DB041D" data-ref="_M/FLASH_5720VENDOR_M_ATMEL_DB041D">FLASH_5720VENDOR_M_ATMEL_DB041D</dfn> 0x01000001</u></td></tr>
<tr><th id="1958">1958</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_M_ATMEL_DB081D" data-ref="_M/FLASH_5720VENDOR_M_ATMEL_DB081D">FLASH_5720VENDOR_M_ATMEL_DB081D</dfn> 0x01000003</u></td></tr>
<tr><th id="1959">1959</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_M_ST_M25PE10" data-ref="_M/FLASH_5720VENDOR_M_ST_M25PE10">FLASH_5720VENDOR_M_ST_M25PE10</dfn>	 0x02000000</u></td></tr>
<tr><th id="1960">1960</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_M_ST_M25PE20" data-ref="_M/FLASH_5720VENDOR_M_ST_M25PE20">FLASH_5720VENDOR_M_ST_M25PE20</dfn>	 0x02000002</u></td></tr>
<tr><th id="1961">1961</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_M_ST_M25PE40" data-ref="_M/FLASH_5720VENDOR_M_ST_M25PE40">FLASH_5720VENDOR_M_ST_M25PE40</dfn>	 0x02000001</u></td></tr>
<tr><th id="1962">1962</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_M_ST_M25PE80" data-ref="_M/FLASH_5720VENDOR_M_ST_M25PE80">FLASH_5720VENDOR_M_ST_M25PE80</dfn>	 0x02000003</u></td></tr>
<tr><th id="1963">1963</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_M_ST_M45PE10" data-ref="_M/FLASH_5720VENDOR_M_ST_M45PE10">FLASH_5720VENDOR_M_ST_M45PE10</dfn>	 0x03000000</u></td></tr>
<tr><th id="1964">1964</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_M_ST_M45PE20" data-ref="_M/FLASH_5720VENDOR_M_ST_M45PE20">FLASH_5720VENDOR_M_ST_M45PE20</dfn>	 0x03000002</u></td></tr>
<tr><th id="1965">1965</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_M_ST_M45PE40" data-ref="_M/FLASH_5720VENDOR_M_ST_M45PE40">FLASH_5720VENDOR_M_ST_M45PE40</dfn>	 0x03000001</u></td></tr>
<tr><th id="1966">1966</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_M_ST_M45PE80" data-ref="_M/FLASH_5720VENDOR_M_ST_M45PE80">FLASH_5720VENDOR_M_ST_M45PE80</dfn>	 0x03000003</u></td></tr>
<tr><th id="1967">1967</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ATMEL_DB011B" data-ref="_M/FLASH_5720VENDOR_A_ATMEL_DB011B">FLASH_5720VENDOR_A_ATMEL_DB011B</dfn> 0x01800000</u></td></tr>
<tr><th id="1968">1968</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ATMEL_DB021B" data-ref="_M/FLASH_5720VENDOR_A_ATMEL_DB021B">FLASH_5720VENDOR_A_ATMEL_DB021B</dfn> 0x01800002</u></td></tr>
<tr><th id="1969">1969</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ATMEL_DB041B" data-ref="_M/FLASH_5720VENDOR_A_ATMEL_DB041B">FLASH_5720VENDOR_A_ATMEL_DB041B</dfn> 0x01800001</u></td></tr>
<tr><th id="1970">1970</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ATMEL_DB011D" data-ref="_M/FLASH_5720VENDOR_A_ATMEL_DB011D">FLASH_5720VENDOR_A_ATMEL_DB011D</dfn> 0x01c00000</u></td></tr>
<tr><th id="1971">1971</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ATMEL_DB021D" data-ref="_M/FLASH_5720VENDOR_A_ATMEL_DB021D">FLASH_5720VENDOR_A_ATMEL_DB021D</dfn> 0x01c00002</u></td></tr>
<tr><th id="1972">1972</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ATMEL_DB041D" data-ref="_M/FLASH_5720VENDOR_A_ATMEL_DB041D">FLASH_5720VENDOR_A_ATMEL_DB041D</dfn> 0x01c00001</u></td></tr>
<tr><th id="1973">1973</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ATMEL_DB081D" data-ref="_M/FLASH_5720VENDOR_A_ATMEL_DB081D">FLASH_5720VENDOR_A_ATMEL_DB081D</dfn> 0x01c00003</u></td></tr>
<tr><th id="1974">1974</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ST_M25PE10" data-ref="_M/FLASH_5720VENDOR_A_ST_M25PE10">FLASH_5720VENDOR_A_ST_M25PE10</dfn>	 0x02800000</u></td></tr>
<tr><th id="1975">1975</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ST_M25PE20" data-ref="_M/FLASH_5720VENDOR_A_ST_M25PE20">FLASH_5720VENDOR_A_ST_M25PE20</dfn>	 0x02800002</u></td></tr>
<tr><th id="1976">1976</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ST_M25PE40" data-ref="_M/FLASH_5720VENDOR_A_ST_M25PE40">FLASH_5720VENDOR_A_ST_M25PE40</dfn>	 0x02800001</u></td></tr>
<tr><th id="1977">1977</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ST_M25PE80" data-ref="_M/FLASH_5720VENDOR_A_ST_M25PE80">FLASH_5720VENDOR_A_ST_M25PE80</dfn>	 0x02800003</u></td></tr>
<tr><th id="1978">1978</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ST_M45PE10" data-ref="_M/FLASH_5720VENDOR_A_ST_M45PE10">FLASH_5720VENDOR_A_ST_M45PE10</dfn>	 0x02c00000</u></td></tr>
<tr><th id="1979">1979</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ST_M45PE20" data-ref="_M/FLASH_5720VENDOR_A_ST_M45PE20">FLASH_5720VENDOR_A_ST_M45PE20</dfn>	 0x02c00002</u></td></tr>
<tr><th id="1980">1980</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ST_M45PE40" data-ref="_M/FLASH_5720VENDOR_A_ST_M45PE40">FLASH_5720VENDOR_A_ST_M45PE40</dfn>	 0x02c00001</u></td></tr>
<tr><th id="1981">1981</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_A_ST_M45PE80" data-ref="_M/FLASH_5720VENDOR_A_ST_M45PE80">FLASH_5720VENDOR_A_ST_M45PE80</dfn>	 0x02c00003</u></td></tr>
<tr><th id="1982">1982</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_ATMEL_45USPT" data-ref="_M/FLASH_5720VENDOR_ATMEL_45USPT">FLASH_5720VENDOR_ATMEL_45USPT</dfn>	 0x03c00000</u></td></tr>
<tr><th id="1983">1983</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_ST_25USPT" data-ref="_M/FLASH_5720VENDOR_ST_25USPT">FLASH_5720VENDOR_ST_25USPT</dfn>	 0x03c00002</u></td></tr>
<tr><th id="1984">1984</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5720VENDOR_ST_45USPT" data-ref="_M/FLASH_5720VENDOR_ST_45USPT">FLASH_5720VENDOR_ST_45USPT</dfn>	 0x03c00001</u></td></tr>
<tr><th id="1985">1985</th><td><u>#define  <dfn class="macro" id="_M/NVRAM_CFG1_5752PAGE_SIZE_MASK" data-ref="_M/NVRAM_CFG1_5752PAGE_SIZE_MASK">NVRAM_CFG1_5752PAGE_SIZE_MASK</dfn>	 0x70000000</u></td></tr>
<tr><th id="1986">1986</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752PAGE_SIZE_256" data-ref="_M/FLASH_5752PAGE_SIZE_256">FLASH_5752PAGE_SIZE_256</dfn>	 0x00000000</u></td></tr>
<tr><th id="1987">1987</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752PAGE_SIZE_512" data-ref="_M/FLASH_5752PAGE_SIZE_512">FLASH_5752PAGE_SIZE_512</dfn>	 0x10000000</u></td></tr>
<tr><th id="1988">1988</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752PAGE_SIZE_1K" data-ref="_M/FLASH_5752PAGE_SIZE_1K">FLASH_5752PAGE_SIZE_1K</dfn>		 0x20000000</u></td></tr>
<tr><th id="1989">1989</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752PAGE_SIZE_2K" data-ref="_M/FLASH_5752PAGE_SIZE_2K">FLASH_5752PAGE_SIZE_2K</dfn>		 0x30000000</u></td></tr>
<tr><th id="1990">1990</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752PAGE_SIZE_4K" data-ref="_M/FLASH_5752PAGE_SIZE_4K">FLASH_5752PAGE_SIZE_4K</dfn>		 0x40000000</u></td></tr>
<tr><th id="1991">1991</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752PAGE_SIZE_264" data-ref="_M/FLASH_5752PAGE_SIZE_264">FLASH_5752PAGE_SIZE_264</dfn>	 0x50000000</u></td></tr>
<tr><th id="1992">1992</th><td><u>#define  <dfn class="macro" id="_M/FLASH_5752PAGE_SIZE_528" data-ref="_M/FLASH_5752PAGE_SIZE_528">FLASH_5752PAGE_SIZE_528</dfn>	 0x60000000</u></td></tr>
<tr><th id="1993">1993</th><td><u>#define <dfn class="macro" id="_M/NVRAM_CFG2" data-ref="_M/NVRAM_CFG2">NVRAM_CFG2</dfn>			0x00007018</u></td></tr>
<tr><th id="1994">1994</th><td><u>#define <dfn class="macro" id="_M/NVRAM_CFG3" data-ref="_M/NVRAM_CFG3">NVRAM_CFG3</dfn>			0x0000701c</u></td></tr>
<tr><th id="1995">1995</th><td><u>#define <dfn class="macro" id="_M/NVRAM_SWARB" data-ref="_M/NVRAM_SWARB">NVRAM_SWARB</dfn>			0x00007020</u></td></tr>
<tr><th id="1996">1996</th><td><u>#define  <dfn class="macro" id="_M/SWARB_REQ_SET0" data-ref="_M/SWARB_REQ_SET0">SWARB_REQ_SET0</dfn>			 0x00000001</u></td></tr>
<tr><th id="1997">1997</th><td><u>#define  <dfn class="macro" id="_M/SWARB_REQ_SET1" data-ref="_M/SWARB_REQ_SET1">SWARB_REQ_SET1</dfn>			 0x00000002</u></td></tr>
<tr><th id="1998">1998</th><td><u>#define  <dfn class="macro" id="_M/SWARB_REQ_SET2" data-ref="_M/SWARB_REQ_SET2">SWARB_REQ_SET2</dfn>			 0x00000004</u></td></tr>
<tr><th id="1999">1999</th><td><u>#define  <dfn class="macro" id="_M/SWARB_REQ_SET3" data-ref="_M/SWARB_REQ_SET3">SWARB_REQ_SET3</dfn>			 0x00000008</u></td></tr>
<tr><th id="2000">2000</th><td><u>#define  <dfn class="macro" id="_M/SWARB_REQ_CLR0" data-ref="_M/SWARB_REQ_CLR0">SWARB_REQ_CLR0</dfn>			 0x00000010</u></td></tr>
<tr><th id="2001">2001</th><td><u>#define  <dfn class="macro" id="_M/SWARB_REQ_CLR1" data-ref="_M/SWARB_REQ_CLR1">SWARB_REQ_CLR1</dfn>			 0x00000020</u></td></tr>
<tr><th id="2002">2002</th><td><u>#define  <dfn class="macro" id="_M/SWARB_REQ_CLR2" data-ref="_M/SWARB_REQ_CLR2">SWARB_REQ_CLR2</dfn>			 0x00000040</u></td></tr>
<tr><th id="2003">2003</th><td><u>#define  <dfn class="macro" id="_M/SWARB_REQ_CLR3" data-ref="_M/SWARB_REQ_CLR3">SWARB_REQ_CLR3</dfn>			 0x00000080</u></td></tr>
<tr><th id="2004">2004</th><td><u>#define  <dfn class="macro" id="_M/SWARB_GNT0" data-ref="_M/SWARB_GNT0">SWARB_GNT0</dfn>			 0x00000100</u></td></tr>
<tr><th id="2005">2005</th><td><u>#define  <dfn class="macro" id="_M/SWARB_GNT1" data-ref="_M/SWARB_GNT1">SWARB_GNT1</dfn>			 0x00000200</u></td></tr>
<tr><th id="2006">2006</th><td><u>#define  <dfn class="macro" id="_M/SWARB_GNT2" data-ref="_M/SWARB_GNT2">SWARB_GNT2</dfn>			 0x00000400</u></td></tr>
<tr><th id="2007">2007</th><td><u>#define  <dfn class="macro" id="_M/SWARB_GNT3" data-ref="_M/SWARB_GNT3">SWARB_GNT3</dfn>			 0x00000800</u></td></tr>
<tr><th id="2008">2008</th><td><u>#define  <dfn class="macro" id="_M/SWARB_REQ0" data-ref="_M/SWARB_REQ0">SWARB_REQ0</dfn>			 0x00001000</u></td></tr>
<tr><th id="2009">2009</th><td><u>#define  <dfn class="macro" id="_M/SWARB_REQ1" data-ref="_M/SWARB_REQ1">SWARB_REQ1</dfn>			 0x00002000</u></td></tr>
<tr><th id="2010">2010</th><td><u>#define  <dfn class="macro" id="_M/SWARB_REQ2" data-ref="_M/SWARB_REQ2">SWARB_REQ2</dfn>			 0x00004000</u></td></tr>
<tr><th id="2011">2011</th><td><u>#define  <dfn class="macro" id="_M/SWARB_REQ3" data-ref="_M/SWARB_REQ3">SWARB_REQ3</dfn>			 0x00008000</u></td></tr>
<tr><th id="2012">2012</th><td><u>#define <dfn class="macro" id="_M/NVRAM_ACCESS" data-ref="_M/NVRAM_ACCESS">NVRAM_ACCESS</dfn>			0x00007024</u></td></tr>
<tr><th id="2013">2013</th><td><u>#define  <dfn class="macro" id="_M/ACCESS_ENABLE" data-ref="_M/ACCESS_ENABLE">ACCESS_ENABLE</dfn>			 0x00000001</u></td></tr>
<tr><th id="2014">2014</th><td><u>#define  <dfn class="macro" id="_M/ACCESS_WR_ENABLE" data-ref="_M/ACCESS_WR_ENABLE">ACCESS_WR_ENABLE</dfn>		 0x00000002</u></td></tr>
<tr><th id="2015">2015</th><td><u>#define <dfn class="macro" id="_M/NVRAM_WRITE1" data-ref="_M/NVRAM_WRITE1">NVRAM_WRITE1</dfn>			0x00007028</u></td></tr>
<tr><th id="2016">2016</th><td><i>/* 0x702c unused */</i></td></tr>
<tr><th id="2017">2017</th><td></td></tr>
<tr><th id="2018">2018</th><td><u>#define <dfn class="macro" id="_M/NVRAM_ADDR_LOCKOUT" data-ref="_M/NVRAM_ADDR_LOCKOUT">NVRAM_ADDR_LOCKOUT</dfn>		0x00007030</u></td></tr>
<tr><th id="2019">2019</th><td><u>#define <dfn class="macro" id="_M/NVRAM_AUTOSENSE_STATUS" data-ref="_M/NVRAM_AUTOSENSE_STATUS">NVRAM_AUTOSENSE_STATUS</dfn>         0x00007038</u></td></tr>
<tr><th id="2020">2020</th><td><u>#define <dfn class="macro" id="_M/AUTOSENSE_DEVID" data-ref="_M/AUTOSENSE_DEVID">AUTOSENSE_DEVID</dfn>                        0x00000010</u></td></tr>
<tr><th id="2021">2021</th><td><u>#define <dfn class="macro" id="_M/AUTOSENSE_DEVID_MASK" data-ref="_M/AUTOSENSE_DEVID_MASK">AUTOSENSE_DEVID_MASK</dfn>           0x00000007</u></td></tr>
<tr><th id="2022">2022</th><td><u>#define <dfn class="macro" id="_M/AUTOSENSE_SIZE_IN_MB" data-ref="_M/AUTOSENSE_SIZE_IN_MB">AUTOSENSE_SIZE_IN_MB</dfn>           17</u></td></tr>
<tr><th id="2023">2023</th><td><i>/* 0x703c --&gt; 0x7500 unused */</i></td></tr>
<tr><th id="2024">2024</th><td></td></tr>
<tr><th id="2025">2025</th><td><u>#define <dfn class="macro" id="_M/OTP_MODE" data-ref="_M/OTP_MODE">OTP_MODE</dfn>			0x00007500</u></td></tr>
<tr><th id="2026">2026</th><td><u>#define <dfn class="macro" id="_M/OTP_MODE_OTP_THRU_GRC" data-ref="_M/OTP_MODE_OTP_THRU_GRC">OTP_MODE_OTP_THRU_GRC</dfn>		 0x00000001</u></td></tr>
<tr><th id="2027">2027</th><td><u>#define <dfn class="macro" id="_M/OTP_CTRL" data-ref="_M/OTP_CTRL">OTP_CTRL</dfn>			0x00007504</u></td></tr>
<tr><th id="2028">2028</th><td><u>#define <dfn class="macro" id="_M/OTP_CTRL_OTP_PROG_ENABLE" data-ref="_M/OTP_CTRL_OTP_PROG_ENABLE">OTP_CTRL_OTP_PROG_ENABLE</dfn>	 0x00200000</u></td></tr>
<tr><th id="2029">2029</th><td><u>#define <dfn class="macro" id="_M/OTP_CTRL_OTP_CMD_READ" data-ref="_M/OTP_CTRL_OTP_CMD_READ">OTP_CTRL_OTP_CMD_READ</dfn>		 0x00000000</u></td></tr>
<tr><th id="2030">2030</th><td><u>#define <dfn class="macro" id="_M/OTP_CTRL_OTP_CMD_INIT" data-ref="_M/OTP_CTRL_OTP_CMD_INIT">OTP_CTRL_OTP_CMD_INIT</dfn>		 0x00000008</u></td></tr>
<tr><th id="2031">2031</th><td><u>#define <dfn class="macro" id="_M/OTP_CTRL_OTP_CMD_START" data-ref="_M/OTP_CTRL_OTP_CMD_START">OTP_CTRL_OTP_CMD_START</dfn>		 0x00000001</u></td></tr>
<tr><th id="2032">2032</th><td><u>#define <dfn class="macro" id="_M/OTP_STATUS" data-ref="_M/OTP_STATUS">OTP_STATUS</dfn>			0x00007508</u></td></tr>
<tr><th id="2033">2033</th><td><u>#define <dfn class="macro" id="_M/OTP_STATUS_CMD_DONE" data-ref="_M/OTP_STATUS_CMD_DONE">OTP_STATUS_CMD_DONE</dfn>		 0x00000001</u></td></tr>
<tr><th id="2034">2034</th><td><u>#define <dfn class="macro" id="_M/OTP_ADDRESS" data-ref="_M/OTP_ADDRESS">OTP_ADDRESS</dfn>			0x0000750c</u></td></tr>
<tr><th id="2035">2035</th><td><u>#define <dfn class="macro" id="_M/OTP_ADDRESS_MAGIC1" data-ref="_M/OTP_ADDRESS_MAGIC1">OTP_ADDRESS_MAGIC1</dfn>		 0x000000a0</u></td></tr>
<tr><th id="2036">2036</th><td><u>#define <dfn class="macro" id="_M/OTP_ADDRESS_MAGIC2" data-ref="_M/OTP_ADDRESS_MAGIC2">OTP_ADDRESS_MAGIC2</dfn>		 0x00000080</u></td></tr>
<tr><th id="2037">2037</th><td><i>/* 0x7510 unused */</i></td></tr>
<tr><th id="2038">2038</th><td></td></tr>
<tr><th id="2039">2039</th><td><u>#define <dfn class="macro" id="_M/OTP_READ_DATA" data-ref="_M/OTP_READ_DATA">OTP_READ_DATA</dfn>			0x00007514</u></td></tr>
<tr><th id="2040">2040</th><td><i>/* 0x7518 --&gt; 0x7c04 unused */</i></td></tr>
<tr><th id="2041">2041</th><td></td></tr>
<tr><th id="2042">2042</th><td><u>#define <dfn class="macro" id="_M/PCIE_TRANSACTION_CFG" data-ref="_M/PCIE_TRANSACTION_CFG">PCIE_TRANSACTION_CFG</dfn>		0x00007c04</u></td></tr>
<tr><th id="2043">2043</th><td><u>#define <dfn class="macro" id="_M/PCIE_TRANS_CFG_1SHOT_MSI" data-ref="_M/PCIE_TRANS_CFG_1SHOT_MSI">PCIE_TRANS_CFG_1SHOT_MSI</dfn>	 0x20000000</u></td></tr>
<tr><th id="2044">2044</th><td><u>#define <dfn class="macro" id="_M/PCIE_TRANS_CFG_LOM" data-ref="_M/PCIE_TRANS_CFG_LOM">PCIE_TRANS_CFG_LOM</dfn>		 0x00000020</u></td></tr>
<tr><th id="2045">2045</th><td><i>/* 0x7c08 --&gt; 0x7d28 unused */</i></td></tr>
<tr><th id="2046">2046</th><td></td></tr>
<tr><th id="2047">2047</th><td><u>#define <dfn class="macro" id="_M/PCIE_PWR_MGMT_THRESH" data-ref="_M/PCIE_PWR_MGMT_THRESH">PCIE_PWR_MGMT_THRESH</dfn>		0x00007d28</u></td></tr>
<tr><th id="2048">2048</th><td><u>#define <dfn class="macro" id="_M/PCIE_PWR_MGMT_L1_THRESH_MSK" data-ref="_M/PCIE_PWR_MGMT_L1_THRESH_MSK">PCIE_PWR_MGMT_L1_THRESH_MSK</dfn>	 0x0000ff00</u></td></tr>
<tr><th id="2049">2049</th><td><u>#define <dfn class="macro" id="_M/PCIE_PWR_MGMT_L1_THRESH_4MS" data-ref="_M/PCIE_PWR_MGMT_L1_THRESH_4MS">PCIE_PWR_MGMT_L1_THRESH_4MS</dfn>	 0x0000ff00</u></td></tr>
<tr><th id="2050">2050</th><td><u>#define <dfn class="macro" id="_M/PCIE_PWR_MGMT_EXT_ASPM_TMR_EN" data-ref="_M/PCIE_PWR_MGMT_EXT_ASPM_TMR_EN">PCIE_PWR_MGMT_EXT_ASPM_TMR_EN</dfn>	 0x01000000</u></td></tr>
<tr><th id="2051">2051</th><td><i>/* 0x7d2c --&gt; 0x7d54 unused */</i></td></tr>
<tr><th id="2052">2052</th><td></td></tr>
<tr><th id="2053">2053</th><td><u>#define <dfn class="macro" id="_M/TG3_PCIE_LNKCTL" data-ref="_M/TG3_PCIE_LNKCTL">TG3_PCIE_LNKCTL</dfn>			0x00007d54</u></td></tr>
<tr><th id="2054">2054</th><td><u>#define  <dfn class="macro" id="_M/TG3_PCIE_LNKCTL_L1_PLL_PD_EN" data-ref="_M/TG3_PCIE_LNKCTL_L1_PLL_PD_EN">TG3_PCIE_LNKCTL_L1_PLL_PD_EN</dfn>	 0x00000008</u></td></tr>
<tr><th id="2055">2055</th><td><u>#define  <dfn class="macro" id="_M/TG3_PCIE_LNKCTL_L1_PLL_PD_DIS" data-ref="_M/TG3_PCIE_LNKCTL_L1_PLL_PD_DIS">TG3_PCIE_LNKCTL_L1_PLL_PD_DIS</dfn>	 0x00000080</u></td></tr>
<tr><th id="2056">2056</th><td><i>/* 0x7d58 --&gt; 0x7e70 unused */</i></td></tr>
<tr><th id="2057">2057</th><td></td></tr>
<tr><th id="2058">2058</th><td><u>#define <dfn class="macro" id="_M/TG3_PCIE_PHY_TSTCTL" data-ref="_M/TG3_PCIE_PHY_TSTCTL">TG3_PCIE_PHY_TSTCTL</dfn>		0x00007e2c</u></td></tr>
<tr><th id="2059">2059</th><td><u>#define  <dfn class="macro" id="_M/TG3_PCIE_PHY_TSTCTL_PCIE10" data-ref="_M/TG3_PCIE_PHY_TSTCTL_PCIE10">TG3_PCIE_PHY_TSTCTL_PCIE10</dfn>	 0x00000040</u></td></tr>
<tr><th id="2060">2060</th><td><u>#define  <dfn class="macro" id="_M/TG3_PCIE_PHY_TSTCTL_PSCRAM" data-ref="_M/TG3_PCIE_PHY_TSTCTL_PSCRAM">TG3_PCIE_PHY_TSTCTL_PSCRAM</dfn>	 0x00000020</u></td></tr>
<tr><th id="2061">2061</th><td></td></tr>
<tr><th id="2062">2062</th><td><u>#define <dfn class="macro" id="_M/TG3_PCIE_EIDLE_DELAY" data-ref="_M/TG3_PCIE_EIDLE_DELAY">TG3_PCIE_EIDLE_DELAY</dfn>		0x00007e70</u></td></tr>
<tr><th id="2063">2063</th><td><u>#define  <dfn class="macro" id="_M/TG3_PCIE_EIDLE_DELAY_MASK" data-ref="_M/TG3_PCIE_EIDLE_DELAY_MASK">TG3_PCIE_EIDLE_DELAY_MASK</dfn>	 0x0000001f</u></td></tr>
<tr><th id="2064">2064</th><td><u>#define  <dfn class="macro" id="_M/TG3_PCIE_EIDLE_DELAY_13_CLKS" data-ref="_M/TG3_PCIE_EIDLE_DELAY_13_CLKS">TG3_PCIE_EIDLE_DELAY_13_CLKS</dfn>	 0x0000000c</u></td></tr>
<tr><th id="2065">2065</th><td><i>/* 0x7e74 --&gt; 0x8000 unused */</i></td></tr>
<tr><th id="2066">2066</th><td></td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td><i>/* Alternate PCIE definitions */</i></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/TG3_PCIE_TLDLPL_PORT" data-ref="_M/TG3_PCIE_TLDLPL_PORT">TG3_PCIE_TLDLPL_PORT</dfn>		0x00007c00</u></td></tr>
<tr><th id="2070">2070</th><td><u>#define <dfn class="macro" id="_M/TG3_PCIE_DL_LO_FTSMAX" data-ref="_M/TG3_PCIE_DL_LO_FTSMAX">TG3_PCIE_DL_LO_FTSMAX</dfn>		0x0000000c</u></td></tr>
<tr><th id="2071">2071</th><td><u>#define <dfn class="macro" id="_M/TG3_PCIE_DL_LO_FTSMAX_MSK" data-ref="_M/TG3_PCIE_DL_LO_FTSMAX_MSK">TG3_PCIE_DL_LO_FTSMAX_MSK</dfn>	0x000000ff</u></td></tr>
<tr><th id="2072">2072</th><td><u>#define <dfn class="macro" id="_M/TG3_PCIE_DL_LO_FTSMAX_VAL" data-ref="_M/TG3_PCIE_DL_LO_FTSMAX_VAL">TG3_PCIE_DL_LO_FTSMAX_VAL</dfn>	0x0000002c</u></td></tr>
<tr><th id="2073">2073</th><td><u>#define <dfn class="macro" id="_M/TG3_PCIE_PL_LO_PHYCTL1" data-ref="_M/TG3_PCIE_PL_LO_PHYCTL1">TG3_PCIE_PL_LO_PHYCTL1</dfn>		 0x00000004</u></td></tr>
<tr><th id="2074">2074</th><td><u>#define <dfn class="macro" id="_M/TG3_PCIE_PL_LO_PHYCTL1_L1PLLPD_EN" data-ref="_M/TG3_PCIE_PL_LO_PHYCTL1_L1PLLPD_EN">TG3_PCIE_PL_LO_PHYCTL1_L1PLLPD_EN</dfn>	  0x00001000</u></td></tr>
<tr><th id="2075">2075</th><td><u>#define <dfn class="macro" id="_M/TG3_PCIE_PL_LO_PHYCTL5" data-ref="_M/TG3_PCIE_PL_LO_PHYCTL5">TG3_PCIE_PL_LO_PHYCTL5</dfn>		 0x00000014</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define <dfn class="macro" id="_M/TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ" data-ref="_M/TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ">TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ</dfn>	  0x80000000</u></td></tr>
<tr><th id="2077">2077</th><td></td></tr>
<tr><th id="2078">2078</th><td><u>#define <dfn class="macro" id="_M/TG3_REG_BLK_SIZE" data-ref="_M/TG3_REG_BLK_SIZE">TG3_REG_BLK_SIZE</dfn>		0x00008000</u></td></tr>
<tr><th id="2079">2079</th><td></td></tr>
<tr><th id="2080">2080</th><td><i>/* OTP bit definitions */</i></td></tr>
<tr><th id="2081">2081</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_AGCTGT_MASK" data-ref="_M/TG3_OTP_AGCTGT_MASK">TG3_OTP_AGCTGT_MASK</dfn>		0x000000e0</u></td></tr>
<tr><th id="2082">2082</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_AGCTGT_SHIFT" data-ref="_M/TG3_OTP_AGCTGT_SHIFT">TG3_OTP_AGCTGT_SHIFT</dfn>		1</u></td></tr>
<tr><th id="2083">2083</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_HPFFLTR_MASK" data-ref="_M/TG3_OTP_HPFFLTR_MASK">TG3_OTP_HPFFLTR_MASK</dfn>		0x00000300</u></td></tr>
<tr><th id="2084">2084</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_HPFFLTR_SHIFT" data-ref="_M/TG3_OTP_HPFFLTR_SHIFT">TG3_OTP_HPFFLTR_SHIFT</dfn>		1</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_HPFOVER_MASK" data-ref="_M/TG3_OTP_HPFOVER_MASK">TG3_OTP_HPFOVER_MASK</dfn>		0x00000400</u></td></tr>
<tr><th id="2086">2086</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_HPFOVER_SHIFT" data-ref="_M/TG3_OTP_HPFOVER_SHIFT">TG3_OTP_HPFOVER_SHIFT</dfn>		1</u></td></tr>
<tr><th id="2087">2087</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_LPFDIS_MASK" data-ref="_M/TG3_OTP_LPFDIS_MASK">TG3_OTP_LPFDIS_MASK</dfn>		0x00000800</u></td></tr>
<tr><th id="2088">2088</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_LPFDIS_SHIFT" data-ref="_M/TG3_OTP_LPFDIS_SHIFT">TG3_OTP_LPFDIS_SHIFT</dfn>		11</u></td></tr>
<tr><th id="2089">2089</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_VDAC_MASK" data-ref="_M/TG3_OTP_VDAC_MASK">TG3_OTP_VDAC_MASK</dfn>		0xff000000</u></td></tr>
<tr><th id="2090">2090</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_VDAC_SHIFT" data-ref="_M/TG3_OTP_VDAC_SHIFT">TG3_OTP_VDAC_SHIFT</dfn>		24</u></td></tr>
<tr><th id="2091">2091</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_10BTAMP_MASK" data-ref="_M/TG3_OTP_10BTAMP_MASK">TG3_OTP_10BTAMP_MASK</dfn>		0x0000f000</u></td></tr>
<tr><th id="2092">2092</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_10BTAMP_SHIFT" data-ref="_M/TG3_OTP_10BTAMP_SHIFT">TG3_OTP_10BTAMP_SHIFT</dfn>		8</u></td></tr>
<tr><th id="2093">2093</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_ROFF_MASK" data-ref="_M/TG3_OTP_ROFF_MASK">TG3_OTP_ROFF_MASK</dfn>		0x00e00000</u></td></tr>
<tr><th id="2094">2094</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_ROFF_SHIFT" data-ref="_M/TG3_OTP_ROFF_SHIFT">TG3_OTP_ROFF_SHIFT</dfn>		11</u></td></tr>
<tr><th id="2095">2095</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_RCOFF_MASK" data-ref="_M/TG3_OTP_RCOFF_MASK">TG3_OTP_RCOFF_MASK</dfn>		0x001c0000</u></td></tr>
<tr><th id="2096">2096</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_RCOFF_SHIFT" data-ref="_M/TG3_OTP_RCOFF_SHIFT">TG3_OTP_RCOFF_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2097">2097</th><td></td></tr>
<tr><th id="2098">2098</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_DEFAULT" data-ref="_M/TG3_OTP_DEFAULT">TG3_OTP_DEFAULT</dfn>			0x286c1640</u></td></tr>
<tr><th id="2099">2099</th><td></td></tr>
<tr><th id="2100">2100</th><td></td></tr>
<tr><th id="2101">2101</th><td><i>/* Hardware Legacy NVRAM layout */</i></td></tr>
<tr><th id="2102">2102</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_VPD_OFF" data-ref="_M/TG3_NVM_VPD_OFF">TG3_NVM_VPD_OFF</dfn>			0x100</u></td></tr>
<tr><th id="2103">2103</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_VPD_LEN" data-ref="_M/TG3_NVM_VPD_LEN">TG3_NVM_VPD_LEN</dfn>			256</u></td></tr>
<tr><th id="2104">2104</th><td></td></tr>
<tr><th id="2105">2105</th><td><i>/* Hardware Selfboot NVRAM layout */</i></td></tr>
<tr><th id="2106">2106</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_HWSB_CFG1" data-ref="_M/TG3_NVM_HWSB_CFG1">TG3_NVM_HWSB_CFG1</dfn>		0x00000004</u></td></tr>
<tr><th id="2107">2107</th><td><u>#define  <dfn class="macro" id="_M/TG3_NVM_HWSB_CFG1_MAJMSK" data-ref="_M/TG3_NVM_HWSB_CFG1_MAJMSK">TG3_NVM_HWSB_CFG1_MAJMSK</dfn>	0xf8000000</u></td></tr>
<tr><th id="2108">2108</th><td><u>#define  <dfn class="macro" id="_M/TG3_NVM_HWSB_CFG1_MAJSFT" data-ref="_M/TG3_NVM_HWSB_CFG1_MAJSFT">TG3_NVM_HWSB_CFG1_MAJSFT</dfn>	27</u></td></tr>
<tr><th id="2109">2109</th><td><u>#define  <dfn class="macro" id="_M/TG3_NVM_HWSB_CFG1_MINMSK" data-ref="_M/TG3_NVM_HWSB_CFG1_MINMSK">TG3_NVM_HWSB_CFG1_MINMSK</dfn>	0x07c00000</u></td></tr>
<tr><th id="2110">2110</th><td><u>#define  <dfn class="macro" id="_M/TG3_NVM_HWSB_CFG1_MINSFT" data-ref="_M/TG3_NVM_HWSB_CFG1_MINSFT">TG3_NVM_HWSB_CFG1_MINSFT</dfn>	22</u></td></tr>
<tr><th id="2111">2111</th><td></td></tr>
<tr><th id="2112">2112</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_MAGIC" data-ref="_M/TG3_EEPROM_MAGIC">TG3_EEPROM_MAGIC</dfn>		0x669955aa</u></td></tr>
<tr><th id="2113">2113</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_MAGIC_FW" data-ref="_M/TG3_EEPROM_MAGIC_FW">TG3_EEPROM_MAGIC_FW</dfn>		0xa5000000</u></td></tr>
<tr><th id="2114">2114</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_MAGIC_FW_MSK" data-ref="_M/TG3_EEPROM_MAGIC_FW_MSK">TG3_EEPROM_MAGIC_FW_MSK</dfn>		0xff000000</u></td></tr>
<tr><th id="2115">2115</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_FORMAT_MASK" data-ref="_M/TG3_EEPROM_SB_FORMAT_MASK">TG3_EEPROM_SB_FORMAT_MASK</dfn>	0x00e00000</u></td></tr>
<tr><th id="2116">2116</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_FORMAT_1" data-ref="_M/TG3_EEPROM_SB_FORMAT_1">TG3_EEPROM_SB_FORMAT_1</dfn>		0x00200000</u></td></tr>
<tr><th id="2117">2117</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_REVISION_MASK" data-ref="_M/TG3_EEPROM_SB_REVISION_MASK">TG3_EEPROM_SB_REVISION_MASK</dfn>	0x001f0000</u></td></tr>
<tr><th id="2118">2118</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_REVISION_0" data-ref="_M/TG3_EEPROM_SB_REVISION_0">TG3_EEPROM_SB_REVISION_0</dfn>	0x00000000</u></td></tr>
<tr><th id="2119">2119</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_REVISION_2" data-ref="_M/TG3_EEPROM_SB_REVISION_2">TG3_EEPROM_SB_REVISION_2</dfn>	0x00020000</u></td></tr>
<tr><th id="2120">2120</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_REVISION_3" data-ref="_M/TG3_EEPROM_SB_REVISION_3">TG3_EEPROM_SB_REVISION_3</dfn>	0x00030000</u></td></tr>
<tr><th id="2121">2121</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_REVISION_4" data-ref="_M/TG3_EEPROM_SB_REVISION_4">TG3_EEPROM_SB_REVISION_4</dfn>	0x00040000</u></td></tr>
<tr><th id="2122">2122</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_REVISION_5" data-ref="_M/TG3_EEPROM_SB_REVISION_5">TG3_EEPROM_SB_REVISION_5</dfn>	0x00050000</u></td></tr>
<tr><th id="2123">2123</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_REVISION_6" data-ref="_M/TG3_EEPROM_SB_REVISION_6">TG3_EEPROM_SB_REVISION_6</dfn>	0x00060000</u></td></tr>
<tr><th id="2124">2124</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_MAGIC_HW" data-ref="_M/TG3_EEPROM_MAGIC_HW">TG3_EEPROM_MAGIC_HW</dfn>		0xabcd</u></td></tr>
<tr><th id="2125">2125</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_MAGIC_HW_MSK" data-ref="_M/TG3_EEPROM_MAGIC_HW_MSK">TG3_EEPROM_MAGIC_HW_MSK</dfn>		0xffff</u></td></tr>
<tr><th id="2126">2126</th><td></td></tr>
<tr><th id="2127">2127</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_DIR_START" data-ref="_M/TG3_NVM_DIR_START">TG3_NVM_DIR_START</dfn>		0x18</u></td></tr>
<tr><th id="2128">2128</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_DIR_END" data-ref="_M/TG3_NVM_DIR_END">TG3_NVM_DIR_END</dfn>			0x78</u></td></tr>
<tr><th id="2129">2129</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_DIRENT_SIZE" data-ref="_M/TG3_NVM_DIRENT_SIZE">TG3_NVM_DIRENT_SIZE</dfn>		0xc</u></td></tr>
<tr><th id="2130">2130</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_DIRTYPE_SHIFT" data-ref="_M/TG3_NVM_DIRTYPE_SHIFT">TG3_NVM_DIRTYPE_SHIFT</dfn>		24</u></td></tr>
<tr><th id="2131">2131</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_DIRTYPE_LENMSK" data-ref="_M/TG3_NVM_DIRTYPE_LENMSK">TG3_NVM_DIRTYPE_LENMSK</dfn>		0x003fffff</u></td></tr>
<tr><th id="2132">2132</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_DIRTYPE_ASFINI" data-ref="_M/TG3_NVM_DIRTYPE_ASFINI">TG3_NVM_DIRTYPE_ASFINI</dfn>		1</u></td></tr>
<tr><th id="2133">2133</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_DIRTYPE_EXTVPD" data-ref="_M/TG3_NVM_DIRTYPE_EXTVPD">TG3_NVM_DIRTYPE_EXTVPD</dfn>		20</u></td></tr>
<tr><th id="2134">2134</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_PTREV_BCVER" data-ref="_M/TG3_NVM_PTREV_BCVER">TG3_NVM_PTREV_BCVER</dfn>		0x94</u></td></tr>
<tr><th id="2135">2135</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_BCVER_MAJMSK" data-ref="_M/TG3_NVM_BCVER_MAJMSK">TG3_NVM_BCVER_MAJMSK</dfn>		0x0000ff00</u></td></tr>
<tr><th id="2136">2136</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_BCVER_MAJSFT" data-ref="_M/TG3_NVM_BCVER_MAJSFT">TG3_NVM_BCVER_MAJSFT</dfn>		8</u></td></tr>
<tr><th id="2137">2137</th><td><u>#define <dfn class="macro" id="_M/TG3_NVM_BCVER_MINMSK" data-ref="_M/TG3_NVM_BCVER_MINMSK">TG3_NVM_BCVER_MINMSK</dfn>		0x000000ff</u></td></tr>
<tr><th id="2138">2138</th><td></td></tr>
<tr><th id="2139">2139</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_F1R0_EDH_OFF" data-ref="_M/TG3_EEPROM_SB_F1R0_EDH_OFF">TG3_EEPROM_SB_F1R0_EDH_OFF</dfn>	0x10</u></td></tr>
<tr><th id="2140">2140</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_F1R2_EDH_OFF" data-ref="_M/TG3_EEPROM_SB_F1R2_EDH_OFF">TG3_EEPROM_SB_F1R2_EDH_OFF</dfn>	0x14</u></td></tr>
<tr><th id="2141">2141</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_F1R2_MBA_OFF" data-ref="_M/TG3_EEPROM_SB_F1R2_MBA_OFF">TG3_EEPROM_SB_F1R2_MBA_OFF</dfn>	0x10</u></td></tr>
<tr><th id="2142">2142</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_F1R3_EDH_OFF" data-ref="_M/TG3_EEPROM_SB_F1R3_EDH_OFF">TG3_EEPROM_SB_F1R3_EDH_OFF</dfn>	0x18</u></td></tr>
<tr><th id="2143">2143</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_F1R4_EDH_OFF" data-ref="_M/TG3_EEPROM_SB_F1R4_EDH_OFF">TG3_EEPROM_SB_F1R4_EDH_OFF</dfn>	0x1c</u></td></tr>
<tr><th id="2144">2144</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_F1R5_EDH_OFF" data-ref="_M/TG3_EEPROM_SB_F1R5_EDH_OFF">TG3_EEPROM_SB_F1R5_EDH_OFF</dfn>	0x20</u></td></tr>
<tr><th id="2145">2145</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_F1R6_EDH_OFF" data-ref="_M/TG3_EEPROM_SB_F1R6_EDH_OFF">TG3_EEPROM_SB_F1R6_EDH_OFF</dfn>	0x4c</u></td></tr>
<tr><th id="2146">2146</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_EDH_MAJ_MASK" data-ref="_M/TG3_EEPROM_SB_EDH_MAJ_MASK">TG3_EEPROM_SB_EDH_MAJ_MASK</dfn>	0x00000700</u></td></tr>
<tr><th id="2147">2147</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_EDH_MAJ_SHFT" data-ref="_M/TG3_EEPROM_SB_EDH_MAJ_SHFT">TG3_EEPROM_SB_EDH_MAJ_SHFT</dfn>	8</u></td></tr>
<tr><th id="2148">2148</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_EDH_MIN_MASK" data-ref="_M/TG3_EEPROM_SB_EDH_MIN_MASK">TG3_EEPROM_SB_EDH_MIN_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="2149">2149</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_EDH_BLD_MASK" data-ref="_M/TG3_EEPROM_SB_EDH_BLD_MASK">TG3_EEPROM_SB_EDH_BLD_MASK</dfn>	0x0000f800</u></td></tr>
<tr><th id="2150">2150</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_EDH_BLD_SHFT" data-ref="_M/TG3_EEPROM_SB_EDH_BLD_SHFT">TG3_EEPROM_SB_EDH_BLD_SHFT</dfn>	11</u></td></tr>
<tr><th id="2151">2151</th><td></td></tr>
<tr><th id="2152">2152</th><td></td></tr>
<tr><th id="2153">2153</th><td><i>/* 32K Window into NIC internal memory */</i></td></tr>
<tr><th id="2154">2154</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_WIN_BASE" data-ref="_M/NIC_SRAM_WIN_BASE">NIC_SRAM_WIN_BASE</dfn>		0x00008000</u></td></tr>
<tr><th id="2155">2155</th><td></td></tr>
<tr><th id="2156">2156</th><td><i>/* Offsets into first 32k of NIC internal memory. */</i></td></tr>
<tr><th id="2157">2157</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_PAGE_ZERO" data-ref="_M/NIC_SRAM_PAGE_ZERO">NIC_SRAM_PAGE_ZERO</dfn>		0x00000000</u></td></tr>
<tr><th id="2158">2158</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_SEND_RCB" data-ref="_M/NIC_SRAM_SEND_RCB">NIC_SRAM_SEND_RCB</dfn>		0x00000100 /* 16 * TG3_BDINFO_... */</u></td></tr>
<tr><th id="2159">2159</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_RCV_RET_RCB" data-ref="_M/NIC_SRAM_RCV_RET_RCB">NIC_SRAM_RCV_RET_RCB</dfn>		0x00000200 /* 16 * TG3_BDINFO_... */</u></td></tr>
<tr><th id="2160">2160</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_STATS_BLK" data-ref="_M/NIC_SRAM_STATS_BLK">NIC_SRAM_STATS_BLK</dfn>		0x00000300</u></td></tr>
<tr><th id="2161">2161</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_STATUS_BLK" data-ref="_M/NIC_SRAM_STATUS_BLK">NIC_SRAM_STATUS_BLK</dfn>		0x00000b00</u></td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_FIRMWARE_MBOX" data-ref="_M/NIC_SRAM_FIRMWARE_MBOX">NIC_SRAM_FIRMWARE_MBOX</dfn>		0x00000b50</u></td></tr>
<tr><th id="2164">2164</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_FIRMWARE_MBOX_MAGIC1" data-ref="_M/NIC_SRAM_FIRMWARE_MBOX_MAGIC1">NIC_SRAM_FIRMWARE_MBOX_MAGIC1</dfn>	 0x4B657654</u></td></tr>
<tr><th id="2165">2165</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_FIRMWARE_MBOX_MAGIC2" data-ref="_M/NIC_SRAM_FIRMWARE_MBOX_MAGIC2">NIC_SRAM_FIRMWARE_MBOX_MAGIC2</dfn>	 0x4861764b /* !dma on linkchg */</u></td></tr>
<tr><th id="2166">2166</th><td></td></tr>
<tr><th id="2167">2167</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_DATA_SIG" data-ref="_M/NIC_SRAM_DATA_SIG">NIC_SRAM_DATA_SIG</dfn>		0x00000b54</u></td></tr>
<tr><th id="2168">2168</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_SIG_MAGIC" data-ref="_M/NIC_SRAM_DATA_SIG_MAGIC">NIC_SRAM_DATA_SIG_MAGIC</dfn>	 0x4b657654 /* ascii for 'KevT' */</u></td></tr>
<tr><th id="2169">2169</th><td></td></tr>
<tr><th id="2170">2170</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG" data-ref="_M/NIC_SRAM_DATA_CFG">NIC_SRAM_DATA_CFG</dfn>			0x00000b58</u></td></tr>
<tr><th id="2171">2171</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_LED_MODE_MASK" data-ref="_M/NIC_SRAM_DATA_CFG_LED_MODE_MASK">NIC_SRAM_DATA_CFG_LED_MODE_MASK</dfn>	 0x0000000c</u></td></tr>
<tr><th id="2172">2172</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_LED_MODE_MAC" data-ref="_M/NIC_SRAM_DATA_CFG_LED_MODE_MAC">NIC_SRAM_DATA_CFG_LED_MODE_MAC</dfn>		 0x00000000</u></td></tr>
<tr><th id="2173">2173</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_LED_MODE_PHY_1" data-ref="_M/NIC_SRAM_DATA_CFG_LED_MODE_PHY_1">NIC_SRAM_DATA_CFG_LED_MODE_PHY_1</dfn>	 0x00000004</u></td></tr>
<tr><th id="2174">2174</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_LED_MODE_PHY_2" data-ref="_M/NIC_SRAM_DATA_CFG_LED_MODE_PHY_2">NIC_SRAM_DATA_CFG_LED_MODE_PHY_2</dfn>	 0x00000008</u></td></tr>
<tr><th id="2175">2175</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_PHY_TYPE_MASK" data-ref="_M/NIC_SRAM_DATA_CFG_PHY_TYPE_MASK">NIC_SRAM_DATA_CFG_PHY_TYPE_MASK</dfn>	 0x00000030</u></td></tr>
<tr><th id="2176">2176</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_PHY_TYPE_UNKNOWN" data-ref="_M/NIC_SRAM_DATA_CFG_PHY_TYPE_UNKNOWN">NIC_SRAM_DATA_CFG_PHY_TYPE_UNKNOWN</dfn>	 0x00000000</u></td></tr>
<tr><th id="2177">2177</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_PHY_TYPE_COPPER" data-ref="_M/NIC_SRAM_DATA_CFG_PHY_TYPE_COPPER">NIC_SRAM_DATA_CFG_PHY_TYPE_COPPER</dfn>	 0x00000010</u></td></tr>
<tr><th id="2178">2178</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_PHY_TYPE_FIBER" data-ref="_M/NIC_SRAM_DATA_CFG_PHY_TYPE_FIBER">NIC_SRAM_DATA_CFG_PHY_TYPE_FIBER</dfn>	 0x00000020</u></td></tr>
<tr><th id="2179">2179</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_WOL_ENABLE" data-ref="_M/NIC_SRAM_DATA_CFG_WOL_ENABLE">NIC_SRAM_DATA_CFG_WOL_ENABLE</dfn>		 0x00000040</u></td></tr>
<tr><th id="2180">2180</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_ASF_ENABLE" data-ref="_M/NIC_SRAM_DATA_CFG_ASF_ENABLE">NIC_SRAM_DATA_CFG_ASF_ENABLE</dfn>		 0x00000080</u></td></tr>
<tr><th id="2181">2181</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_EEPROM_WP" data-ref="_M/NIC_SRAM_DATA_CFG_EEPROM_WP">NIC_SRAM_DATA_CFG_EEPROM_WP</dfn>		 0x00000100</u></td></tr>
<tr><th id="2182">2182</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_MINI_PCI" data-ref="_M/NIC_SRAM_DATA_CFG_MINI_PCI">NIC_SRAM_DATA_CFG_MINI_PCI</dfn>		 0x00001000</u></td></tr>
<tr><th id="2183">2183</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_FIBER_WOL" data-ref="_M/NIC_SRAM_DATA_CFG_FIBER_WOL">NIC_SRAM_DATA_CFG_FIBER_WOL</dfn>		 0x00004000</u></td></tr>
<tr><th id="2184">2184</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_NO_GPIO2" data-ref="_M/NIC_SRAM_DATA_CFG_NO_GPIO2">NIC_SRAM_DATA_CFG_NO_GPIO2</dfn>		 0x00100000</u></td></tr>
<tr><th id="2185">2185</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_APE_ENABLE" data-ref="_M/NIC_SRAM_DATA_CFG_APE_ENABLE">NIC_SRAM_DATA_CFG_APE_ENABLE</dfn>		 0x00200000</u></td></tr>
<tr><th id="2186">2186</th><td></td></tr>
<tr><th id="2187">2187</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_DATA_VER" data-ref="_M/NIC_SRAM_DATA_VER">NIC_SRAM_DATA_VER</dfn>			0x00000b5c</u></td></tr>
<tr><th id="2188">2188</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_VER_SHIFT" data-ref="_M/NIC_SRAM_DATA_VER_SHIFT">NIC_SRAM_DATA_VER_SHIFT</dfn>		 16</u></td></tr>
<tr><th id="2189">2189</th><td></td></tr>
<tr><th id="2190">2190</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_DATA_PHY_ID" data-ref="_M/NIC_SRAM_DATA_PHY_ID">NIC_SRAM_DATA_PHY_ID</dfn>		0x00000b74</u></td></tr>
<tr><th id="2191">2191</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_PHY_ID1_MASK" data-ref="_M/NIC_SRAM_DATA_PHY_ID1_MASK">NIC_SRAM_DATA_PHY_ID1_MASK</dfn>	 0xffff0000</u></td></tr>
<tr><th id="2192">2192</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_PHY_ID2_MASK" data-ref="_M/NIC_SRAM_DATA_PHY_ID2_MASK">NIC_SRAM_DATA_PHY_ID2_MASK</dfn>	 0x0000ffff</u></td></tr>
<tr><th id="2193">2193</th><td></td></tr>
<tr><th id="2194">2194</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_FW_CMD_MBOX" data-ref="_M/NIC_SRAM_FW_CMD_MBOX">NIC_SRAM_FW_CMD_MBOX</dfn>		0x00000b78</u></td></tr>
<tr><th id="2195">2195</th><td><u>#define  <dfn class="macro" id="_M/FWCMD_NICDRV_ALIVE" data-ref="_M/FWCMD_NICDRV_ALIVE">FWCMD_NICDRV_ALIVE</dfn>		 0x00000001</u></td></tr>
<tr><th id="2196">2196</th><td><u>#define  <dfn class="macro" id="_M/FWCMD_NICDRV_PAUSE_FW" data-ref="_M/FWCMD_NICDRV_PAUSE_FW">FWCMD_NICDRV_PAUSE_FW</dfn>		 0x00000002</u></td></tr>
<tr><th id="2197">2197</th><td><u>#define  <dfn class="macro" id="_M/FWCMD_NICDRV_IPV4ADDR_CHG" data-ref="_M/FWCMD_NICDRV_IPV4ADDR_CHG">FWCMD_NICDRV_IPV4ADDR_CHG</dfn>	 0x00000003</u></td></tr>
<tr><th id="2198">2198</th><td><u>#define  <dfn class="macro" id="_M/FWCMD_NICDRV_IPV6ADDR_CHG" data-ref="_M/FWCMD_NICDRV_IPV6ADDR_CHG">FWCMD_NICDRV_IPV6ADDR_CHG</dfn>	 0x00000004</u></td></tr>
<tr><th id="2199">2199</th><td><u>#define  <dfn class="macro" id="_M/FWCMD_NICDRV_FIX_DMAR" data-ref="_M/FWCMD_NICDRV_FIX_DMAR">FWCMD_NICDRV_FIX_DMAR</dfn>		 0x00000005</u></td></tr>
<tr><th id="2200">2200</th><td><u>#define  <dfn class="macro" id="_M/FWCMD_NICDRV_FIX_DMAW" data-ref="_M/FWCMD_NICDRV_FIX_DMAW">FWCMD_NICDRV_FIX_DMAW</dfn>		 0x00000006</u></td></tr>
<tr><th id="2201">2201</th><td><u>#define  <dfn class="macro" id="_M/FWCMD_NICDRV_LINK_UPDATE" data-ref="_M/FWCMD_NICDRV_LINK_UPDATE">FWCMD_NICDRV_LINK_UPDATE</dfn>	 0x0000000c</u></td></tr>
<tr><th id="2202">2202</th><td><u>#define  <dfn class="macro" id="_M/FWCMD_NICDRV_ALIVE2" data-ref="_M/FWCMD_NICDRV_ALIVE2">FWCMD_NICDRV_ALIVE2</dfn>		 0x0000000d</u></td></tr>
<tr><th id="2203">2203</th><td><u>#define  <dfn class="macro" id="_M/FWCMD_NICDRV_ALIVE3" data-ref="_M/FWCMD_NICDRV_ALIVE3">FWCMD_NICDRV_ALIVE3</dfn>		 0x0000000e</u></td></tr>
<tr><th id="2204">2204</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_FW_CMD_LEN_MBOX" data-ref="_M/NIC_SRAM_FW_CMD_LEN_MBOX">NIC_SRAM_FW_CMD_LEN_MBOX</dfn>	0x00000b7c</u></td></tr>
<tr><th id="2205">2205</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_FW_CMD_DATA_MBOX" data-ref="_M/NIC_SRAM_FW_CMD_DATA_MBOX">NIC_SRAM_FW_CMD_DATA_MBOX</dfn>	0x00000b80</u></td></tr>
<tr><th id="2206">2206</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_FW_ASF_STATUS_MBOX" data-ref="_M/NIC_SRAM_FW_ASF_STATUS_MBOX">NIC_SRAM_FW_ASF_STATUS_MBOX</dfn>	0x00000c00</u></td></tr>
<tr><th id="2207">2207</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_FW_DRV_STATE_MBOX" data-ref="_M/NIC_SRAM_FW_DRV_STATE_MBOX">NIC_SRAM_FW_DRV_STATE_MBOX</dfn>	0x00000c04</u></td></tr>
<tr><th id="2208">2208</th><td><u>#define  <dfn class="macro" id="_M/DRV_STATE_START" data-ref="_M/DRV_STATE_START">DRV_STATE_START</dfn>		 0x00000001</u></td></tr>
<tr><th id="2209">2209</th><td><u>#define  <dfn class="macro" id="_M/DRV_STATE_START_DONE" data-ref="_M/DRV_STATE_START_DONE">DRV_STATE_START_DONE</dfn>		 0x80000001</u></td></tr>
<tr><th id="2210">2210</th><td><u>#define  <dfn class="macro" id="_M/DRV_STATE_UNLOAD" data-ref="_M/DRV_STATE_UNLOAD">DRV_STATE_UNLOAD</dfn>		 0x00000002</u></td></tr>
<tr><th id="2211">2211</th><td><u>#define  <dfn class="macro" id="_M/DRV_STATE_UNLOAD_DONE" data-ref="_M/DRV_STATE_UNLOAD_DONE">DRV_STATE_UNLOAD_DONE</dfn>		 0x80000002</u></td></tr>
<tr><th id="2212">2212</th><td><u>#define  <dfn class="macro" id="_M/DRV_STATE_WOL" data-ref="_M/DRV_STATE_WOL">DRV_STATE_WOL</dfn>			 0x00000003</u></td></tr>
<tr><th id="2213">2213</th><td><u>#define  <dfn class="macro" id="_M/DRV_STATE_SUSPEND" data-ref="_M/DRV_STATE_SUSPEND">DRV_STATE_SUSPEND</dfn>		 0x00000004</u></td></tr>
<tr><th id="2214">2214</th><td></td></tr>
<tr><th id="2215">2215</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_FW_RESET_TYPE_MBOX" data-ref="_M/NIC_SRAM_FW_RESET_TYPE_MBOX">NIC_SRAM_FW_RESET_TYPE_MBOX</dfn>	0x00000c08</u></td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_MAC_ADDR_HIGH_MBOX" data-ref="_M/NIC_SRAM_MAC_ADDR_HIGH_MBOX">NIC_SRAM_MAC_ADDR_HIGH_MBOX</dfn>	0x00000c14</u></td></tr>
<tr><th id="2218">2218</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_MAC_ADDR_LOW_MBOX" data-ref="_M/NIC_SRAM_MAC_ADDR_LOW_MBOX">NIC_SRAM_MAC_ADDR_LOW_MBOX</dfn>	0x00000c18</u></td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_WOL_MBOX" data-ref="_M/NIC_SRAM_WOL_MBOX">NIC_SRAM_WOL_MBOX</dfn>		0x00000d30</u></td></tr>
<tr><th id="2221">2221</th><td><u>#define  <dfn class="macro" id="_M/WOL_SIGNATURE" data-ref="_M/WOL_SIGNATURE">WOL_SIGNATURE</dfn>			 0x474c0000</u></td></tr>
<tr><th id="2222">2222</th><td><u>#define  <dfn class="macro" id="_M/WOL_DRV_STATE_SHUTDOWN" data-ref="_M/WOL_DRV_STATE_SHUTDOWN">WOL_DRV_STATE_SHUTDOWN</dfn>		 0x00000001</u></td></tr>
<tr><th id="2223">2223</th><td><u>#define  <dfn class="macro" id="_M/WOL_DRV_WOL" data-ref="_M/WOL_DRV_WOL">WOL_DRV_WOL</dfn>			 0x00000002</u></td></tr>
<tr><th id="2224">2224</th><td><u>#define  <dfn class="macro" id="_M/WOL_SET_MAGIC_PKT" data-ref="_M/WOL_SET_MAGIC_PKT">WOL_SET_MAGIC_PKT</dfn>		 0x00000004</u></td></tr>
<tr><th id="2225">2225</th><td></td></tr>
<tr><th id="2226">2226</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_2" data-ref="_M/NIC_SRAM_DATA_CFG_2">NIC_SRAM_DATA_CFG_2</dfn>		0x00000d38</u></td></tr>
<tr><th id="2227">2227</th><td></td></tr>
<tr><th id="2228">2228</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_2_APD_EN" data-ref="_M/NIC_SRAM_DATA_CFG_2_APD_EN">NIC_SRAM_DATA_CFG_2_APD_EN</dfn>	 0x00004000</u></td></tr>
<tr><th id="2229">2229</th><td><u>#define  <dfn class="macro" id="_M/SHASTA_EXT_LED_MODE_MASK" data-ref="_M/SHASTA_EXT_LED_MODE_MASK">SHASTA_EXT_LED_MODE_MASK</dfn>	 0x00018000</u></td></tr>
<tr><th id="2230">2230</th><td><u>#define  <dfn class="macro" id="_M/SHASTA_EXT_LED_LEGACY" data-ref="_M/SHASTA_EXT_LED_LEGACY">SHASTA_EXT_LED_LEGACY</dfn>		 0x00000000</u></td></tr>
<tr><th id="2231">2231</th><td><u>#define  <dfn class="macro" id="_M/SHASTA_EXT_LED_SHARED" data-ref="_M/SHASTA_EXT_LED_SHARED">SHASTA_EXT_LED_SHARED</dfn>		 0x00008000</u></td></tr>
<tr><th id="2232">2232</th><td><u>#define  <dfn class="macro" id="_M/SHASTA_EXT_LED_MAC" data-ref="_M/SHASTA_EXT_LED_MAC">SHASTA_EXT_LED_MAC</dfn>		 0x00010000</u></td></tr>
<tr><th id="2233">2233</th><td><u>#define  <dfn class="macro" id="_M/SHASTA_EXT_LED_COMBO" data-ref="_M/SHASTA_EXT_LED_COMBO">SHASTA_EXT_LED_COMBO</dfn>		 0x00018000</u></td></tr>
<tr><th id="2234">2234</th><td></td></tr>
<tr><th id="2235">2235</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_3" data-ref="_M/NIC_SRAM_DATA_CFG_3">NIC_SRAM_DATA_CFG_3</dfn>		0x00000d3c</u></td></tr>
<tr><th id="2236">2236</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_ASPM_DEBOUNCE" data-ref="_M/NIC_SRAM_ASPM_DEBOUNCE">NIC_SRAM_ASPM_DEBOUNCE</dfn>		 0x00000002</u></td></tr>
<tr><th id="2237">2237</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_LNK_FLAP_AVOID" data-ref="_M/NIC_SRAM_LNK_FLAP_AVOID">NIC_SRAM_LNK_FLAP_AVOID</dfn>	 0x00400000</u></td></tr>
<tr><th id="2238">2238</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_1G_ON_VAUX_OK" data-ref="_M/NIC_SRAM_1G_ON_VAUX_OK">NIC_SRAM_1G_ON_VAUX_OK</dfn>		 0x00800000</u></td></tr>
<tr><th id="2239">2239</th><td></td></tr>
<tr><th id="2240">2240</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_4" data-ref="_M/NIC_SRAM_DATA_CFG_4">NIC_SRAM_DATA_CFG_4</dfn>		0x00000d60</u></td></tr>
<tr><th id="2241">2241</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_GMII_MODE" data-ref="_M/NIC_SRAM_GMII_MODE">NIC_SRAM_GMII_MODE</dfn>		 0x00000002</u></td></tr>
<tr><th id="2242">2242</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_RGMII_INBAND_DISABLE" data-ref="_M/NIC_SRAM_RGMII_INBAND_DISABLE">NIC_SRAM_RGMII_INBAND_DISABLE</dfn>	 0x00000004</u></td></tr>
<tr><th id="2243">2243</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_RGMII_EXT_IBND_RX_EN" data-ref="_M/NIC_SRAM_RGMII_EXT_IBND_RX_EN">NIC_SRAM_RGMII_EXT_IBND_RX_EN</dfn>	 0x00000008</u></td></tr>
<tr><th id="2244">2244</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_RGMII_EXT_IBND_TX_EN" data-ref="_M/NIC_SRAM_RGMII_EXT_IBND_TX_EN">NIC_SRAM_RGMII_EXT_IBND_TX_EN</dfn>	 0x00000010</u></td></tr>
<tr><th id="2245">2245</th><td></td></tr>
<tr><th id="2246">2246</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_CPMU_STATUS" data-ref="_M/NIC_SRAM_CPMU_STATUS">NIC_SRAM_CPMU_STATUS</dfn>		0x00000e00</u></td></tr>
<tr><th id="2247">2247</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_CPMUSTAT_SIG" data-ref="_M/NIC_SRAM_CPMUSTAT_SIG">NIC_SRAM_CPMUSTAT_SIG</dfn>		0x0000362c</u></td></tr>
<tr><th id="2248">2248</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_CPMUSTAT_SIG_MSK" data-ref="_M/NIC_SRAM_CPMUSTAT_SIG_MSK">NIC_SRAM_CPMUSTAT_SIG_MSK</dfn>	0x0000ffff</u></td></tr>
<tr><th id="2249">2249</th><td></td></tr>
<tr><th id="2250">2250</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_DATA_CFG_5" data-ref="_M/NIC_SRAM_DATA_CFG_5">NIC_SRAM_DATA_CFG_5</dfn>		0x00000e0c</u></td></tr>
<tr><th id="2251">2251</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DISABLE_1G_HALF_ADV" data-ref="_M/NIC_SRAM_DISABLE_1G_HALF_ADV">NIC_SRAM_DISABLE_1G_HALF_ADV</dfn>	0x00000002</u></td></tr>
<tr><th id="2252">2252</th><td></td></tr>
<tr><th id="2253">2253</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_RX_MINI_BUFFER_DESC" data-ref="_M/NIC_SRAM_RX_MINI_BUFFER_DESC">NIC_SRAM_RX_MINI_BUFFER_DESC</dfn>	0x00001000</u></td></tr>
<tr><th id="2254">2254</th><td></td></tr>
<tr><th id="2255">2255</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_DMA_DESC_POOL_BASE" data-ref="_M/NIC_SRAM_DMA_DESC_POOL_BASE">NIC_SRAM_DMA_DESC_POOL_BASE</dfn>	0x00002000</u></td></tr>
<tr><th id="2256">2256</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_DMA_DESC_POOL_SIZE" data-ref="_M/NIC_SRAM_DMA_DESC_POOL_SIZE">NIC_SRAM_DMA_DESC_POOL_SIZE</dfn>	 0x00002000</u></td></tr>
<tr><th id="2257">2257</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_TX_BUFFER_DESC" data-ref="_M/NIC_SRAM_TX_BUFFER_DESC">NIC_SRAM_TX_BUFFER_DESC</dfn>		0x00004000 /* 512 entries */</u></td></tr>
<tr><th id="2258">2258</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_RX_BUFFER_DESC" data-ref="_M/NIC_SRAM_RX_BUFFER_DESC">NIC_SRAM_RX_BUFFER_DESC</dfn>		0x00006000 /* 256 entries */</u></td></tr>
<tr><th id="2259">2259</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_RX_JUMBO_BUFFER_DESC" data-ref="_M/NIC_SRAM_RX_JUMBO_BUFFER_DESC">NIC_SRAM_RX_JUMBO_BUFFER_DESC</dfn>	0x00007000 /* 256 entries */</u></td></tr>
<tr><th id="2260">2260</th><td><u>#define <dfn class="macro" id="_M/NIC_SRAM_MBUF_POOL_BASE" data-ref="_M/NIC_SRAM_MBUF_POOL_BASE">NIC_SRAM_MBUF_POOL_BASE</dfn>		0x00008000</u></td></tr>
<tr><th id="2261">2261</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_MBUF_POOL_SIZE96" data-ref="_M/NIC_SRAM_MBUF_POOL_SIZE96">NIC_SRAM_MBUF_POOL_SIZE96</dfn>	 0x00018000</u></td></tr>
<tr><th id="2262">2262</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_MBUF_POOL_SIZE64" data-ref="_M/NIC_SRAM_MBUF_POOL_SIZE64">NIC_SRAM_MBUF_POOL_SIZE64</dfn>	 0x00010000</u></td></tr>
<tr><th id="2263">2263</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_MBUF_POOL_BASE5705" data-ref="_M/NIC_SRAM_MBUF_POOL_BASE5705">NIC_SRAM_MBUF_POOL_BASE5705</dfn>	0x00010000</u></td></tr>
<tr><th id="2264">2264</th><td><u>#define  <dfn class="macro" id="_M/NIC_SRAM_MBUF_POOL_SIZE5705" data-ref="_M/NIC_SRAM_MBUF_POOL_SIZE5705">NIC_SRAM_MBUF_POOL_SIZE5705</dfn>	0x0000e000</u></td></tr>
<tr><th id="2265">2265</th><td></td></tr>
<tr><th id="2266">2266</th><td><u>#define <dfn class="macro" id="_M/TG3_SRAM_RXCPU_SCRATCH_BASE_57766" data-ref="_M/TG3_SRAM_RXCPU_SCRATCH_BASE_57766">TG3_SRAM_RXCPU_SCRATCH_BASE_57766</dfn>	0x00030000</u></td></tr>
<tr><th id="2267">2267</th><td><u>#define  <dfn class="macro" id="_M/TG3_SRAM_RXCPU_SCRATCH_SIZE_57766" data-ref="_M/TG3_SRAM_RXCPU_SCRATCH_SIZE_57766">TG3_SRAM_RXCPU_SCRATCH_SIZE_57766</dfn>	 0x00010000</u></td></tr>
<tr><th id="2268">2268</th><td><u>#define <dfn class="macro" id="_M/TG3_57766_FW_BASE_ADDR" data-ref="_M/TG3_57766_FW_BASE_ADDR">TG3_57766_FW_BASE_ADDR</dfn>			0x00030000</u></td></tr>
<tr><th id="2269">2269</th><td><u>#define <dfn class="macro" id="_M/TG3_57766_FW_HANDSHAKE" data-ref="_M/TG3_57766_FW_HANDSHAKE">TG3_57766_FW_HANDSHAKE</dfn>			0x0003fccc</u></td></tr>
<tr><th id="2270">2270</th><td><u>#define <dfn class="macro" id="_M/TG3_SBROM_IN_SERVICE_LOOP" data-ref="_M/TG3_SBROM_IN_SERVICE_LOOP">TG3_SBROM_IN_SERVICE_LOOP</dfn>		0x51</u></td></tr>
<tr><th id="2271">2271</th><td></td></tr>
<tr><th id="2272">2272</th><td><u>#define <dfn class="macro" id="_M/TG3_SRAM_RX_STD_BDCACHE_SIZE_5700" data-ref="_M/TG3_SRAM_RX_STD_BDCACHE_SIZE_5700">TG3_SRAM_RX_STD_BDCACHE_SIZE_5700</dfn>	128</u></td></tr>
<tr><th id="2273">2273</th><td><u>#define <dfn class="macro" id="_M/TG3_SRAM_RX_STD_BDCACHE_SIZE_5755" data-ref="_M/TG3_SRAM_RX_STD_BDCACHE_SIZE_5755">TG3_SRAM_RX_STD_BDCACHE_SIZE_5755</dfn>	64</u></td></tr>
<tr><th id="2274">2274</th><td><u>#define <dfn class="macro" id="_M/TG3_SRAM_RX_STD_BDCACHE_SIZE_5906" data-ref="_M/TG3_SRAM_RX_STD_BDCACHE_SIZE_5906">TG3_SRAM_RX_STD_BDCACHE_SIZE_5906</dfn>	32</u></td></tr>
<tr><th id="2275">2275</th><td></td></tr>
<tr><th id="2276">2276</th><td><u>#define <dfn class="macro" id="_M/TG3_SRAM_RX_JMB_BDCACHE_SIZE_5700" data-ref="_M/TG3_SRAM_RX_JMB_BDCACHE_SIZE_5700">TG3_SRAM_RX_JMB_BDCACHE_SIZE_5700</dfn>	64</u></td></tr>
<tr><th id="2277">2277</th><td><u>#define <dfn class="macro" id="_M/TG3_SRAM_RX_JMB_BDCACHE_SIZE_5717" data-ref="_M/TG3_SRAM_RX_JMB_BDCACHE_SIZE_5717">TG3_SRAM_RX_JMB_BDCACHE_SIZE_5717</dfn>	16</u></td></tr>
<tr><th id="2278">2278</th><td></td></tr>
<tr><th id="2279">2279</th><td></td></tr>
<tr><th id="2280">2280</th><td><i>/* Currently this is fixed. */</i></td></tr>
<tr><th id="2281">2281</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_MII_ADDR" data-ref="_M/TG3_PHY_MII_ADDR">TG3_PHY_MII_ADDR</dfn>		0x01</u></td></tr>
<tr><th id="2282">2282</th><td></td></tr>
<tr><th id="2283">2283</th><td></td></tr>
<tr><th id="2284">2284</th><td><i>/*** Tigon3 specific PHY MII registers. ***/</i></td></tr>
<tr><th id="2285">2285</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MMD_CTRL" data-ref="_M/MII_TG3_MMD_CTRL">MII_TG3_MMD_CTRL</dfn>		0x0d /* MMD Access Control register */</u></td></tr>
<tr><th id="2286">2286</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MMD_CTRL_DATA_NOINC" data-ref="_M/MII_TG3_MMD_CTRL_DATA_NOINC">MII_TG3_MMD_CTRL_DATA_NOINC</dfn>	0x4000</u></td></tr>
<tr><th id="2287">2287</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MMD_ADDRESS" data-ref="_M/MII_TG3_MMD_ADDRESS">MII_TG3_MMD_ADDRESS</dfn>		0x0e /* MMD Address Data register */</u></td></tr>
<tr><th id="2288">2288</th><td></td></tr>
<tr><th id="2289">2289</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_EXT_CTRL" data-ref="_M/MII_TG3_EXT_CTRL">MII_TG3_EXT_CTRL</dfn>		0x10 /* Extended control register */</u></td></tr>
<tr><th id="2290">2290</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_EXT_CTRL_FIFO_ELASTIC" data-ref="_M/MII_TG3_EXT_CTRL_FIFO_ELASTIC">MII_TG3_EXT_CTRL_FIFO_ELASTIC</dfn>	0x0001</u></td></tr>
<tr><th id="2291">2291</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_EXT_CTRL_LNK3_LED_MODE" data-ref="_M/MII_TG3_EXT_CTRL_LNK3_LED_MODE">MII_TG3_EXT_CTRL_LNK3_LED_MODE</dfn>	0x0002</u></td></tr>
<tr><th id="2292">2292</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_EXT_CTRL_FORCE_LED_OFF" data-ref="_M/MII_TG3_EXT_CTRL_FORCE_LED_OFF">MII_TG3_EXT_CTRL_FORCE_LED_OFF</dfn>	0x0008</u></td></tr>
<tr><th id="2293">2293</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_EXT_CTRL_TBI" data-ref="_M/MII_TG3_EXT_CTRL_TBI">MII_TG3_EXT_CTRL_TBI</dfn>		0x8000</u></td></tr>
<tr><th id="2294">2294</th><td></td></tr>
<tr><th id="2295">2295</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_EXT_STAT" data-ref="_M/MII_TG3_EXT_STAT">MII_TG3_EXT_STAT</dfn>		0x11 /* Extended status register */</u></td></tr>
<tr><th id="2296">2296</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_EXT_STAT_MDIX" data-ref="_M/MII_TG3_EXT_STAT_MDIX">MII_TG3_EXT_STAT_MDIX</dfn>		0x2000</u></td></tr>
<tr><th id="2297">2297</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_EXT_STAT_LPASS" data-ref="_M/MII_TG3_EXT_STAT_LPASS">MII_TG3_EXT_STAT_LPASS</dfn>		0x0100</u></td></tr>
<tr><th id="2298">2298</th><td></td></tr>
<tr><th id="2299">2299</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_RXR_COUNTERS" data-ref="_M/MII_TG3_RXR_COUNTERS">MII_TG3_RXR_COUNTERS</dfn>		0x14 /* Local/Remote Receiver Counts */</u></td></tr>
<tr><th id="2300">2300</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_RW_PORT" data-ref="_M/MII_TG3_DSP_RW_PORT">MII_TG3_DSP_RW_PORT</dfn>		0x15 /* DSP coefficient read/write port */</u></td></tr>
<tr><th id="2301">2301</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_CONTROL" data-ref="_M/MII_TG3_DSP_CONTROL">MII_TG3_DSP_CONTROL</dfn>		0x16 /* DSP control register */</u></td></tr>
<tr><th id="2302">2302</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_ADDRESS" data-ref="_M/MII_TG3_DSP_ADDRESS">MII_TG3_DSP_ADDRESS</dfn>		0x17 /* DSP address register */</u></td></tr>
<tr><th id="2303">2303</th><td></td></tr>
<tr><th id="2304">2304</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_TAP1" data-ref="_M/MII_TG3_DSP_TAP1">MII_TG3_DSP_TAP1</dfn>		0x0001</u></td></tr>
<tr><th id="2305">2305</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_DSP_TAP1_AGCTGT_DFLT" data-ref="_M/MII_TG3_DSP_TAP1_AGCTGT_DFLT">MII_TG3_DSP_TAP1_AGCTGT_DFLT</dfn>	0x0007</u></td></tr>
<tr><th id="2306">2306</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_TAP26" data-ref="_M/MII_TG3_DSP_TAP26">MII_TG3_DSP_TAP26</dfn>		0x001a</u></td></tr>
<tr><th id="2307">2307</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_DSP_TAP26_ALNOKO" data-ref="_M/MII_TG3_DSP_TAP26_ALNOKO">MII_TG3_DSP_TAP26_ALNOKO</dfn>	0x0001</u></td></tr>
<tr><th id="2308">2308</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_DSP_TAP26_RMRXSTO" data-ref="_M/MII_TG3_DSP_TAP26_RMRXSTO">MII_TG3_DSP_TAP26_RMRXSTO</dfn>	0x0002</u></td></tr>
<tr><th id="2309">2309</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_DSP_TAP26_OPCSINPT" data-ref="_M/MII_TG3_DSP_TAP26_OPCSINPT">MII_TG3_DSP_TAP26_OPCSINPT</dfn>	0x0004</u></td></tr>
<tr><th id="2310">2310</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_AADJ1CH0" data-ref="_M/MII_TG3_DSP_AADJ1CH0">MII_TG3_DSP_AADJ1CH0</dfn>		0x001f</u></td></tr>
<tr><th id="2311">2311</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_CH34TP2" data-ref="_M/MII_TG3_DSP_CH34TP2">MII_TG3_DSP_CH34TP2</dfn>		0x4022</u></td></tr>
<tr><th id="2312">2312</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_CH34TP2_HIBW01" data-ref="_M/MII_TG3_DSP_CH34TP2_HIBW01">MII_TG3_DSP_CH34TP2_HIBW01</dfn>	0x01ff</u></td></tr>
<tr><th id="2313">2313</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_AADJ1CH3" data-ref="_M/MII_TG3_DSP_AADJ1CH3">MII_TG3_DSP_AADJ1CH3</dfn>		0x601f</u></td></tr>
<tr><th id="2314">2314</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_DSP_AADJ1CH3_ADCCKADJ" data-ref="_M/MII_TG3_DSP_AADJ1CH3_ADCCKADJ">MII_TG3_DSP_AADJ1CH3_ADCCKADJ</dfn>	0x0002</u></td></tr>
<tr><th id="2315">2315</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_EXP1_INT_STAT" data-ref="_M/MII_TG3_DSP_EXP1_INT_STAT">MII_TG3_DSP_EXP1_INT_STAT</dfn>	0x0f01</u></td></tr>
<tr><th id="2316">2316</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_EXP8" data-ref="_M/MII_TG3_DSP_EXP8">MII_TG3_DSP_EXP8</dfn>		0x0f08</u></td></tr>
<tr><th id="2317">2317</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_DSP_EXP8_REJ2MHz" data-ref="_M/MII_TG3_DSP_EXP8_REJ2MHz">MII_TG3_DSP_EXP8_REJ2MHz</dfn>	0x0001</u></td></tr>
<tr><th id="2318">2318</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_DSP_EXP8_AEDW" data-ref="_M/MII_TG3_DSP_EXP8_AEDW">MII_TG3_DSP_EXP8_AEDW</dfn>		0x0200</u></td></tr>
<tr><th id="2319">2319</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_EXP75" data-ref="_M/MII_TG3_DSP_EXP75">MII_TG3_DSP_EXP75</dfn>		0x0f75</u></td></tr>
<tr><th id="2320">2320</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_EXP96" data-ref="_M/MII_TG3_DSP_EXP96">MII_TG3_DSP_EXP96</dfn>		0x0f96</u></td></tr>
<tr><th id="2321">2321</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_DSP_EXP97" data-ref="_M/MII_TG3_DSP_EXP97">MII_TG3_DSP_EXP97</dfn>		0x0f97</u></td></tr>
<tr><th id="2322">2322</th><td></td></tr>
<tr><th id="2323">2323</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_CTRL" data-ref="_M/MII_TG3_AUX_CTRL">MII_TG3_AUX_CTRL</dfn>		0x18 /* auxiliary control register */</u></td></tr>
<tr><th id="2324">2324</th><td></td></tr>
<tr><th id="2325">2325</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_SHDWSEL_AUXCTL" data-ref="_M/MII_TG3_AUXCTL_SHDWSEL_AUXCTL">MII_TG3_AUXCTL_SHDWSEL_AUXCTL</dfn>	0x0000</u></td></tr>
<tr><th id="2326">2326</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_ACTL_TX_6DB" data-ref="_M/MII_TG3_AUXCTL_ACTL_TX_6DB">MII_TG3_AUXCTL_ACTL_TX_6DB</dfn>	0x0400</u></td></tr>
<tr><th id="2327">2327</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_ACTL_SMDSP_ENA" data-ref="_M/MII_TG3_AUXCTL_ACTL_SMDSP_ENA">MII_TG3_AUXCTL_ACTL_SMDSP_ENA</dfn>	0x0800</u></td></tr>
<tr><th id="2328">2328</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_ACTL_EXTPKTLEN" data-ref="_M/MII_TG3_AUXCTL_ACTL_EXTPKTLEN">MII_TG3_AUXCTL_ACTL_EXTPKTLEN</dfn>	0x4000</u></td></tr>
<tr><th id="2329">2329</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_ACTL_EXTLOOPBK" data-ref="_M/MII_TG3_AUXCTL_ACTL_EXTLOOPBK">MII_TG3_AUXCTL_ACTL_EXTLOOPBK</dfn>	0x8000</u></td></tr>
<tr><th id="2330">2330</th><td></td></tr>
<tr><th id="2331">2331</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_SHDWSEL_PWRCTL" data-ref="_M/MII_TG3_AUXCTL_SHDWSEL_PWRCTL">MII_TG3_AUXCTL_SHDWSEL_PWRCTL</dfn>	0x0002</u></td></tr>
<tr><th id="2332">2332</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_PCTL_WOL_EN" data-ref="_M/MII_TG3_AUXCTL_PCTL_WOL_EN">MII_TG3_AUXCTL_PCTL_WOL_EN</dfn>	0x0008</u></td></tr>
<tr><th id="2333">2333</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_PCTL_100TX_LPWR" data-ref="_M/MII_TG3_AUXCTL_PCTL_100TX_LPWR">MII_TG3_AUXCTL_PCTL_100TX_LPWR</dfn>	0x0010</u></td></tr>
<tr><th id="2334">2334</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_PCTL_SPR_ISOLATE" data-ref="_M/MII_TG3_AUXCTL_PCTL_SPR_ISOLATE">MII_TG3_AUXCTL_PCTL_SPR_ISOLATE</dfn>	0x0020</u></td></tr>
<tr><th id="2335">2335</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_PCTL_CL_AB_TXDAC" data-ref="_M/MII_TG3_AUXCTL_PCTL_CL_AB_TXDAC">MII_TG3_AUXCTL_PCTL_CL_AB_TXDAC</dfn>	0x0040</u></td></tr>
<tr><th id="2336">2336</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_PCTL_VREG_11V" data-ref="_M/MII_TG3_AUXCTL_PCTL_VREG_11V">MII_TG3_AUXCTL_PCTL_VREG_11V</dfn>	0x0180</u></td></tr>
<tr><th id="2337">2337</th><td></td></tr>
<tr><th id="2338">2338</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_SHDWSEL_MISCTEST" data-ref="_M/MII_TG3_AUXCTL_SHDWSEL_MISCTEST">MII_TG3_AUXCTL_SHDWSEL_MISCTEST</dfn>	0x0004</u></td></tr>
<tr><th id="2339">2339</th><td></td></tr>
<tr><th id="2340">2340</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_SHDWSEL_MISC" data-ref="_M/MII_TG3_AUXCTL_SHDWSEL_MISC">MII_TG3_AUXCTL_SHDWSEL_MISC</dfn>	0x0007</u></td></tr>
<tr><th id="2341">2341</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_MISC_WIRESPD_EN" data-ref="_M/MII_TG3_AUXCTL_MISC_WIRESPD_EN">MII_TG3_AUXCTL_MISC_WIRESPD_EN</dfn>	0x0010</u></td></tr>
<tr><th id="2342">2342</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_MISC_FORCE_AMDIX" data-ref="_M/MII_TG3_AUXCTL_MISC_FORCE_AMDIX">MII_TG3_AUXCTL_MISC_FORCE_AMDIX</dfn>	0x0200</u></td></tr>
<tr><th id="2343">2343</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_MISC_RDSEL_SHIFT" data-ref="_M/MII_TG3_AUXCTL_MISC_RDSEL_SHIFT">MII_TG3_AUXCTL_MISC_RDSEL_SHIFT</dfn>	12</u></td></tr>
<tr><th id="2344">2344</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUXCTL_MISC_WREN" data-ref="_M/MII_TG3_AUXCTL_MISC_WREN">MII_TG3_AUXCTL_MISC_WREN</dfn>	0x8000</u></td></tr>
<tr><th id="2345">2345</th><td></td></tr>
<tr><th id="2346">2346</th><td></td></tr>
<tr><th id="2347">2347</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_STAT" data-ref="_M/MII_TG3_AUX_STAT">MII_TG3_AUX_STAT</dfn>		0x19 /* auxiliary status register */</u></td></tr>
<tr><th id="2348">2348</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_STAT_LPASS" data-ref="_M/MII_TG3_AUX_STAT_LPASS">MII_TG3_AUX_STAT_LPASS</dfn>		0x0004</u></td></tr>
<tr><th id="2349">2349</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_STAT_SPDMASK" data-ref="_M/MII_TG3_AUX_STAT_SPDMASK">MII_TG3_AUX_STAT_SPDMASK</dfn>	0x0700</u></td></tr>
<tr><th id="2350">2350</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_STAT_10HALF" data-ref="_M/MII_TG3_AUX_STAT_10HALF">MII_TG3_AUX_STAT_10HALF</dfn>		0x0100</u></td></tr>
<tr><th id="2351">2351</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_STAT_10FULL" data-ref="_M/MII_TG3_AUX_STAT_10FULL">MII_TG3_AUX_STAT_10FULL</dfn>		0x0200</u></td></tr>
<tr><th id="2352">2352</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_STAT_100HALF" data-ref="_M/MII_TG3_AUX_STAT_100HALF">MII_TG3_AUX_STAT_100HALF</dfn>	0x0300</u></td></tr>
<tr><th id="2353">2353</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_STAT_100_4" data-ref="_M/MII_TG3_AUX_STAT_100_4">MII_TG3_AUX_STAT_100_4</dfn>		0x0400</u></td></tr>
<tr><th id="2354">2354</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_STAT_100FULL" data-ref="_M/MII_TG3_AUX_STAT_100FULL">MII_TG3_AUX_STAT_100FULL</dfn>	0x0500</u></td></tr>
<tr><th id="2355">2355</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_STAT_1000HALF" data-ref="_M/MII_TG3_AUX_STAT_1000HALF">MII_TG3_AUX_STAT_1000HALF</dfn>	0x0600</u></td></tr>
<tr><th id="2356">2356</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_STAT_1000FULL" data-ref="_M/MII_TG3_AUX_STAT_1000FULL">MII_TG3_AUX_STAT_1000FULL</dfn>	0x0700</u></td></tr>
<tr><th id="2357">2357</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_STAT_100" data-ref="_M/MII_TG3_AUX_STAT_100">MII_TG3_AUX_STAT_100</dfn>		0x0008</u></td></tr>
<tr><th id="2358">2358</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_AUX_STAT_FULL" data-ref="_M/MII_TG3_AUX_STAT_FULL">MII_TG3_AUX_STAT_FULL</dfn>		0x0001</u></td></tr>
<tr><th id="2359">2359</th><td></td></tr>
<tr><th id="2360">2360</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_ISTAT" data-ref="_M/MII_TG3_ISTAT">MII_TG3_ISTAT</dfn>			0x1a /* IRQ status register */</u></td></tr>
<tr><th id="2361">2361</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_IMASK" data-ref="_M/MII_TG3_IMASK">MII_TG3_IMASK</dfn>			0x1b /* IRQ mask register */</u></td></tr>
<tr><th id="2362">2362</th><td></td></tr>
<tr><th id="2363">2363</th><td><i>/* ISTAT/IMASK event bits */</i></td></tr>
<tr><th id="2364">2364</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_INT_LINKCHG" data-ref="_M/MII_TG3_INT_LINKCHG">MII_TG3_INT_LINKCHG</dfn>		0x0002</u></td></tr>
<tr><th id="2365">2365</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_INT_SPEEDCHG" data-ref="_M/MII_TG3_INT_SPEEDCHG">MII_TG3_INT_SPEEDCHG</dfn>		0x0004</u></td></tr>
<tr><th id="2366">2366</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_INT_DUPLEXCHG" data-ref="_M/MII_TG3_INT_DUPLEXCHG">MII_TG3_INT_DUPLEXCHG</dfn>		0x0008</u></td></tr>
<tr><th id="2367">2367</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_INT_ANEG_PAGE_RX" data-ref="_M/MII_TG3_INT_ANEG_PAGE_RX">MII_TG3_INT_ANEG_PAGE_RX</dfn>	0x0400</u></td></tr>
<tr><th id="2368">2368</th><td></td></tr>
<tr><th id="2369">2369</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MISC_SHDW" data-ref="_M/MII_TG3_MISC_SHDW">MII_TG3_MISC_SHDW</dfn>		0x1c</u></td></tr>
<tr><th id="2370">2370</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MISC_SHDW_WREN" data-ref="_M/MII_TG3_MISC_SHDW_WREN">MII_TG3_MISC_SHDW_WREN</dfn>		0x8000</u></td></tr>
<tr><th id="2371">2371</th><td></td></tr>
<tr><th id="2372">2372</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MISC_SHDW_APD_WKTM_84MS" data-ref="_M/MII_TG3_MISC_SHDW_APD_WKTM_84MS">MII_TG3_MISC_SHDW_APD_WKTM_84MS</dfn>	0x0001</u></td></tr>
<tr><th id="2373">2373</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MISC_SHDW_APD_ENABLE" data-ref="_M/MII_TG3_MISC_SHDW_APD_ENABLE">MII_TG3_MISC_SHDW_APD_ENABLE</dfn>	0x0020</u></td></tr>
<tr><th id="2374">2374</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MISC_SHDW_APD_SEL" data-ref="_M/MII_TG3_MISC_SHDW_APD_SEL">MII_TG3_MISC_SHDW_APD_SEL</dfn>	0x2800</u></td></tr>
<tr><th id="2375">2375</th><td></td></tr>
<tr><th id="2376">2376</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MISC_SHDW_SCR5_C125OE" data-ref="_M/MII_TG3_MISC_SHDW_SCR5_C125OE">MII_TG3_MISC_SHDW_SCR5_C125OE</dfn>	0x0001</u></td></tr>
<tr><th id="2377">2377</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MISC_SHDW_SCR5_DLLAPD" data-ref="_M/MII_TG3_MISC_SHDW_SCR5_DLLAPD">MII_TG3_MISC_SHDW_SCR5_DLLAPD</dfn>	0x0002</u></td></tr>
<tr><th id="2378">2378</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MISC_SHDW_SCR5_SDTL" data-ref="_M/MII_TG3_MISC_SHDW_SCR5_SDTL">MII_TG3_MISC_SHDW_SCR5_SDTL</dfn>	0x0004</u></td></tr>
<tr><th id="2379">2379</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MISC_SHDW_SCR5_DLPTLM" data-ref="_M/MII_TG3_MISC_SHDW_SCR5_DLPTLM">MII_TG3_MISC_SHDW_SCR5_DLPTLM</dfn>	0x0008</u></td></tr>
<tr><th id="2380">2380</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MISC_SHDW_SCR5_LPED" data-ref="_M/MII_TG3_MISC_SHDW_SCR5_LPED">MII_TG3_MISC_SHDW_SCR5_LPED</dfn>	0x0010</u></td></tr>
<tr><th id="2381">2381</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_MISC_SHDW_SCR5_SEL" data-ref="_M/MII_TG3_MISC_SHDW_SCR5_SEL">MII_TG3_MISC_SHDW_SCR5_SEL</dfn>	0x1400</u></td></tr>
<tr><th id="2382">2382</th><td></td></tr>
<tr><th id="2383">2383</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_TEST1" data-ref="_M/MII_TG3_TEST1">MII_TG3_TEST1</dfn>			0x1e</u></td></tr>
<tr><th id="2384">2384</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_TEST1_TRIM_EN" data-ref="_M/MII_TG3_TEST1_TRIM_EN">MII_TG3_TEST1_TRIM_EN</dfn>		0x0010</u></td></tr>
<tr><th id="2385">2385</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_TEST1_CRC_EN" data-ref="_M/MII_TG3_TEST1_CRC_EN">MII_TG3_TEST1_CRC_EN</dfn>		0x8000</u></td></tr>
<tr><th id="2386">2386</th><td></td></tr>
<tr><th id="2387">2387</th><td><i>/* Clause 45 expansion registers */</i></td></tr>
<tr><th id="2388">2388</th><td><u>#define <dfn class="macro" id="_M/TG3_CL45_D7_EEERES_STAT" data-ref="_M/TG3_CL45_D7_EEERES_STAT">TG3_CL45_D7_EEERES_STAT</dfn>		0x803e</u></td></tr>
<tr><th id="2389">2389</th><td><u>#define <dfn class="macro" id="_M/TG3_CL45_D7_EEERES_STAT_LP_100TX" data-ref="_M/TG3_CL45_D7_EEERES_STAT_LP_100TX">TG3_CL45_D7_EEERES_STAT_LP_100TX</dfn>	0x0002</u></td></tr>
<tr><th id="2390">2390</th><td><u>#define <dfn class="macro" id="_M/TG3_CL45_D7_EEERES_STAT_LP_1000T" data-ref="_M/TG3_CL45_D7_EEERES_STAT_LP_1000T">TG3_CL45_D7_EEERES_STAT_LP_1000T</dfn>	0x0004</u></td></tr>
<tr><th id="2391">2391</th><td></td></tr>
<tr><th id="2392">2392</th><td></td></tr>
<tr><th id="2393">2393</th><td><i>/* Fast Ethernet Tranceiver definitions */</i></td></tr>
<tr><th id="2394">2394</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_FET_PTEST" data-ref="_M/MII_TG3_FET_PTEST">MII_TG3_FET_PTEST</dfn>		0x17</u></td></tr>
<tr><th id="2395">2395</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_FET_PTEST_TRIM_SEL" data-ref="_M/MII_TG3_FET_PTEST_TRIM_SEL">MII_TG3_FET_PTEST_TRIM_SEL</dfn>	0x0010</u></td></tr>
<tr><th id="2396">2396</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_FET_PTEST_TRIM_2" data-ref="_M/MII_TG3_FET_PTEST_TRIM_2">MII_TG3_FET_PTEST_TRIM_2</dfn>	0x0002</u></td></tr>
<tr><th id="2397">2397</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_FET_PTEST_FRC_TX_LINK" data-ref="_M/MII_TG3_FET_PTEST_FRC_TX_LINK">MII_TG3_FET_PTEST_FRC_TX_LINK</dfn>	0x1000</u></td></tr>
<tr><th id="2398">2398</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_FET_PTEST_FRC_TX_LOCK" data-ref="_M/MII_TG3_FET_PTEST_FRC_TX_LOCK">MII_TG3_FET_PTEST_FRC_TX_LOCK</dfn>	0x0800</u></td></tr>
<tr><th id="2399">2399</th><td></td></tr>
<tr><th id="2400">2400</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_FET_GEN_STAT" data-ref="_M/MII_TG3_FET_GEN_STAT">MII_TG3_FET_GEN_STAT</dfn>		0x1c</u></td></tr>
<tr><th id="2401">2401</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_FET_GEN_STAT_MDIXSTAT" data-ref="_M/MII_TG3_FET_GEN_STAT_MDIXSTAT">MII_TG3_FET_GEN_STAT_MDIXSTAT</dfn>	0x2000</u></td></tr>
<tr><th id="2402">2402</th><td></td></tr>
<tr><th id="2403">2403</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_FET_TEST" data-ref="_M/MII_TG3_FET_TEST">MII_TG3_FET_TEST</dfn>		0x1f</u></td></tr>
<tr><th id="2404">2404</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_FET_SHADOW_EN" data-ref="_M/MII_TG3_FET_SHADOW_EN">MII_TG3_FET_SHADOW_EN</dfn>		0x0080</u></td></tr>
<tr><th id="2405">2405</th><td></td></tr>
<tr><th id="2406">2406</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_FET_SHDW_MISCCTRL" data-ref="_M/MII_TG3_FET_SHDW_MISCCTRL">MII_TG3_FET_SHDW_MISCCTRL</dfn>	0x10</u></td></tr>
<tr><th id="2407">2407</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_FET_SHDW_MISCCTRL_MDIX" data-ref="_M/MII_TG3_FET_SHDW_MISCCTRL_MDIX">MII_TG3_FET_SHDW_MISCCTRL_MDIX</dfn>	0x4000</u></td></tr>
<tr><th id="2408">2408</th><td></td></tr>
<tr><th id="2409">2409</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_FET_SHDW_AUXMODE4" data-ref="_M/MII_TG3_FET_SHDW_AUXMODE4">MII_TG3_FET_SHDW_AUXMODE4</dfn>	0x1a</u></td></tr>
<tr><th id="2410">2410</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_FET_SHDW_AUXMODE4_SBPD" data-ref="_M/MII_TG3_FET_SHDW_AUXMODE4_SBPD">MII_TG3_FET_SHDW_AUXMODE4_SBPD</dfn>	0x0008</u></td></tr>
<tr><th id="2411">2411</th><td></td></tr>
<tr><th id="2412">2412</th><td><u>#define <dfn class="macro" id="_M/MII_TG3_FET_SHDW_AUXSTAT2" data-ref="_M/MII_TG3_FET_SHDW_AUXSTAT2">MII_TG3_FET_SHDW_AUXSTAT2</dfn>	0x1b</u></td></tr>
<tr><th id="2413">2413</th><td><u>#define  <dfn class="macro" id="_M/MII_TG3_FET_SHDW_AUXSTAT2_APD" data-ref="_M/MII_TG3_FET_SHDW_AUXSTAT2_APD">MII_TG3_FET_SHDW_AUXSTAT2_APD</dfn>	0x0020</u></td></tr>
<tr><th id="2414">2414</th><td></td></tr>
<tr><th id="2415">2415</th><td><i>/* Serdes PHY Register Definitions */</i></td></tr>
<tr><th id="2416">2416</th><td><u>#define <dfn class="macro" id="_M/SERDES_TG3_1000X_STATUS" data-ref="_M/SERDES_TG3_1000X_STATUS">SERDES_TG3_1000X_STATUS</dfn>		0x14</u></td></tr>
<tr><th id="2417">2417</th><td><u>#define  <dfn class="macro" id="_M/SERDES_TG3_SGMII_MODE" data-ref="_M/SERDES_TG3_SGMII_MODE">SERDES_TG3_SGMII_MODE</dfn>		 0x0001</u></td></tr>
<tr><th id="2418">2418</th><td><u>#define  <dfn class="macro" id="_M/SERDES_TG3_LINK_UP" data-ref="_M/SERDES_TG3_LINK_UP">SERDES_TG3_LINK_UP</dfn>		 0x0002</u></td></tr>
<tr><th id="2419">2419</th><td><u>#define  <dfn class="macro" id="_M/SERDES_TG3_FULL_DUPLEX" data-ref="_M/SERDES_TG3_FULL_DUPLEX">SERDES_TG3_FULL_DUPLEX</dfn>		 0x0004</u></td></tr>
<tr><th id="2420">2420</th><td><u>#define  <dfn class="macro" id="_M/SERDES_TG3_SPEED_100" data-ref="_M/SERDES_TG3_SPEED_100">SERDES_TG3_SPEED_100</dfn>		 0x0008</u></td></tr>
<tr><th id="2421">2421</th><td><u>#define  <dfn class="macro" id="_M/SERDES_TG3_SPEED_1000" data-ref="_M/SERDES_TG3_SPEED_1000">SERDES_TG3_SPEED_1000</dfn>		 0x0010</u></td></tr>
<tr><th id="2422">2422</th><td></td></tr>
<tr><th id="2423">2423</th><td><i>/* APE registers.  Accessible through BAR1 */</i></td></tr>
<tr><th id="2424">2424</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_GPIO_MSG" data-ref="_M/TG3_APE_GPIO_MSG">TG3_APE_GPIO_MSG</dfn>		0x0008</u></td></tr>
<tr><th id="2425">2425</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_GPIO_MSG_SHIFT" data-ref="_M/TG3_APE_GPIO_MSG_SHIFT">TG3_APE_GPIO_MSG_SHIFT</dfn>		4</u></td></tr>
<tr><th id="2426">2426</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_EVENT" data-ref="_M/TG3_APE_EVENT">TG3_APE_EVENT</dfn>			0x000c</u></td></tr>
<tr><th id="2427">2427</th><td><u>#define  <dfn class="macro" id="_M/APE_EVENT_1" data-ref="_M/APE_EVENT_1">APE_EVENT_1</dfn>			 0x00000001</u></td></tr>
<tr><th id="2428">2428</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_LOCK_REQ" data-ref="_M/TG3_APE_LOCK_REQ">TG3_APE_LOCK_REQ</dfn>		0x002c</u></td></tr>
<tr><th id="2429">2429</th><td><u>#define  <dfn class="macro" id="_M/APE_LOCK_REQ_DRIVER" data-ref="_M/APE_LOCK_REQ_DRIVER">APE_LOCK_REQ_DRIVER</dfn>		 0x00001000</u></td></tr>
<tr><th id="2430">2430</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_LOCK_GRANT" data-ref="_M/TG3_APE_LOCK_GRANT">TG3_APE_LOCK_GRANT</dfn>		0x004c</u></td></tr>
<tr><th id="2431">2431</th><td><u>#define  <dfn class="macro" id="_M/APE_LOCK_GRANT_DRIVER" data-ref="_M/APE_LOCK_GRANT_DRIVER">APE_LOCK_GRANT_DRIVER</dfn>		 0x00001000</u></td></tr>
<tr><th id="2432">2432</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_OTP_CTRL" data-ref="_M/TG3_APE_OTP_CTRL">TG3_APE_OTP_CTRL</dfn>		0x00e8</u></td></tr>
<tr><th id="2433">2433</th><td><u>#define  <dfn class="macro" id="_M/APE_OTP_CTRL_PROG_EN" data-ref="_M/APE_OTP_CTRL_PROG_EN">APE_OTP_CTRL_PROG_EN</dfn>		 0x200000</u></td></tr>
<tr><th id="2434">2434</th><td><u>#define  <dfn class="macro" id="_M/APE_OTP_CTRL_CMD_RD" data-ref="_M/APE_OTP_CTRL_CMD_RD">APE_OTP_CTRL_CMD_RD</dfn>		 0x000000</u></td></tr>
<tr><th id="2435">2435</th><td><u>#define  <dfn class="macro" id="_M/APE_OTP_CTRL_START" data-ref="_M/APE_OTP_CTRL_START">APE_OTP_CTRL_START</dfn>		 0x000001</u></td></tr>
<tr><th id="2436">2436</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_OTP_STATUS" data-ref="_M/TG3_APE_OTP_STATUS">TG3_APE_OTP_STATUS</dfn>		0x00ec</u></td></tr>
<tr><th id="2437">2437</th><td><u>#define  <dfn class="macro" id="_M/APE_OTP_STATUS_CMD_DONE" data-ref="_M/APE_OTP_STATUS_CMD_DONE">APE_OTP_STATUS_CMD_DONE</dfn>	 0x000001</u></td></tr>
<tr><th id="2438">2438</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_OTP_ADDR" data-ref="_M/TG3_APE_OTP_ADDR">TG3_APE_OTP_ADDR</dfn>		0x00f0</u></td></tr>
<tr><th id="2439">2439</th><td><u>#define  <dfn class="macro" id="_M/APE_OTP_ADDR_CPU_ENABLE" data-ref="_M/APE_OTP_ADDR_CPU_ENABLE">APE_OTP_ADDR_CPU_ENABLE</dfn>	 0x80000000</u></td></tr>
<tr><th id="2440">2440</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_OTP_RD_DATA" data-ref="_M/TG3_APE_OTP_RD_DATA">TG3_APE_OTP_RD_DATA</dfn>		0x00f8</u></td></tr>
<tr><th id="2441">2441</th><td></td></tr>
<tr><th id="2442">2442</th><td><u>#define <dfn class="macro" id="_M/OTP_ADDRESS_MAGIC0" data-ref="_M/OTP_ADDRESS_MAGIC0">OTP_ADDRESS_MAGIC0</dfn>		 0x00000050</u></td></tr>
<tr><th id="2443">2443</th><td><u>#define <dfn class="macro" id="_M/TG3_OTP_MAGIC0_VALID" data-ref="_M/TG3_OTP_MAGIC0_VALID">TG3_OTP_MAGIC0_VALID</dfn>(val)		\</u></td></tr>
<tr><th id="2444">2444</th><td><u>	((((val) &amp; 0xf0000000) == 0xa0000000) ||\</u></td></tr>
<tr><th id="2445">2445</th><td><u>	 (((val) &amp; 0x0f000000) == 0x0a000000))</u></td></tr>
<tr><th id="2446">2446</th><td></td></tr>
<tr><th id="2447">2447</th><td><i>/* APE shared memory.  Accessible through BAR1 */</i></td></tr>
<tr><th id="2448">2448</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_SHMEM_BASE" data-ref="_M/TG3_APE_SHMEM_BASE">TG3_APE_SHMEM_BASE</dfn>		0x4000</u></td></tr>
<tr><th id="2449">2449</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_SEG_SIG" data-ref="_M/TG3_APE_SEG_SIG">TG3_APE_SEG_SIG</dfn>			0x4000</u></td></tr>
<tr><th id="2450">2450</th><td><u>#define  <dfn class="macro" id="_M/APE_SEG_SIG_MAGIC" data-ref="_M/APE_SEG_SIG_MAGIC">APE_SEG_SIG_MAGIC</dfn>		 0x41504521</u></td></tr>
<tr><th id="2451">2451</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_FW_STATUS" data-ref="_M/TG3_APE_FW_STATUS">TG3_APE_FW_STATUS</dfn>		0x400c</u></td></tr>
<tr><th id="2452">2452</th><td><u>#define  <dfn class="macro" id="_M/APE_FW_STATUS_READY" data-ref="_M/APE_FW_STATUS_READY">APE_FW_STATUS_READY</dfn>		 0x00000100</u></td></tr>
<tr><th id="2453">2453</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_FW_FEATURES" data-ref="_M/TG3_APE_FW_FEATURES">TG3_APE_FW_FEATURES</dfn>		0x4010</u></td></tr>
<tr><th id="2454">2454</th><td><u>#define  <dfn class="macro" id="_M/TG3_APE_FW_FEATURE_NCSI" data-ref="_M/TG3_APE_FW_FEATURE_NCSI">TG3_APE_FW_FEATURE_NCSI</dfn>	 0x00000002</u></td></tr>
<tr><th id="2455">2455</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_FW_VERSION" data-ref="_M/TG3_APE_FW_VERSION">TG3_APE_FW_VERSION</dfn>		0x4018</u></td></tr>
<tr><th id="2456">2456</th><td><u>#define  <dfn class="macro" id="_M/APE_FW_VERSION_MAJMSK" data-ref="_M/APE_FW_VERSION_MAJMSK">APE_FW_VERSION_MAJMSK</dfn>		 0xff000000</u></td></tr>
<tr><th id="2457">2457</th><td><u>#define  <dfn class="macro" id="_M/APE_FW_VERSION_MAJSFT" data-ref="_M/APE_FW_VERSION_MAJSFT">APE_FW_VERSION_MAJSFT</dfn>		 24</u></td></tr>
<tr><th id="2458">2458</th><td><u>#define  <dfn class="macro" id="_M/APE_FW_VERSION_MINMSK" data-ref="_M/APE_FW_VERSION_MINMSK">APE_FW_VERSION_MINMSK</dfn>		 0x00ff0000</u></td></tr>
<tr><th id="2459">2459</th><td><u>#define  <dfn class="macro" id="_M/APE_FW_VERSION_MINSFT" data-ref="_M/APE_FW_VERSION_MINSFT">APE_FW_VERSION_MINSFT</dfn>		 16</u></td></tr>
<tr><th id="2460">2460</th><td><u>#define  <dfn class="macro" id="_M/APE_FW_VERSION_REVMSK" data-ref="_M/APE_FW_VERSION_REVMSK">APE_FW_VERSION_REVMSK</dfn>		 0x0000ff00</u></td></tr>
<tr><th id="2461">2461</th><td><u>#define  <dfn class="macro" id="_M/APE_FW_VERSION_REVSFT" data-ref="_M/APE_FW_VERSION_REVSFT">APE_FW_VERSION_REVSFT</dfn>		 8</u></td></tr>
<tr><th id="2462">2462</th><td><u>#define  <dfn class="macro" id="_M/APE_FW_VERSION_BLDMSK" data-ref="_M/APE_FW_VERSION_BLDMSK">APE_FW_VERSION_BLDMSK</dfn>		 0x000000ff</u></td></tr>
<tr><th id="2463">2463</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_SEG_MSG_BUF_OFF" data-ref="_M/TG3_APE_SEG_MSG_BUF_OFF">TG3_APE_SEG_MSG_BUF_OFF</dfn>		0x401c</u></td></tr>
<tr><th id="2464">2464</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_SEG_MSG_BUF_LEN" data-ref="_M/TG3_APE_SEG_MSG_BUF_LEN">TG3_APE_SEG_MSG_BUF_LEN</dfn>		0x4020</u></td></tr>
<tr><th id="2465">2465</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_SEG_SIG" data-ref="_M/TG3_APE_HOST_SEG_SIG">TG3_APE_HOST_SEG_SIG</dfn>		0x4200</u></td></tr>
<tr><th id="2466">2466</th><td><u>#define  <dfn class="macro" id="_M/APE_HOST_SEG_SIG_MAGIC" data-ref="_M/APE_HOST_SEG_SIG_MAGIC">APE_HOST_SEG_SIG_MAGIC</dfn>		 0x484f5354</u></td></tr>
<tr><th id="2467">2467</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_SEG_LEN" data-ref="_M/TG3_APE_HOST_SEG_LEN">TG3_APE_HOST_SEG_LEN</dfn>		0x4204</u></td></tr>
<tr><th id="2468">2468</th><td><u>#define  <dfn class="macro" id="_M/APE_HOST_SEG_LEN_MAGIC" data-ref="_M/APE_HOST_SEG_LEN_MAGIC">APE_HOST_SEG_LEN_MAGIC</dfn>		 0x00000020</u></td></tr>
<tr><th id="2469">2469</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_INIT_COUNT" data-ref="_M/TG3_APE_HOST_INIT_COUNT">TG3_APE_HOST_INIT_COUNT</dfn>		0x4208</u></td></tr>
<tr><th id="2470">2470</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_DRIVER_ID" data-ref="_M/TG3_APE_HOST_DRIVER_ID">TG3_APE_HOST_DRIVER_ID</dfn>		0x420c</u></td></tr>
<tr><th id="2471">2471</th><td><u>#define  <dfn class="macro" id="_M/APE_HOST_DRIVER_ID_LINUX" data-ref="_M/APE_HOST_DRIVER_ID_LINUX">APE_HOST_DRIVER_ID_LINUX</dfn>	 0xf0000000</u></td></tr>
<tr><th id="2472">2472</th><td><u>#define  <dfn class="macro" id="_M/APE_HOST_DRIVER_ID_MAGIC" data-ref="_M/APE_HOST_DRIVER_ID_MAGIC">APE_HOST_DRIVER_ID_MAGIC</dfn>(maj, min)	\</u></td></tr>
<tr><th id="2473">2473</th><td><u>	(APE_HOST_DRIVER_ID_LINUX | (maj &amp; 0xff) &lt;&lt; 16 | (min &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="2474">2474</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_BEHAVIOR" data-ref="_M/TG3_APE_HOST_BEHAVIOR">TG3_APE_HOST_BEHAVIOR</dfn>		0x4210</u></td></tr>
<tr><th id="2475">2475</th><td><u>#define  <dfn class="macro" id="_M/APE_HOST_BEHAV_NO_PHYLOCK" data-ref="_M/APE_HOST_BEHAV_NO_PHYLOCK">APE_HOST_BEHAV_NO_PHYLOCK</dfn>	 0x00000001</u></td></tr>
<tr><th id="2476">2476</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_HEARTBEAT_INT_MS" data-ref="_M/TG3_APE_HOST_HEARTBEAT_INT_MS">TG3_APE_HOST_HEARTBEAT_INT_MS</dfn>	0x4214</u></td></tr>
<tr><th id="2477">2477</th><td><u>#define  <dfn class="macro" id="_M/APE_HOST_HEARTBEAT_INT_DISABLE" data-ref="_M/APE_HOST_HEARTBEAT_INT_DISABLE">APE_HOST_HEARTBEAT_INT_DISABLE</dfn>	 0</u></td></tr>
<tr><th id="2478">2478</th><td><u>#define  <dfn class="macro" id="_M/APE_HOST_HEARTBEAT_INT_5SEC" data-ref="_M/APE_HOST_HEARTBEAT_INT_5SEC">APE_HOST_HEARTBEAT_INT_5SEC</dfn>	 5000</u></td></tr>
<tr><th id="2479">2479</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_HEARTBEAT_COUNT" data-ref="_M/TG3_APE_HOST_HEARTBEAT_COUNT">TG3_APE_HOST_HEARTBEAT_COUNT</dfn>	0x4218</u></td></tr>
<tr><th id="2480">2480</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_DRVR_STATE" data-ref="_M/TG3_APE_HOST_DRVR_STATE">TG3_APE_HOST_DRVR_STATE</dfn>		0x421c</u></td></tr>
<tr><th id="2481">2481</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_DRVR_STATE_START" data-ref="_M/TG3_APE_HOST_DRVR_STATE_START">TG3_APE_HOST_DRVR_STATE_START</dfn>	 0x00000001</u></td></tr>
<tr><th id="2482">2482</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_DRVR_STATE_UNLOAD" data-ref="_M/TG3_APE_HOST_DRVR_STATE_UNLOAD">TG3_APE_HOST_DRVR_STATE_UNLOAD</dfn>	 0x00000002</u></td></tr>
<tr><th id="2483">2483</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_DRVR_STATE_WOL" data-ref="_M/TG3_APE_HOST_DRVR_STATE_WOL">TG3_APE_HOST_DRVR_STATE_WOL</dfn>	 0x00000003</u></td></tr>
<tr><th id="2484">2484</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_WOL_SPEED" data-ref="_M/TG3_APE_HOST_WOL_SPEED">TG3_APE_HOST_WOL_SPEED</dfn>		0x4224</u></td></tr>
<tr><th id="2485">2485</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HOST_WOL_SPEED_AUTO" data-ref="_M/TG3_APE_HOST_WOL_SPEED_AUTO">TG3_APE_HOST_WOL_SPEED_AUTO</dfn>	 0x00008000</u></td></tr>
<tr><th id="2486">2486</th><td></td></tr>
<tr><th id="2487">2487</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_EVENT_STATUS" data-ref="_M/TG3_APE_EVENT_STATUS">TG3_APE_EVENT_STATUS</dfn>		0x4300</u></td></tr>
<tr><th id="2488">2488</th><td></td></tr>
<tr><th id="2489">2489</th><td><u>#define  <dfn class="macro" id="_M/APE_EVENT_STATUS_DRIVER_EVNT" data-ref="_M/APE_EVENT_STATUS_DRIVER_EVNT">APE_EVENT_STATUS_DRIVER_EVNT</dfn>	 0x00000010</u></td></tr>
<tr><th id="2490">2490</th><td><u>#define  <dfn class="macro" id="_M/APE_EVENT_STATUS_STATE_CHNGE" data-ref="_M/APE_EVENT_STATUS_STATE_CHNGE">APE_EVENT_STATUS_STATE_CHNGE</dfn>	 0x00000500</u></td></tr>
<tr><th id="2491">2491</th><td><u>#define  <dfn class="macro" id="_M/APE_EVENT_STATUS_SCRTCHPD_READ" data-ref="_M/APE_EVENT_STATUS_SCRTCHPD_READ">APE_EVENT_STATUS_SCRTCHPD_READ</dfn>	 0x00001600</u></td></tr>
<tr><th id="2492">2492</th><td><u>#define  <dfn class="macro" id="_M/APE_EVENT_STATUS_SCRTCHPD_WRITE" data-ref="_M/APE_EVENT_STATUS_SCRTCHPD_WRITE">APE_EVENT_STATUS_SCRTCHPD_WRITE</dfn> 0x00001700</u></td></tr>
<tr><th id="2493">2493</th><td><u>#define  <dfn class="macro" id="_M/APE_EVENT_STATUS_STATE_START" data-ref="_M/APE_EVENT_STATUS_STATE_START">APE_EVENT_STATUS_STATE_START</dfn>	 0x00010000</u></td></tr>
<tr><th id="2494">2494</th><td><u>#define  <dfn class="macro" id="_M/APE_EVENT_STATUS_STATE_UNLOAD" data-ref="_M/APE_EVENT_STATUS_STATE_UNLOAD">APE_EVENT_STATUS_STATE_UNLOAD</dfn>	 0x00020000</u></td></tr>
<tr><th id="2495">2495</th><td><u>#define  <dfn class="macro" id="_M/APE_EVENT_STATUS_STATE_WOL" data-ref="_M/APE_EVENT_STATUS_STATE_WOL">APE_EVENT_STATUS_STATE_WOL</dfn>	 0x00030000</u></td></tr>
<tr><th id="2496">2496</th><td><u>#define  <dfn class="macro" id="_M/APE_EVENT_STATUS_STATE_SUSPEND" data-ref="_M/APE_EVENT_STATUS_STATE_SUSPEND">APE_EVENT_STATUS_STATE_SUSPEND</dfn>	 0x00040000</u></td></tr>
<tr><th id="2497">2497</th><td><u>#define  <dfn class="macro" id="_M/APE_EVENT_STATUS_EVENT_PENDING" data-ref="_M/APE_EVENT_STATUS_EVENT_PENDING">APE_EVENT_STATUS_EVENT_PENDING</dfn>	 0x80000000</u></td></tr>
<tr><th id="2498">2498</th><td></td></tr>
<tr><th id="2499">2499</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_PER_LOCK_REQ" data-ref="_M/TG3_APE_PER_LOCK_REQ">TG3_APE_PER_LOCK_REQ</dfn>		0x8400</u></td></tr>
<tr><th id="2500">2500</th><td><u>#define  <dfn class="macro" id="_M/APE_LOCK_PER_REQ_DRIVER" data-ref="_M/APE_LOCK_PER_REQ_DRIVER">APE_LOCK_PER_REQ_DRIVER</dfn>	 0x00001000</u></td></tr>
<tr><th id="2501">2501</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_PER_LOCK_GRANT" data-ref="_M/TG3_APE_PER_LOCK_GRANT">TG3_APE_PER_LOCK_GRANT</dfn>		0x8420</u></td></tr>
<tr><th id="2502">2502</th><td><u>#define  <dfn class="macro" id="_M/APE_PER_LOCK_GRANT_DRIVER" data-ref="_M/APE_PER_LOCK_GRANT_DRIVER">APE_PER_LOCK_GRANT_DRIVER</dfn>	 0x00001000</u></td></tr>
<tr><th id="2503">2503</th><td></td></tr>
<tr><th id="2504">2504</th><td><i>/* APE convenience enumerations. */</i></td></tr>
<tr><th id="2505">2505</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_LOCK_PHY0" data-ref="_M/TG3_APE_LOCK_PHY0">TG3_APE_LOCK_PHY0</dfn>		0</u></td></tr>
<tr><th id="2506">2506</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_LOCK_GRC" data-ref="_M/TG3_APE_LOCK_GRC">TG3_APE_LOCK_GRC</dfn>		1</u></td></tr>
<tr><th id="2507">2507</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_LOCK_PHY1" data-ref="_M/TG3_APE_LOCK_PHY1">TG3_APE_LOCK_PHY1</dfn>		2</u></td></tr>
<tr><th id="2508">2508</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_LOCK_PHY2" data-ref="_M/TG3_APE_LOCK_PHY2">TG3_APE_LOCK_PHY2</dfn>		3</u></td></tr>
<tr><th id="2509">2509</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_LOCK_MEM" data-ref="_M/TG3_APE_LOCK_MEM">TG3_APE_LOCK_MEM</dfn>		4</u></td></tr>
<tr><th id="2510">2510</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_LOCK_PHY3" data-ref="_M/TG3_APE_LOCK_PHY3">TG3_APE_LOCK_PHY3</dfn>		5</u></td></tr>
<tr><th id="2511">2511</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_LOCK_GPIO" data-ref="_M/TG3_APE_LOCK_GPIO">TG3_APE_LOCK_GPIO</dfn>		7</u></td></tr>
<tr><th id="2512">2512</th><td></td></tr>
<tr><th id="2513">2513</th><td><u>#define <dfn class="macro" id="_M/TG3_APE_HB_INTERVAL" data-ref="_M/TG3_APE_HB_INTERVAL">TG3_APE_HB_INTERVAL</dfn>             (tp-&gt;ape_hb_interval)</u></td></tr>
<tr><th id="2514">2514</th><td><u>#define <dfn class="macro" id="_M/TG3_EEPROM_SB_F1R2_MBA_OFF" data-ref="_M/TG3_EEPROM_SB_F1R2_MBA_OFF">TG3_EEPROM_SB_F1R2_MBA_OFF</dfn>	0x10</u></td></tr>
<tr><th id="2515">2515</th><td></td></tr>
<tr><th id="2516">2516</th><td></td></tr>
<tr><th id="2517">2517</th><td><i>/* There are two ways to manage the TX descriptors on the tigon3.</i></td></tr>
<tr><th id="2518">2518</th><td><i> * Either the descriptors are in host DMA'able memory, or they</i></td></tr>
<tr><th id="2519">2519</th><td><i> * exist only in the cards on-chip SRAM.  All 16 send bds are under</i></td></tr>
<tr><th id="2520">2520</th><td><i> * the same mode, they may not be configured individually.</i></td></tr>
<tr><th id="2521">2521</th><td><i> *</i></td></tr>
<tr><th id="2522">2522</th><td><i> * This driver always uses host memory TX descriptors.</i></td></tr>
<tr><th id="2523">2523</th><td><i> *</i></td></tr>
<tr><th id="2524">2524</th><td><i> * To use host memory TX descriptors:</i></td></tr>
<tr><th id="2525">2525</th><td><i> *	1) Set GRC_MODE_HOST_SENDBDS in GRC_MODE register.</i></td></tr>
<tr><th id="2526">2526</th><td><i> *	   Make sure GRC_MODE_4X_NIC_SEND_RINGS is clear.</i></td></tr>
<tr><th id="2527">2527</th><td><i> *	2) Allocate DMA'able memory.</i></td></tr>
<tr><th id="2528">2528</th><td><i> *	3) In NIC_SRAM_SEND_RCB (of desired index) of on-chip SRAM:</i></td></tr>
<tr><th id="2529">2529</th><td><i> *	   a) Set TG3_BDINFO_HOST_ADDR to DMA address of memory</i></td></tr>
<tr><th id="2530">2530</th><td><i> *	      obtained in step 2</i></td></tr>
<tr><th id="2531">2531</th><td><i> *	   b) Set TG3_BDINFO_NIC_ADDR to NIC_SRAM_TX_BUFFER_DESC.</i></td></tr>
<tr><th id="2532">2532</th><td><i> *	   c) Set len field of TG3_BDINFO_MAXLEN_FLAGS to number</i></td></tr>
<tr><th id="2533">2533</th><td><i> *            of TX descriptors.  Leave flags field clear.</i></td></tr>
<tr><th id="2534">2534</th><td><i> *	4) Access TX descriptors via host memory.  The chip</i></td></tr>
<tr><th id="2535">2535</th><td><i> *	   will refetch into local SRAM as needed when producer</i></td></tr>
<tr><th id="2536">2536</th><td><i> *	   index mailboxes are updated.</i></td></tr>
<tr><th id="2537">2537</th><td><i> *</i></td></tr>
<tr><th id="2538">2538</th><td><i> * To use on-chip TX descriptors:</i></td></tr>
<tr><th id="2539">2539</th><td><i> *	1) Set GRC_MODE_4X_NIC_SEND_RINGS in GRC_MODE register.</i></td></tr>
<tr><th id="2540">2540</th><td><i> *	   Make sure GRC_MODE_HOST_SENDBDS is clear.</i></td></tr>
<tr><th id="2541">2541</th><td><i> *	2) In NIC_SRAM_SEND_RCB (of desired index) of on-chip SRAM:</i></td></tr>
<tr><th id="2542">2542</th><td><i> *	   a) Set TG3_BDINFO_HOST_ADDR to zero.</i></td></tr>
<tr><th id="2543">2543</th><td><i> *	   b) Set TG3_BDINFO_NIC_ADDR to NIC_SRAM_TX_BUFFER_DESC</i></td></tr>
<tr><th id="2544">2544</th><td><i> *	   c) TG3_BDINFO_MAXLEN_FLAGS is don't care.</i></td></tr>
<tr><th id="2545">2545</th><td><i> *	3) Access TX descriptors directly in on-chip SRAM</i></td></tr>
<tr><th id="2546">2546</th><td><i> *	   using normal {read,write}l().  (and not using</i></td></tr>
<tr><th id="2547">2547</th><td><i> *         pointer dereferencing of ioremap()'d memory like</i></td></tr>
<tr><th id="2548">2548</th><td><i> *	   the broken Broadcom driver does)</i></td></tr>
<tr><th id="2549">2549</th><td><i> *</i></td></tr>
<tr><th id="2550">2550</th><td><i> * Note that BDINFO_FLAGS_DISABLED should be set in the flags field of</i></td></tr>
<tr><th id="2551">2551</th><td><i> * TG3_BDINFO_MAXLEN_FLAGS of all unused SEND_RCB indices.</i></td></tr>
<tr><th id="2552">2552</th><td><i> */</i></td></tr>
<tr><th id="2553">2553</th><td><b>struct</b> <dfn class="type def" id="tg3_tx_buffer_desc" title='tg3_tx_buffer_desc' data-ref="tg3_tx_buffer_desc" data-ref-filename="tg3_tx_buffer_desc">tg3_tx_buffer_desc</dfn> {</td></tr>
<tr><th id="2554">2554</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_tx_buffer_desc::addr_hi" title='tg3_tx_buffer_desc::addr_hi' data-ref="tg3_tx_buffer_desc::addr_hi" data-ref-filename="tg3_tx_buffer_desc..addr_hi">addr_hi</dfn>;</td></tr>
<tr><th id="2555">2555</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_tx_buffer_desc::addr_lo" title='tg3_tx_buffer_desc::addr_lo' data-ref="tg3_tx_buffer_desc::addr_lo" data-ref-filename="tg3_tx_buffer_desc..addr_lo">addr_lo</dfn>;</td></tr>
<tr><th id="2556">2556</th><td></td></tr>
<tr><th id="2557">2557</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_tx_buffer_desc::len_flags" title='tg3_tx_buffer_desc::len_flags' data-ref="tg3_tx_buffer_desc::len_flags" data-ref-filename="tg3_tx_buffer_desc..len_flags">len_flags</dfn>;</td></tr>
<tr><th id="2558">2558</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_TCPUDP_CSUM" data-ref="_M/TXD_FLAG_TCPUDP_CSUM">TXD_FLAG_TCPUDP_CSUM</dfn>		0x0001</u></td></tr>
<tr><th id="2559">2559</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_IP_CSUM" data-ref="_M/TXD_FLAG_IP_CSUM">TXD_FLAG_IP_CSUM</dfn>		0x0002</u></td></tr>
<tr><th id="2560">2560</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_END" data-ref="_M/TXD_FLAG_END">TXD_FLAG_END</dfn>			0x0004</u></td></tr>
<tr><th id="2561">2561</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_IP_FRAG" data-ref="_M/TXD_FLAG_IP_FRAG">TXD_FLAG_IP_FRAG</dfn>		0x0008</u></td></tr>
<tr><th id="2562">2562</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_JMB_PKT" data-ref="_M/TXD_FLAG_JMB_PKT">TXD_FLAG_JMB_PKT</dfn>		0x0008</u></td></tr>
<tr><th id="2563">2563</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_IP_FRAG_END" data-ref="_M/TXD_FLAG_IP_FRAG_END">TXD_FLAG_IP_FRAG_END</dfn>		0x0010</u></td></tr>
<tr><th id="2564">2564</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_HWTSTAMP" data-ref="_M/TXD_FLAG_HWTSTAMP">TXD_FLAG_HWTSTAMP</dfn>		0x0020</u></td></tr>
<tr><th id="2565">2565</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_VLAN" data-ref="_M/TXD_FLAG_VLAN">TXD_FLAG_VLAN</dfn>			0x0040</u></td></tr>
<tr><th id="2566">2566</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_COAL_NOW" data-ref="_M/TXD_FLAG_COAL_NOW">TXD_FLAG_COAL_NOW</dfn>		0x0080</u></td></tr>
<tr><th id="2567">2567</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_CPU_PRE_DMA" data-ref="_M/TXD_FLAG_CPU_PRE_DMA">TXD_FLAG_CPU_PRE_DMA</dfn>		0x0100</u></td></tr>
<tr><th id="2568">2568</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_CPU_POST_DMA" data-ref="_M/TXD_FLAG_CPU_POST_DMA">TXD_FLAG_CPU_POST_DMA</dfn>		0x0200</u></td></tr>
<tr><th id="2569">2569</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_ADD_SRC_ADDR" data-ref="_M/TXD_FLAG_ADD_SRC_ADDR">TXD_FLAG_ADD_SRC_ADDR</dfn>		0x1000</u></td></tr>
<tr><th id="2570">2570</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_CHOOSE_SRC_ADDR" data-ref="_M/TXD_FLAG_CHOOSE_SRC_ADDR">TXD_FLAG_CHOOSE_SRC_ADDR</dfn>	0x6000</u></td></tr>
<tr><th id="2571">2571</th><td><u>#define <dfn class="macro" id="_M/TXD_FLAG_NO_CRC" data-ref="_M/TXD_FLAG_NO_CRC">TXD_FLAG_NO_CRC</dfn>			0x8000</u></td></tr>
<tr><th id="2572">2572</th><td><u>#define <dfn class="macro" id="_M/TXD_LEN_SHIFT" data-ref="_M/TXD_LEN_SHIFT">TXD_LEN_SHIFT</dfn>			16</u></td></tr>
<tr><th id="2573">2573</th><td></td></tr>
<tr><th id="2574">2574</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_tx_buffer_desc::vlan_tag" title='tg3_tx_buffer_desc::vlan_tag' data-ref="tg3_tx_buffer_desc::vlan_tag" data-ref-filename="tg3_tx_buffer_desc..vlan_tag">vlan_tag</dfn>;</td></tr>
<tr><th id="2575">2575</th><td><u>#define <dfn class="macro" id="_M/TXD_VLAN_TAG_SHIFT" data-ref="_M/TXD_VLAN_TAG_SHIFT">TXD_VLAN_TAG_SHIFT</dfn>		0</u></td></tr>
<tr><th id="2576">2576</th><td><u>#define <dfn class="macro" id="_M/TXD_MSS_SHIFT" data-ref="_M/TXD_MSS_SHIFT">TXD_MSS_SHIFT</dfn>			16</u></td></tr>
<tr><th id="2577">2577</th><td>};</td></tr>
<tr><th id="2578">2578</th><td></td></tr>
<tr><th id="2579">2579</th><td><u>#define <dfn class="macro" id="_M/TXD_ADDR" data-ref="_M/TXD_ADDR">TXD_ADDR</dfn>			0x00UL /* 64-bit */</u></td></tr>
<tr><th id="2580">2580</th><td><u>#define <dfn class="macro" id="_M/TXD_LEN_FLAGS" data-ref="_M/TXD_LEN_FLAGS">TXD_LEN_FLAGS</dfn>			0x08UL /* 32-bit (upper 16-bits are len) */</u></td></tr>
<tr><th id="2581">2581</th><td><u>#define <dfn class="macro" id="_M/TXD_VLAN_TAG" data-ref="_M/TXD_VLAN_TAG">TXD_VLAN_TAG</dfn>			0x0cUL /* 32-bit (upper 16-bits are tag) */</u></td></tr>
<tr><th id="2582">2582</th><td><u>#define <dfn class="macro" id="_M/TXD_SIZE" data-ref="_M/TXD_SIZE">TXD_SIZE</dfn>			0x10UL</u></td></tr>
<tr><th id="2583">2583</th><td></td></tr>
<tr><th id="2584">2584</th><td><b>struct</b> <dfn class="type def" id="tg3_rx_buffer_desc" title='tg3_rx_buffer_desc' data-ref="tg3_rx_buffer_desc" data-ref-filename="tg3_rx_buffer_desc">tg3_rx_buffer_desc</dfn> {</td></tr>
<tr><th id="2585">2585</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_rx_buffer_desc::addr_hi" title='tg3_rx_buffer_desc::addr_hi' data-ref="tg3_rx_buffer_desc::addr_hi" data-ref-filename="tg3_rx_buffer_desc..addr_hi">addr_hi</dfn>;</td></tr>
<tr><th id="2586">2586</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_rx_buffer_desc::addr_lo" title='tg3_rx_buffer_desc::addr_lo' data-ref="tg3_rx_buffer_desc::addr_lo" data-ref-filename="tg3_rx_buffer_desc..addr_lo">addr_lo</dfn>;</td></tr>
<tr><th id="2587">2587</th><td></td></tr>
<tr><th id="2588">2588</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_rx_buffer_desc::idx_len" title='tg3_rx_buffer_desc::idx_len' data-ref="tg3_rx_buffer_desc::idx_len" data-ref-filename="tg3_rx_buffer_desc..idx_len">idx_len</dfn>;</td></tr>
<tr><th id="2589">2589</th><td><u>#define <dfn class="macro" id="_M/RXD_IDX_MASK" data-ref="_M/RXD_IDX_MASK">RXD_IDX_MASK</dfn>	0xffff0000</u></td></tr>
<tr><th id="2590">2590</th><td><u>#define <dfn class="macro" id="_M/RXD_IDX_SHIFT" data-ref="_M/RXD_IDX_SHIFT">RXD_IDX_SHIFT</dfn>	16</u></td></tr>
<tr><th id="2591">2591</th><td><u>#define <dfn class="macro" id="_M/RXD_LEN_MASK" data-ref="_M/RXD_LEN_MASK">RXD_LEN_MASK</dfn>	0x0000ffff</u></td></tr>
<tr><th id="2592">2592</th><td><u>#define <dfn class="macro" id="_M/RXD_LEN_SHIFT" data-ref="_M/RXD_LEN_SHIFT">RXD_LEN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="2593">2593</th><td></td></tr>
<tr><th id="2594">2594</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_rx_buffer_desc::type_flags" title='tg3_rx_buffer_desc::type_flags' data-ref="tg3_rx_buffer_desc::type_flags" data-ref-filename="tg3_rx_buffer_desc..type_flags">type_flags</dfn>;</td></tr>
<tr><th id="2595">2595</th><td><u>#define <dfn class="macro" id="_M/RXD_TYPE_SHIFT" data-ref="_M/RXD_TYPE_SHIFT">RXD_TYPE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="2596">2596</th><td><u>#define <dfn class="macro" id="_M/RXD_FLAGS_SHIFT" data-ref="_M/RXD_FLAGS_SHIFT">RXD_FLAGS_SHIFT</dfn>	0</u></td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td><u>#define <dfn class="macro" id="_M/RXD_FLAG_END" data-ref="_M/RXD_FLAG_END">RXD_FLAG_END</dfn>			0x0004</u></td></tr>
<tr><th id="2599">2599</th><td><u>#define <dfn class="macro" id="_M/RXD_FLAG_MINI" data-ref="_M/RXD_FLAG_MINI">RXD_FLAG_MINI</dfn>			0x0800</u></td></tr>
<tr><th id="2600">2600</th><td><u>#define <dfn class="macro" id="_M/RXD_FLAG_JUMBO" data-ref="_M/RXD_FLAG_JUMBO">RXD_FLAG_JUMBO</dfn>			0x0020</u></td></tr>
<tr><th id="2601">2601</th><td><u>#define <dfn class="macro" id="_M/RXD_FLAG_VLAN" data-ref="_M/RXD_FLAG_VLAN">RXD_FLAG_VLAN</dfn>			0x0040</u></td></tr>
<tr><th id="2602">2602</th><td><u>#define <dfn class="macro" id="_M/RXD_FLAG_ERROR" data-ref="_M/RXD_FLAG_ERROR">RXD_FLAG_ERROR</dfn>			0x0400</u></td></tr>
<tr><th id="2603">2603</th><td><u>#define <dfn class="macro" id="_M/RXD_FLAG_IP_CSUM" data-ref="_M/RXD_FLAG_IP_CSUM">RXD_FLAG_IP_CSUM</dfn>		0x1000</u></td></tr>
<tr><th id="2604">2604</th><td><u>#define <dfn class="macro" id="_M/RXD_FLAG_TCPUDP_CSUM" data-ref="_M/RXD_FLAG_TCPUDP_CSUM">RXD_FLAG_TCPUDP_CSUM</dfn>		0x2000</u></td></tr>
<tr><th id="2605">2605</th><td><u>#define <dfn class="macro" id="_M/RXD_FLAG_IS_TCP" data-ref="_M/RXD_FLAG_IS_TCP">RXD_FLAG_IS_TCP</dfn>			0x4000</u></td></tr>
<tr><th id="2606">2606</th><td><u>#define <dfn class="macro" id="_M/RXD_FLAG_PTPSTAT_MASK" data-ref="_M/RXD_FLAG_PTPSTAT_MASK">RXD_FLAG_PTPSTAT_MASK</dfn>		0x0210</u></td></tr>
<tr><th id="2607">2607</th><td><u>#define <dfn class="macro" id="_M/RXD_FLAG_PTPSTAT_PTPV1" data-ref="_M/RXD_FLAG_PTPSTAT_PTPV1">RXD_FLAG_PTPSTAT_PTPV1</dfn>		0x0010</u></td></tr>
<tr><th id="2608">2608</th><td><u>#define <dfn class="macro" id="_M/RXD_FLAG_PTPSTAT_PTPV2" data-ref="_M/RXD_FLAG_PTPSTAT_PTPV2">RXD_FLAG_PTPSTAT_PTPV2</dfn>		0x0200</u></td></tr>
<tr><th id="2609">2609</th><td></td></tr>
<tr><th id="2610">2610</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_rx_buffer_desc::ip_tcp_csum" title='tg3_rx_buffer_desc::ip_tcp_csum' data-ref="tg3_rx_buffer_desc::ip_tcp_csum" data-ref-filename="tg3_rx_buffer_desc..ip_tcp_csum">ip_tcp_csum</dfn>;</td></tr>
<tr><th id="2611">2611</th><td><u>#define <dfn class="macro" id="_M/RXD_IPCSUM_MASK" data-ref="_M/RXD_IPCSUM_MASK">RXD_IPCSUM_MASK</dfn>		0xffff0000</u></td></tr>
<tr><th id="2612">2612</th><td><u>#define <dfn class="macro" id="_M/RXD_IPCSUM_SHIFT" data-ref="_M/RXD_IPCSUM_SHIFT">RXD_IPCSUM_SHIFT</dfn>	16</u></td></tr>
<tr><th id="2613">2613</th><td><u>#define <dfn class="macro" id="_M/RXD_TCPCSUM_MASK" data-ref="_M/RXD_TCPCSUM_MASK">RXD_TCPCSUM_MASK</dfn>	0x0000ffff</u></td></tr>
<tr><th id="2614">2614</th><td><u>#define <dfn class="macro" id="_M/RXD_TCPCSUM_SHIFT" data-ref="_M/RXD_TCPCSUM_SHIFT">RXD_TCPCSUM_SHIFT</dfn>	0</u></td></tr>
<tr><th id="2615">2615</th><td></td></tr>
<tr><th id="2616">2616</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_rx_buffer_desc::err_vlan" title='tg3_rx_buffer_desc::err_vlan' data-ref="tg3_rx_buffer_desc::err_vlan" data-ref-filename="tg3_rx_buffer_desc..err_vlan">err_vlan</dfn>;</td></tr>
<tr><th id="2617">2617</th><td></td></tr>
<tr><th id="2618">2618</th><td><u>#define <dfn class="macro" id="_M/RXD_VLAN_MASK" data-ref="_M/RXD_VLAN_MASK">RXD_VLAN_MASK</dfn>			0x0000ffff</u></td></tr>
<tr><th id="2619">2619</th><td></td></tr>
<tr><th id="2620">2620</th><td><u>#define <dfn class="macro" id="_M/RXD_ERR_BAD_CRC" data-ref="_M/RXD_ERR_BAD_CRC">RXD_ERR_BAD_CRC</dfn>			0x00010000</u></td></tr>
<tr><th id="2621">2621</th><td><u>#define <dfn class="macro" id="_M/RXD_ERR_COLLISION" data-ref="_M/RXD_ERR_COLLISION">RXD_ERR_COLLISION</dfn>		0x00020000</u></td></tr>
<tr><th id="2622">2622</th><td><u>#define <dfn class="macro" id="_M/RXD_ERR_LINK_LOST" data-ref="_M/RXD_ERR_LINK_LOST">RXD_ERR_LINK_LOST</dfn>		0x00040000</u></td></tr>
<tr><th id="2623">2623</th><td><u>#define <dfn class="macro" id="_M/RXD_ERR_PHY_DECODE" data-ref="_M/RXD_ERR_PHY_DECODE">RXD_ERR_PHY_DECODE</dfn>		0x00080000</u></td></tr>
<tr><th id="2624">2624</th><td><u>#define <dfn class="macro" id="_M/RXD_ERR_ODD_NIBBLE_RCVD_MII" data-ref="_M/RXD_ERR_ODD_NIBBLE_RCVD_MII">RXD_ERR_ODD_NIBBLE_RCVD_MII</dfn>	0x00100000</u></td></tr>
<tr><th id="2625">2625</th><td><u>#define <dfn class="macro" id="_M/RXD_ERR_MAC_ABRT" data-ref="_M/RXD_ERR_MAC_ABRT">RXD_ERR_MAC_ABRT</dfn>		0x00200000</u></td></tr>
<tr><th id="2626">2626</th><td><u>#define <dfn class="macro" id="_M/RXD_ERR_TOO_SMALL" data-ref="_M/RXD_ERR_TOO_SMALL">RXD_ERR_TOO_SMALL</dfn>		0x00400000</u></td></tr>
<tr><th id="2627">2627</th><td><u>#define <dfn class="macro" id="_M/RXD_ERR_NO_RESOURCES" data-ref="_M/RXD_ERR_NO_RESOURCES">RXD_ERR_NO_RESOURCES</dfn>		0x00800000</u></td></tr>
<tr><th id="2628">2628</th><td><u>#define <dfn class="macro" id="_M/RXD_ERR_HUGE_FRAME" data-ref="_M/RXD_ERR_HUGE_FRAME">RXD_ERR_HUGE_FRAME</dfn>		0x01000000</u></td></tr>
<tr><th id="2629">2629</th><td></td></tr>
<tr><th id="2630">2630</th><td><u>#define <dfn class="macro" id="_M/RXD_ERR_MASK" data-ref="_M/RXD_ERR_MASK">RXD_ERR_MASK</dfn>	(RXD_ERR_BAD_CRC | RXD_ERR_COLLISION |		\</u></td></tr>
<tr><th id="2631">2631</th><td><u>			 RXD_ERR_LINK_LOST | RXD_ERR_PHY_DECODE |	\</u></td></tr>
<tr><th id="2632">2632</th><td><u>			 RXD_ERR_MAC_ABRT | RXD_ERR_TOO_SMALL |		\</u></td></tr>
<tr><th id="2633">2633</th><td><u>			 RXD_ERR_NO_RESOURCES | RXD_ERR_HUGE_FRAME)</u></td></tr>
<tr><th id="2634">2634</th><td></td></tr>
<tr><th id="2635">2635</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_rx_buffer_desc::reserved" title='tg3_rx_buffer_desc::reserved' data-ref="tg3_rx_buffer_desc::reserved" data-ref-filename="tg3_rx_buffer_desc..reserved">reserved</dfn>;</td></tr>
<tr><th id="2636">2636</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_rx_buffer_desc::opaque" title='tg3_rx_buffer_desc::opaque' data-ref="tg3_rx_buffer_desc::opaque" data-ref-filename="tg3_rx_buffer_desc..opaque">opaque</dfn>;</td></tr>
<tr><th id="2637">2637</th><td><u>#define <dfn class="macro" id="_M/RXD_OPAQUE_INDEX_MASK" data-ref="_M/RXD_OPAQUE_INDEX_MASK">RXD_OPAQUE_INDEX_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="2638">2638</th><td><u>#define <dfn class="macro" id="_M/RXD_OPAQUE_INDEX_SHIFT" data-ref="_M/RXD_OPAQUE_INDEX_SHIFT">RXD_OPAQUE_INDEX_SHIFT</dfn>		0</u></td></tr>
<tr><th id="2639">2639</th><td><u>#define <dfn class="macro" id="_M/RXD_OPAQUE_RING_STD" data-ref="_M/RXD_OPAQUE_RING_STD">RXD_OPAQUE_RING_STD</dfn>		0x00010000</u></td></tr>
<tr><th id="2640">2640</th><td><u>#define <dfn class="macro" id="_M/RXD_OPAQUE_RING_JUMBO" data-ref="_M/RXD_OPAQUE_RING_JUMBO">RXD_OPAQUE_RING_JUMBO</dfn>		0x00020000</u></td></tr>
<tr><th id="2641">2641</th><td><u>#define <dfn class="macro" id="_M/RXD_OPAQUE_RING_MINI" data-ref="_M/RXD_OPAQUE_RING_MINI">RXD_OPAQUE_RING_MINI</dfn>		0x00040000</u></td></tr>
<tr><th id="2642">2642</th><td><u>#define <dfn class="macro" id="_M/RXD_OPAQUE_RING_MASK" data-ref="_M/RXD_OPAQUE_RING_MASK">RXD_OPAQUE_RING_MASK</dfn>		0x00070000</u></td></tr>
<tr><th id="2643">2643</th><td>};</td></tr>
<tr><th id="2644">2644</th><td></td></tr>
<tr><th id="2645">2645</th><td><b>struct</b> <dfn class="type def" id="tg3_ext_rx_buffer_desc" title='tg3_ext_rx_buffer_desc' data-ref="tg3_ext_rx_buffer_desc" data-ref-filename="tg3_ext_rx_buffer_desc">tg3_ext_rx_buffer_desc</dfn> {</td></tr>
<tr><th id="2646">2646</th><td>	<b>struct</b> {</td></tr>
<tr><th id="2647">2647</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>			<dfn class="decl field" id="tg3_ext_rx_buffer_desc::(anonymous)::addr_hi" title='tg3_ext_rx_buffer_desc::(anonymous struct)::addr_hi' data-ref="tg3_ext_rx_buffer_desc::(anonymous)::addr_hi" data-ref-filename="tg3_ext_rx_buffer_desc..(anonymous)..addr_hi">addr_hi</dfn>;</td></tr>
<tr><th id="2648">2648</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>			<dfn class="decl field" id="tg3_ext_rx_buffer_desc::(anonymous)::addr_lo" title='tg3_ext_rx_buffer_desc::(anonymous struct)::addr_lo' data-ref="tg3_ext_rx_buffer_desc::(anonymous)::addr_lo" data-ref-filename="tg3_ext_rx_buffer_desc..(anonymous)..addr_lo">addr_lo</dfn>;</td></tr>
<tr><th id="2649">2649</th><td>	}				<dfn class="decl field" id="tg3_ext_rx_buffer_desc::addrlist" title='tg3_ext_rx_buffer_desc::addrlist' data-ref="tg3_ext_rx_buffer_desc::addrlist" data-ref-filename="tg3_ext_rx_buffer_desc..addrlist">addrlist</dfn>[<var>3</var>];</td></tr>
<tr><th id="2650">2650</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_ext_rx_buffer_desc::len2_len1" title='tg3_ext_rx_buffer_desc::len2_len1' data-ref="tg3_ext_rx_buffer_desc::len2_len1" data-ref-filename="tg3_ext_rx_buffer_desc..len2_len1">len2_len1</dfn>;</td></tr>
<tr><th id="2651">2651</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_ext_rx_buffer_desc::resv_len3" title='tg3_ext_rx_buffer_desc::resv_len3' data-ref="tg3_ext_rx_buffer_desc::resv_len3" data-ref-filename="tg3_ext_rx_buffer_desc..resv_len3">resv_len3</dfn>;</td></tr>
<tr><th id="2652">2652</th><td>	<b>struct</b> <a class="type" href="#tg3_rx_buffer_desc" title='tg3_rx_buffer_desc' data-ref="tg3_rx_buffer_desc" data-ref-filename="tg3_rx_buffer_desc">tg3_rx_buffer_desc</a>	<dfn class="decl field" id="tg3_ext_rx_buffer_desc::std" title='tg3_ext_rx_buffer_desc::std' data-ref="tg3_ext_rx_buffer_desc::std" data-ref-filename="tg3_ext_rx_buffer_desc..std">std</dfn>;</td></tr>
<tr><th id="2653">2653</th><td>};</td></tr>
<tr><th id="2654">2654</th><td></td></tr>
<tr><th id="2655">2655</th><td><i>/* We only use this when testing out the DMA engine</i></td></tr>
<tr><th id="2656">2656</th><td><i> * at probe time.  This is the internal format of buffer</i></td></tr>
<tr><th id="2657">2657</th><td><i> * descriptors used by the chip at NIC_SRAM_DMA_DESCS.</i></td></tr>
<tr><th id="2658">2658</th><td><i> */</i></td></tr>
<tr><th id="2659">2659</th><td><b>struct</b> <dfn class="type def" id="tg3_internal_buffer_desc" title='tg3_internal_buffer_desc' data-ref="tg3_internal_buffer_desc" data-ref-filename="tg3_internal_buffer_desc">tg3_internal_buffer_desc</dfn> {</td></tr>
<tr><th id="2660">2660</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_internal_buffer_desc::addr_hi" title='tg3_internal_buffer_desc::addr_hi' data-ref="tg3_internal_buffer_desc::addr_hi" data-ref-filename="tg3_internal_buffer_desc..addr_hi">addr_hi</dfn>;</td></tr>
<tr><th id="2661">2661</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_internal_buffer_desc::addr_lo" title='tg3_internal_buffer_desc::addr_lo' data-ref="tg3_internal_buffer_desc::addr_lo" data-ref-filename="tg3_internal_buffer_desc..addr_lo">addr_lo</dfn>;</td></tr>
<tr><th id="2662">2662</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_internal_buffer_desc::nic_mbuf" title='tg3_internal_buffer_desc::nic_mbuf' data-ref="tg3_internal_buffer_desc::nic_mbuf" data-ref-filename="tg3_internal_buffer_desc..nic_mbuf">nic_mbuf</dfn>;</td></tr>
<tr><th id="2663">2663</th><td>	<i>/* XXX FIX THIS */</i></td></tr>
<tr><th id="2664">2664</th><td><u>#<span data-ppcond="2664">ifdef</span> <span class="macro" data-ref="_M/__BIG_ENDIAN">__BIG_ENDIAN</span></u></td></tr>
<tr><th id="2665">2665</th><td>	u16				cqid_sqid;</td></tr>
<tr><th id="2666">2666</th><td>	u16				len;</td></tr>
<tr><th id="2667">2667</th><td><u>#<span data-ppcond="2664">else</span></u></td></tr>
<tr><th id="2668">2668</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_internal_buffer_desc::len" title='tg3_internal_buffer_desc::len' data-ref="tg3_internal_buffer_desc::len" data-ref-filename="tg3_internal_buffer_desc..len">len</dfn>;</td></tr>
<tr><th id="2669">2669</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_internal_buffer_desc::cqid_sqid" title='tg3_internal_buffer_desc::cqid_sqid' data-ref="tg3_internal_buffer_desc::cqid_sqid" data-ref-filename="tg3_internal_buffer_desc..cqid_sqid">cqid_sqid</dfn>;</td></tr>
<tr><th id="2670">2670</th><td><u>#<span data-ppcond="2664">endif</span></u></td></tr>
<tr><th id="2671">2671</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_internal_buffer_desc::flags" title='tg3_internal_buffer_desc::flags' data-ref="tg3_internal_buffer_desc::flags" data-ref-filename="tg3_internal_buffer_desc..flags">flags</dfn>;</td></tr>
<tr><th id="2672">2672</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_internal_buffer_desc::__cookie1" title='tg3_internal_buffer_desc::__cookie1' data-ref="tg3_internal_buffer_desc::__cookie1" data-ref-filename="tg3_internal_buffer_desc..__cookie1">__cookie1</dfn>;</td></tr>
<tr><th id="2673">2673</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_internal_buffer_desc::__cookie2" title='tg3_internal_buffer_desc::__cookie2' data-ref="tg3_internal_buffer_desc::__cookie2" data-ref-filename="tg3_internal_buffer_desc..__cookie2">__cookie2</dfn>;</td></tr>
<tr><th id="2674">2674</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_internal_buffer_desc::__cookie3" title='tg3_internal_buffer_desc::__cookie3' data-ref="tg3_internal_buffer_desc::__cookie3" data-ref-filename="tg3_internal_buffer_desc..__cookie3">__cookie3</dfn>;</td></tr>
<tr><th id="2675">2675</th><td>};</td></tr>
<tr><th id="2676">2676</th><td></td></tr>
<tr><th id="2677">2677</th><td><u>#define <dfn class="macro" id="_M/TG3_HW_STATUS_SIZE" data-ref="_M/TG3_HW_STATUS_SIZE">TG3_HW_STATUS_SIZE</dfn>		0x50</u></td></tr>
<tr><th id="2678">2678</th><td><b>struct</b> <dfn class="type def" id="tg3_hw_status" title='tg3_hw_status' data-ref="tg3_hw_status" data-ref-filename="tg3_hw_status">tg3_hw_status</dfn> {</td></tr>
<tr><th id="2679">2679</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_hw_status::status" title='tg3_hw_status::status' data-ref="tg3_hw_status::status" data-ref-filename="tg3_hw_status..status">status</dfn>;</td></tr>
<tr><th id="2680">2680</th><td><u>#define <dfn class="macro" id="_M/SD_STATUS_UPDATED" data-ref="_M/SD_STATUS_UPDATED">SD_STATUS_UPDATED</dfn>		0x00000001</u></td></tr>
<tr><th id="2681">2681</th><td><u>#define <dfn class="macro" id="_M/SD_STATUS_LINK_CHG" data-ref="_M/SD_STATUS_LINK_CHG">SD_STATUS_LINK_CHG</dfn>		0x00000002</u></td></tr>
<tr><th id="2682">2682</th><td><u>#define <dfn class="macro" id="_M/SD_STATUS_ERROR" data-ref="_M/SD_STATUS_ERROR">SD_STATUS_ERROR</dfn>			0x00000004</u></td></tr>
<tr><th id="2683">2683</th><td></td></tr>
<tr><th id="2684">2684</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_hw_status::status_tag" title='tg3_hw_status::status_tag' data-ref="tg3_hw_status::status_tag" data-ref-filename="tg3_hw_status..status_tag">status_tag</dfn>;</td></tr>
<tr><th id="2685">2685</th><td></td></tr>
<tr><th id="2686">2686</th><td><u>#<span data-ppcond="2686">ifdef</span> <span class="macro" data-ref="_M/__BIG_ENDIAN">__BIG_ENDIAN</span></u></td></tr>
<tr><th id="2687">2687</th><td>	u16				rx_consumer;</td></tr>
<tr><th id="2688">2688</th><td>	u16				rx_jumbo_consumer;</td></tr>
<tr><th id="2689">2689</th><td><u>#<span data-ppcond="2686">else</span></u></td></tr>
<tr><th id="2690">2690</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_hw_status::rx_jumbo_consumer" title='tg3_hw_status::rx_jumbo_consumer' data-ref="tg3_hw_status::rx_jumbo_consumer" data-ref-filename="tg3_hw_status..rx_jumbo_consumer">rx_jumbo_consumer</dfn>;</td></tr>
<tr><th id="2691">2691</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_hw_status::rx_consumer" title='tg3_hw_status::rx_consumer' data-ref="tg3_hw_status::rx_consumer" data-ref-filename="tg3_hw_status..rx_consumer">rx_consumer</dfn>;</td></tr>
<tr><th id="2692">2692</th><td><u>#<span data-ppcond="2686">endif</span></u></td></tr>
<tr><th id="2693">2693</th><td></td></tr>
<tr><th id="2694">2694</th><td><u>#<span data-ppcond="2694">ifdef</span> <span class="macro" data-ref="_M/__BIG_ENDIAN">__BIG_ENDIAN</span></u></td></tr>
<tr><th id="2695">2695</th><td>	u16				reserved;</td></tr>
<tr><th id="2696">2696</th><td>	u16				rx_mini_consumer;</td></tr>
<tr><th id="2697">2697</th><td><u>#<span data-ppcond="2694">else</span></u></td></tr>
<tr><th id="2698">2698</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_hw_status::rx_mini_consumer" title='tg3_hw_status::rx_mini_consumer' data-ref="tg3_hw_status::rx_mini_consumer" data-ref-filename="tg3_hw_status..rx_mini_consumer">rx_mini_consumer</dfn>;</td></tr>
<tr><th id="2699">2699</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_hw_status::reserved" title='tg3_hw_status::reserved' data-ref="tg3_hw_status::reserved" data-ref-filename="tg3_hw_status..reserved">reserved</dfn>;</td></tr>
<tr><th id="2700">2700</th><td><u>#<span data-ppcond="2694">endif</span></u></td></tr>
<tr><th id="2701">2701</th><td>	<b>struct</b> {</td></tr>
<tr><th id="2702">2702</th><td><u>#<span data-ppcond="2702">ifdef</span> <span class="macro" data-ref="_M/__BIG_ENDIAN">__BIG_ENDIAN</span></u></td></tr>
<tr><th id="2703">2703</th><td>		u16			tx_consumer;</td></tr>
<tr><th id="2704">2704</th><td>		u16			rx_producer;</td></tr>
<tr><th id="2705">2705</th><td><u>#<span data-ppcond="2702">else</span></u></td></tr>
<tr><th id="2706">2706</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>			<dfn class="decl field" id="tg3_hw_status::(anonymous)::rx_producer" title='tg3_hw_status::(anonymous struct)::rx_producer' data-ref="tg3_hw_status::(anonymous)::rx_producer" data-ref-filename="tg3_hw_status..(anonymous)..rx_producer">rx_producer</dfn>;</td></tr>
<tr><th id="2707">2707</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>			<dfn class="decl field" id="tg3_hw_status::(anonymous)::tx_consumer" title='tg3_hw_status::(anonymous struct)::tx_consumer' data-ref="tg3_hw_status::(anonymous)::tx_consumer" data-ref-filename="tg3_hw_status..(anonymous)..tx_consumer">tx_consumer</dfn>;</td></tr>
<tr><th id="2708">2708</th><td><u>#<span data-ppcond="2702">endif</span></u></td></tr>
<tr><th id="2709">2709</th><td>	}				<dfn class="decl field" id="tg3_hw_status::idx" title='tg3_hw_status::idx' data-ref="tg3_hw_status::idx" data-ref-filename="tg3_hw_status..idx">idx</dfn>[<var>16</var>];</td></tr>
<tr><th id="2710">2710</th><td>};</td></tr>
<tr><th id="2711">2711</th><td></td></tr>
<tr><th id="2712">2712</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="2713">2713</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="(anonymous)::high" title='(anonymous struct)::high' data-ref="(anonymous)::high" data-ref-filename="(anonymous)..high">high</dfn>, <dfn class="decl field" id="(anonymous)::low" title='(anonymous struct)::low' data-ref="(anonymous)::low" data-ref-filename="(anonymous)..low">low</dfn>;</td></tr>
<tr><th id="2714">2714</th><td>} <dfn class="typedef" id="tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</dfn>;</td></tr>
<tr><th id="2715">2715</th><td></td></tr>
<tr><th id="2716">2716</th><td><b>struct</b> <dfn class="type def" id="tg3_hw_stats" title='tg3_hw_stats' data-ref="tg3_hw_stats" data-ref-filename="tg3_hw_stats">tg3_hw_stats</dfn> {</td></tr>
<tr><th id="2717">2717</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				<dfn class="decl field" id="tg3_hw_stats::__reserved0" title='tg3_hw_stats::__reserved0' data-ref="tg3_hw_stats::__reserved0" data-ref-filename="tg3_hw_stats..__reserved0">__reserved0</dfn>[<var>0x400</var>-<var>0x300</var>];</td></tr>
<tr><th id="2718">2718</th><td></td></tr>
<tr><th id="2719">2719</th><td>	<i>/* Statistics maintained by Receive MAC. */</i></td></tr>
<tr><th id="2720">2720</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_octets" title='tg3_hw_stats::rx_octets' data-ref="tg3_hw_stats::rx_octets" data-ref-filename="tg3_hw_stats..rx_octets">rx_octets</dfn>;</td></tr>
<tr><th id="2721">2721</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>				<dfn class="decl field" id="tg3_hw_stats::__reserved1" title='tg3_hw_stats::__reserved1' data-ref="tg3_hw_stats::__reserved1" data-ref-filename="tg3_hw_stats..__reserved1">__reserved1</dfn>;</td></tr>
<tr><th id="2722">2722</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_fragments" title='tg3_hw_stats::rx_fragments' data-ref="tg3_hw_stats::rx_fragments" data-ref-filename="tg3_hw_stats..rx_fragments">rx_fragments</dfn>;</td></tr>
<tr><th id="2723">2723</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_ucast_packets" title='tg3_hw_stats::rx_ucast_packets' data-ref="tg3_hw_stats::rx_ucast_packets" data-ref-filename="tg3_hw_stats..rx_ucast_packets">rx_ucast_packets</dfn>;</td></tr>
<tr><th id="2724">2724</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_mcast_packets" title='tg3_hw_stats::rx_mcast_packets' data-ref="tg3_hw_stats::rx_mcast_packets" data-ref-filename="tg3_hw_stats..rx_mcast_packets">rx_mcast_packets</dfn>;</td></tr>
<tr><th id="2725">2725</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_bcast_packets" title='tg3_hw_stats::rx_bcast_packets' data-ref="tg3_hw_stats::rx_bcast_packets" data-ref-filename="tg3_hw_stats..rx_bcast_packets">rx_bcast_packets</dfn>;</td></tr>
<tr><th id="2726">2726</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_fcs_errors" title='tg3_hw_stats::rx_fcs_errors' data-ref="tg3_hw_stats::rx_fcs_errors" data-ref-filename="tg3_hw_stats..rx_fcs_errors">rx_fcs_errors</dfn>;</td></tr>
<tr><th id="2727">2727</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_align_errors" title='tg3_hw_stats::rx_align_errors' data-ref="tg3_hw_stats::rx_align_errors" data-ref-filename="tg3_hw_stats..rx_align_errors">rx_align_errors</dfn>;</td></tr>
<tr><th id="2728">2728</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_xon_pause_rcvd" title='tg3_hw_stats::rx_xon_pause_rcvd' data-ref="tg3_hw_stats::rx_xon_pause_rcvd" data-ref-filename="tg3_hw_stats..rx_xon_pause_rcvd">rx_xon_pause_rcvd</dfn>;</td></tr>
<tr><th id="2729">2729</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_xoff_pause_rcvd" title='tg3_hw_stats::rx_xoff_pause_rcvd' data-ref="tg3_hw_stats::rx_xoff_pause_rcvd" data-ref-filename="tg3_hw_stats..rx_xoff_pause_rcvd">rx_xoff_pause_rcvd</dfn>;</td></tr>
<tr><th id="2730">2730</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_mac_ctrl_rcvd" title='tg3_hw_stats::rx_mac_ctrl_rcvd' data-ref="tg3_hw_stats::rx_mac_ctrl_rcvd" data-ref-filename="tg3_hw_stats..rx_mac_ctrl_rcvd">rx_mac_ctrl_rcvd</dfn>;</td></tr>
<tr><th id="2731">2731</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_xoff_entered" title='tg3_hw_stats::rx_xoff_entered' data-ref="tg3_hw_stats::rx_xoff_entered" data-ref-filename="tg3_hw_stats..rx_xoff_entered">rx_xoff_entered</dfn>;</td></tr>
<tr><th id="2732">2732</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_frame_too_long_errors" title='tg3_hw_stats::rx_frame_too_long_errors' data-ref="tg3_hw_stats::rx_frame_too_long_errors" data-ref-filename="tg3_hw_stats..rx_frame_too_long_errors">rx_frame_too_long_errors</dfn>;</td></tr>
<tr><th id="2733">2733</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_jabbers" title='tg3_hw_stats::rx_jabbers' data-ref="tg3_hw_stats::rx_jabbers" data-ref-filename="tg3_hw_stats..rx_jabbers">rx_jabbers</dfn>;</td></tr>
<tr><th id="2734">2734</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_undersize_packets" title='tg3_hw_stats::rx_undersize_packets' data-ref="tg3_hw_stats::rx_undersize_packets" data-ref-filename="tg3_hw_stats..rx_undersize_packets">rx_undersize_packets</dfn>;</td></tr>
<tr><th id="2735">2735</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_in_length_errors" title='tg3_hw_stats::rx_in_length_errors' data-ref="tg3_hw_stats::rx_in_length_errors" data-ref-filename="tg3_hw_stats..rx_in_length_errors">rx_in_length_errors</dfn>;</td></tr>
<tr><th id="2736">2736</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_out_length_errors" title='tg3_hw_stats::rx_out_length_errors' data-ref="tg3_hw_stats::rx_out_length_errors" data-ref-filename="tg3_hw_stats..rx_out_length_errors">rx_out_length_errors</dfn>;</td></tr>
<tr><th id="2737">2737</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_64_or_less_octet_packets" title='tg3_hw_stats::rx_64_or_less_octet_packets' data-ref="tg3_hw_stats::rx_64_or_less_octet_packets" data-ref-filename="tg3_hw_stats..rx_64_or_less_octet_packets">rx_64_or_less_octet_packets</dfn>;</td></tr>
<tr><th id="2738">2738</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_65_to_127_octet_packets" title='tg3_hw_stats::rx_65_to_127_octet_packets' data-ref="tg3_hw_stats::rx_65_to_127_octet_packets" data-ref-filename="tg3_hw_stats..rx_65_to_127_octet_packets">rx_65_to_127_octet_packets</dfn>;</td></tr>
<tr><th id="2739">2739</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_128_to_255_octet_packets" title='tg3_hw_stats::rx_128_to_255_octet_packets' data-ref="tg3_hw_stats::rx_128_to_255_octet_packets" data-ref-filename="tg3_hw_stats..rx_128_to_255_octet_packets">rx_128_to_255_octet_packets</dfn>;</td></tr>
<tr><th id="2740">2740</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_256_to_511_octet_packets" title='tg3_hw_stats::rx_256_to_511_octet_packets' data-ref="tg3_hw_stats::rx_256_to_511_octet_packets" data-ref-filename="tg3_hw_stats..rx_256_to_511_octet_packets">rx_256_to_511_octet_packets</dfn>;</td></tr>
<tr><th id="2741">2741</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_512_to_1023_octet_packets" title='tg3_hw_stats::rx_512_to_1023_octet_packets' data-ref="tg3_hw_stats::rx_512_to_1023_octet_packets" data-ref-filename="tg3_hw_stats..rx_512_to_1023_octet_packets">rx_512_to_1023_octet_packets</dfn>;</td></tr>
<tr><th id="2742">2742</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_1024_to_1522_octet_packets" title='tg3_hw_stats::rx_1024_to_1522_octet_packets' data-ref="tg3_hw_stats::rx_1024_to_1522_octet_packets" data-ref-filename="tg3_hw_stats..rx_1024_to_1522_octet_packets">rx_1024_to_1522_octet_packets</dfn>;</td></tr>
<tr><th id="2743">2743</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_1523_to_2047_octet_packets" title='tg3_hw_stats::rx_1523_to_2047_octet_packets' data-ref="tg3_hw_stats::rx_1523_to_2047_octet_packets" data-ref-filename="tg3_hw_stats..rx_1523_to_2047_octet_packets">rx_1523_to_2047_octet_packets</dfn>;</td></tr>
<tr><th id="2744">2744</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_2048_to_4095_octet_packets" title='tg3_hw_stats::rx_2048_to_4095_octet_packets' data-ref="tg3_hw_stats::rx_2048_to_4095_octet_packets" data-ref-filename="tg3_hw_stats..rx_2048_to_4095_octet_packets">rx_2048_to_4095_octet_packets</dfn>;</td></tr>
<tr><th id="2745">2745</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_4096_to_8191_octet_packets" title='tg3_hw_stats::rx_4096_to_8191_octet_packets' data-ref="tg3_hw_stats::rx_4096_to_8191_octet_packets" data-ref-filename="tg3_hw_stats..rx_4096_to_8191_octet_packets">rx_4096_to_8191_octet_packets</dfn>;</td></tr>
<tr><th id="2746">2746</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_8192_to_9022_octet_packets" title='tg3_hw_stats::rx_8192_to_9022_octet_packets' data-ref="tg3_hw_stats::rx_8192_to_9022_octet_packets" data-ref-filename="tg3_hw_stats..rx_8192_to_9022_octet_packets">rx_8192_to_9022_octet_packets</dfn>;</td></tr>
<tr><th id="2747">2747</th><td></td></tr>
<tr><th id="2748">2748</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>				<dfn class="decl field" id="tg3_hw_stats::__unused0" title='tg3_hw_stats::__unused0' data-ref="tg3_hw_stats::__unused0" data-ref-filename="tg3_hw_stats..__unused0">__unused0</dfn>[<var>37</var>];</td></tr>
<tr><th id="2749">2749</th><td></td></tr>
<tr><th id="2750">2750</th><td>	<i>/* Statistics maintained by Transmit MAC. */</i></td></tr>
<tr><th id="2751">2751</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_octets" title='tg3_hw_stats::tx_octets' data-ref="tg3_hw_stats::tx_octets" data-ref-filename="tg3_hw_stats..tx_octets">tx_octets</dfn>;</td></tr>
<tr><th id="2752">2752</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>				<dfn class="decl field" id="tg3_hw_stats::__reserved2" title='tg3_hw_stats::__reserved2' data-ref="tg3_hw_stats::__reserved2" data-ref-filename="tg3_hw_stats..__reserved2">__reserved2</dfn>;</td></tr>
<tr><th id="2753">2753</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collisions" title='tg3_hw_stats::tx_collisions' data-ref="tg3_hw_stats::tx_collisions" data-ref-filename="tg3_hw_stats..tx_collisions">tx_collisions</dfn>;</td></tr>
<tr><th id="2754">2754</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_xon_sent" title='tg3_hw_stats::tx_xon_sent' data-ref="tg3_hw_stats::tx_xon_sent" data-ref-filename="tg3_hw_stats..tx_xon_sent">tx_xon_sent</dfn>;</td></tr>
<tr><th id="2755">2755</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_xoff_sent" title='tg3_hw_stats::tx_xoff_sent' data-ref="tg3_hw_stats::tx_xoff_sent" data-ref-filename="tg3_hw_stats..tx_xoff_sent">tx_xoff_sent</dfn>;</td></tr>
<tr><th id="2756">2756</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_flow_control" title='tg3_hw_stats::tx_flow_control' data-ref="tg3_hw_stats::tx_flow_control" data-ref-filename="tg3_hw_stats..tx_flow_control">tx_flow_control</dfn>;</td></tr>
<tr><th id="2757">2757</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_mac_errors" title='tg3_hw_stats::tx_mac_errors' data-ref="tg3_hw_stats::tx_mac_errors" data-ref-filename="tg3_hw_stats..tx_mac_errors">tx_mac_errors</dfn>;</td></tr>
<tr><th id="2758">2758</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_single_collisions" title='tg3_hw_stats::tx_single_collisions' data-ref="tg3_hw_stats::tx_single_collisions" data-ref-filename="tg3_hw_stats..tx_single_collisions">tx_single_collisions</dfn>;</td></tr>
<tr><th id="2759">2759</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_mult_collisions" title='tg3_hw_stats::tx_mult_collisions' data-ref="tg3_hw_stats::tx_mult_collisions" data-ref-filename="tg3_hw_stats..tx_mult_collisions">tx_mult_collisions</dfn>;</td></tr>
<tr><th id="2760">2760</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_deferred" title='tg3_hw_stats::tx_deferred' data-ref="tg3_hw_stats::tx_deferred" data-ref-filename="tg3_hw_stats..tx_deferred">tx_deferred</dfn>;</td></tr>
<tr><th id="2761">2761</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>				<dfn class="decl field" id="tg3_hw_stats::__reserved3" title='tg3_hw_stats::__reserved3' data-ref="tg3_hw_stats::__reserved3" data-ref-filename="tg3_hw_stats..__reserved3">__reserved3</dfn>;</td></tr>
<tr><th id="2762">2762</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_excessive_collisions" title='tg3_hw_stats::tx_excessive_collisions' data-ref="tg3_hw_stats::tx_excessive_collisions" data-ref-filename="tg3_hw_stats..tx_excessive_collisions">tx_excessive_collisions</dfn>;</td></tr>
<tr><th id="2763">2763</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_late_collisions" title='tg3_hw_stats::tx_late_collisions' data-ref="tg3_hw_stats::tx_late_collisions" data-ref-filename="tg3_hw_stats..tx_late_collisions">tx_late_collisions</dfn>;</td></tr>
<tr><th id="2764">2764</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_2times" title='tg3_hw_stats::tx_collide_2times' data-ref="tg3_hw_stats::tx_collide_2times" data-ref-filename="tg3_hw_stats..tx_collide_2times">tx_collide_2times</dfn>;</td></tr>
<tr><th id="2765">2765</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_3times" title='tg3_hw_stats::tx_collide_3times' data-ref="tg3_hw_stats::tx_collide_3times" data-ref-filename="tg3_hw_stats..tx_collide_3times">tx_collide_3times</dfn>;</td></tr>
<tr><th id="2766">2766</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_4times" title='tg3_hw_stats::tx_collide_4times' data-ref="tg3_hw_stats::tx_collide_4times" data-ref-filename="tg3_hw_stats..tx_collide_4times">tx_collide_4times</dfn>;</td></tr>
<tr><th id="2767">2767</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_5times" title='tg3_hw_stats::tx_collide_5times' data-ref="tg3_hw_stats::tx_collide_5times" data-ref-filename="tg3_hw_stats..tx_collide_5times">tx_collide_5times</dfn>;</td></tr>
<tr><th id="2768">2768</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_6times" title='tg3_hw_stats::tx_collide_6times' data-ref="tg3_hw_stats::tx_collide_6times" data-ref-filename="tg3_hw_stats..tx_collide_6times">tx_collide_6times</dfn>;</td></tr>
<tr><th id="2769">2769</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_7times" title='tg3_hw_stats::tx_collide_7times' data-ref="tg3_hw_stats::tx_collide_7times" data-ref-filename="tg3_hw_stats..tx_collide_7times">tx_collide_7times</dfn>;</td></tr>
<tr><th id="2770">2770</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_8times" title='tg3_hw_stats::tx_collide_8times' data-ref="tg3_hw_stats::tx_collide_8times" data-ref-filename="tg3_hw_stats..tx_collide_8times">tx_collide_8times</dfn>;</td></tr>
<tr><th id="2771">2771</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_9times" title='tg3_hw_stats::tx_collide_9times' data-ref="tg3_hw_stats::tx_collide_9times" data-ref-filename="tg3_hw_stats..tx_collide_9times">tx_collide_9times</dfn>;</td></tr>
<tr><th id="2772">2772</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_10times" title='tg3_hw_stats::tx_collide_10times' data-ref="tg3_hw_stats::tx_collide_10times" data-ref-filename="tg3_hw_stats..tx_collide_10times">tx_collide_10times</dfn>;</td></tr>
<tr><th id="2773">2773</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_11times" title='tg3_hw_stats::tx_collide_11times' data-ref="tg3_hw_stats::tx_collide_11times" data-ref-filename="tg3_hw_stats..tx_collide_11times">tx_collide_11times</dfn>;</td></tr>
<tr><th id="2774">2774</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_12times" title='tg3_hw_stats::tx_collide_12times' data-ref="tg3_hw_stats::tx_collide_12times" data-ref-filename="tg3_hw_stats..tx_collide_12times">tx_collide_12times</dfn>;</td></tr>
<tr><th id="2775">2775</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_13times" title='tg3_hw_stats::tx_collide_13times' data-ref="tg3_hw_stats::tx_collide_13times" data-ref-filename="tg3_hw_stats..tx_collide_13times">tx_collide_13times</dfn>;</td></tr>
<tr><th id="2776">2776</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_14times" title='tg3_hw_stats::tx_collide_14times' data-ref="tg3_hw_stats::tx_collide_14times" data-ref-filename="tg3_hw_stats..tx_collide_14times">tx_collide_14times</dfn>;</td></tr>
<tr><th id="2777">2777</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_collide_15times" title='tg3_hw_stats::tx_collide_15times' data-ref="tg3_hw_stats::tx_collide_15times" data-ref-filename="tg3_hw_stats..tx_collide_15times">tx_collide_15times</dfn>;</td></tr>
<tr><th id="2778">2778</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_ucast_packets" title='tg3_hw_stats::tx_ucast_packets' data-ref="tg3_hw_stats::tx_ucast_packets" data-ref-filename="tg3_hw_stats..tx_ucast_packets">tx_ucast_packets</dfn>;</td></tr>
<tr><th id="2779">2779</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_mcast_packets" title='tg3_hw_stats::tx_mcast_packets' data-ref="tg3_hw_stats::tx_mcast_packets" data-ref-filename="tg3_hw_stats..tx_mcast_packets">tx_mcast_packets</dfn>;</td></tr>
<tr><th id="2780">2780</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_bcast_packets" title='tg3_hw_stats::tx_bcast_packets' data-ref="tg3_hw_stats::tx_bcast_packets" data-ref-filename="tg3_hw_stats..tx_bcast_packets">tx_bcast_packets</dfn>;</td></tr>
<tr><th id="2781">2781</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_carrier_sense_errors" title='tg3_hw_stats::tx_carrier_sense_errors' data-ref="tg3_hw_stats::tx_carrier_sense_errors" data-ref-filename="tg3_hw_stats..tx_carrier_sense_errors">tx_carrier_sense_errors</dfn>;</td></tr>
<tr><th id="2782">2782</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_discards" title='tg3_hw_stats::tx_discards' data-ref="tg3_hw_stats::tx_discards" data-ref-filename="tg3_hw_stats..tx_discards">tx_discards</dfn>;</td></tr>
<tr><th id="2783">2783</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_errors" title='tg3_hw_stats::tx_errors' data-ref="tg3_hw_stats::tx_errors" data-ref-filename="tg3_hw_stats..tx_errors">tx_errors</dfn>;</td></tr>
<tr><th id="2784">2784</th><td></td></tr>
<tr><th id="2785">2785</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>				<dfn class="decl field" id="tg3_hw_stats::__unused1" title='tg3_hw_stats::__unused1' data-ref="tg3_hw_stats::__unused1" data-ref-filename="tg3_hw_stats..__unused1">__unused1</dfn>[<var>31</var>];</td></tr>
<tr><th id="2786">2786</th><td></td></tr>
<tr><th id="2787">2787</th><td>	<i>/* Statistics maintained by Receive List Placement. */</i></td></tr>
<tr><th id="2788">2788</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::COS_rx_packets" title='tg3_hw_stats::COS_rx_packets' data-ref="tg3_hw_stats::COS_rx_packets" data-ref-filename="tg3_hw_stats..COS_rx_packets">COS_rx_packets</dfn>[<var>16</var>];</td></tr>
<tr><th id="2789">2789</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::COS_rx_filter_dropped" title='tg3_hw_stats::COS_rx_filter_dropped' data-ref="tg3_hw_stats::COS_rx_filter_dropped" data-ref-filename="tg3_hw_stats..COS_rx_filter_dropped">COS_rx_filter_dropped</dfn>;</td></tr>
<tr><th id="2790">2790</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::dma_writeq_full" title='tg3_hw_stats::dma_writeq_full' data-ref="tg3_hw_stats::dma_writeq_full" data-ref-filename="tg3_hw_stats..dma_writeq_full">dma_writeq_full</dfn>;</td></tr>
<tr><th id="2791">2791</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::dma_write_prioq_full" title='tg3_hw_stats::dma_write_prioq_full' data-ref="tg3_hw_stats::dma_write_prioq_full" data-ref-filename="tg3_hw_stats..dma_write_prioq_full">dma_write_prioq_full</dfn>;</td></tr>
<tr><th id="2792">2792</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rxbds_empty" title='tg3_hw_stats::rxbds_empty' data-ref="tg3_hw_stats::rxbds_empty" data-ref-filename="tg3_hw_stats..rxbds_empty">rxbds_empty</dfn>;</td></tr>
<tr><th id="2793">2793</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_discards" title='tg3_hw_stats::rx_discards' data-ref="tg3_hw_stats::rx_discards" data-ref-filename="tg3_hw_stats..rx_discards">rx_discards</dfn>;</td></tr>
<tr><th id="2794">2794</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_errors" title='tg3_hw_stats::rx_errors' data-ref="tg3_hw_stats::rx_errors" data-ref-filename="tg3_hw_stats..rx_errors">rx_errors</dfn>;</td></tr>
<tr><th id="2795">2795</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::rx_threshold_hit" title='tg3_hw_stats::rx_threshold_hit' data-ref="tg3_hw_stats::rx_threshold_hit" data-ref-filename="tg3_hw_stats..rx_threshold_hit">rx_threshold_hit</dfn>;</td></tr>
<tr><th id="2796">2796</th><td></td></tr>
<tr><th id="2797">2797</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>				<dfn class="decl field" id="tg3_hw_stats::__unused2" title='tg3_hw_stats::__unused2' data-ref="tg3_hw_stats::__unused2" data-ref-filename="tg3_hw_stats..__unused2">__unused2</dfn>[<var>9</var>];</td></tr>
<tr><th id="2798">2798</th><td></td></tr>
<tr><th id="2799">2799</th><td>	<i>/* Statistics maintained by Send Data Initiator. */</i></td></tr>
<tr><th id="2800">2800</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::COS_out_packets" title='tg3_hw_stats::COS_out_packets' data-ref="tg3_hw_stats::COS_out_packets" data-ref-filename="tg3_hw_stats..COS_out_packets">COS_out_packets</dfn>[<var>16</var>];</td></tr>
<tr><th id="2801">2801</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::dma_readq_full" title='tg3_hw_stats::dma_readq_full' data-ref="tg3_hw_stats::dma_readq_full" data-ref-filename="tg3_hw_stats..dma_readq_full">dma_readq_full</dfn>;</td></tr>
<tr><th id="2802">2802</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::dma_read_prioq_full" title='tg3_hw_stats::dma_read_prioq_full' data-ref="tg3_hw_stats::dma_read_prioq_full" data-ref-filename="tg3_hw_stats..dma_read_prioq_full">dma_read_prioq_full</dfn>;</td></tr>
<tr><th id="2803">2803</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::tx_comp_queue_full" title='tg3_hw_stats::tx_comp_queue_full' data-ref="tg3_hw_stats::tx_comp_queue_full" data-ref-filename="tg3_hw_stats..tx_comp_queue_full">tx_comp_queue_full</dfn>;</td></tr>
<tr><th id="2804">2804</th><td></td></tr>
<tr><th id="2805">2805</th><td>	<i>/* Statistics maintained by Host Coalescing. */</i></td></tr>
<tr><th id="2806">2806</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::ring_set_send_prod_index" title='tg3_hw_stats::ring_set_send_prod_index' data-ref="tg3_hw_stats::ring_set_send_prod_index" data-ref-filename="tg3_hw_stats..ring_set_send_prod_index">ring_set_send_prod_index</dfn>;</td></tr>
<tr><th id="2807">2807</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::ring_status_update" title='tg3_hw_stats::ring_status_update' data-ref="tg3_hw_stats::ring_status_update" data-ref-filename="tg3_hw_stats..ring_status_update">ring_status_update</dfn>;</td></tr>
<tr><th id="2808">2808</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::nic_irqs" title='tg3_hw_stats::nic_irqs' data-ref="tg3_hw_stats::nic_irqs" data-ref-filename="tg3_hw_stats..nic_irqs">nic_irqs</dfn>;</td></tr>
<tr><th id="2809">2809</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::nic_avoided_irqs" title='tg3_hw_stats::nic_avoided_irqs' data-ref="tg3_hw_stats::nic_avoided_irqs" data-ref-filename="tg3_hw_stats..nic_avoided_irqs">nic_avoided_irqs</dfn>;</td></tr>
<tr><th id="2810">2810</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::nic_tx_threshold_hit" title='tg3_hw_stats::nic_tx_threshold_hit' data-ref="tg3_hw_stats::nic_tx_threshold_hit" data-ref-filename="tg3_hw_stats..nic_tx_threshold_hit">nic_tx_threshold_hit</dfn>;</td></tr>
<tr><th id="2811">2811</th><td></td></tr>
<tr><th id="2812">2812</th><td>	<i>/* NOT a part of the hardware statistics block format.</i></td></tr>
<tr><th id="2813">2813</th><td><i>	 * These stats are here as storage for tg3_periodic_fetch_stats().</i></td></tr>
<tr><th id="2814">2814</th><td><i>	 */</i></td></tr>
<tr><th id="2815">2815</th><td>	<a class="typedef" href="#tg3_stat64_t" title='tg3_stat64_t' data-type='struct tg3_stat64_t' data-ref="tg3_stat64_t" data-ref-filename="tg3_stat64_t">tg3_stat64_t</a>			<dfn class="decl field" id="tg3_hw_stats::mbuf_lwm_thresh_hit" title='tg3_hw_stats::mbuf_lwm_thresh_hit' data-ref="tg3_hw_stats::mbuf_lwm_thresh_hit" data-ref-filename="tg3_hw_stats..mbuf_lwm_thresh_hit">mbuf_lwm_thresh_hit</dfn>;</td></tr>
<tr><th id="2816">2816</th><td></td></tr>
<tr><th id="2817">2817</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				<dfn class="decl field" id="tg3_hw_stats::__reserved4" title='tg3_hw_stats::__reserved4' data-ref="tg3_hw_stats::__reserved4" data-ref-filename="tg3_hw_stats..__reserved4">__reserved4</dfn>[<var>0xb00</var>-<var>0x9c8</var>];</td></tr>
<tr><th id="2818">2818</th><td>};</td></tr>
<tr><th id="2819">2819</th><td></td></tr>
<tr><th id="2820">2820</th><td><u>#define <dfn class="macro" id="_M/TG3_SD_NUM_RECS" data-ref="_M/TG3_SD_NUM_RECS">TG3_SD_NUM_RECS</dfn>			3</u></td></tr>
<tr><th id="2821">2821</th><td><u>#define <dfn class="macro" id="_M/TG3_OCIR_LEN" data-ref="_M/TG3_OCIR_LEN">TG3_OCIR_LEN</dfn>			(sizeof(struct tg3_ocir))</u></td></tr>
<tr><th id="2822">2822</th><td><u>#define <dfn class="macro" id="_M/TG3_OCIR_SIG_MAGIC" data-ref="_M/TG3_OCIR_SIG_MAGIC">TG3_OCIR_SIG_MAGIC</dfn>		0x5253434f</u></td></tr>
<tr><th id="2823">2823</th><td><u>#define <dfn class="macro" id="_M/TG3_OCIR_FLAG_ACTIVE" data-ref="_M/TG3_OCIR_FLAG_ACTIVE">TG3_OCIR_FLAG_ACTIVE</dfn>		0x00000001</u></td></tr>
<tr><th id="2824">2824</th><td></td></tr>
<tr><th id="2825">2825</th><td><u>#define <dfn class="macro" id="_M/TG3_TEMP_CAUTION_OFFSET" data-ref="_M/TG3_TEMP_CAUTION_OFFSET">TG3_TEMP_CAUTION_OFFSET</dfn>		0xc8</u></td></tr>
<tr><th id="2826">2826</th><td><u>#define <dfn class="macro" id="_M/TG3_TEMP_MAX_OFFSET" data-ref="_M/TG3_TEMP_MAX_OFFSET">TG3_TEMP_MAX_OFFSET</dfn>		0xcc</u></td></tr>
<tr><th id="2827">2827</th><td><u>#define <dfn class="macro" id="_M/TG3_TEMP_SENSOR_OFFSET" data-ref="_M/TG3_TEMP_SENSOR_OFFSET">TG3_TEMP_SENSOR_OFFSET</dfn>		0xd4</u></td></tr>
<tr><th id="2828">2828</th><td></td></tr>
<tr><th id="2829">2829</th><td></td></tr>
<tr><th id="2830">2830</th><td><b>struct</b> <dfn class="type def" id="tg3_ocir" title='tg3_ocir' data-ref="tg3_ocir" data-ref-filename="tg3_ocir">tg3_ocir</dfn> {</td></tr>
<tr><th id="2831">2831</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_ocir::signature" title='tg3_ocir::signature' data-ref="tg3_ocir::signature" data-ref-filename="tg3_ocir..signature">signature</dfn>;</td></tr>
<tr><th id="2832">2832</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_ocir::version_flags" title='tg3_ocir::version_flags' data-ref="tg3_ocir::version_flags" data-ref-filename="tg3_ocir..version_flags">version_flags</dfn>;</td></tr>
<tr><th id="2833">2833</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_ocir::refresh_int" title='tg3_ocir::refresh_int' data-ref="tg3_ocir::refresh_int" data-ref-filename="tg3_ocir..refresh_int">refresh_int</dfn>;</td></tr>
<tr><th id="2834">2834</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_ocir::refresh_tmr" title='tg3_ocir::refresh_tmr' data-ref="tg3_ocir::refresh_tmr" data-ref-filename="tg3_ocir..refresh_tmr">refresh_tmr</dfn>;</td></tr>
<tr><th id="2835">2835</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_ocir::update_tmr" title='tg3_ocir::update_tmr' data-ref="tg3_ocir::update_tmr" data-ref-filename="tg3_ocir..update_tmr">update_tmr</dfn>;</td></tr>
<tr><th id="2836">2836</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_ocir::dst_base_addr" title='tg3_ocir::dst_base_addr' data-ref="tg3_ocir::dst_base_addr" data-ref-filename="tg3_ocir..dst_base_addr">dst_base_addr</dfn>;</td></tr>
<tr><th id="2837">2837</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_ocir::src_hdr_offset" title='tg3_ocir::src_hdr_offset' data-ref="tg3_ocir::src_hdr_offset" data-ref-filename="tg3_ocir..src_hdr_offset">src_hdr_offset</dfn>;</td></tr>
<tr><th id="2838">2838</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_ocir::src_hdr_length" title='tg3_ocir::src_hdr_length' data-ref="tg3_ocir::src_hdr_length" data-ref-filename="tg3_ocir..src_hdr_length">src_hdr_length</dfn>;</td></tr>
<tr><th id="2839">2839</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_ocir::src_data_offset" title='tg3_ocir::src_data_offset' data-ref="tg3_ocir::src_data_offset" data-ref-filename="tg3_ocir..src_data_offset">src_data_offset</dfn>;</td></tr>
<tr><th id="2840">2840</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_ocir::src_data_length" title='tg3_ocir::src_data_length' data-ref="tg3_ocir::src_data_length" data-ref-filename="tg3_ocir..src_data_length">src_data_length</dfn>;</td></tr>
<tr><th id="2841">2841</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_ocir::dst_hdr_offset" title='tg3_ocir::dst_hdr_offset' data-ref="tg3_ocir::dst_hdr_offset" data-ref-filename="tg3_ocir..dst_hdr_offset">dst_hdr_offset</dfn>;</td></tr>
<tr><th id="2842">2842</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_ocir::dst_data_offset" title='tg3_ocir::dst_data_offset' data-ref="tg3_ocir::dst_data_offset" data-ref-filename="tg3_ocir..dst_data_offset">dst_data_offset</dfn>;</td></tr>
<tr><th id="2843">2843</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_ocir::dst_reg_upd_offset" title='tg3_ocir::dst_reg_upd_offset' data-ref="tg3_ocir::dst_reg_upd_offset" data-ref-filename="tg3_ocir..dst_reg_upd_offset">dst_reg_upd_offset</dfn>;</td></tr>
<tr><th id="2844">2844</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3_ocir::dst_sem_offset" title='tg3_ocir::dst_sem_offset' data-ref="tg3_ocir::dst_sem_offset" data-ref-filename="tg3_ocir..dst_sem_offset">dst_sem_offset</dfn>;</td></tr>
<tr><th id="2845">2845</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_ocir::reserved1" title='tg3_ocir::reserved1' data-ref="tg3_ocir::reserved1" data-ref-filename="tg3_ocir..reserved1">reserved1</dfn>[<var>2</var>];</td></tr>
<tr><th id="2846">2846</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_ocir::port0_flags" title='tg3_ocir::port0_flags' data-ref="tg3_ocir::port0_flags" data-ref-filename="tg3_ocir..port0_flags">port0_flags</dfn>;</td></tr>
<tr><th id="2847">2847</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_ocir::port1_flags" title='tg3_ocir::port1_flags' data-ref="tg3_ocir::port1_flags" data-ref-filename="tg3_ocir..port1_flags">port1_flags</dfn>;</td></tr>
<tr><th id="2848">2848</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_ocir::port2_flags" title='tg3_ocir::port2_flags' data-ref="tg3_ocir::port2_flags" data-ref-filename="tg3_ocir..port2_flags">port2_flags</dfn>;</td></tr>
<tr><th id="2849">2849</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_ocir::port3_flags" title='tg3_ocir::port3_flags' data-ref="tg3_ocir::port3_flags" data-ref-filename="tg3_ocir..port3_flags">port3_flags</dfn>;</td></tr>
<tr><th id="2850">2850</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_ocir::reserved2" title='tg3_ocir::reserved2' data-ref="tg3_ocir::reserved2" data-ref-filename="tg3_ocir..reserved2">reserved2</dfn>[<var>1</var>];</td></tr>
<tr><th id="2851">2851</th><td>};</td></tr>
<tr><th id="2852">2852</th><td></td></tr>
<tr><th id="2853">2853</th><td></td></tr>
<tr><th id="2854">2854</th><td><i>/* 'mapping' is superfluous as the chip does not write into</i></td></tr>
<tr><th id="2855">2855</th><td><i> * the tx/rx post rings so we could just fetch it from there.</i></td></tr>
<tr><th id="2856">2856</th><td><i> * But the cache behavior is better how we are doing it now.</i></td></tr>
<tr><th id="2857">2857</th><td><i> *</i></td></tr>
<tr><th id="2858">2858</th><td><i> * This driver uses new build_skb() API :</i></td></tr>
<tr><th id="2859">2859</th><td><i> * RX ring buffer contains pointer to kmalloc() data only,</i></td></tr>
<tr><th id="2860">2860</th><td><i> * skb are built only after Hardware filled the frame.</i></td></tr>
<tr><th id="2861">2861</th><td><i> */</i></td></tr>
<tr><th id="2862">2862</th><td><b>struct</b> <dfn class="type def" id="ring_info" title='ring_info' data-ref="ring_info" data-ref-filename="ring_info">ring_info</dfn> {</td></tr>
<tr><th id="2863">2863</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				*<dfn class="decl field" id="ring_info::data" title='ring_info::data' data-ref="ring_info::data" data-ref-filename="ring_info..data">data</dfn>;</td></tr>
<tr><th id="2864">2864</th><td>	<a class="macro" href="../../../../include/linux/dma-mapping.h.html#816" title="dma_addr_t mapping" data-ref="_M/DEFINE_DMA_UNMAP_ADDR">DEFINE_DMA_UNMAP_ADDR</a>(<dfn class="decl field" id="ring_info::mapping" title='ring_info::mapping' data-ref="ring_info::mapping" data-ref-filename="ring_info..mapping">mapping</dfn>);</td></tr>
<tr><th id="2865">2865</th><td>};</td></tr>
<tr><th id="2866">2866</th><td></td></tr>
<tr><th id="2867">2867</th><td><b>struct</b> <dfn class="type def" id="tg3_tx_ring_info" title='tg3_tx_ring_info' data-ref="tg3_tx_ring_info" data-ref-filename="tg3_tx_ring_info">tg3_tx_ring_info</dfn> {</td></tr>
<tr><th id="2868">2868</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/skbuff.h.html#sk_buff" title='sk_buff' data-ref="sk_buff" data-ref-filename="sk_buff">sk_buff</a>			*<dfn class="decl field" id="tg3_tx_ring_info::skb" title='tg3_tx_ring_info::skb' data-ref="tg3_tx_ring_info::skb" data-ref-filename="tg3_tx_ring_info..skb">skb</dfn>;</td></tr>
<tr><th id="2869">2869</th><td>	<a class="macro" href="../../../../include/linux/dma-mapping.h.html#816" title="dma_addr_t mapping" data-ref="_M/DEFINE_DMA_UNMAP_ADDR">DEFINE_DMA_UNMAP_ADDR</a>(<dfn class="decl field" id="tg3_tx_ring_info::mapping" title='tg3_tx_ring_info::mapping' data-ref="tg3_tx_ring_info::mapping" data-ref-filename="tg3_tx_ring_info..mapping">mapping</dfn>);</td></tr>
<tr><th id="2870">2870</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a>				<dfn class="decl field" id="tg3_tx_ring_info::fragmented" title='tg3_tx_ring_info::fragmented' data-ref="tg3_tx_ring_info::fragmented" data-ref-filename="tg3_tx_ring_info..fragmented">fragmented</dfn>;</td></tr>
<tr><th id="2871">2871</th><td>};</td></tr>
<tr><th id="2872">2872</th><td></td></tr>
<tr><th id="2873">2873</th><td><b>struct</b> <dfn class="type def" id="tg3_link_config" title='tg3_link_config' data-ref="tg3_link_config" data-ref-filename="tg3_link_config">tg3_link_config</dfn> {</td></tr>
<tr><th id="2874">2874</th><td>	<i>/* Describes what we're trying to get. */</i></td></tr>
<tr><th id="2875">2875</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_link_config::advertising" title='tg3_link_config::advertising' data-ref="tg3_link_config::advertising" data-ref-filename="tg3_link_config..advertising">advertising</dfn>;</td></tr>
<tr><th id="2876">2876</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_link_config::speed" title='tg3_link_config::speed' data-ref="tg3_link_config::speed" data-ref-filename="tg3_link_config..speed">speed</dfn>;</td></tr>
<tr><th id="2877">2877</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				<dfn class="decl field" id="tg3_link_config::duplex" title='tg3_link_config::duplex' data-ref="tg3_link_config::duplex" data-ref-filename="tg3_link_config..duplex">duplex</dfn>;</td></tr>
<tr><th id="2878">2878</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				<dfn class="decl field" id="tg3_link_config::autoneg" title='tg3_link_config::autoneg' data-ref="tg3_link_config::autoneg" data-ref-filename="tg3_link_config..autoneg">autoneg</dfn>;</td></tr>
<tr><th id="2879">2879</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				<dfn class="decl field" id="tg3_link_config::flowctrl" title='tg3_link_config::flowctrl' data-ref="tg3_link_config::flowctrl" data-ref-filename="tg3_link_config..flowctrl">flowctrl</dfn>;</td></tr>
<tr><th id="2880">2880</th><td></td></tr>
<tr><th id="2881">2881</th><td>	<i>/* Describes what we actually have. */</i></td></tr>
<tr><th id="2882">2882</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				<dfn class="decl field" id="tg3_link_config::active_flowctrl" title='tg3_link_config::active_flowctrl' data-ref="tg3_link_config::active_flowctrl" data-ref-filename="tg3_link_config..active_flowctrl">active_flowctrl</dfn>;</td></tr>
<tr><th id="2883">2883</th><td></td></tr>
<tr><th id="2884">2884</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				<dfn class="decl field" id="tg3_link_config::active_duplex" title='tg3_link_config::active_duplex' data-ref="tg3_link_config::active_duplex" data-ref-filename="tg3_link_config..active_duplex">active_duplex</dfn>;</td></tr>
<tr><th id="2885">2885</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_link_config::active_speed" title='tg3_link_config::active_speed' data-ref="tg3_link_config::active_speed" data-ref-filename="tg3_link_config..active_speed">active_speed</dfn>;</td></tr>
<tr><th id="2886">2886</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_link_config::rmt_adv" title='tg3_link_config::rmt_adv' data-ref="tg3_link_config::rmt_adv" data-ref-filename="tg3_link_config..rmt_adv">rmt_adv</dfn>;</td></tr>
<tr><th id="2887">2887</th><td>};</td></tr>
<tr><th id="2888">2888</th><td></td></tr>
<tr><th id="2889">2889</th><td><b>struct</b> <dfn class="type def" id="tg3_bufmgr_config" title='tg3_bufmgr_config' data-ref="tg3_bufmgr_config" data-ref-filename="tg3_bufmgr_config">tg3_bufmgr_config</dfn> {</td></tr>
<tr><th id="2890">2890</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="tg3_bufmgr_config::mbuf_read_dma_low_water" title='tg3_bufmgr_config::mbuf_read_dma_low_water' data-ref="tg3_bufmgr_config::mbuf_read_dma_low_water" data-ref-filename="tg3_bufmgr_config..mbuf_read_dma_low_water">mbuf_read_dma_low_water</dfn>;</td></tr>
<tr><th id="2891">2891</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="tg3_bufmgr_config::mbuf_mac_rx_low_water" title='tg3_bufmgr_config::mbuf_mac_rx_low_water' data-ref="tg3_bufmgr_config::mbuf_mac_rx_low_water" data-ref-filename="tg3_bufmgr_config..mbuf_mac_rx_low_water">mbuf_mac_rx_low_water</dfn>;</td></tr>
<tr><th id="2892">2892</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="tg3_bufmgr_config::mbuf_high_water" title='tg3_bufmgr_config::mbuf_high_water' data-ref="tg3_bufmgr_config::mbuf_high_water" data-ref-filename="tg3_bufmgr_config..mbuf_high_water">mbuf_high_water</dfn>;</td></tr>
<tr><th id="2893">2893</th><td></td></tr>
<tr><th id="2894">2894</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="tg3_bufmgr_config::mbuf_read_dma_low_water_jumbo" title='tg3_bufmgr_config::mbuf_read_dma_low_water_jumbo' data-ref="tg3_bufmgr_config::mbuf_read_dma_low_water_jumbo" data-ref-filename="tg3_bufmgr_config..mbuf_read_dma_low_water_jumbo">mbuf_read_dma_low_water_jumbo</dfn>;</td></tr>
<tr><th id="2895">2895</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="tg3_bufmgr_config::mbuf_mac_rx_low_water_jumbo" title='tg3_bufmgr_config::mbuf_mac_rx_low_water_jumbo' data-ref="tg3_bufmgr_config::mbuf_mac_rx_low_water_jumbo" data-ref-filename="tg3_bufmgr_config..mbuf_mac_rx_low_water_jumbo">mbuf_mac_rx_low_water_jumbo</dfn>;</td></tr>
<tr><th id="2896">2896</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="tg3_bufmgr_config::mbuf_high_water_jumbo" title='tg3_bufmgr_config::mbuf_high_water_jumbo' data-ref="tg3_bufmgr_config::mbuf_high_water_jumbo" data-ref-filename="tg3_bufmgr_config..mbuf_high_water_jumbo">mbuf_high_water_jumbo</dfn>;</td></tr>
<tr><th id="2897">2897</th><td></td></tr>
<tr><th id="2898">2898</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="tg3_bufmgr_config::dma_low_water" title='tg3_bufmgr_config::dma_low_water' data-ref="tg3_bufmgr_config::dma_low_water" data-ref-filename="tg3_bufmgr_config..dma_low_water">dma_low_water</dfn>;</td></tr>
<tr><th id="2899">2899</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="tg3_bufmgr_config::dma_high_water" title='tg3_bufmgr_config::dma_high_water' data-ref="tg3_bufmgr_config::dma_high_water" data-ref-filename="tg3_bufmgr_config..dma_high_water">dma_high_water</dfn>;</td></tr>
<tr><th id="2900">2900</th><td>};</td></tr>
<tr><th id="2901">2901</th><td></td></tr>
<tr><th id="2902">2902</th><td><b>struct</b> <dfn class="type def" id="tg3_ethtool_stats" title='tg3_ethtool_stats' data-ref="tg3_ethtool_stats" data-ref-filename="tg3_ethtool_stats">tg3_ethtool_stats</dfn> {</td></tr>
<tr><th id="2903">2903</th><td>	<i>/* Statistics maintained by Receive MAC. */</i></td></tr>
<tr><th id="2904">2904</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_octets" title='tg3_ethtool_stats::rx_octets' data-ref="tg3_ethtool_stats::rx_octets" data-ref-filename="tg3_ethtool_stats..rx_octets">rx_octets</dfn>;</td></tr>
<tr><th id="2905">2905</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_fragments" title='tg3_ethtool_stats::rx_fragments' data-ref="tg3_ethtool_stats::rx_fragments" data-ref-filename="tg3_ethtool_stats..rx_fragments">rx_fragments</dfn>;</td></tr>
<tr><th id="2906">2906</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_ucast_packets" title='tg3_ethtool_stats::rx_ucast_packets' data-ref="tg3_ethtool_stats::rx_ucast_packets" data-ref-filename="tg3_ethtool_stats..rx_ucast_packets">rx_ucast_packets</dfn>;</td></tr>
<tr><th id="2907">2907</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_mcast_packets" title='tg3_ethtool_stats::rx_mcast_packets' data-ref="tg3_ethtool_stats::rx_mcast_packets" data-ref-filename="tg3_ethtool_stats..rx_mcast_packets">rx_mcast_packets</dfn>;</td></tr>
<tr><th id="2908">2908</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_bcast_packets" title='tg3_ethtool_stats::rx_bcast_packets' data-ref="tg3_ethtool_stats::rx_bcast_packets" data-ref-filename="tg3_ethtool_stats..rx_bcast_packets">rx_bcast_packets</dfn>;</td></tr>
<tr><th id="2909">2909</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_fcs_errors" title='tg3_ethtool_stats::rx_fcs_errors' data-ref="tg3_ethtool_stats::rx_fcs_errors" data-ref-filename="tg3_ethtool_stats..rx_fcs_errors">rx_fcs_errors</dfn>;</td></tr>
<tr><th id="2910">2910</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_align_errors" title='tg3_ethtool_stats::rx_align_errors' data-ref="tg3_ethtool_stats::rx_align_errors" data-ref-filename="tg3_ethtool_stats..rx_align_errors">rx_align_errors</dfn>;</td></tr>
<tr><th id="2911">2911</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_xon_pause_rcvd" title='tg3_ethtool_stats::rx_xon_pause_rcvd' data-ref="tg3_ethtool_stats::rx_xon_pause_rcvd" data-ref-filename="tg3_ethtool_stats..rx_xon_pause_rcvd">rx_xon_pause_rcvd</dfn>;</td></tr>
<tr><th id="2912">2912</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_xoff_pause_rcvd" title='tg3_ethtool_stats::rx_xoff_pause_rcvd' data-ref="tg3_ethtool_stats::rx_xoff_pause_rcvd" data-ref-filename="tg3_ethtool_stats..rx_xoff_pause_rcvd">rx_xoff_pause_rcvd</dfn>;</td></tr>
<tr><th id="2913">2913</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_mac_ctrl_rcvd" title='tg3_ethtool_stats::rx_mac_ctrl_rcvd' data-ref="tg3_ethtool_stats::rx_mac_ctrl_rcvd" data-ref-filename="tg3_ethtool_stats..rx_mac_ctrl_rcvd">rx_mac_ctrl_rcvd</dfn>;</td></tr>
<tr><th id="2914">2914</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_xoff_entered" title='tg3_ethtool_stats::rx_xoff_entered' data-ref="tg3_ethtool_stats::rx_xoff_entered" data-ref-filename="tg3_ethtool_stats..rx_xoff_entered">rx_xoff_entered</dfn>;</td></tr>
<tr><th id="2915">2915</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_frame_too_long_errors" title='tg3_ethtool_stats::rx_frame_too_long_errors' data-ref="tg3_ethtool_stats::rx_frame_too_long_errors" data-ref-filename="tg3_ethtool_stats..rx_frame_too_long_errors">rx_frame_too_long_errors</dfn>;</td></tr>
<tr><th id="2916">2916</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_jabbers" title='tg3_ethtool_stats::rx_jabbers' data-ref="tg3_ethtool_stats::rx_jabbers" data-ref-filename="tg3_ethtool_stats..rx_jabbers">rx_jabbers</dfn>;</td></tr>
<tr><th id="2917">2917</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_undersize_packets" title='tg3_ethtool_stats::rx_undersize_packets' data-ref="tg3_ethtool_stats::rx_undersize_packets" data-ref-filename="tg3_ethtool_stats..rx_undersize_packets">rx_undersize_packets</dfn>;</td></tr>
<tr><th id="2918">2918</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_in_length_errors" title='tg3_ethtool_stats::rx_in_length_errors' data-ref="tg3_ethtool_stats::rx_in_length_errors" data-ref-filename="tg3_ethtool_stats..rx_in_length_errors">rx_in_length_errors</dfn>;</td></tr>
<tr><th id="2919">2919</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_out_length_errors" title='tg3_ethtool_stats::rx_out_length_errors' data-ref="tg3_ethtool_stats::rx_out_length_errors" data-ref-filename="tg3_ethtool_stats..rx_out_length_errors">rx_out_length_errors</dfn>;</td></tr>
<tr><th id="2920">2920</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_64_or_less_octet_packets" title='tg3_ethtool_stats::rx_64_or_less_octet_packets' data-ref="tg3_ethtool_stats::rx_64_or_less_octet_packets" data-ref-filename="tg3_ethtool_stats..rx_64_or_less_octet_packets">rx_64_or_less_octet_packets</dfn>;</td></tr>
<tr><th id="2921">2921</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_65_to_127_octet_packets" title='tg3_ethtool_stats::rx_65_to_127_octet_packets' data-ref="tg3_ethtool_stats::rx_65_to_127_octet_packets" data-ref-filename="tg3_ethtool_stats..rx_65_to_127_octet_packets">rx_65_to_127_octet_packets</dfn>;</td></tr>
<tr><th id="2922">2922</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_128_to_255_octet_packets" title='tg3_ethtool_stats::rx_128_to_255_octet_packets' data-ref="tg3_ethtool_stats::rx_128_to_255_octet_packets" data-ref-filename="tg3_ethtool_stats..rx_128_to_255_octet_packets">rx_128_to_255_octet_packets</dfn>;</td></tr>
<tr><th id="2923">2923</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_256_to_511_octet_packets" title='tg3_ethtool_stats::rx_256_to_511_octet_packets' data-ref="tg3_ethtool_stats::rx_256_to_511_octet_packets" data-ref-filename="tg3_ethtool_stats..rx_256_to_511_octet_packets">rx_256_to_511_octet_packets</dfn>;</td></tr>
<tr><th id="2924">2924</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_512_to_1023_octet_packets" title='tg3_ethtool_stats::rx_512_to_1023_octet_packets' data-ref="tg3_ethtool_stats::rx_512_to_1023_octet_packets" data-ref-filename="tg3_ethtool_stats..rx_512_to_1023_octet_packets">rx_512_to_1023_octet_packets</dfn>;</td></tr>
<tr><th id="2925">2925</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_1024_to_1522_octet_packets" title='tg3_ethtool_stats::rx_1024_to_1522_octet_packets' data-ref="tg3_ethtool_stats::rx_1024_to_1522_octet_packets" data-ref-filename="tg3_ethtool_stats..rx_1024_to_1522_octet_packets">rx_1024_to_1522_octet_packets</dfn>;</td></tr>
<tr><th id="2926">2926</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_1523_to_2047_octet_packets" title='tg3_ethtool_stats::rx_1523_to_2047_octet_packets' data-ref="tg3_ethtool_stats::rx_1523_to_2047_octet_packets" data-ref-filename="tg3_ethtool_stats..rx_1523_to_2047_octet_packets">rx_1523_to_2047_octet_packets</dfn>;</td></tr>
<tr><th id="2927">2927</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_2048_to_4095_octet_packets" title='tg3_ethtool_stats::rx_2048_to_4095_octet_packets' data-ref="tg3_ethtool_stats::rx_2048_to_4095_octet_packets" data-ref-filename="tg3_ethtool_stats..rx_2048_to_4095_octet_packets">rx_2048_to_4095_octet_packets</dfn>;</td></tr>
<tr><th id="2928">2928</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_4096_to_8191_octet_packets" title='tg3_ethtool_stats::rx_4096_to_8191_octet_packets' data-ref="tg3_ethtool_stats::rx_4096_to_8191_octet_packets" data-ref-filename="tg3_ethtool_stats..rx_4096_to_8191_octet_packets">rx_4096_to_8191_octet_packets</dfn>;</td></tr>
<tr><th id="2929">2929</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_8192_to_9022_octet_packets" title='tg3_ethtool_stats::rx_8192_to_9022_octet_packets' data-ref="tg3_ethtool_stats::rx_8192_to_9022_octet_packets" data-ref-filename="tg3_ethtool_stats..rx_8192_to_9022_octet_packets">rx_8192_to_9022_octet_packets</dfn>;</td></tr>
<tr><th id="2930">2930</th><td></td></tr>
<tr><th id="2931">2931</th><td>	<i>/* Statistics maintained by Transmit MAC. */</i></td></tr>
<tr><th id="2932">2932</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_octets" title='tg3_ethtool_stats::tx_octets' data-ref="tg3_ethtool_stats::tx_octets" data-ref-filename="tg3_ethtool_stats..tx_octets">tx_octets</dfn>;</td></tr>
<tr><th id="2933">2933</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collisions" title='tg3_ethtool_stats::tx_collisions' data-ref="tg3_ethtool_stats::tx_collisions" data-ref-filename="tg3_ethtool_stats..tx_collisions">tx_collisions</dfn>;</td></tr>
<tr><th id="2934">2934</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_xon_sent" title='tg3_ethtool_stats::tx_xon_sent' data-ref="tg3_ethtool_stats::tx_xon_sent" data-ref-filename="tg3_ethtool_stats..tx_xon_sent">tx_xon_sent</dfn>;</td></tr>
<tr><th id="2935">2935</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_xoff_sent" title='tg3_ethtool_stats::tx_xoff_sent' data-ref="tg3_ethtool_stats::tx_xoff_sent" data-ref-filename="tg3_ethtool_stats..tx_xoff_sent">tx_xoff_sent</dfn>;</td></tr>
<tr><th id="2936">2936</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_flow_control" title='tg3_ethtool_stats::tx_flow_control' data-ref="tg3_ethtool_stats::tx_flow_control" data-ref-filename="tg3_ethtool_stats..tx_flow_control">tx_flow_control</dfn>;</td></tr>
<tr><th id="2937">2937</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_mac_errors" title='tg3_ethtool_stats::tx_mac_errors' data-ref="tg3_ethtool_stats::tx_mac_errors" data-ref-filename="tg3_ethtool_stats..tx_mac_errors">tx_mac_errors</dfn>;</td></tr>
<tr><th id="2938">2938</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_single_collisions" title='tg3_ethtool_stats::tx_single_collisions' data-ref="tg3_ethtool_stats::tx_single_collisions" data-ref-filename="tg3_ethtool_stats..tx_single_collisions">tx_single_collisions</dfn>;</td></tr>
<tr><th id="2939">2939</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_mult_collisions" title='tg3_ethtool_stats::tx_mult_collisions' data-ref="tg3_ethtool_stats::tx_mult_collisions" data-ref-filename="tg3_ethtool_stats..tx_mult_collisions">tx_mult_collisions</dfn>;</td></tr>
<tr><th id="2940">2940</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_deferred" title='tg3_ethtool_stats::tx_deferred' data-ref="tg3_ethtool_stats::tx_deferred" data-ref-filename="tg3_ethtool_stats..tx_deferred">tx_deferred</dfn>;</td></tr>
<tr><th id="2941">2941</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_excessive_collisions" title='tg3_ethtool_stats::tx_excessive_collisions' data-ref="tg3_ethtool_stats::tx_excessive_collisions" data-ref-filename="tg3_ethtool_stats..tx_excessive_collisions">tx_excessive_collisions</dfn>;</td></tr>
<tr><th id="2942">2942</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_late_collisions" title='tg3_ethtool_stats::tx_late_collisions' data-ref="tg3_ethtool_stats::tx_late_collisions" data-ref-filename="tg3_ethtool_stats..tx_late_collisions">tx_late_collisions</dfn>;</td></tr>
<tr><th id="2943">2943</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_2times" title='tg3_ethtool_stats::tx_collide_2times' data-ref="tg3_ethtool_stats::tx_collide_2times" data-ref-filename="tg3_ethtool_stats..tx_collide_2times">tx_collide_2times</dfn>;</td></tr>
<tr><th id="2944">2944</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_3times" title='tg3_ethtool_stats::tx_collide_3times' data-ref="tg3_ethtool_stats::tx_collide_3times" data-ref-filename="tg3_ethtool_stats..tx_collide_3times">tx_collide_3times</dfn>;</td></tr>
<tr><th id="2945">2945</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_4times" title='tg3_ethtool_stats::tx_collide_4times' data-ref="tg3_ethtool_stats::tx_collide_4times" data-ref-filename="tg3_ethtool_stats..tx_collide_4times">tx_collide_4times</dfn>;</td></tr>
<tr><th id="2946">2946</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_5times" title='tg3_ethtool_stats::tx_collide_5times' data-ref="tg3_ethtool_stats::tx_collide_5times" data-ref-filename="tg3_ethtool_stats..tx_collide_5times">tx_collide_5times</dfn>;</td></tr>
<tr><th id="2947">2947</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_6times" title='tg3_ethtool_stats::tx_collide_6times' data-ref="tg3_ethtool_stats::tx_collide_6times" data-ref-filename="tg3_ethtool_stats..tx_collide_6times">tx_collide_6times</dfn>;</td></tr>
<tr><th id="2948">2948</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_7times" title='tg3_ethtool_stats::tx_collide_7times' data-ref="tg3_ethtool_stats::tx_collide_7times" data-ref-filename="tg3_ethtool_stats..tx_collide_7times">tx_collide_7times</dfn>;</td></tr>
<tr><th id="2949">2949</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_8times" title='tg3_ethtool_stats::tx_collide_8times' data-ref="tg3_ethtool_stats::tx_collide_8times" data-ref-filename="tg3_ethtool_stats..tx_collide_8times">tx_collide_8times</dfn>;</td></tr>
<tr><th id="2950">2950</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_9times" title='tg3_ethtool_stats::tx_collide_9times' data-ref="tg3_ethtool_stats::tx_collide_9times" data-ref-filename="tg3_ethtool_stats..tx_collide_9times">tx_collide_9times</dfn>;</td></tr>
<tr><th id="2951">2951</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_10times" title='tg3_ethtool_stats::tx_collide_10times' data-ref="tg3_ethtool_stats::tx_collide_10times" data-ref-filename="tg3_ethtool_stats..tx_collide_10times">tx_collide_10times</dfn>;</td></tr>
<tr><th id="2952">2952</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_11times" title='tg3_ethtool_stats::tx_collide_11times' data-ref="tg3_ethtool_stats::tx_collide_11times" data-ref-filename="tg3_ethtool_stats..tx_collide_11times">tx_collide_11times</dfn>;</td></tr>
<tr><th id="2953">2953</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_12times" title='tg3_ethtool_stats::tx_collide_12times' data-ref="tg3_ethtool_stats::tx_collide_12times" data-ref-filename="tg3_ethtool_stats..tx_collide_12times">tx_collide_12times</dfn>;</td></tr>
<tr><th id="2954">2954</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_13times" title='tg3_ethtool_stats::tx_collide_13times' data-ref="tg3_ethtool_stats::tx_collide_13times" data-ref-filename="tg3_ethtool_stats..tx_collide_13times">tx_collide_13times</dfn>;</td></tr>
<tr><th id="2955">2955</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_14times" title='tg3_ethtool_stats::tx_collide_14times' data-ref="tg3_ethtool_stats::tx_collide_14times" data-ref-filename="tg3_ethtool_stats..tx_collide_14times">tx_collide_14times</dfn>;</td></tr>
<tr><th id="2956">2956</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_collide_15times" title='tg3_ethtool_stats::tx_collide_15times' data-ref="tg3_ethtool_stats::tx_collide_15times" data-ref-filename="tg3_ethtool_stats..tx_collide_15times">tx_collide_15times</dfn>;</td></tr>
<tr><th id="2957">2957</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_ucast_packets" title='tg3_ethtool_stats::tx_ucast_packets' data-ref="tg3_ethtool_stats::tx_ucast_packets" data-ref-filename="tg3_ethtool_stats..tx_ucast_packets">tx_ucast_packets</dfn>;</td></tr>
<tr><th id="2958">2958</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_mcast_packets" title='tg3_ethtool_stats::tx_mcast_packets' data-ref="tg3_ethtool_stats::tx_mcast_packets" data-ref-filename="tg3_ethtool_stats..tx_mcast_packets">tx_mcast_packets</dfn>;</td></tr>
<tr><th id="2959">2959</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_bcast_packets" title='tg3_ethtool_stats::tx_bcast_packets' data-ref="tg3_ethtool_stats::tx_bcast_packets" data-ref-filename="tg3_ethtool_stats..tx_bcast_packets">tx_bcast_packets</dfn>;</td></tr>
<tr><th id="2960">2960</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_carrier_sense_errors" title='tg3_ethtool_stats::tx_carrier_sense_errors' data-ref="tg3_ethtool_stats::tx_carrier_sense_errors" data-ref-filename="tg3_ethtool_stats..tx_carrier_sense_errors">tx_carrier_sense_errors</dfn>;</td></tr>
<tr><th id="2961">2961</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_discards" title='tg3_ethtool_stats::tx_discards' data-ref="tg3_ethtool_stats::tx_discards" data-ref-filename="tg3_ethtool_stats..tx_discards">tx_discards</dfn>;</td></tr>
<tr><th id="2962">2962</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_errors" title='tg3_ethtool_stats::tx_errors' data-ref="tg3_ethtool_stats::tx_errors" data-ref-filename="tg3_ethtool_stats..tx_errors">tx_errors</dfn>;</td></tr>
<tr><th id="2963">2963</th><td></td></tr>
<tr><th id="2964">2964</th><td>	<i>/* Statistics maintained by Receive List Placement. */</i></td></tr>
<tr><th id="2965">2965</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::dma_writeq_full" title='tg3_ethtool_stats::dma_writeq_full' data-ref="tg3_ethtool_stats::dma_writeq_full" data-ref-filename="tg3_ethtool_stats..dma_writeq_full">dma_writeq_full</dfn>;</td></tr>
<tr><th id="2966">2966</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::dma_write_prioq_full" title='tg3_ethtool_stats::dma_write_prioq_full' data-ref="tg3_ethtool_stats::dma_write_prioq_full" data-ref-filename="tg3_ethtool_stats..dma_write_prioq_full">dma_write_prioq_full</dfn>;</td></tr>
<tr><th id="2967">2967</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rxbds_empty" title='tg3_ethtool_stats::rxbds_empty' data-ref="tg3_ethtool_stats::rxbds_empty" data-ref-filename="tg3_ethtool_stats..rxbds_empty">rxbds_empty</dfn>;</td></tr>
<tr><th id="2968">2968</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_discards" title='tg3_ethtool_stats::rx_discards' data-ref="tg3_ethtool_stats::rx_discards" data-ref-filename="tg3_ethtool_stats..rx_discards">rx_discards</dfn>;</td></tr>
<tr><th id="2969">2969</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_errors" title='tg3_ethtool_stats::rx_errors' data-ref="tg3_ethtool_stats::rx_errors" data-ref-filename="tg3_ethtool_stats..rx_errors">rx_errors</dfn>;</td></tr>
<tr><th id="2970">2970</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::rx_threshold_hit" title='tg3_ethtool_stats::rx_threshold_hit' data-ref="tg3_ethtool_stats::rx_threshold_hit" data-ref-filename="tg3_ethtool_stats..rx_threshold_hit">rx_threshold_hit</dfn>;</td></tr>
<tr><th id="2971">2971</th><td></td></tr>
<tr><th id="2972">2972</th><td>	<i>/* Statistics maintained by Send Data Initiator. */</i></td></tr>
<tr><th id="2973">2973</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::dma_readq_full" title='tg3_ethtool_stats::dma_readq_full' data-ref="tg3_ethtool_stats::dma_readq_full" data-ref-filename="tg3_ethtool_stats..dma_readq_full">dma_readq_full</dfn>;</td></tr>
<tr><th id="2974">2974</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::dma_read_prioq_full" title='tg3_ethtool_stats::dma_read_prioq_full' data-ref="tg3_ethtool_stats::dma_read_prioq_full" data-ref-filename="tg3_ethtool_stats..dma_read_prioq_full">dma_read_prioq_full</dfn>;</td></tr>
<tr><th id="2975">2975</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::tx_comp_queue_full" title='tg3_ethtool_stats::tx_comp_queue_full' data-ref="tg3_ethtool_stats::tx_comp_queue_full" data-ref-filename="tg3_ethtool_stats..tx_comp_queue_full">tx_comp_queue_full</dfn>;</td></tr>
<tr><th id="2976">2976</th><td></td></tr>
<tr><th id="2977">2977</th><td>	<i>/* Statistics maintained by Host Coalescing. */</i></td></tr>
<tr><th id="2978">2978</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::ring_set_send_prod_index" title='tg3_ethtool_stats::ring_set_send_prod_index' data-ref="tg3_ethtool_stats::ring_set_send_prod_index" data-ref-filename="tg3_ethtool_stats..ring_set_send_prod_index">ring_set_send_prod_index</dfn>;</td></tr>
<tr><th id="2979">2979</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::ring_status_update" title='tg3_ethtool_stats::ring_status_update' data-ref="tg3_ethtool_stats::ring_status_update" data-ref-filename="tg3_ethtool_stats..ring_status_update">ring_status_update</dfn>;</td></tr>
<tr><th id="2980">2980</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::nic_irqs" title='tg3_ethtool_stats::nic_irqs' data-ref="tg3_ethtool_stats::nic_irqs" data-ref-filename="tg3_ethtool_stats..nic_irqs">nic_irqs</dfn>;</td></tr>
<tr><th id="2981">2981</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::nic_avoided_irqs" title='tg3_ethtool_stats::nic_avoided_irqs' data-ref="tg3_ethtool_stats::nic_avoided_irqs" data-ref-filename="tg3_ethtool_stats..nic_avoided_irqs">nic_avoided_irqs</dfn>;</td></tr>
<tr><th id="2982">2982</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::nic_tx_threshold_hit" title='tg3_ethtool_stats::nic_tx_threshold_hit' data-ref="tg3_ethtool_stats::nic_tx_threshold_hit" data-ref-filename="tg3_ethtool_stats..nic_tx_threshold_hit">nic_tx_threshold_hit</dfn>;</td></tr>
<tr><th id="2983">2983</th><td></td></tr>
<tr><th id="2984">2984</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="tg3_ethtool_stats::mbuf_lwm_thresh_hit" title='tg3_ethtool_stats::mbuf_lwm_thresh_hit' data-ref="tg3_ethtool_stats::mbuf_lwm_thresh_hit" data-ref-filename="tg3_ethtool_stats..mbuf_lwm_thresh_hit">mbuf_lwm_thresh_hit</dfn>;</td></tr>
<tr><th id="2985">2985</th><td>};</td></tr>
<tr><th id="2986">2986</th><td></td></tr>
<tr><th id="2987">2987</th><td><b>struct</b> <dfn class="type def" id="tg3_rx_prodring_set" title='tg3_rx_prodring_set' data-ref="tg3_rx_prodring_set" data-ref-filename="tg3_rx_prodring_set">tg3_rx_prodring_set</dfn> {</td></tr>
<tr><th id="2988">2988</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_rx_prodring_set::rx_std_prod_idx" title='tg3_rx_prodring_set::rx_std_prod_idx' data-ref="tg3_rx_prodring_set::rx_std_prod_idx" data-ref-filename="tg3_rx_prodring_set..rx_std_prod_idx">rx_std_prod_idx</dfn>;</td></tr>
<tr><th id="2989">2989</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_rx_prodring_set::rx_std_cons_idx" title='tg3_rx_prodring_set::rx_std_cons_idx' data-ref="tg3_rx_prodring_set::rx_std_cons_idx" data-ref-filename="tg3_rx_prodring_set..rx_std_cons_idx">rx_std_cons_idx</dfn>;</td></tr>
<tr><th id="2990">2990</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_rx_prodring_set::rx_jmb_prod_idx" title='tg3_rx_prodring_set::rx_jmb_prod_idx' data-ref="tg3_rx_prodring_set::rx_jmb_prod_idx" data-ref-filename="tg3_rx_prodring_set..rx_jmb_prod_idx">rx_jmb_prod_idx</dfn>;</td></tr>
<tr><th id="2991">2991</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_rx_prodring_set::rx_jmb_cons_idx" title='tg3_rx_prodring_set::rx_jmb_cons_idx' data-ref="tg3_rx_prodring_set::rx_jmb_cons_idx" data-ref-filename="tg3_rx_prodring_set..rx_jmb_cons_idx">rx_jmb_cons_idx</dfn>;</td></tr>
<tr><th id="2992">2992</th><td>	<b>struct</b> <a class="type" href="#tg3_rx_buffer_desc" title='tg3_rx_buffer_desc' data-ref="tg3_rx_buffer_desc" data-ref-filename="tg3_rx_buffer_desc">tg3_rx_buffer_desc</a>	*<dfn class="decl field" id="tg3_rx_prodring_set::rx_std" title='tg3_rx_prodring_set::rx_std' data-ref="tg3_rx_prodring_set::rx_std" data-ref-filename="tg3_rx_prodring_set..rx_std">rx_std</dfn>;</td></tr>
<tr><th id="2993">2993</th><td>	<b>struct</b> <a class="type" href="#tg3_ext_rx_buffer_desc" title='tg3_ext_rx_buffer_desc' data-ref="tg3_ext_rx_buffer_desc" data-ref-filename="tg3_ext_rx_buffer_desc">tg3_ext_rx_buffer_desc</a>	*<dfn class="decl field" id="tg3_rx_prodring_set::rx_jmb" title='tg3_rx_prodring_set::rx_jmb' data-ref="tg3_rx_prodring_set::rx_jmb" data-ref-filename="tg3_rx_prodring_set..rx_jmb">rx_jmb</dfn>;</td></tr>
<tr><th id="2994">2994</th><td>	<b>struct</b> <a class="type" href="#ring_info" title='ring_info' data-ref="ring_info" data-ref-filename="ring_info">ring_info</a>		*<dfn class="decl field" id="tg3_rx_prodring_set::rx_std_buffers" title='tg3_rx_prodring_set::rx_std_buffers' data-ref="tg3_rx_prodring_set::rx_std_buffers" data-ref-filename="tg3_rx_prodring_set..rx_std_buffers">rx_std_buffers</dfn>;</td></tr>
<tr><th id="2995">2995</th><td>	<b>struct</b> <a class="type" href="#ring_info" title='ring_info' data-ref="ring_info" data-ref-filename="ring_info">ring_info</a>		*<dfn class="decl field" id="tg3_rx_prodring_set::rx_jmb_buffers" title='tg3_rx_prodring_set::rx_jmb_buffers' data-ref="tg3_rx_prodring_set::rx_jmb_buffers" data-ref-filename="tg3_rx_prodring_set..rx_jmb_buffers">rx_jmb_buffers</dfn>;</td></tr>
<tr><th id="2996">2996</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t" data-ref-filename="dma_addr_t">dma_addr_t</a>			<dfn class="decl field" id="tg3_rx_prodring_set::rx_std_mapping" title='tg3_rx_prodring_set::rx_std_mapping' data-ref="tg3_rx_prodring_set::rx_std_mapping" data-ref-filename="tg3_rx_prodring_set..rx_std_mapping">rx_std_mapping</dfn>;</td></tr>
<tr><th id="2997">2997</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t" data-ref-filename="dma_addr_t">dma_addr_t</a>			<dfn class="decl field" id="tg3_rx_prodring_set::rx_jmb_mapping" title='tg3_rx_prodring_set::rx_jmb_mapping' data-ref="tg3_rx_prodring_set::rx_jmb_mapping" data-ref-filename="tg3_rx_prodring_set..rx_jmb_mapping">rx_jmb_mapping</dfn>;</td></tr>
<tr><th id="2998">2998</th><td>};</td></tr>
<tr><th id="2999">2999</th><td></td></tr>
<tr><th id="3000">3000</th><td><u>#define <dfn class="macro" id="_M/TG3_RSS_MAX_NUM_QS" data-ref="_M/TG3_RSS_MAX_NUM_QS">TG3_RSS_MAX_NUM_QS</dfn>		4</u></td></tr>
<tr><th id="3001">3001</th><td><u>#define <dfn class="macro" id="_M/TG3_IRQ_MAX_VECS_RSS" data-ref="_M/TG3_IRQ_MAX_VECS_RSS">TG3_IRQ_MAX_VECS_RSS</dfn>		(TG3_RSS_MAX_NUM_QS + 1)</u></td></tr>
<tr><th id="3002">3002</th><td><u>#define <dfn class="macro" id="_M/TG3_IRQ_MAX_VECS" data-ref="_M/TG3_IRQ_MAX_VECS">TG3_IRQ_MAX_VECS</dfn>		TG3_IRQ_MAX_VECS_RSS</u></td></tr>
<tr><th id="3003">3003</th><td></td></tr>
<tr><th id="3004">3004</th><td><b>struct</b> <dfn class="type def" id="tg3_napi" title='tg3_napi' data-ref="tg3_napi" data-ref-filename="tg3_napi">tg3_napi</dfn> {</td></tr>
<tr><th id="3005">3005</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/netdevice.h.html#napi_struct" title='napi_struct' data-ref="napi_struct" data-ref-filename="napi_struct">napi_struct</a>		<dfn class="decl field" id="tg3_napi::napi" title='tg3_napi::napi' data-ref="tg3_napi::napi" data-ref-filename="tg3_napi..napi">napi</dfn>	<a class="macro" href="../../../../include/linux/cache.h.html#35" title="__attribute__((__aligned__((1 &lt;&lt; (6)))))" data-ref="_M/____cacheline_aligned">____cacheline_aligned</a>;</td></tr>
<tr><th id="3006">3006</th><td>	<b>struct</b> <a class="type" href="#tg3" title='tg3' data-ref="tg3" data-ref-filename="tg3">tg3</a>			*<dfn class="decl field" id="tg3_napi::tp" title='tg3_napi::tp' data-ref="tg3_napi::tp" data-ref-filename="tg3_napi..tp">tp</dfn>;</td></tr>
<tr><th id="3007">3007</th><td>	<b>struct</b> <a class="type" href="#tg3_hw_status" title='tg3_hw_status' data-ref="tg3_hw_status" data-ref-filename="tg3_hw_status">tg3_hw_status</a>		*<dfn class="decl field" id="tg3_napi::hw_status" title='tg3_napi::hw_status' data-ref="tg3_napi::hw_status" data-ref-filename="tg3_napi..hw_status">hw_status</dfn>;</td></tr>
<tr><th id="3008">3008</th><td></td></tr>
<tr><th id="3009">3009</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::chk_msi_cnt" title='tg3_napi::chk_msi_cnt' data-ref="tg3_napi::chk_msi_cnt" data-ref-filename="tg3_napi..chk_msi_cnt">chk_msi_cnt</dfn>;</td></tr>
<tr><th id="3010">3010</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::last_tag" title='tg3_napi::last_tag' data-ref="tg3_napi::last_tag" data-ref-filename="tg3_napi..last_tag">last_tag</dfn>;</td></tr>
<tr><th id="3011">3011</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::last_irq_tag" title='tg3_napi::last_irq_tag' data-ref="tg3_napi::last_irq_tag" data-ref-filename="tg3_napi..last_irq_tag">last_irq_tag</dfn>;</td></tr>
<tr><th id="3012">3012</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::int_mbox" title='tg3_napi::int_mbox' data-ref="tg3_napi::int_mbox" data-ref-filename="tg3_napi..int_mbox">int_mbox</dfn>;</td></tr>
<tr><th id="3013">3013</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::coal_now" title='tg3_napi::coal_now' data-ref="tg3_napi::coal_now" data-ref-filename="tg3_napi..coal_now">coal_now</dfn>;</td></tr>
<tr><th id="3014">3014</th><td></td></tr>
<tr><th id="3015">3015</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::consmbox" title='tg3_napi::consmbox' data-ref="tg3_napi::consmbox" data-ref-filename="tg3_napi..consmbox">consmbox</dfn> <a class="macro" href="../../../../include/linux/cache.h.html#35" title="__attribute__((__aligned__((1 &lt;&lt; (6)))))" data-ref="_M/____cacheline_aligned">____cacheline_aligned</a>;</td></tr>
<tr><th id="3016">3016</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::rx_rcb_ptr" title='tg3_napi::rx_rcb_ptr' data-ref="tg3_napi::rx_rcb_ptr" data-ref-filename="tg3_napi..rx_rcb_ptr">rx_rcb_ptr</dfn>;</td></tr>
<tr><th id="3017">3017</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::last_rx_cons" title='tg3_napi::last_rx_cons' data-ref="tg3_napi::last_rx_cons" data-ref-filename="tg3_napi..last_rx_cons">last_rx_cons</dfn>;</td></tr>
<tr><th id="3018">3018</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				*<dfn class="decl field" id="tg3_napi::rx_rcb_prod_idx" title='tg3_napi::rx_rcb_prod_idx' data-ref="tg3_napi::rx_rcb_prod_idx" data-ref-filename="tg3_napi..rx_rcb_prod_idx">rx_rcb_prod_idx</dfn>;</td></tr>
<tr><th id="3019">3019</th><td>	<b>struct</b> <a class="type" href="#tg3_rx_prodring_set" title='tg3_rx_prodring_set' data-ref="tg3_rx_prodring_set" data-ref-filename="tg3_rx_prodring_set">tg3_rx_prodring_set</a>	<dfn class="decl field" id="tg3_napi::prodring" title='tg3_napi::prodring' data-ref="tg3_napi::prodring" data-ref-filename="tg3_napi..prodring">prodring</dfn>;</td></tr>
<tr><th id="3020">3020</th><td>	<b>struct</b> <a class="type" href="#tg3_rx_buffer_desc" title='tg3_rx_buffer_desc' data-ref="tg3_rx_buffer_desc" data-ref-filename="tg3_rx_buffer_desc">tg3_rx_buffer_desc</a>	*<dfn class="decl field" id="tg3_napi::rx_rcb" title='tg3_napi::rx_rcb' data-ref="tg3_napi::rx_rcb" data-ref-filename="tg3_napi..rx_rcb">rx_rcb</dfn>;</td></tr>
<tr><th id="3021">3021</th><td></td></tr>
<tr><th id="3022">3022</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::tx_prod" title='tg3_napi::tx_prod' data-ref="tg3_napi::tx_prod" data-ref-filename="tg3_napi..tx_prod">tx_prod</dfn>	<a class="macro" href="../../../../include/linux/cache.h.html#35" title="__attribute__((__aligned__((1 &lt;&lt; (6)))))" data-ref="_M/____cacheline_aligned">____cacheline_aligned</a>;</td></tr>
<tr><th id="3023">3023</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::tx_cons" title='tg3_napi::tx_cons' data-ref="tg3_napi::tx_cons" data-ref-filename="tg3_napi..tx_cons">tx_cons</dfn>;</td></tr>
<tr><th id="3024">3024</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::tx_pending" title='tg3_napi::tx_pending' data-ref="tg3_napi::tx_pending" data-ref-filename="tg3_napi..tx_pending">tx_pending</dfn>;</td></tr>
<tr><th id="3025">3025</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::last_tx_cons" title='tg3_napi::last_tx_cons' data-ref="tg3_napi::last_tx_cons" data-ref-filename="tg3_napi..last_tx_cons">last_tx_cons</dfn>;</td></tr>
<tr><th id="3026">3026</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3_napi::prodmbox" title='tg3_napi::prodmbox' data-ref="tg3_napi::prodmbox" data-ref-filename="tg3_napi..prodmbox">prodmbox</dfn>;</td></tr>
<tr><th id="3027">3027</th><td>	<b>struct</b> <a class="type" href="#tg3_tx_buffer_desc" title='tg3_tx_buffer_desc' data-ref="tg3_tx_buffer_desc" data-ref-filename="tg3_tx_buffer_desc">tg3_tx_buffer_desc</a>	*<dfn class="decl field" id="tg3_napi::tx_ring" title='tg3_napi::tx_ring' data-ref="tg3_napi::tx_ring" data-ref-filename="tg3_napi..tx_ring">tx_ring</dfn>;</td></tr>
<tr><th id="3028">3028</th><td>	<b>struct</b> <a class="type" href="#tg3_tx_ring_info" title='tg3_tx_ring_info' data-ref="tg3_tx_ring_info" data-ref-filename="tg3_tx_ring_info">tg3_tx_ring_info</a>		*<dfn class="decl field" id="tg3_napi::tx_buffers" title='tg3_napi::tx_buffers' data-ref="tg3_napi::tx_buffers" data-ref-filename="tg3_napi..tx_buffers">tx_buffers</dfn>;</td></tr>
<tr><th id="3029">3029</th><td></td></tr>
<tr><th id="3030">3030</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t" data-ref-filename="dma_addr_t">dma_addr_t</a>			<dfn class="decl field" id="tg3_napi::status_mapping" title='tg3_napi::status_mapping' data-ref="tg3_napi::status_mapping" data-ref-filename="tg3_napi..status_mapping">status_mapping</dfn>;</td></tr>
<tr><th id="3031">3031</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t" data-ref-filename="dma_addr_t">dma_addr_t</a>			<dfn class="decl field" id="tg3_napi::rx_rcb_mapping" title='tg3_napi::rx_rcb_mapping' data-ref="tg3_napi::rx_rcb_mapping" data-ref-filename="tg3_napi..rx_rcb_mapping">rx_rcb_mapping</dfn>;</td></tr>
<tr><th id="3032">3032</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t" data-ref-filename="dma_addr_t">dma_addr_t</a>			<dfn class="decl field" id="tg3_napi::tx_desc_mapping" title='tg3_napi::tx_desc_mapping' data-ref="tg3_napi::tx_desc_mapping" data-ref-filename="tg3_napi..tx_desc_mapping">tx_desc_mapping</dfn>;</td></tr>
<tr><th id="3033">3033</th><td></td></tr>
<tr><th id="3034">3034</th><td>	<em>char</em>				<dfn class="decl field" id="tg3_napi::irq_lbl" title='tg3_napi::irq_lbl' data-ref="tg3_napi::irq_lbl" data-ref-filename="tg3_napi..irq_lbl">irq_lbl</dfn>[<a class="macro" href="../../../../include/uapi/linux/if.h.html#33" title="16" data-ref="_M/IFNAMSIZ">IFNAMSIZ</a>];</td></tr>
<tr><th id="3035">3035</th><td>	<em>unsigned</em> <em>int</em>			<dfn class="decl field" id="tg3_napi::irq_vec" title='tg3_napi::irq_vec' data-ref="tg3_napi::irq_vec" data-ref-filename="tg3_napi..irq_vec">irq_vec</dfn>;</td></tr>
<tr><th id="3036">3036</th><td>};</td></tr>
<tr><th id="3037">3037</th><td></td></tr>
<tr><th id="3038">3038</th><td><b>enum</b> <dfn class="type def" id="TG3_FLAGS" title='TG3_FLAGS' data-ref="TG3_FLAGS" data-ref-filename="TG3_FLAGS">TG3_FLAGS</dfn> {</td></tr>
<tr><th id="3039">3039</th><td>	<dfn class="enum" id="TG3_FLAG_TAGGED_STATUS" title='TG3_FLAG_TAGGED_STATUS' data-ref="TG3_FLAG_TAGGED_STATUS" data-ref-filename="TG3_FLAG_TAGGED_STATUS">TG3_FLAG_TAGGED_STATUS</dfn> = <var>0</var>,</td></tr>
<tr><th id="3040">3040</th><td>	<dfn class="enum" id="TG3_FLAG_TXD_MBOX_HWBUG" title='TG3_FLAG_TXD_MBOX_HWBUG' data-ref="TG3_FLAG_TXD_MBOX_HWBUG" data-ref-filename="TG3_FLAG_TXD_MBOX_HWBUG">TG3_FLAG_TXD_MBOX_HWBUG</dfn>,</td></tr>
<tr><th id="3041">3041</th><td>	<dfn class="enum" id="TG3_FLAG_USE_LINKCHG_REG" title='TG3_FLAG_USE_LINKCHG_REG' data-ref="TG3_FLAG_USE_LINKCHG_REG" data-ref-filename="TG3_FLAG_USE_LINKCHG_REG">TG3_FLAG_USE_LINKCHG_REG</dfn>,</td></tr>
<tr><th id="3042">3042</th><td>	<dfn class="enum" id="TG3_FLAG_ERROR_PROCESSED" title='TG3_FLAG_ERROR_PROCESSED' data-ref="TG3_FLAG_ERROR_PROCESSED" data-ref-filename="TG3_FLAG_ERROR_PROCESSED">TG3_FLAG_ERROR_PROCESSED</dfn>,</td></tr>
<tr><th id="3043">3043</th><td>	<dfn class="enum" id="TG3_FLAG_ENABLE_ASF" title='TG3_FLAG_ENABLE_ASF' data-ref="TG3_FLAG_ENABLE_ASF" data-ref-filename="TG3_FLAG_ENABLE_ASF">TG3_FLAG_ENABLE_ASF</dfn>,</td></tr>
<tr><th id="3044">3044</th><td>	<dfn class="enum" id="TG3_FLAG_ASPM_WORKAROUND" title='TG3_FLAG_ASPM_WORKAROUND' data-ref="TG3_FLAG_ASPM_WORKAROUND" data-ref-filename="TG3_FLAG_ASPM_WORKAROUND">TG3_FLAG_ASPM_WORKAROUND</dfn>,</td></tr>
<tr><th id="3045">3045</th><td>	<dfn class="enum" id="TG3_FLAG_POLL_SERDES" title='TG3_FLAG_POLL_SERDES' data-ref="TG3_FLAG_POLL_SERDES" data-ref-filename="TG3_FLAG_POLL_SERDES">TG3_FLAG_POLL_SERDES</dfn>,</td></tr>
<tr><th id="3046">3046</th><td>	<dfn class="enum" id="TG3_FLAG_POLL_CPMU_LINK" title='TG3_FLAG_POLL_CPMU_LINK' data-ref="TG3_FLAG_POLL_CPMU_LINK" data-ref-filename="TG3_FLAG_POLL_CPMU_LINK">TG3_FLAG_POLL_CPMU_LINK</dfn>,</td></tr>
<tr><th id="3047">3047</th><td>	<dfn class="enum" id="TG3_FLAG_MBOX_WRITE_REORDER" title='TG3_FLAG_MBOX_WRITE_REORDER' data-ref="TG3_FLAG_MBOX_WRITE_REORDER" data-ref-filename="TG3_FLAG_MBOX_WRITE_REORDER">TG3_FLAG_MBOX_WRITE_REORDER</dfn>,</td></tr>
<tr><th id="3048">3048</th><td>	<dfn class="enum" id="TG3_FLAG_PCIX_TARGET_HWBUG" title='TG3_FLAG_PCIX_TARGET_HWBUG' data-ref="TG3_FLAG_PCIX_TARGET_HWBUG" data-ref-filename="TG3_FLAG_PCIX_TARGET_HWBUG">TG3_FLAG_PCIX_TARGET_HWBUG</dfn>,</td></tr>
<tr><th id="3049">3049</th><td>	<dfn class="enum" id="TG3_FLAG_WOL_SPEED_100MB" title='TG3_FLAG_WOL_SPEED_100MB' data-ref="TG3_FLAG_WOL_SPEED_100MB" data-ref-filename="TG3_FLAG_WOL_SPEED_100MB">TG3_FLAG_WOL_SPEED_100MB</dfn>,</td></tr>
<tr><th id="3050">3050</th><td>	<dfn class="enum" id="TG3_FLAG_WOL_ENABLE" title='TG3_FLAG_WOL_ENABLE' data-ref="TG3_FLAG_WOL_ENABLE" data-ref-filename="TG3_FLAG_WOL_ENABLE">TG3_FLAG_WOL_ENABLE</dfn>,</td></tr>
<tr><th id="3051">3051</th><td>	<dfn class="enum" id="TG3_FLAG_EEPROM_WRITE_PROT" title='TG3_FLAG_EEPROM_WRITE_PROT' data-ref="TG3_FLAG_EEPROM_WRITE_PROT" data-ref-filename="TG3_FLAG_EEPROM_WRITE_PROT">TG3_FLAG_EEPROM_WRITE_PROT</dfn>,</td></tr>
<tr><th id="3052">3052</th><td>	<dfn class="enum" id="TG3_FLAG_NVRAM" title='TG3_FLAG_NVRAM' data-ref="TG3_FLAG_NVRAM" data-ref-filename="TG3_FLAG_NVRAM">TG3_FLAG_NVRAM</dfn>,</td></tr>
<tr><th id="3053">3053</th><td>	<dfn class="enum" id="TG3_FLAG_NVRAM_BUFFERED" title='TG3_FLAG_NVRAM_BUFFERED' data-ref="TG3_FLAG_NVRAM_BUFFERED" data-ref-filename="TG3_FLAG_NVRAM_BUFFERED">TG3_FLAG_NVRAM_BUFFERED</dfn>,</td></tr>
<tr><th id="3054">3054</th><td>	<dfn class="enum" id="TG3_FLAG_SUPPORT_MSI" title='TG3_FLAG_SUPPORT_MSI' data-ref="TG3_FLAG_SUPPORT_MSI" data-ref-filename="TG3_FLAG_SUPPORT_MSI">TG3_FLAG_SUPPORT_MSI</dfn>,</td></tr>
<tr><th id="3055">3055</th><td>	<dfn class="enum" id="TG3_FLAG_SUPPORT_MSIX" title='TG3_FLAG_SUPPORT_MSIX' data-ref="TG3_FLAG_SUPPORT_MSIX" data-ref-filename="TG3_FLAG_SUPPORT_MSIX">TG3_FLAG_SUPPORT_MSIX</dfn>,</td></tr>
<tr><th id="3056">3056</th><td>	<dfn class="enum" id="TG3_FLAG_USING_MSI" title='TG3_FLAG_USING_MSI' data-ref="TG3_FLAG_USING_MSI" data-ref-filename="TG3_FLAG_USING_MSI">TG3_FLAG_USING_MSI</dfn>,</td></tr>
<tr><th id="3057">3057</th><td>	<dfn class="enum" id="TG3_FLAG_USING_MSIX" title='TG3_FLAG_USING_MSIX' data-ref="TG3_FLAG_USING_MSIX" data-ref-filename="TG3_FLAG_USING_MSIX">TG3_FLAG_USING_MSIX</dfn>,</td></tr>
<tr><th id="3058">3058</th><td>	<dfn class="enum" id="TG3_FLAG_PCIX_MODE" title='TG3_FLAG_PCIX_MODE' data-ref="TG3_FLAG_PCIX_MODE" data-ref-filename="TG3_FLAG_PCIX_MODE">TG3_FLAG_PCIX_MODE</dfn>,</td></tr>
<tr><th id="3059">3059</th><td>	<dfn class="enum" id="TG3_FLAG_PCI_HIGH_SPEED" title='TG3_FLAG_PCI_HIGH_SPEED' data-ref="TG3_FLAG_PCI_HIGH_SPEED" data-ref-filename="TG3_FLAG_PCI_HIGH_SPEED">TG3_FLAG_PCI_HIGH_SPEED</dfn>,</td></tr>
<tr><th id="3060">3060</th><td>	<dfn class="enum" id="TG3_FLAG_PCI_32BIT" title='TG3_FLAG_PCI_32BIT' data-ref="TG3_FLAG_PCI_32BIT" data-ref-filename="TG3_FLAG_PCI_32BIT">TG3_FLAG_PCI_32BIT</dfn>,</td></tr>
<tr><th id="3061">3061</th><td>	<dfn class="enum" id="TG3_FLAG_SRAM_USE_CONFIG" title='TG3_FLAG_SRAM_USE_CONFIG' data-ref="TG3_FLAG_SRAM_USE_CONFIG" data-ref-filename="TG3_FLAG_SRAM_USE_CONFIG">TG3_FLAG_SRAM_USE_CONFIG</dfn>,</td></tr>
<tr><th id="3062">3062</th><td>	<dfn class="enum" id="TG3_FLAG_TX_RECOVERY_PENDING" title='TG3_FLAG_TX_RECOVERY_PENDING' data-ref="TG3_FLAG_TX_RECOVERY_PENDING" data-ref-filename="TG3_FLAG_TX_RECOVERY_PENDING">TG3_FLAG_TX_RECOVERY_PENDING</dfn>,</td></tr>
<tr><th id="3063">3063</th><td>	<dfn class="enum" id="TG3_FLAG_WOL_CAP" title='TG3_FLAG_WOL_CAP' data-ref="TG3_FLAG_WOL_CAP" data-ref-filename="TG3_FLAG_WOL_CAP">TG3_FLAG_WOL_CAP</dfn>,</td></tr>
<tr><th id="3064">3064</th><td>	<dfn class="enum" id="TG3_FLAG_JUMBO_RING_ENABLE" title='TG3_FLAG_JUMBO_RING_ENABLE' data-ref="TG3_FLAG_JUMBO_RING_ENABLE" data-ref-filename="TG3_FLAG_JUMBO_RING_ENABLE">TG3_FLAG_JUMBO_RING_ENABLE</dfn>,</td></tr>
<tr><th id="3065">3065</th><td>	<dfn class="enum" id="TG3_FLAG_PAUSE_AUTONEG" title='TG3_FLAG_PAUSE_AUTONEG' data-ref="TG3_FLAG_PAUSE_AUTONEG" data-ref-filename="TG3_FLAG_PAUSE_AUTONEG">TG3_FLAG_PAUSE_AUTONEG</dfn>,</td></tr>
<tr><th id="3066">3066</th><td>	<dfn class="enum" id="TG3_FLAG_CPMU_PRESENT" title='TG3_FLAG_CPMU_PRESENT' data-ref="TG3_FLAG_CPMU_PRESENT" data-ref-filename="TG3_FLAG_CPMU_PRESENT">TG3_FLAG_CPMU_PRESENT</dfn>,</td></tr>
<tr><th id="3067">3067</th><td>	<dfn class="enum" id="TG3_FLAG_40BIT_DMA_BUG" title='TG3_FLAG_40BIT_DMA_BUG' data-ref="TG3_FLAG_40BIT_DMA_BUG" data-ref-filename="TG3_FLAG_40BIT_DMA_BUG">TG3_FLAG_40BIT_DMA_BUG</dfn>,</td></tr>
<tr><th id="3068">3068</th><td>	<dfn class="enum" id="TG3_FLAG_BROKEN_CHECKSUMS" title='TG3_FLAG_BROKEN_CHECKSUMS' data-ref="TG3_FLAG_BROKEN_CHECKSUMS" data-ref-filename="TG3_FLAG_BROKEN_CHECKSUMS">TG3_FLAG_BROKEN_CHECKSUMS</dfn>,</td></tr>
<tr><th id="3069">3069</th><td>	<dfn class="enum" id="TG3_FLAG_JUMBO_CAPABLE" title='TG3_FLAG_JUMBO_CAPABLE' data-ref="TG3_FLAG_JUMBO_CAPABLE" data-ref-filename="TG3_FLAG_JUMBO_CAPABLE">TG3_FLAG_JUMBO_CAPABLE</dfn>,</td></tr>
<tr><th id="3070">3070</th><td>	<dfn class="enum" id="TG3_FLAG_CHIP_RESETTING" title='TG3_FLAG_CHIP_RESETTING' data-ref="TG3_FLAG_CHIP_RESETTING" data-ref-filename="TG3_FLAG_CHIP_RESETTING">TG3_FLAG_CHIP_RESETTING</dfn>,</td></tr>
<tr><th id="3071">3071</th><td>	<dfn class="enum" id="TG3_FLAG_INIT_COMPLETE" title='TG3_FLAG_INIT_COMPLETE' data-ref="TG3_FLAG_INIT_COMPLETE" data-ref-filename="TG3_FLAG_INIT_COMPLETE">TG3_FLAG_INIT_COMPLETE</dfn>,</td></tr>
<tr><th id="3072">3072</th><td>	<dfn class="enum" id="TG3_FLAG_MAX_RXPEND_64" title='TG3_FLAG_MAX_RXPEND_64' data-ref="TG3_FLAG_MAX_RXPEND_64" data-ref-filename="TG3_FLAG_MAX_RXPEND_64">TG3_FLAG_MAX_RXPEND_64</dfn>,</td></tr>
<tr><th id="3073">3073</th><td>	<dfn class="enum" id="TG3_FLAG_PCI_EXPRESS" title='TG3_FLAG_PCI_EXPRESS' data-ref="TG3_FLAG_PCI_EXPRESS" data-ref-filename="TG3_FLAG_PCI_EXPRESS">TG3_FLAG_PCI_EXPRESS</dfn>, <i>/* BCM5785 + pci_is_pcie() */</i></td></tr>
<tr><th id="3074">3074</th><td>	<dfn class="enum" id="TG3_FLAG_ASF_NEW_HANDSHAKE" title='TG3_FLAG_ASF_NEW_HANDSHAKE' data-ref="TG3_FLAG_ASF_NEW_HANDSHAKE" data-ref-filename="TG3_FLAG_ASF_NEW_HANDSHAKE">TG3_FLAG_ASF_NEW_HANDSHAKE</dfn>,</td></tr>
<tr><th id="3075">3075</th><td>	<dfn class="enum" id="TG3_FLAG_HW_AUTONEG" title='TG3_FLAG_HW_AUTONEG' data-ref="TG3_FLAG_HW_AUTONEG" data-ref-filename="TG3_FLAG_HW_AUTONEG">TG3_FLAG_HW_AUTONEG</dfn>,</td></tr>
<tr><th id="3076">3076</th><td>	<dfn class="enum" id="TG3_FLAG_IS_NIC" title='TG3_FLAG_IS_NIC' data-ref="TG3_FLAG_IS_NIC" data-ref-filename="TG3_FLAG_IS_NIC">TG3_FLAG_IS_NIC</dfn>,</td></tr>
<tr><th id="3077">3077</th><td>	<dfn class="enum" id="TG3_FLAG_FLASH" title='TG3_FLAG_FLASH' data-ref="TG3_FLAG_FLASH" data-ref-filename="TG3_FLAG_FLASH">TG3_FLAG_FLASH</dfn>,</td></tr>
<tr><th id="3078">3078</th><td>	<dfn class="enum" id="TG3_FLAG_FW_TSO" title='TG3_FLAG_FW_TSO' data-ref="TG3_FLAG_FW_TSO" data-ref-filename="TG3_FLAG_FW_TSO">TG3_FLAG_FW_TSO</dfn>,</td></tr>
<tr><th id="3079">3079</th><td>	<dfn class="enum" id="TG3_FLAG_HW_TSO_1" title='TG3_FLAG_HW_TSO_1' data-ref="TG3_FLAG_HW_TSO_1" data-ref-filename="TG3_FLAG_HW_TSO_1">TG3_FLAG_HW_TSO_1</dfn>,</td></tr>
<tr><th id="3080">3080</th><td>	<dfn class="enum" id="TG3_FLAG_HW_TSO_2" title='TG3_FLAG_HW_TSO_2' data-ref="TG3_FLAG_HW_TSO_2" data-ref-filename="TG3_FLAG_HW_TSO_2">TG3_FLAG_HW_TSO_2</dfn>,</td></tr>
<tr><th id="3081">3081</th><td>	<dfn class="enum" id="TG3_FLAG_HW_TSO_3" title='TG3_FLAG_HW_TSO_3' data-ref="TG3_FLAG_HW_TSO_3" data-ref-filename="TG3_FLAG_HW_TSO_3">TG3_FLAG_HW_TSO_3</dfn>,</td></tr>
<tr><th id="3082">3082</th><td>	<dfn class="enum" id="TG3_FLAG_TSO_CAPABLE" title='TG3_FLAG_TSO_CAPABLE' data-ref="TG3_FLAG_TSO_CAPABLE" data-ref-filename="TG3_FLAG_TSO_CAPABLE">TG3_FLAG_TSO_CAPABLE</dfn>,</td></tr>
<tr><th id="3083">3083</th><td>	<dfn class="enum" id="TG3_FLAG_TSO_BUG" title='TG3_FLAG_TSO_BUG' data-ref="TG3_FLAG_TSO_BUG" data-ref-filename="TG3_FLAG_TSO_BUG">TG3_FLAG_TSO_BUG</dfn>,</td></tr>
<tr><th id="3084">3084</th><td>	<dfn class="enum" id="TG3_FLAG_ICH_WORKAROUND" title='TG3_FLAG_ICH_WORKAROUND' data-ref="TG3_FLAG_ICH_WORKAROUND" data-ref-filename="TG3_FLAG_ICH_WORKAROUND">TG3_FLAG_ICH_WORKAROUND</dfn>,</td></tr>
<tr><th id="3085">3085</th><td>	<dfn class="enum" id="TG3_FLAG_1SHOT_MSI" title='TG3_FLAG_1SHOT_MSI' data-ref="TG3_FLAG_1SHOT_MSI" data-ref-filename="TG3_FLAG_1SHOT_MSI">TG3_FLAG_1SHOT_MSI</dfn>,</td></tr>
<tr><th id="3086">3086</th><td>	<dfn class="enum" id="TG3_FLAG_NO_FWARE_REPORTED" title='TG3_FLAG_NO_FWARE_REPORTED' data-ref="TG3_FLAG_NO_FWARE_REPORTED" data-ref-filename="TG3_FLAG_NO_FWARE_REPORTED">TG3_FLAG_NO_FWARE_REPORTED</dfn>,</td></tr>
<tr><th id="3087">3087</th><td>	<dfn class="enum" id="TG3_FLAG_NO_NVRAM_ADDR_TRANS" title='TG3_FLAG_NO_NVRAM_ADDR_TRANS' data-ref="TG3_FLAG_NO_NVRAM_ADDR_TRANS" data-ref-filename="TG3_FLAG_NO_NVRAM_ADDR_TRANS">TG3_FLAG_NO_NVRAM_ADDR_TRANS</dfn>,</td></tr>
<tr><th id="3088">3088</th><td>	<dfn class="enum" id="TG3_FLAG_ENABLE_APE" title='TG3_FLAG_ENABLE_APE' data-ref="TG3_FLAG_ENABLE_APE" data-ref-filename="TG3_FLAG_ENABLE_APE">TG3_FLAG_ENABLE_APE</dfn>,</td></tr>
<tr><th id="3089">3089</th><td>	<dfn class="enum" id="TG3_FLAG_PROTECTED_NVRAM" title='TG3_FLAG_PROTECTED_NVRAM' data-ref="TG3_FLAG_PROTECTED_NVRAM" data-ref-filename="TG3_FLAG_PROTECTED_NVRAM">TG3_FLAG_PROTECTED_NVRAM</dfn>,</td></tr>
<tr><th id="3090">3090</th><td>	<dfn class="enum" id="TG3_FLAG_5701_DMA_BUG" title='TG3_FLAG_5701_DMA_BUG' data-ref="TG3_FLAG_5701_DMA_BUG" data-ref-filename="TG3_FLAG_5701_DMA_BUG">TG3_FLAG_5701_DMA_BUG</dfn>,</td></tr>
<tr><th id="3091">3091</th><td>	<dfn class="enum" id="TG3_FLAG_USE_PHYLIB" title='TG3_FLAG_USE_PHYLIB' data-ref="TG3_FLAG_USE_PHYLIB" data-ref-filename="TG3_FLAG_USE_PHYLIB">TG3_FLAG_USE_PHYLIB</dfn>,</td></tr>
<tr><th id="3092">3092</th><td>	<dfn class="enum" id="TG3_FLAG_MDIOBUS_INITED" title='TG3_FLAG_MDIOBUS_INITED' data-ref="TG3_FLAG_MDIOBUS_INITED" data-ref-filename="TG3_FLAG_MDIOBUS_INITED">TG3_FLAG_MDIOBUS_INITED</dfn>,</td></tr>
<tr><th id="3093">3093</th><td>	<dfn class="enum" id="TG3_FLAG_LRG_PROD_RING_CAP" title='TG3_FLAG_LRG_PROD_RING_CAP' data-ref="TG3_FLAG_LRG_PROD_RING_CAP" data-ref-filename="TG3_FLAG_LRG_PROD_RING_CAP">TG3_FLAG_LRG_PROD_RING_CAP</dfn>,</td></tr>
<tr><th id="3094">3094</th><td>	<dfn class="enum" id="TG3_FLAG_RGMII_INBAND_DISABLE" title='TG3_FLAG_RGMII_INBAND_DISABLE' data-ref="TG3_FLAG_RGMII_INBAND_DISABLE" data-ref-filename="TG3_FLAG_RGMII_INBAND_DISABLE">TG3_FLAG_RGMII_INBAND_DISABLE</dfn>,</td></tr>
<tr><th id="3095">3095</th><td>	<dfn class="enum" id="TG3_FLAG_RGMII_EXT_IBND_RX_EN" title='TG3_FLAG_RGMII_EXT_IBND_RX_EN' data-ref="TG3_FLAG_RGMII_EXT_IBND_RX_EN" data-ref-filename="TG3_FLAG_RGMII_EXT_IBND_RX_EN">TG3_FLAG_RGMII_EXT_IBND_RX_EN</dfn>,</td></tr>
<tr><th id="3096">3096</th><td>	<dfn class="enum" id="TG3_FLAG_RGMII_EXT_IBND_TX_EN" title='TG3_FLAG_RGMII_EXT_IBND_TX_EN' data-ref="TG3_FLAG_RGMII_EXT_IBND_TX_EN" data-ref-filename="TG3_FLAG_RGMII_EXT_IBND_TX_EN">TG3_FLAG_RGMII_EXT_IBND_TX_EN</dfn>,</td></tr>
<tr><th id="3097">3097</th><td>	<dfn class="enum" id="TG3_FLAG_CLKREQ_BUG" title='TG3_FLAG_CLKREQ_BUG' data-ref="TG3_FLAG_CLKREQ_BUG" data-ref-filename="TG3_FLAG_CLKREQ_BUG">TG3_FLAG_CLKREQ_BUG</dfn>,</td></tr>
<tr><th id="3098">3098</th><td>	<dfn class="enum" id="TG3_FLAG_NO_NVRAM" title='TG3_FLAG_NO_NVRAM' data-ref="TG3_FLAG_NO_NVRAM" data-ref-filename="TG3_FLAG_NO_NVRAM">TG3_FLAG_NO_NVRAM</dfn>,</td></tr>
<tr><th id="3099">3099</th><td>	<dfn class="enum" id="TG3_FLAG_ENABLE_RSS" title='TG3_FLAG_ENABLE_RSS' data-ref="TG3_FLAG_ENABLE_RSS" data-ref-filename="TG3_FLAG_ENABLE_RSS">TG3_FLAG_ENABLE_RSS</dfn>,</td></tr>
<tr><th id="3100">3100</th><td>	<dfn class="enum" id="TG3_FLAG_ENABLE_TSS" title='TG3_FLAG_ENABLE_TSS' data-ref="TG3_FLAG_ENABLE_TSS" data-ref-filename="TG3_FLAG_ENABLE_TSS">TG3_FLAG_ENABLE_TSS</dfn>,</td></tr>
<tr><th id="3101">3101</th><td>	<dfn class="enum" id="TG3_FLAG_SHORT_DMA_BUG" title='TG3_FLAG_SHORT_DMA_BUG' data-ref="TG3_FLAG_SHORT_DMA_BUG" data-ref-filename="TG3_FLAG_SHORT_DMA_BUG">TG3_FLAG_SHORT_DMA_BUG</dfn>,</td></tr>
<tr><th id="3102">3102</th><td>	<dfn class="enum" id="TG3_FLAG_USE_JUMBO_BDFLAG" title='TG3_FLAG_USE_JUMBO_BDFLAG' data-ref="TG3_FLAG_USE_JUMBO_BDFLAG" data-ref-filename="TG3_FLAG_USE_JUMBO_BDFLAG">TG3_FLAG_USE_JUMBO_BDFLAG</dfn>,</td></tr>
<tr><th id="3103">3103</th><td>	<dfn class="enum" id="TG3_FLAG_L1PLLPD_EN" title='TG3_FLAG_L1PLLPD_EN' data-ref="TG3_FLAG_L1PLLPD_EN" data-ref-filename="TG3_FLAG_L1PLLPD_EN">TG3_FLAG_L1PLLPD_EN</dfn>,</td></tr>
<tr><th id="3104">3104</th><td>	<dfn class="enum" id="TG3_FLAG_APE_HAS_NCSI" title='TG3_FLAG_APE_HAS_NCSI' data-ref="TG3_FLAG_APE_HAS_NCSI" data-ref-filename="TG3_FLAG_APE_HAS_NCSI">TG3_FLAG_APE_HAS_NCSI</dfn>,</td></tr>
<tr><th id="3105">3105</th><td>	<dfn class="enum" id="TG3_FLAG_TX_TSTAMP_EN" title='TG3_FLAG_TX_TSTAMP_EN' data-ref="TG3_FLAG_TX_TSTAMP_EN" data-ref-filename="TG3_FLAG_TX_TSTAMP_EN">TG3_FLAG_TX_TSTAMP_EN</dfn>,</td></tr>
<tr><th id="3106">3106</th><td>	<dfn class="enum" id="TG3_FLAG_4K_FIFO_LIMIT" title='TG3_FLAG_4K_FIFO_LIMIT' data-ref="TG3_FLAG_4K_FIFO_LIMIT" data-ref-filename="TG3_FLAG_4K_FIFO_LIMIT">TG3_FLAG_4K_FIFO_LIMIT</dfn>,</td></tr>
<tr><th id="3107">3107</th><td>	<dfn class="enum" id="TG3_FLAG_5719_5720_RDMA_BUG" title='TG3_FLAG_5719_5720_RDMA_BUG' data-ref="TG3_FLAG_5719_5720_RDMA_BUG" data-ref-filename="TG3_FLAG_5719_5720_RDMA_BUG">TG3_FLAG_5719_5720_RDMA_BUG</dfn>,</td></tr>
<tr><th id="3108">3108</th><td>	<dfn class="enum" id="TG3_FLAG_RESET_TASK_PENDING" title='TG3_FLAG_RESET_TASK_PENDING' data-ref="TG3_FLAG_RESET_TASK_PENDING" data-ref-filename="TG3_FLAG_RESET_TASK_PENDING">TG3_FLAG_RESET_TASK_PENDING</dfn>,</td></tr>
<tr><th id="3109">3109</th><td>	<dfn class="enum" id="TG3_FLAG_PTP_CAPABLE" title='TG3_FLAG_PTP_CAPABLE' data-ref="TG3_FLAG_PTP_CAPABLE" data-ref-filename="TG3_FLAG_PTP_CAPABLE">TG3_FLAG_PTP_CAPABLE</dfn>,</td></tr>
<tr><th id="3110">3110</th><td>	<dfn class="enum" id="TG3_FLAG_5705_PLUS" title='TG3_FLAG_5705_PLUS' data-ref="TG3_FLAG_5705_PLUS" data-ref-filename="TG3_FLAG_5705_PLUS">TG3_FLAG_5705_PLUS</dfn>,</td></tr>
<tr><th id="3111">3111</th><td>	<dfn class="enum" id="TG3_FLAG_IS_5788" title='TG3_FLAG_IS_5788' data-ref="TG3_FLAG_IS_5788" data-ref-filename="TG3_FLAG_IS_5788">TG3_FLAG_IS_5788</dfn>,</td></tr>
<tr><th id="3112">3112</th><td>	<dfn class="enum" id="TG3_FLAG_5750_PLUS" title='TG3_FLAG_5750_PLUS' data-ref="TG3_FLAG_5750_PLUS" data-ref-filename="TG3_FLAG_5750_PLUS">TG3_FLAG_5750_PLUS</dfn>,</td></tr>
<tr><th id="3113">3113</th><td>	<dfn class="enum" id="TG3_FLAG_5780_CLASS" title='TG3_FLAG_5780_CLASS' data-ref="TG3_FLAG_5780_CLASS" data-ref-filename="TG3_FLAG_5780_CLASS">TG3_FLAG_5780_CLASS</dfn>,</td></tr>
<tr><th id="3114">3114</th><td>	<dfn class="enum" id="TG3_FLAG_5755_PLUS" title='TG3_FLAG_5755_PLUS' data-ref="TG3_FLAG_5755_PLUS" data-ref-filename="TG3_FLAG_5755_PLUS">TG3_FLAG_5755_PLUS</dfn>,</td></tr>
<tr><th id="3115">3115</th><td>	<dfn class="enum" id="TG3_FLAG_57765_PLUS" title='TG3_FLAG_57765_PLUS' data-ref="TG3_FLAG_57765_PLUS" data-ref-filename="TG3_FLAG_57765_PLUS">TG3_FLAG_57765_PLUS</dfn>,</td></tr>
<tr><th id="3116">3116</th><td>	<dfn class="enum" id="TG3_FLAG_57765_CLASS" title='TG3_FLAG_57765_CLASS' data-ref="TG3_FLAG_57765_CLASS" data-ref-filename="TG3_FLAG_57765_CLASS">TG3_FLAG_57765_CLASS</dfn>,</td></tr>
<tr><th id="3117">3117</th><td>	<dfn class="enum" id="TG3_FLAG_5717_PLUS" title='TG3_FLAG_5717_PLUS' data-ref="TG3_FLAG_5717_PLUS" data-ref-filename="TG3_FLAG_5717_PLUS">TG3_FLAG_5717_PLUS</dfn>,</td></tr>
<tr><th id="3118">3118</th><td>	<dfn class="enum" id="TG3_FLAG_IS_SSB_CORE" title='TG3_FLAG_IS_SSB_CORE' data-ref="TG3_FLAG_IS_SSB_CORE" data-ref-filename="TG3_FLAG_IS_SSB_CORE">TG3_FLAG_IS_SSB_CORE</dfn>,</td></tr>
<tr><th id="3119">3119</th><td>	<dfn class="enum" id="TG3_FLAG_FLUSH_POSTED_WRITES" title='TG3_FLAG_FLUSH_POSTED_WRITES' data-ref="TG3_FLAG_FLUSH_POSTED_WRITES" data-ref-filename="TG3_FLAG_FLUSH_POSTED_WRITES">TG3_FLAG_FLUSH_POSTED_WRITES</dfn>,</td></tr>
<tr><th id="3120">3120</th><td>	<dfn class="enum" id="TG3_FLAG_ROBOSWITCH" title='TG3_FLAG_ROBOSWITCH' data-ref="TG3_FLAG_ROBOSWITCH" data-ref-filename="TG3_FLAG_ROBOSWITCH">TG3_FLAG_ROBOSWITCH</dfn>,</td></tr>
<tr><th id="3121">3121</th><td>	<dfn class="enum" id="TG3_FLAG_ONE_DMA_AT_ONCE" title='TG3_FLAG_ONE_DMA_AT_ONCE' data-ref="TG3_FLAG_ONE_DMA_AT_ONCE" data-ref-filename="TG3_FLAG_ONE_DMA_AT_ONCE">TG3_FLAG_ONE_DMA_AT_ONCE</dfn>,</td></tr>
<tr><th id="3122">3122</th><td>	<dfn class="enum" id="TG3_FLAG_RGMII_MODE" title='TG3_FLAG_RGMII_MODE' data-ref="TG3_FLAG_RGMII_MODE" data-ref-filename="TG3_FLAG_RGMII_MODE">TG3_FLAG_RGMII_MODE</dfn>,</td></tr>
<tr><th id="3123">3123</th><td></td></tr>
<tr><th id="3124">3124</th><td>	<i>/* Add new flags before this comment and TG3_FLAG_NUMBER_OF_FLAGS */</i></td></tr>
<tr><th id="3125">3125</th><td>	<dfn class="enum" id="TG3_FLAG_NUMBER_OF_FLAGS" title='TG3_FLAG_NUMBER_OF_FLAGS' data-ref="TG3_FLAG_NUMBER_OF_FLAGS" data-ref-filename="TG3_FLAG_NUMBER_OF_FLAGS">TG3_FLAG_NUMBER_OF_FLAGS</dfn>,	<i>/* Last entry in enum TG3_FLAGS */</i></td></tr>
<tr><th id="3126">3126</th><td>};</td></tr>
<tr><th id="3127">3127</th><td></td></tr>
<tr><th id="3128">3128</th><td><b>struct</b> <dfn class="type def" id="tg3_firmware_hdr" title='tg3_firmware_hdr' data-ref="tg3_firmware_hdr" data-ref-filename="tg3_firmware_hdr">tg3_firmware_hdr</dfn> {</td></tr>
<tr><th id="3129">3129</th><td>	<a class="typedef" href="../../../../include/uapi/linux/types.h.html#__be32" title='__be32' data-type='__u32' data-ref="__be32" data-ref-filename="__be32">__be32</a> <dfn class="decl field" id="tg3_firmware_hdr::version" title='tg3_firmware_hdr::version' data-ref="tg3_firmware_hdr::version" data-ref-filename="tg3_firmware_hdr..version">version</dfn>; <i>/* unused for fragments */</i></td></tr>
<tr><th id="3130">3130</th><td>	<a class="typedef" href="../../../../include/uapi/linux/types.h.html#__be32" title='__be32' data-type='__u32' data-ref="__be32" data-ref-filename="__be32">__be32</a> <dfn class="decl field" id="tg3_firmware_hdr::base_addr" title='tg3_firmware_hdr::base_addr' data-ref="tg3_firmware_hdr::base_addr" data-ref-filename="tg3_firmware_hdr..base_addr">base_addr</dfn>;</td></tr>
<tr><th id="3131">3131</th><td>	<a class="typedef" href="../../../../include/uapi/linux/types.h.html#__be32" title='__be32' data-type='__u32' data-ref="__be32" data-ref-filename="__be32">__be32</a> <dfn class="decl field" id="tg3_firmware_hdr::len" title='tg3_firmware_hdr::len' data-ref="tg3_firmware_hdr::len" data-ref-filename="tg3_firmware_hdr..len">len</dfn>;</td></tr>
<tr><th id="3132">3132</th><td>};</td></tr>
<tr><th id="3133">3133</th><td><u>#define <dfn class="macro" id="_M/TG3_FW_HDR_LEN" data-ref="_M/TG3_FW_HDR_LEN">TG3_FW_HDR_LEN</dfn>         (sizeof(struct tg3_firmware_hdr))</u></td></tr>
<tr><th id="3134">3134</th><td></td></tr>
<tr><th id="3135">3135</th><td><b>struct</b> <dfn class="type def" id="tg3" title='tg3' data-ref="tg3" data-ref-filename="tg3">tg3</dfn> {</td></tr>
<tr><th id="3136">3136</th><td>	<i>/* begin "general, frequently-used members" cacheline section */</i></td></tr>
<tr><th id="3137">3137</th><td></td></tr>
<tr><th id="3138">3138</th><td>	<i>/* If the IRQ handler (which runs lockless) needs to be</i></td></tr>
<tr><th id="3139">3139</th><td><i>	 * quiesced, the following bitmask state is used.  The</i></td></tr>
<tr><th id="3140">3140</th><td><i>	 * SYNC flag is set by non-IRQ context code to initiate</i></td></tr>
<tr><th id="3141">3141</th><td><i>	 * the quiescence.</i></td></tr>
<tr><th id="3142">3142</th><td><i>	 *</i></td></tr>
<tr><th id="3143">3143</th><td><i>	 * When the IRQ handler notices that SYNC is set, it</i></td></tr>
<tr><th id="3144">3144</th><td><i>	 * disables interrupts and returns.</i></td></tr>
<tr><th id="3145">3145</th><td><i>	 *</i></td></tr>
<tr><th id="3146">3146</th><td><i>	 * When all outstanding IRQ handlers have returned after</i></td></tr>
<tr><th id="3147">3147</th><td><i>	 * the SYNC flag has been set, the setter can be assured</i></td></tr>
<tr><th id="3148">3148</th><td><i>	 * that interrupts will no longer get run.</i></td></tr>
<tr><th id="3149">3149</th><td><i>	 *</i></td></tr>
<tr><th id="3150">3150</th><td><i>	 * In this way all SMP driver locks are never acquired</i></td></tr>
<tr><th id="3151">3151</th><td><i>	 * in hw IRQ context, only sw IRQ context or lower.</i></td></tr>
<tr><th id="3152">3152</th><td><i>	 */</i></td></tr>
<tr><th id="3153">3153</th><td>	<em>unsigned</em> <em>int</em>			<dfn class="decl field" id="tg3::irq_sync" title='tg3::irq_sync' data-ref="tg3::irq_sync" data-ref-filename="tg3..irq_sync">irq_sync</dfn>;</td></tr>
<tr><th id="3154">3154</th><td></td></tr>
<tr><th id="3155">3155</th><td>	<i>/* SMP locking strategy:</i></td></tr>
<tr><th id="3156">3156</th><td><i>	 *</i></td></tr>
<tr><th id="3157">3157</th><td><i>	 * lock: Held during reset, PHY access, timer, and when</i></td></tr>
<tr><th id="3158">3158</th><td><i>	 *       updating tg3_flags.</i></td></tr>
<tr><th id="3159">3159</th><td><i>	 *</i></td></tr>
<tr><th id="3160">3160</th><td><i>	 * netif_tx_lock: Held during tg3_start_xmit. tg3_tx holds</i></td></tr>
<tr><th id="3161">3161</th><td><i>	 *                netif_tx_lock when it needs to call</i></td></tr>
<tr><th id="3162">3162</th><td><i>	 *                netif_wake_queue.</i></td></tr>
<tr><th id="3163">3163</th><td><i>	 *</i></td></tr>
<tr><th id="3164">3164</th><td><i>	 * Both of these locks are to be held with BH safety.</i></td></tr>
<tr><th id="3165">3165</th><td><i>	 *</i></td></tr>
<tr><th id="3166">3166</th><td><i>	 * Because the IRQ handler, tg3_poll, and tg3_start_xmit</i></td></tr>
<tr><th id="3167">3167</th><td><i>	 * are running lockless, it is necessary to completely</i></td></tr>
<tr><th id="3168">3168</th><td><i>	 * quiesce the chip with tg3_netif_stop and tg3_full_lock</i></td></tr>
<tr><th id="3169">3169</th><td><i>	 * before reconfiguring the device.</i></td></tr>
<tr><th id="3170">3170</th><td><i>	 *</i></td></tr>
<tr><th id="3171">3171</th><td><i>	 * indirect_lock: Held when accessing registers indirectly</i></td></tr>
<tr><th id="3172">3172</th><td><i>	 *                with IRQ disabling.</i></td></tr>
<tr><th id="3173">3173</th><td><i>	 */</i></td></tr>
<tr><th id="3174">3174</th><td>	<a class="typedef" href="../../../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t" data-ref-filename="spinlock_t">spinlock_t</a>			<dfn class="decl field" id="tg3::lock" title='tg3::lock' data-ref="tg3::lock" data-ref-filename="tg3..lock">lock</dfn>;</td></tr>
<tr><th id="3175">3175</th><td>	<a class="typedef" href="../../../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t" data-ref-filename="spinlock_t">spinlock_t</a>			<dfn class="decl field" id="tg3::indirect_lock" title='tg3::indirect_lock' data-ref="tg3::indirect_lock" data-ref-filename="tg3..indirect_lock">indirect_lock</dfn>;</td></tr>
<tr><th id="3176">3176</th><td></td></tr>
<tr><th id="3177">3177</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				(*<dfn class="decl field" id="tg3::read32" title='tg3::read32' data-ref="tg3::read32" data-ref-filename="tg3..read32">read32</dfn>) (<b>struct</b> <a class="type" href="#tg3" title='tg3' data-ref="tg3" data-ref-filename="tg3">tg3</a> *, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>);</td></tr>
<tr><th id="3178">3178</th><td>	<em>void</em>				(*<dfn class="decl field" id="tg3::write32" title='tg3::write32' data-ref="tg3::write32" data-ref-filename="tg3..write32">write32</dfn>) (<b>struct</b> <a class="type" href="#tg3" title='tg3' data-ref="tg3" data-ref-filename="tg3">tg3</a> *, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>);</td></tr>
<tr><th id="3179">3179</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				(*<dfn class="decl field" id="tg3::read32_mbox" title='tg3::read32_mbox' data-ref="tg3::read32_mbox" data-ref-filename="tg3..read32_mbox">read32_mbox</dfn>) (<b>struct</b> <a class="type" href="#tg3" title='tg3' data-ref="tg3" data-ref-filename="tg3">tg3</a> *, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>);</td></tr>
<tr><th id="3180">3180</th><td>	<em>void</em>				(*<dfn class="decl field" id="tg3::write32_mbox" title='tg3::write32_mbox' data-ref="tg3::write32_mbox" data-ref-filename="tg3..write32_mbox">write32_mbox</dfn>) (<b>struct</b> <a class="type" href="#tg3" title='tg3' data-ref="tg3" data-ref-filename="tg3">tg3</a> *, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>,</td></tr>
<tr><th id="3181">3181</th><td>							 <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>);</td></tr>
<tr><th id="3182">3182</th><td>	<em>void</em> <a class="macro" href="../../../../include/linux/compiler_types.h.html#36" title="" data-ref="_M/__iomem">__iomem</a>			*<dfn class="decl field" id="tg3::regs" title='tg3::regs' data-ref="tg3::regs" data-ref-filename="tg3..regs">regs</dfn>;</td></tr>
<tr><th id="3183">3183</th><td>	<em>void</em> <a class="macro" href="../../../../include/linux/compiler_types.h.html#36" title="" data-ref="_M/__iomem">__iomem</a>			*<dfn class="decl field" id="tg3::aperegs" title='tg3::aperegs' data-ref="tg3::aperegs" data-ref-filename="tg3..aperegs">aperegs</dfn>;</td></tr>
<tr><th id="3184">3184</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/netdevice.h.html#net_device" title='net_device' data-ref="net_device" data-ref-filename="net_device">net_device</a>		*<dfn class="decl field" id="tg3::dev" title='tg3::dev' data-ref="tg3::dev" data-ref-filename="tg3..dev">dev</dfn>;</td></tr>
<tr><th id="3185">3185</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev" data-ref-filename="pci_dev">pci_dev</a>			*<dfn class="decl field" id="tg3::pdev" title='tg3::pdev' data-ref="tg3::pdev" data-ref-filename="tg3..pdev">pdev</dfn>;</td></tr>
<tr><th id="3186">3186</th><td></td></tr>
<tr><th id="3187">3187</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::coal_now" title='tg3::coal_now' data-ref="tg3::coal_now" data-ref-filename="tg3..coal_now">coal_now</dfn>;</td></tr>
<tr><th id="3188">3188</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::msg_enable" title='tg3::msg_enable' data-ref="tg3::msg_enable" data-ref-filename="tg3..msg_enable">msg_enable</dfn>;</td></tr>
<tr><th id="3189">3189</th><td></td></tr>
<tr><th id="3190">3190</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/ptp_clock_kernel.h.html#ptp_clock_info" title='ptp_clock_info' data-ref="ptp_clock_info" data-ref-filename="ptp_clock_info">ptp_clock_info</a>		<dfn class="decl field" id="tg3::ptp_info" title='tg3::ptp_info' data-ref="tg3::ptp_info" data-ref-filename="tg3..ptp_info">ptp_info</dfn>;</td></tr>
<tr><th id="3191">3191</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/ptp_clock_kernel.h.html#ptp_clock" title='ptp_clock' data-ref="ptp_clock" data-ref-filename="ptp_clock">ptp_clock</a>		*<dfn class="decl field" id="tg3::ptp_clock" title='tg3::ptp_clock' data-ref="tg3::ptp_clock" data-ref-filename="tg3..ptp_clock">ptp_clock</dfn>;</td></tr>
<tr><th id="3192">3192</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#s64" title='s64' data-type='__s64' data-ref="s64" data-ref-filename="s64">s64</a>				<dfn class="decl field" id="tg3::ptp_adjust" title='tg3::ptp_adjust' data-ref="tg3::ptp_adjust" data-ref-filename="tg3..ptp_adjust">ptp_adjust</dfn>;</td></tr>
<tr><th id="3193">3193</th><td></td></tr>
<tr><th id="3194">3194</th><td>	<i>/* begin "tx thread" cacheline section */</i></td></tr>
<tr><th id="3195">3195</th><td>	<em>void</em>				(*<dfn class="decl field" id="tg3::write32_tx_mbox" title='tg3::write32_tx_mbox' data-ref="tg3::write32_tx_mbox" data-ref-filename="tg3..write32_tx_mbox">write32_tx_mbox</dfn>) (<b>struct</b> <a class="type" href="#tg3" title='tg3' data-ref="tg3" data-ref-filename="tg3">tg3</a> *, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>,</td></tr>
<tr><th id="3196">3196</th><td>							    <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>);</td></tr>
<tr><th id="3197">3197</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::dma_limit" title='tg3::dma_limit' data-ref="tg3::dma_limit" data-ref-filename="tg3..dma_limit">dma_limit</dfn>;</td></tr>
<tr><th id="3198">3198</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::txq_req" title='tg3::txq_req' data-ref="tg3::txq_req" data-ref-filename="tg3..txq_req">txq_req</dfn>;</td></tr>
<tr><th id="3199">3199</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::txq_cnt" title='tg3::txq_cnt' data-ref="tg3::txq_cnt" data-ref-filename="tg3..txq_cnt">txq_cnt</dfn>;</td></tr>
<tr><th id="3200">3200</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::txq_max" title='tg3::txq_max' data-ref="tg3::txq_max" data-ref-filename="tg3..txq_max">txq_max</dfn>;</td></tr>
<tr><th id="3201">3201</th><td></td></tr>
<tr><th id="3202">3202</th><td>	<i>/* begin "rx thread" cacheline section */</i></td></tr>
<tr><th id="3203">3203</th><td>	<b>struct</b> <a class="type" href="#tg3_napi" title='tg3_napi' data-ref="tg3_napi" data-ref-filename="tg3_napi">tg3_napi</a>			<dfn class="decl field" id="tg3::napi" title='tg3::napi' data-ref="tg3::napi" data-ref-filename="tg3..napi">napi</dfn>[<a class="macro" href="#3002" title="(4 + 1)" data-ref="_M/TG3_IRQ_MAX_VECS">TG3_IRQ_MAX_VECS</a>];</td></tr>
<tr><th id="3204">3204</th><td>	<em>void</em>				(*<dfn class="decl field" id="tg3::write32_rx_mbox" title='tg3::write32_rx_mbox' data-ref="tg3::write32_rx_mbox" data-ref-filename="tg3..write32_rx_mbox">write32_rx_mbox</dfn>) (<b>struct</b> <a class="type" href="#tg3" title='tg3' data-ref="tg3" data-ref-filename="tg3">tg3</a> *, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>,</td></tr>
<tr><th id="3205">3205</th><td>							    <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>);</td></tr>
<tr><th id="3206">3206</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rx_copy_thresh" title='tg3::rx_copy_thresh' data-ref="tg3::rx_copy_thresh" data-ref-filename="tg3..rx_copy_thresh">rx_copy_thresh</dfn>;</td></tr>
<tr><th id="3207">3207</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rx_std_ring_mask" title='tg3::rx_std_ring_mask' data-ref="tg3::rx_std_ring_mask" data-ref-filename="tg3..rx_std_ring_mask">rx_std_ring_mask</dfn>;</td></tr>
<tr><th id="3208">3208</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rx_jmb_ring_mask" title='tg3::rx_jmb_ring_mask' data-ref="tg3::rx_jmb_ring_mask" data-ref-filename="tg3..rx_jmb_ring_mask">rx_jmb_ring_mask</dfn>;</td></tr>
<tr><th id="3209">3209</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rx_ret_ring_mask" title='tg3::rx_ret_ring_mask' data-ref="tg3::rx_ret_ring_mask" data-ref-filename="tg3..rx_ret_ring_mask">rx_ret_ring_mask</dfn>;</td></tr>
<tr><th id="3210">3210</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rx_pending" title='tg3::rx_pending' data-ref="tg3::rx_pending" data-ref-filename="tg3..rx_pending">rx_pending</dfn>;</td></tr>
<tr><th id="3211">3211</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rx_jumbo_pending" title='tg3::rx_jumbo_pending' data-ref="tg3::rx_jumbo_pending" data-ref-filename="tg3..rx_jumbo_pending">rx_jumbo_pending</dfn>;</td></tr>
<tr><th id="3212">3212</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rx_std_max_post" title='tg3::rx_std_max_post' data-ref="tg3::rx_std_max_post" data-ref-filename="tg3..rx_std_max_post">rx_std_max_post</dfn>;</td></tr>
<tr><th id="3213">3213</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rx_offset" title='tg3::rx_offset' data-ref="tg3::rx_offset" data-ref-filename="tg3..rx_offset">rx_offset</dfn>;</td></tr>
<tr><th id="3214">3214</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rx_pkt_map_sz" title='tg3::rx_pkt_map_sz' data-ref="tg3::rx_pkt_map_sz" data-ref-filename="tg3..rx_pkt_map_sz">rx_pkt_map_sz</dfn>;</td></tr>
<tr><th id="3215">3215</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rxq_req" title='tg3::rxq_req' data-ref="tg3::rxq_req" data-ref-filename="tg3..rxq_req">rxq_req</dfn>;</td></tr>
<tr><th id="3216">3216</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rxq_cnt" title='tg3::rxq_cnt' data-ref="tg3::rxq_cnt" data-ref-filename="tg3..rxq_cnt">rxq_cnt</dfn>;</td></tr>
<tr><th id="3217">3217</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rxq_max" title='tg3::rxq_max' data-ref="tg3::rxq_max" data-ref-filename="tg3..rxq_max">rxq_max</dfn>;</td></tr>
<tr><th id="3218">3218</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a>				<dfn class="decl field" id="tg3::rx_refill" title='tg3::rx_refill' data-ref="tg3::rx_refill" data-ref-filename="tg3..rx_refill">rx_refill</dfn>;</td></tr>
<tr><th id="3219">3219</th><td></td></tr>
<tr><th id="3220">3220</th><td></td></tr>
<tr><th id="3221">3221</th><td>	<i>/* begin "everything else" cacheline(s) section */</i></td></tr>
<tr><th id="3222">3222</th><td>	<em>unsigned</em> <em>long</em>			<dfn class="decl field" id="tg3::rx_dropped" title='tg3::rx_dropped' data-ref="tg3::rx_dropped" data-ref-filename="tg3..rx_dropped">rx_dropped</dfn>;</td></tr>
<tr><th id="3223">3223</th><td>	<em>unsigned</em> <em>long</em>			<dfn class="decl field" id="tg3::tx_dropped" title='tg3::tx_dropped' data-ref="tg3::tx_dropped" data-ref-filename="tg3..tx_dropped">tx_dropped</dfn>;</td></tr>
<tr><th id="3224">3224</th><td>	<b>struct</b> <a class="type" href="../../../../include/uapi/linux/if_link.h.html#rtnl_link_stats64" title='rtnl_link_stats64' data-ref="rtnl_link_stats64" data-ref-filename="rtnl_link_stats64">rtnl_link_stats64</a>	<dfn class="decl field" id="tg3::net_stats_prev" title='tg3::net_stats_prev' data-ref="tg3::net_stats_prev" data-ref-filename="tg3..net_stats_prev">net_stats_prev</dfn>;</td></tr>
<tr><th id="3225">3225</th><td>	<b>struct</b> <a class="type" href="#tg3_ethtool_stats" title='tg3_ethtool_stats' data-ref="tg3_ethtool_stats" data-ref-filename="tg3_ethtool_stats">tg3_ethtool_stats</a>	<dfn class="decl field" id="tg3::estats_prev" title='tg3::estats_prev' data-ref="tg3::estats_prev" data-ref-filename="tg3..estats_prev">estats_prev</dfn>;</td></tr>
<tr><th id="3226">3226</th><td></td></tr>
<tr><th id="3227">3227</th><td>	<a class="macro" href="../../../../include/linux/types.h.html#10" title="unsigned long tg3_flags[(((TG3_FLAG_NUMBER_OF_FLAGS) + ((sizeof(long) * 8)) - 1) / ((sizeof(long) * 8)))]" data-ref="_M/DECLARE_BITMAP">DECLARE_BITMAP</a>(<dfn class="decl field" id="tg3::tg3_flags" title='tg3::tg3_flags' data-ref="tg3::tg3_flags" data-ref-filename="tg3..tg3_flags">tg3_flags</dfn>, <a class="enum" href="#TG3_FLAG_NUMBER_OF_FLAGS" title='TG3_FLAG_NUMBER_OF_FLAGS' data-ref="TG3_FLAG_NUMBER_OF_FLAGS" data-ref-filename="TG3_FLAG_NUMBER_OF_FLAGS">TG3_FLAG_NUMBER_OF_FLAGS</a>);</td></tr>
<tr><th id="3228">3228</th><td></td></tr>
<tr><th id="3229">3229</th><td>	<b>union</b> {</td></tr>
<tr><th id="3230">3230</th><td>	<em>unsigned</em> <em>long</em>			<dfn class="decl field" id="tg3::(anonymous)::phy_crc_errors" title='tg3::(anonymous union)::phy_crc_errors' data-ref="tg3::(anonymous)::phy_crc_errors" data-ref-filename="tg3..(anonymous)..phy_crc_errors">phy_crc_errors</dfn>;</td></tr>
<tr><th id="3231">3231</th><td>	<em>unsigned</em> <em>long</em>			<dfn class="decl field" id="tg3::(anonymous)::last_event_jiffies" title='tg3::(anonymous union)::last_event_jiffies' data-ref="tg3::(anonymous)::last_event_jiffies" data-ref-filename="tg3..(anonymous)..last_event_jiffies">last_event_jiffies</dfn>;</td></tr>
<tr><th id="3232">3232</th><td>	};</td></tr>
<tr><th id="3233">3233</th><td></td></tr>
<tr><th id="3234">3234</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/timer.h.html#timer_list" title='timer_list' data-ref="timer_list" data-ref-filename="timer_list">timer_list</a>		<dfn class="decl field" id="tg3::timer" title='tg3::timer' data-ref="tg3::timer" data-ref-filename="tg3..timer">timer</dfn>;</td></tr>
<tr><th id="3235">3235</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3::timer_counter" title='tg3::timer_counter' data-ref="tg3::timer_counter" data-ref-filename="tg3..timer_counter">timer_counter</dfn>;</td></tr>
<tr><th id="3236">3236</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3::timer_multiplier" title='tg3::timer_multiplier' data-ref="tg3::timer_multiplier" data-ref-filename="tg3..timer_multiplier">timer_multiplier</dfn>;</td></tr>
<tr><th id="3237">3237</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::timer_offset" title='tg3::timer_offset' data-ref="tg3::timer_offset" data-ref-filename="tg3..timer_offset">timer_offset</dfn>;</td></tr>
<tr><th id="3238">3238</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3::asf_counter" title='tg3::asf_counter' data-ref="tg3::asf_counter" data-ref-filename="tg3..asf_counter">asf_counter</dfn>;</td></tr>
<tr><th id="3239">3239</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3::asf_multiplier" title='tg3::asf_multiplier' data-ref="tg3::asf_multiplier" data-ref-filename="tg3..asf_multiplier">asf_multiplier</dfn>;</td></tr>
<tr><th id="3240">3240</th><td></td></tr>
<tr><th id="3241">3241</th><td>	<i>/* 1 second counter for transient serdes link events */</i></td></tr>
<tr><th id="3242">3242</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::serdes_counter" title='tg3::serdes_counter' data-ref="tg3::serdes_counter" data-ref-filename="tg3..serdes_counter">serdes_counter</dfn>;</td></tr>
<tr><th id="3243">3243</th><td><u>#define <dfn class="macro" id="_M/SERDES_AN_TIMEOUT_5704S" data-ref="_M/SERDES_AN_TIMEOUT_5704S">SERDES_AN_TIMEOUT_5704S</dfn>		2</u></td></tr>
<tr><th id="3244">3244</th><td><u>#define <dfn class="macro" id="_M/SERDES_PARALLEL_DET_TIMEOUT" data-ref="_M/SERDES_PARALLEL_DET_TIMEOUT">SERDES_PARALLEL_DET_TIMEOUT</dfn>	1</u></td></tr>
<tr><th id="3245">3245</th><td><u>#define <dfn class="macro" id="_M/SERDES_AN_TIMEOUT_5714S" data-ref="_M/SERDES_AN_TIMEOUT_5714S">SERDES_AN_TIMEOUT_5714S</dfn>		1</u></td></tr>
<tr><th id="3246">3246</th><td></td></tr>
<tr><th id="3247">3247</th><td>	<b>struct</b> <a class="type" href="#tg3_link_config" title='tg3_link_config' data-ref="tg3_link_config" data-ref-filename="tg3_link_config">tg3_link_config</a>		<dfn class="decl field" id="tg3::link_config" title='tg3::link_config' data-ref="tg3::link_config" data-ref-filename="tg3..link_config">link_config</dfn>;</td></tr>
<tr><th id="3248">3248</th><td>	<b>struct</b> <a class="type" href="#tg3_bufmgr_config" title='tg3_bufmgr_config' data-ref="tg3_bufmgr_config" data-ref-filename="tg3_bufmgr_config">tg3_bufmgr_config</a>	<dfn class="decl field" id="tg3::bufmgr_config" title='tg3::bufmgr_config' data-ref="tg3::bufmgr_config" data-ref-filename="tg3..bufmgr_config">bufmgr_config</dfn>;</td></tr>
<tr><th id="3249">3249</th><td></td></tr>
<tr><th id="3250">3250</th><td>	<i>/* cache h/w values, often passed straight to h/w */</i></td></tr>
<tr><th id="3251">3251</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rx_mode" title='tg3::rx_mode' data-ref="tg3::rx_mode" data-ref-filename="tg3..rx_mode">rx_mode</dfn>;</td></tr>
<tr><th id="3252">3252</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::tx_mode" title='tg3::tx_mode' data-ref="tg3::tx_mode" data-ref-filename="tg3..tx_mode">tx_mode</dfn>;</td></tr>
<tr><th id="3253">3253</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::mac_mode" title='tg3::mac_mode' data-ref="tg3::mac_mode" data-ref-filename="tg3..mac_mode">mac_mode</dfn>;</td></tr>
<tr><th id="3254">3254</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::mi_mode" title='tg3::mi_mode' data-ref="tg3::mi_mode" data-ref-filename="tg3..mi_mode">mi_mode</dfn>;</td></tr>
<tr><th id="3255">3255</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::misc_host_ctrl" title='tg3::misc_host_ctrl' data-ref="tg3::misc_host_ctrl" data-ref-filename="tg3..misc_host_ctrl">misc_host_ctrl</dfn>;</td></tr>
<tr><th id="3256">3256</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::grc_mode" title='tg3::grc_mode' data-ref="tg3::grc_mode" data-ref-filename="tg3..grc_mode">grc_mode</dfn>;</td></tr>
<tr><th id="3257">3257</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::grc_local_ctrl" title='tg3::grc_local_ctrl' data-ref="tg3::grc_local_ctrl" data-ref-filename="tg3..grc_local_ctrl">grc_local_ctrl</dfn>;</td></tr>
<tr><th id="3258">3258</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::dma_rwctrl" title='tg3::dma_rwctrl' data-ref="tg3::dma_rwctrl" data-ref-filename="tg3..dma_rwctrl">dma_rwctrl</dfn>;</td></tr>
<tr><th id="3259">3259</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::coalesce_mode" title='tg3::coalesce_mode' data-ref="tg3::coalesce_mode" data-ref-filename="tg3..coalesce_mode">coalesce_mode</dfn>;</td></tr>
<tr><th id="3260">3260</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::pwrmgmt_thresh" title='tg3::pwrmgmt_thresh' data-ref="tg3::pwrmgmt_thresh" data-ref-filename="tg3..pwrmgmt_thresh">pwrmgmt_thresh</dfn>;</td></tr>
<tr><th id="3261">3261</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::rxptpctl" title='tg3::rxptpctl' data-ref="tg3::rxptpctl" data-ref-filename="tg3..rxptpctl">rxptpctl</dfn>;</td></tr>
<tr><th id="3262">3262</th><td></td></tr>
<tr><th id="3263">3263</th><td>	<i>/* PCI block */</i></td></tr>
<tr><th id="3264">3264</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::pci_chip_rev_id" title='tg3::pci_chip_rev_id' data-ref="tg3::pci_chip_rev_id" data-ref-filename="tg3..pci_chip_rev_id">pci_chip_rev_id</dfn>;</td></tr>
<tr><th id="3265">3265</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>				<dfn class="decl field" id="tg3::pci_cmd" title='tg3::pci_cmd' data-ref="tg3::pci_cmd" data-ref-filename="tg3..pci_cmd">pci_cmd</dfn>;</td></tr>
<tr><th id="3266">3266</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				<dfn class="decl field" id="tg3::pci_cacheline_sz" title='tg3::pci_cacheline_sz' data-ref="tg3::pci_cacheline_sz" data-ref-filename="tg3..pci_cacheline_sz">pci_cacheline_sz</dfn>;</td></tr>
<tr><th id="3267">3267</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				<dfn class="decl field" id="tg3::pci_lat_timer" title='tg3::pci_lat_timer' data-ref="tg3::pci_lat_timer" data-ref-filename="tg3..pci_lat_timer">pci_lat_timer</dfn>;</td></tr>
<tr><th id="3268">3268</th><td></td></tr>
<tr><th id="3269">3269</th><td>	<em>int</em>				<dfn class="decl field" id="tg3::pci_fn" title='tg3::pci_fn' data-ref="tg3::pci_fn" data-ref-filename="tg3..pci_fn">pci_fn</dfn>;</td></tr>
<tr><th id="3270">3270</th><td>	<em>int</em>				<dfn class="decl field" id="tg3::msi_cap" title='tg3::msi_cap' data-ref="tg3::msi_cap" data-ref-filename="tg3..msi_cap">msi_cap</dfn>;</td></tr>
<tr><th id="3271">3271</th><td>	<em>int</em>				<dfn class="decl field" id="tg3::pcix_cap" title='tg3::pcix_cap' data-ref="tg3::pcix_cap" data-ref-filename="tg3..pcix_cap">pcix_cap</dfn>;</td></tr>
<tr><th id="3272">3272</th><td>	<em>int</em>				<dfn class="decl field" id="tg3::pcie_readrq" title='tg3::pcie_readrq' data-ref="tg3::pcie_readrq" data-ref-filename="tg3..pcie_readrq">pcie_readrq</dfn>;</td></tr>
<tr><th id="3273">3273</th><td></td></tr>
<tr><th id="3274">3274</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/phy.h.html#mii_bus" title='mii_bus' data-ref="mii_bus" data-ref-filename="mii_bus">mii_bus</a>			*<dfn class="decl field" id="tg3::mdio_bus" title='tg3::mdio_bus' data-ref="tg3::mdio_bus" data-ref-filename="tg3..mdio_bus">mdio_bus</dfn>;</td></tr>
<tr><th id="3275">3275</th><td>	<em>int</em>				<dfn class="decl field" id="tg3::old_link" title='tg3::old_link' data-ref="tg3::old_link" data-ref-filename="tg3..old_link">old_link</dfn>;</td></tr>
<tr><th id="3276">3276</th><td></td></tr>
<tr><th id="3277">3277</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				<dfn class="decl field" id="tg3::phy_addr" title='tg3::phy_addr' data-ref="tg3::phy_addr" data-ref-filename="tg3..phy_addr">phy_addr</dfn>;</td></tr>
<tr><th id="3278">3278</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				<dfn class="decl field" id="tg3::phy_ape_lock" title='tg3::phy_ape_lock' data-ref="tg3::phy_ape_lock" data-ref-filename="tg3..phy_ape_lock">phy_ape_lock</dfn>;</td></tr>
<tr><th id="3279">3279</th><td></td></tr>
<tr><th id="3280">3280</th><td>	<i>/* PHY info */</i></td></tr>
<tr><th id="3281">3281</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::phy_id" title='tg3::phy_id' data-ref="tg3::phy_id" data-ref-filename="tg3..phy_id">phy_id</dfn>;</td></tr>
<tr><th id="3282">3282</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_MASK" data-ref="_M/TG3_PHY_ID_MASK">TG3_PHY_ID_MASK</dfn>			0xfffffff0</u></td></tr>
<tr><th id="3283">3283</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5400" data-ref="_M/TG3_PHY_ID_BCM5400">TG3_PHY_ID_BCM5400</dfn>		0x60008040</u></td></tr>
<tr><th id="3284">3284</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5401" data-ref="_M/TG3_PHY_ID_BCM5401">TG3_PHY_ID_BCM5401</dfn>		0x60008050</u></td></tr>
<tr><th id="3285">3285</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5411" data-ref="_M/TG3_PHY_ID_BCM5411">TG3_PHY_ID_BCM5411</dfn>		0x60008070</u></td></tr>
<tr><th id="3286">3286</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5701" data-ref="_M/TG3_PHY_ID_BCM5701">TG3_PHY_ID_BCM5701</dfn>		0x60008110</u></td></tr>
<tr><th id="3287">3287</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5703" data-ref="_M/TG3_PHY_ID_BCM5703">TG3_PHY_ID_BCM5703</dfn>		0x60008160</u></td></tr>
<tr><th id="3288">3288</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5704" data-ref="_M/TG3_PHY_ID_BCM5704">TG3_PHY_ID_BCM5704</dfn>		0x60008190</u></td></tr>
<tr><th id="3289">3289</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5705" data-ref="_M/TG3_PHY_ID_BCM5705">TG3_PHY_ID_BCM5705</dfn>		0x600081a0</u></td></tr>
<tr><th id="3290">3290</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5750" data-ref="_M/TG3_PHY_ID_BCM5750">TG3_PHY_ID_BCM5750</dfn>		0x60008180</u></td></tr>
<tr><th id="3291">3291</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5752" data-ref="_M/TG3_PHY_ID_BCM5752">TG3_PHY_ID_BCM5752</dfn>		0x60008100</u></td></tr>
<tr><th id="3292">3292</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5714" data-ref="_M/TG3_PHY_ID_BCM5714">TG3_PHY_ID_BCM5714</dfn>		0x60008340</u></td></tr>
<tr><th id="3293">3293</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5780" data-ref="_M/TG3_PHY_ID_BCM5780">TG3_PHY_ID_BCM5780</dfn>		0x60008350</u></td></tr>
<tr><th id="3294">3294</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5755" data-ref="_M/TG3_PHY_ID_BCM5755">TG3_PHY_ID_BCM5755</dfn>		0xbc050cc0</u></td></tr>
<tr><th id="3295">3295</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5787" data-ref="_M/TG3_PHY_ID_BCM5787">TG3_PHY_ID_BCM5787</dfn>		0xbc050ce0</u></td></tr>
<tr><th id="3296">3296</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5756" data-ref="_M/TG3_PHY_ID_BCM5756">TG3_PHY_ID_BCM5756</dfn>		0xbc050ed0</u></td></tr>
<tr><th id="3297">3297</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5784" data-ref="_M/TG3_PHY_ID_BCM5784">TG3_PHY_ID_BCM5784</dfn>		0xbc050fa0</u></td></tr>
<tr><th id="3298">3298</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5761" data-ref="_M/TG3_PHY_ID_BCM5761">TG3_PHY_ID_BCM5761</dfn>		0xbc050fd0</u></td></tr>
<tr><th id="3299">3299</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5718C" data-ref="_M/TG3_PHY_ID_BCM5718C">TG3_PHY_ID_BCM5718C</dfn>		0x5c0d8a00</u></td></tr>
<tr><th id="3300">3300</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5718S" data-ref="_M/TG3_PHY_ID_BCM5718S">TG3_PHY_ID_BCM5718S</dfn>		0xbc050ff0</u></td></tr>
<tr><th id="3301">3301</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM57765" data-ref="_M/TG3_PHY_ID_BCM57765">TG3_PHY_ID_BCM57765</dfn>		0x5c0d8a40</u></td></tr>
<tr><th id="3302">3302</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5719C" data-ref="_M/TG3_PHY_ID_BCM5719C">TG3_PHY_ID_BCM5719C</dfn>		0x5c0d8a20</u></td></tr>
<tr><th id="3303">3303</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5720C" data-ref="_M/TG3_PHY_ID_BCM5720C">TG3_PHY_ID_BCM5720C</dfn>		0x5c0d8b60</u></td></tr>
<tr><th id="3304">3304</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5762" data-ref="_M/TG3_PHY_ID_BCM5762">TG3_PHY_ID_BCM5762</dfn>		0x85803780</u></td></tr>
<tr><th id="3305">3305</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM5906" data-ref="_M/TG3_PHY_ID_BCM5906">TG3_PHY_ID_BCM5906</dfn>		0xdc00ac40</u></td></tr>
<tr><th id="3306">3306</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_BCM8002" data-ref="_M/TG3_PHY_ID_BCM8002">TG3_PHY_ID_BCM8002</dfn>		0x60010140</u></td></tr>
<tr><th id="3307">3307</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_INVALID" data-ref="_M/TG3_PHY_ID_INVALID">TG3_PHY_ID_INVALID</dfn>		0xffffffff</u></td></tr>
<tr><th id="3308">3308</th><td></td></tr>
<tr><th id="3309">3309</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_RTL8211C" data-ref="_M/PHY_ID_RTL8211C">PHY_ID_RTL8211C</dfn>			0x001cc910</u></td></tr>
<tr><th id="3310">3310</th><td><u>#define <dfn class="macro" id="_M/PHY_ID_RTL8201E" data-ref="_M/PHY_ID_RTL8201E">PHY_ID_RTL8201E</dfn>			0x00008200</u></td></tr>
<tr><th id="3311">3311</th><td></td></tr>
<tr><th id="3312">3312</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_ID_REV_MASK" data-ref="_M/TG3_PHY_ID_REV_MASK">TG3_PHY_ID_REV_MASK</dfn>		0x0000000f</u></td></tr>
<tr><th id="3313">3313</th><td><u>#define <dfn class="macro" id="_M/TG3_PHY_REV_BCM5401_B0" data-ref="_M/TG3_PHY_REV_BCM5401_B0">TG3_PHY_REV_BCM5401_B0</dfn>		0x1</u></td></tr>
<tr><th id="3314">3314</th><td></td></tr>
<tr><th id="3315">3315</th><td>	<i>/* This macro assumes the passed PHY ID is</i></td></tr>
<tr><th id="3316">3316</th><td><i>	 * already masked with TG3_PHY_ID_MASK.</i></td></tr>
<tr><th id="3317">3317</th><td><i>	 */</i></td></tr>
<tr><th id="3318">3318</th><td><u>#define <dfn class="macro" id="_M/TG3_KNOWN_PHY_ID" data-ref="_M/TG3_KNOWN_PHY_ID">TG3_KNOWN_PHY_ID</dfn>(X)		\</u></td></tr>
<tr><th id="3319">3319</th><td><u>	((X) == TG3_PHY_ID_BCM5400 || (X) == TG3_PHY_ID_BCM5401 || \</u></td></tr>
<tr><th id="3320">3320</th><td><u>	 (X) == TG3_PHY_ID_BCM5411 || (X) == TG3_PHY_ID_BCM5701 || \</u></td></tr>
<tr><th id="3321">3321</th><td><u>	 (X) == TG3_PHY_ID_BCM5703 || (X) == TG3_PHY_ID_BCM5704 || \</u></td></tr>
<tr><th id="3322">3322</th><td><u>	 (X) == TG3_PHY_ID_BCM5705 || (X) == TG3_PHY_ID_BCM5750 || \</u></td></tr>
<tr><th id="3323">3323</th><td><u>	 (X) == TG3_PHY_ID_BCM5752 || (X) == TG3_PHY_ID_BCM5714 || \</u></td></tr>
<tr><th id="3324">3324</th><td><u>	 (X) == TG3_PHY_ID_BCM5780 || (X) == TG3_PHY_ID_BCM5787 || \</u></td></tr>
<tr><th id="3325">3325</th><td><u>	 (X) == TG3_PHY_ID_BCM5755 || (X) == TG3_PHY_ID_BCM5756 || \</u></td></tr>
<tr><th id="3326">3326</th><td><u>	 (X) == TG3_PHY_ID_BCM5906 || (X) == TG3_PHY_ID_BCM5761 || \</u></td></tr>
<tr><th id="3327">3327</th><td><u>	 (X) == TG3_PHY_ID_BCM5718C || (X) == TG3_PHY_ID_BCM5718S || \</u></td></tr>
<tr><th id="3328">3328</th><td><u>	 (X) == TG3_PHY_ID_BCM57765 || (X) == TG3_PHY_ID_BCM5719C || \</u></td></tr>
<tr><th id="3329">3329</th><td><u>	 (X) == TG3_PHY_ID_BCM5720C || (X) == TG3_PHY_ID_BCM5762 || \</u></td></tr>
<tr><th id="3330">3330</th><td><u>	 (X) == TG3_PHY_ID_BCM8002)</u></td></tr>
<tr><th id="3331">3331</th><td></td></tr>
<tr><th id="3332">3332</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::phy_flags" title='tg3::phy_flags' data-ref="tg3::phy_flags" data-ref-filename="tg3..phy_flags">phy_flags</dfn>;</td></tr>
<tr><th id="3333">3333</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_IS_LOW_POWER" data-ref="_M/TG3_PHYFLG_IS_LOW_POWER">TG3_PHYFLG_IS_LOW_POWER</dfn>		0x00000001</u></td></tr>
<tr><th id="3334">3334</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_IS_CONNECTED" data-ref="_M/TG3_PHYFLG_IS_CONNECTED">TG3_PHYFLG_IS_CONNECTED</dfn>		0x00000002</u></td></tr>
<tr><th id="3335">3335</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_USE_MI_INTERRUPT" data-ref="_M/TG3_PHYFLG_USE_MI_INTERRUPT">TG3_PHYFLG_USE_MI_INTERRUPT</dfn>	0x00000004</u></td></tr>
<tr><th id="3336">3336</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_USER_CONFIGURED" data-ref="_M/TG3_PHYFLG_USER_CONFIGURED">TG3_PHYFLG_USER_CONFIGURED</dfn>	0x00000008</u></td></tr>
<tr><th id="3337">3337</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_PHY_SERDES" data-ref="_M/TG3_PHYFLG_PHY_SERDES">TG3_PHYFLG_PHY_SERDES</dfn>		0x00000010</u></td></tr>
<tr><th id="3338">3338</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_MII_SERDES" data-ref="_M/TG3_PHYFLG_MII_SERDES">TG3_PHYFLG_MII_SERDES</dfn>		0x00000020</u></td></tr>
<tr><th id="3339">3339</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_ANY_SERDES" data-ref="_M/TG3_PHYFLG_ANY_SERDES">TG3_PHYFLG_ANY_SERDES</dfn>		(TG3_PHYFLG_PHY_SERDES |	\</u></td></tr>
<tr><th id="3340">3340</th><td><u>					TG3_PHYFLG_MII_SERDES)</u></td></tr>
<tr><th id="3341">3341</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_IS_FET" data-ref="_M/TG3_PHYFLG_IS_FET">TG3_PHYFLG_IS_FET</dfn>		0x00000040</u></td></tr>
<tr><th id="3342">3342</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_10_100_ONLY" data-ref="_M/TG3_PHYFLG_10_100_ONLY">TG3_PHYFLG_10_100_ONLY</dfn>		0x00000080</u></td></tr>
<tr><th id="3343">3343</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_ENABLE_APD" data-ref="_M/TG3_PHYFLG_ENABLE_APD">TG3_PHYFLG_ENABLE_APD</dfn>		0x00000100</u></td></tr>
<tr><th id="3344">3344</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_CAPACITIVE_COUPLING" data-ref="_M/TG3_PHYFLG_CAPACITIVE_COUPLING">TG3_PHYFLG_CAPACITIVE_COUPLING</dfn>	0x00000200</u></td></tr>
<tr><th id="3345">3345</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_NO_ETH_WIRE_SPEED" data-ref="_M/TG3_PHYFLG_NO_ETH_WIRE_SPEED">TG3_PHYFLG_NO_ETH_WIRE_SPEED</dfn>	0x00000400</u></td></tr>
<tr><th id="3346">3346</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_JITTER_BUG" data-ref="_M/TG3_PHYFLG_JITTER_BUG">TG3_PHYFLG_JITTER_BUG</dfn>		0x00000800</u></td></tr>
<tr><th id="3347">3347</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_ADJUST_TRIM" data-ref="_M/TG3_PHYFLG_ADJUST_TRIM">TG3_PHYFLG_ADJUST_TRIM</dfn>		0x00001000</u></td></tr>
<tr><th id="3348">3348</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_ADC_BUG" data-ref="_M/TG3_PHYFLG_ADC_BUG">TG3_PHYFLG_ADC_BUG</dfn>		0x00002000</u></td></tr>
<tr><th id="3349">3349</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_5704_A0_BUG" data-ref="_M/TG3_PHYFLG_5704_A0_BUG">TG3_PHYFLG_5704_A0_BUG</dfn>		0x00004000</u></td></tr>
<tr><th id="3350">3350</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_BER_BUG" data-ref="_M/TG3_PHYFLG_BER_BUG">TG3_PHYFLG_BER_BUG</dfn>		0x00008000</u></td></tr>
<tr><th id="3351">3351</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_SERDES_PREEMPHASIS" data-ref="_M/TG3_PHYFLG_SERDES_PREEMPHASIS">TG3_PHYFLG_SERDES_PREEMPHASIS</dfn>	0x00010000</u></td></tr>
<tr><th id="3352">3352</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_PARALLEL_DETECT" data-ref="_M/TG3_PHYFLG_PARALLEL_DETECT">TG3_PHYFLG_PARALLEL_DETECT</dfn>	0x00020000</u></td></tr>
<tr><th id="3353">3353</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_EEE_CAP" data-ref="_M/TG3_PHYFLG_EEE_CAP">TG3_PHYFLG_EEE_CAP</dfn>		0x00040000</u></td></tr>
<tr><th id="3354">3354</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_1G_ON_VAUX_OK" data-ref="_M/TG3_PHYFLG_1G_ON_VAUX_OK">TG3_PHYFLG_1G_ON_VAUX_OK</dfn>	0x00080000</u></td></tr>
<tr><th id="3355">3355</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_KEEP_LINK_ON_PWRDN" data-ref="_M/TG3_PHYFLG_KEEP_LINK_ON_PWRDN">TG3_PHYFLG_KEEP_LINK_ON_PWRDN</dfn>	0x00100000</u></td></tr>
<tr><th id="3356">3356</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_MDIX_STATE" data-ref="_M/TG3_PHYFLG_MDIX_STATE">TG3_PHYFLG_MDIX_STATE</dfn>		0x00200000</u></td></tr>
<tr><th id="3357">3357</th><td><u>#define <dfn class="macro" id="_M/TG3_PHYFLG_DISABLE_1G_HD_ADV" data-ref="_M/TG3_PHYFLG_DISABLE_1G_HD_ADV">TG3_PHYFLG_DISABLE_1G_HD_ADV</dfn>	0x00400000</u></td></tr>
<tr><th id="3358">3358</th><td></td></tr>
<tr><th id="3359">3359</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::led_ctrl" title='tg3::led_ctrl' data-ref="tg3::led_ctrl" data-ref-filename="tg3..led_ctrl">led_ctrl</dfn>;</td></tr>
<tr><th id="3360">3360</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::phy_otp" title='tg3::phy_otp' data-ref="tg3::phy_otp" data-ref-filename="tg3..phy_otp">phy_otp</dfn>;</td></tr>
<tr><th id="3361">3361</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::setlpicnt" title='tg3::setlpicnt' data-ref="tg3::setlpicnt" data-ref-filename="tg3..setlpicnt">setlpicnt</dfn>;</td></tr>
<tr><th id="3362">3362</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>				<dfn class="decl field" id="tg3::rss_ind_tbl" title='tg3::rss_ind_tbl' data-ref="tg3::rss_ind_tbl" data-ref-filename="tg3..rss_ind_tbl">rss_ind_tbl</dfn>[<a class="macro" href="#38" title="128" data-ref="_M/TG3_RSS_INDIR_TBL_SIZE">TG3_RSS_INDIR_TBL_SIZE</a>];</td></tr>
<tr><th id="3363">3363</th><td></td></tr>
<tr><th id="3364">3364</th><td><u>#define <dfn class="macro" id="_M/TG3_BPN_SIZE" data-ref="_M/TG3_BPN_SIZE">TG3_BPN_SIZE</dfn>			24</u></td></tr>
<tr><th id="3365">3365</th><td>	<em>char</em>				<dfn class="decl field" id="tg3::board_part_number" title='tg3::board_part_number' data-ref="tg3::board_part_number" data-ref-filename="tg3..board_part_number">board_part_number</dfn>[<a class="macro" href="#3364" title="24" data-ref="_M/TG3_BPN_SIZE">TG3_BPN_SIZE</a>];</td></tr>
<tr><th id="3366">3366</th><td><u>#define <dfn class="macro" id="_M/TG3_VER_SIZE" data-ref="_M/TG3_VER_SIZE">TG3_VER_SIZE</dfn>			ETHTOOL_FWVERS_LEN</u></td></tr>
<tr><th id="3367">3367</th><td>	<em>char</em>				<dfn class="decl field" id="tg3::fw_ver" title='tg3::fw_ver' data-ref="tg3::fw_ver" data-ref-filename="tg3..fw_ver">fw_ver</dfn>[<a class="macro" href="#3366" title="32" data-ref="_M/TG3_VER_SIZE">TG3_VER_SIZE</a>];</td></tr>
<tr><th id="3368">3368</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::nic_sram_data_cfg" title='tg3::nic_sram_data_cfg' data-ref="tg3::nic_sram_data_cfg" data-ref-filename="tg3..nic_sram_data_cfg">nic_sram_data_cfg</dfn>;</td></tr>
<tr><th id="3369">3369</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::pci_clock_ctrl" title='tg3::pci_clock_ctrl' data-ref="tg3::pci_clock_ctrl" data-ref-filename="tg3..pci_clock_ctrl">pci_clock_ctrl</dfn>;</td></tr>
<tr><th id="3370">3370</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev" data-ref-filename="pci_dev">pci_dev</a>			*<dfn class="decl field" id="tg3::pdev_peer" title='tg3::pdev_peer' data-ref="tg3::pdev_peer" data-ref-filename="tg3..pdev_peer">pdev_peer</dfn>;</td></tr>
<tr><th id="3371">3371</th><td></td></tr>
<tr><th id="3372">3372</th><td>	<b>struct</b> <a class="type" href="#tg3_hw_stats" title='tg3_hw_stats' data-ref="tg3_hw_stats" data-ref-filename="tg3_hw_stats">tg3_hw_stats</a>		*<dfn class="decl field" id="tg3::hw_stats" title='tg3::hw_stats' data-ref="tg3::hw_stats" data-ref-filename="tg3..hw_stats">hw_stats</dfn>;</td></tr>
<tr><th id="3373">3373</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t" data-ref-filename="dma_addr_t">dma_addr_t</a>			<dfn class="decl field" id="tg3::stats_mapping" title='tg3::stats_mapping' data-ref="tg3::stats_mapping" data-ref-filename="tg3..stats_mapping">stats_mapping</dfn>;</td></tr>
<tr><th id="3374">3374</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/workqueue.h.html#work_struct" title='work_struct' data-ref="work_struct" data-ref-filename="work_struct">work_struct</a>		<dfn class="decl field" id="tg3::reset_task" title='tg3::reset_task' data-ref="tg3::reset_task" data-ref-filename="tg3..reset_task">reset_task</dfn>;</td></tr>
<tr><th id="3375">3375</th><td></td></tr>
<tr><th id="3376">3376</th><td>	<em>int</em>				<dfn class="decl field" id="tg3::nvram_lock_cnt" title='tg3::nvram_lock_cnt' data-ref="tg3::nvram_lock_cnt" data-ref-filename="tg3..nvram_lock_cnt">nvram_lock_cnt</dfn>;</td></tr>
<tr><th id="3377">3377</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::nvram_size" title='tg3::nvram_size' data-ref="tg3::nvram_size" data-ref-filename="tg3..nvram_size">nvram_size</dfn>;</td></tr>
<tr><th id="3378">3378</th><td><u>#define <dfn class="macro" id="_M/TG3_NVRAM_SIZE_2KB" data-ref="_M/TG3_NVRAM_SIZE_2KB">TG3_NVRAM_SIZE_2KB</dfn>		0x00000800</u></td></tr>
<tr><th id="3379">3379</th><td><u>#define <dfn class="macro" id="_M/TG3_NVRAM_SIZE_64KB" data-ref="_M/TG3_NVRAM_SIZE_64KB">TG3_NVRAM_SIZE_64KB</dfn>		0x00010000</u></td></tr>
<tr><th id="3380">3380</th><td><u>#define <dfn class="macro" id="_M/TG3_NVRAM_SIZE_128KB" data-ref="_M/TG3_NVRAM_SIZE_128KB">TG3_NVRAM_SIZE_128KB</dfn>		0x00020000</u></td></tr>
<tr><th id="3381">3381</th><td><u>#define <dfn class="macro" id="_M/TG3_NVRAM_SIZE_256KB" data-ref="_M/TG3_NVRAM_SIZE_256KB">TG3_NVRAM_SIZE_256KB</dfn>		0x00040000</u></td></tr>
<tr><th id="3382">3382</th><td><u>#define <dfn class="macro" id="_M/TG3_NVRAM_SIZE_512KB" data-ref="_M/TG3_NVRAM_SIZE_512KB">TG3_NVRAM_SIZE_512KB</dfn>		0x00080000</u></td></tr>
<tr><th id="3383">3383</th><td><u>#define <dfn class="macro" id="_M/TG3_NVRAM_SIZE_1MB" data-ref="_M/TG3_NVRAM_SIZE_1MB">TG3_NVRAM_SIZE_1MB</dfn>		0x00100000</u></td></tr>
<tr><th id="3384">3384</th><td><u>#define <dfn class="macro" id="_M/TG3_NVRAM_SIZE_2MB" data-ref="_M/TG3_NVRAM_SIZE_2MB">TG3_NVRAM_SIZE_2MB</dfn>		0x00200000</u></td></tr>
<tr><th id="3385">3385</th><td></td></tr>
<tr><th id="3386">3386</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::nvram_pagesize" title='tg3::nvram_pagesize' data-ref="tg3::nvram_pagesize" data-ref-filename="tg3..nvram_pagesize">nvram_pagesize</dfn>;</td></tr>
<tr><th id="3387">3387</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::nvram_jedecnum" title='tg3::nvram_jedecnum' data-ref="tg3::nvram_jedecnum" data-ref-filename="tg3..nvram_jedecnum">nvram_jedecnum</dfn>;</td></tr>
<tr><th id="3388">3388</th><td></td></tr>
<tr><th id="3389">3389</th><td><u>#define <dfn class="macro" id="_M/JEDEC_ATMEL" data-ref="_M/JEDEC_ATMEL">JEDEC_ATMEL</dfn>			0x1f</u></td></tr>
<tr><th id="3390">3390</th><td><u>#define <dfn class="macro" id="_M/JEDEC_ST" data-ref="_M/JEDEC_ST">JEDEC_ST</dfn>			0x20</u></td></tr>
<tr><th id="3391">3391</th><td><u>#define <dfn class="macro" id="_M/JEDEC_SAIFUN" data-ref="_M/JEDEC_SAIFUN">JEDEC_SAIFUN</dfn>			0x4f</u></td></tr>
<tr><th id="3392">3392</th><td><u>#define <dfn class="macro" id="_M/JEDEC_SST" data-ref="_M/JEDEC_SST">JEDEC_SST</dfn>			0xbf</u></td></tr>
<tr><th id="3393">3393</th><td><u>#define <dfn class="macro" id="_M/JEDEC_MACRONIX" data-ref="_M/JEDEC_MACRONIX">JEDEC_MACRONIX</dfn>                 0xc2</u></td></tr>
<tr><th id="3394">3394</th><td></td></tr>
<tr><th id="3395">3395</th><td><u>#define <dfn class="macro" id="_M/ATMEL_AT24C02_CHIP_SIZE" data-ref="_M/ATMEL_AT24C02_CHIP_SIZE">ATMEL_AT24C02_CHIP_SIZE</dfn>		TG3_NVRAM_SIZE_2KB</u></td></tr>
<tr><th id="3396">3396</th><td><u>#define <dfn class="macro" id="_M/ATMEL_AT24C02_PAGE_SIZE" data-ref="_M/ATMEL_AT24C02_PAGE_SIZE">ATMEL_AT24C02_PAGE_SIZE</dfn>		(8)</u></td></tr>
<tr><th id="3397">3397</th><td></td></tr>
<tr><th id="3398">3398</th><td><u>#define <dfn class="macro" id="_M/ATMEL_AT24C64_CHIP_SIZE" data-ref="_M/ATMEL_AT24C64_CHIP_SIZE">ATMEL_AT24C64_CHIP_SIZE</dfn>		TG3_NVRAM_SIZE_64KB</u></td></tr>
<tr><th id="3399">3399</th><td><u>#define <dfn class="macro" id="_M/ATMEL_AT24C64_PAGE_SIZE" data-ref="_M/ATMEL_AT24C64_PAGE_SIZE">ATMEL_AT24C64_PAGE_SIZE</dfn>		(32)</u></td></tr>
<tr><th id="3400">3400</th><td></td></tr>
<tr><th id="3401">3401</th><td><u>#define <dfn class="macro" id="_M/ATMEL_AT24C512_CHIP_SIZE" data-ref="_M/ATMEL_AT24C512_CHIP_SIZE">ATMEL_AT24C512_CHIP_SIZE</dfn>	TG3_NVRAM_SIZE_512KB</u></td></tr>
<tr><th id="3402">3402</th><td><u>#define <dfn class="macro" id="_M/ATMEL_AT24C512_PAGE_SIZE" data-ref="_M/ATMEL_AT24C512_PAGE_SIZE">ATMEL_AT24C512_PAGE_SIZE</dfn>	(128)</u></td></tr>
<tr><th id="3403">3403</th><td></td></tr>
<tr><th id="3404">3404</th><td><u>#define <dfn class="macro" id="_M/ATMEL_AT45DB0X1B_PAGE_POS" data-ref="_M/ATMEL_AT45DB0X1B_PAGE_POS">ATMEL_AT45DB0X1B_PAGE_POS</dfn>	9</u></td></tr>
<tr><th id="3405">3405</th><td><u>#define <dfn class="macro" id="_M/ATMEL_AT45DB0X1B_PAGE_SIZE" data-ref="_M/ATMEL_AT45DB0X1B_PAGE_SIZE">ATMEL_AT45DB0X1B_PAGE_SIZE</dfn>	264</u></td></tr>
<tr><th id="3406">3406</th><td></td></tr>
<tr><th id="3407">3407</th><td><u>#define <dfn class="macro" id="_M/ATMEL_AT25F512_PAGE_SIZE" data-ref="_M/ATMEL_AT25F512_PAGE_SIZE">ATMEL_AT25F512_PAGE_SIZE</dfn>	256</u></td></tr>
<tr><th id="3408">3408</th><td></td></tr>
<tr><th id="3409">3409</th><td><u>#define <dfn class="macro" id="_M/ST_M45PEX0_PAGE_SIZE" data-ref="_M/ST_M45PEX0_PAGE_SIZE">ST_M45PEX0_PAGE_SIZE</dfn>		256</u></td></tr>
<tr><th id="3410">3410</th><td></td></tr>
<tr><th id="3411">3411</th><td><u>#define <dfn class="macro" id="_M/SAIFUN_SA25F0XX_PAGE_SIZE" data-ref="_M/SAIFUN_SA25F0XX_PAGE_SIZE">SAIFUN_SA25F0XX_PAGE_SIZE</dfn>	256</u></td></tr>
<tr><th id="3412">3412</th><td></td></tr>
<tr><th id="3413">3413</th><td><u>#define <dfn class="macro" id="_M/SST_25VF0X0_PAGE_SIZE" data-ref="_M/SST_25VF0X0_PAGE_SIZE">SST_25VF0X0_PAGE_SIZE</dfn>		4098</u></td></tr>
<tr><th id="3414">3414</th><td></td></tr>
<tr><th id="3415">3415</th><td>	<em>unsigned</em> <em>int</em>			<dfn class="decl field" id="tg3::irq_max" title='tg3::irq_max' data-ref="tg3::irq_max" data-ref-filename="tg3..irq_max">irq_max</dfn>;</td></tr>
<tr><th id="3416">3416</th><td>	<em>unsigned</em> <em>int</em>			<dfn class="decl field" id="tg3::irq_cnt" title='tg3::irq_cnt' data-ref="tg3::irq_cnt" data-ref-filename="tg3..irq_cnt">irq_cnt</dfn>;</td></tr>
<tr><th id="3417">3417</th><td></td></tr>
<tr><th id="3418">3418</th><td>	<b>struct</b> <a class="type" href="../../../../include/uapi/linux/ethtool.h.html#ethtool_coalesce" title='ethtool_coalesce' data-ref="ethtool_coalesce" data-ref-filename="ethtool_coalesce">ethtool_coalesce</a>		<dfn class="decl field" id="tg3::coal" title='tg3::coal' data-ref="tg3::coal" data-ref-filename="tg3..coal">coal</dfn>;</td></tr>
<tr><th id="3419">3419</th><td>	<b>struct</b> <a class="type" href="../../../../include/uapi/linux/ethtool.h.html#ethtool_eee" title='ethtool_eee' data-ref="ethtool_eee" data-ref-filename="ethtool_eee">ethtool_eee</a>		<dfn class="decl field" id="tg3::eee" title='tg3::eee' data-ref="tg3::eee" data-ref-filename="tg3..eee">eee</dfn>;</td></tr>
<tr><th id="3420">3420</th><td></td></tr>
<tr><th id="3421">3421</th><td>	<i>/* firmware info */</i></td></tr>
<tr><th id="3422">3422</th><td>	<em>const</em> <em>char</em>			*<dfn class="decl field" id="tg3::fw_needed" title='tg3::fw_needed' data-ref="tg3::fw_needed" data-ref-filename="tg3..fw_needed">fw_needed</dfn>;</td></tr>
<tr><th id="3423">3423</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/linux/firmware.h.html#firmware" title='firmware' data-ref="firmware" data-ref-filename="firmware">firmware</a>		*<dfn class="decl field" id="tg3::fw" title='tg3::fw' data-ref="tg3::fw" data-ref-filename="tg3..fw">fw</dfn>;</td></tr>
<tr><th id="3424">3424</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>				<dfn class="decl field" id="tg3::fw_len" title='tg3::fw_len' data-ref="tg3::fw_len" data-ref-filename="tg3..fw_len">fw_len</dfn>; <i>/* includes BSS */</i></td></tr>
<tr><th id="3425">3425</th><td></td></tr>
<tr><th id="3426">3426</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/device.h.html#device" title='device' data-ref="device" data-ref-filename="device">device</a>			*<dfn class="decl field" id="tg3::hwmon_dev" title='tg3::hwmon_dev' data-ref="tg3::hwmon_dev" data-ref-filename="tg3..hwmon_dev">hwmon_dev</dfn>;</td></tr>
<tr><th id="3427">3427</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a>				<dfn class="decl field" id="tg3::link_up" title='tg3::link_up' data-ref="tg3::link_up" data-ref-filename="tg3..link_up">link_up</dfn>;</td></tr>
<tr><th id="3428">3428</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a>				<dfn class="decl field" id="tg3::pcierr_recovery" title='tg3::pcierr_recovery' data-ref="tg3::pcierr_recovery" data-ref-filename="tg3..pcierr_recovery">pcierr_recovery</dfn>;</td></tr>
<tr><th id="3429">3429</th><td></td></tr>
<tr><th id="3430">3430</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>                             <dfn class="decl field" id="tg3::ape_hb" title='tg3::ape_hb' data-ref="tg3::ape_hb" data-ref-filename="tg3..ape_hb">ape_hb</dfn>;</td></tr>
<tr><th id="3431">3431</th><td>	<em>unsigned</em> <em>long</em>                   <dfn class="decl field" id="tg3::ape_hb_interval" title='tg3::ape_hb_interval' data-ref="tg3::ape_hb_interval" data-ref-filename="tg3..ape_hb_interval">ape_hb_interval</dfn>;</td></tr>
<tr><th id="3432">3432</th><td>	<em>unsigned</em> <em>long</em>                   <dfn class="decl field" id="tg3::ape_hb_jiffies" title='tg3::ape_hb_jiffies' data-ref="tg3::ape_hb_jiffies" data-ref-filename="tg3..ape_hb_jiffies">ape_hb_jiffies</dfn>;</td></tr>
<tr><th id="3433">3433</th><td>};</td></tr>
<tr><th id="3434">3434</th><td></td></tr>
<tr><th id="3435">3435</th><td><i>/* Accessor macros for chip and asic attributes</i></td></tr>
<tr><th id="3436">3436</th><td><i> *</i></td></tr>
<tr><th id="3437">3437</th><td><i> * nb: Using static inlines equivalent to the accessor macros generates</i></td></tr>
<tr><th id="3438">3438</th><td><i> *     larger object code with gcc 4.7.</i></td></tr>
<tr><th id="3439">3439</th><td><i> *     Using statement expression macros to check tp with</i></td></tr>
<tr><th id="3440">3440</th><td><i> *     typecheck(struct tg3 *, tp) also creates larger objects.</i></td></tr>
<tr><th id="3441">3441</th><td><i> */</i></td></tr>
<tr><th id="3442">3442</th><td><u>#define <dfn class="macro" id="_M/tg3_chip_rev_id" data-ref="_M/tg3_chip_rev_id">tg3_chip_rev_id</dfn>(tp)					\</u></td></tr>
<tr><th id="3443">3443</th><td><u>	((tp)-&gt;pci_chip_rev_id)</u></td></tr>
<tr><th id="3444">3444</th><td><u>#define <dfn class="macro" id="_M/tg3_asic_rev" data-ref="_M/tg3_asic_rev">tg3_asic_rev</dfn>(tp)					\</u></td></tr>
<tr><th id="3445">3445</th><td><u>	((tp)-&gt;pci_chip_rev_id &gt;&gt; 12)</u></td></tr>
<tr><th id="3446">3446</th><td><u>#define <dfn class="macro" id="_M/tg3_chip_rev" data-ref="_M/tg3_chip_rev">tg3_chip_rev</dfn>(tp)					\</u></td></tr>
<tr><th id="3447">3447</th><td><u>	((tp)-&gt;pci_chip_rev_id &gt;&gt; 8)</u></td></tr>
<tr><th id="3448">3448</th><td></td></tr>
<tr><th id="3449">3449</th><td><u>#<span data-ppcond="14">endif</span> /* !(_T3_H) */</u></td></tr>
<tr><th id="3450">3450</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='tg3.c.html'>linux-5.3.1/drivers/net/ethernet/broadcom/tg3.c</a><br/>Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
