{
  "name": "Place and Route",
  "type": "ABSTRACT_CONCEPT",
  "id": {
    "group": 50,
    "item": 5678
  },
  "claims": [
    {
      "predicate": "IS_A",
      "object": "Process",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "IS_A",
      "object": "Part of ASIC Design Flow",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "DEFINED_AS",
      "object": "Determining where components reside and how they connect",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.8,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "DEFINED_AS",
      "object": "the process of placing CLBs and finding routing configuration to make required interconnections",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "PRECEDES",
      "object": "Timing Analysis",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.8,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    }
  ],
  "surface_layer": {
    "definition": "A stage in the design flow of integrated circuits.",
    "common_uses": [
      "Creating physical layouts",
      "Connecting components"
    ]
  },
  "deep_layer": {
    "mechanism": "Algorithms are used to optimize placement and routing based on various criteria such as area, timing, and power.",
    "origin": "Developed to automate the layout of increasingly complex integrated circuits."
  },
  "instance_layer": {
    "examples": [
      "Using EDA tools for place and route"
    ]
  },
  "facets": {},
  "epistemic_metadata": {
    "source": "Set Automatically",
    "citations": [
      "Lecture 13 \u2013 Timing Analysis"
    ]
  }
}