INFO-FLOW: Workspace /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1 opened at Wed Sep 08 18:58:54 CEST 2021
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 0.83 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.02 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.36 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.02 sec.
INFO-FLOW: Done: GCC PP time: 4.6 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.15 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.14 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.38 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:65:65
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:65:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:75:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:75:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:85:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:85:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:95:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:95:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:38:5
Execute         send_msg_by_id WARNING @200-471@%s%s 13 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.8 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.99 sec.
Command         tidy_31 done; 2.82 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.26 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.12 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.34 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.43 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.53 sec.
INFO-FLOW: Done: GCC PP time: 3.3 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.41 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.4 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.46 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.72 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.34 sec.
Command         tidy_31 done; 1.07 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.72 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.55 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.81 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.930 ; gain = 1230.723 ; free physical = 5488 ; free virtual = 13194
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.930 ; gain = 1230.723 ; free physical = 5488 ; free virtual = 13194
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.79 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:65).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:75).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:85).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:95).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'myproject' (firmware/myproject.cpp:97).
Command           transform done; 0.91 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1678.930 ; gain = 1230.723 ; free physical = 5439 ; free virtual = 13151
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:290) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:305) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:312) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:314) automatically.
Command           transform done; 0.46 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1678.930 ; gain = 1230.723 ; free physical = 5429 ; free virtual = 13142
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:268:45).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject_axi.cpp:18) in function 'myproject_axi' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/myproject_axi.cpp:25) in function 'myproject_axi' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:294) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:303) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation.h:315) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation.h:293) automatically.
INFO: [XFORM 203-131] Reshaping array 'in_local.V' (firmware/myproject_axi.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w11.V'  in dimension 1 with a block factor of 10.
INFO: [XFORM 203-131] Reshaping array 'w8.V'  in dimension 1 with a block factor of 64.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 64.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 128.
INFO: [XFORM 203-101] Partitioning array 'out_local'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V' (firmware/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V' (firmware/myproject.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V' (firmware/myproject.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation.h:300) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/myproject.cpp:67) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:290) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:305) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:312) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:314) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 10 process function(s): 
	 'myproject.entry550'
	 'myproject_Block__proc'
	 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'
	 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>'
	 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>'
	 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'
	 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>'.
Command           transform done; 20.15 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:267:28) to (firmware/nnet_utils/nnet_activation.h:319:1) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:61:1)...4 expression(s) balanced.
Command           transform done; 7.72 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1678.930 ; gain = 1230.723 ; free physical = 5381 ; free virtual = 13097
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' to 'softmax_stable<ap_fixed,ap_fixed,softmax_config13>' (firmware/nnet_utils/nnet_activation.h:61:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' to 'relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' to 'relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' to 'relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' (firmware/nnet_utils/nnet_dense_resource.h:64:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5>' (firmware/nnet_utils/nnet_dense_resource.h:64:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11>' (firmware/nnet_utils/nnet_dense_resource.h:64:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' (firmware/nnet_utils/nnet_mult.h:33:9)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11>'.
Command           transform done; 9.08 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1678.930 ; gain = 1230.723 ; free physical = 5271 ; free virtual = 12978
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 39.24 sec.
Command       elaborate done; 64.2 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute         ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'myproject.entry550' to 'myproject_entry550'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' to 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4>' to 'relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5>' to 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7>' to 'relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' to 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10>' to 'relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11>' to 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<ap_fixed,ap_fixed,softmax_config13>' to 'softmax_stable_ap_fixed_ap_fixed_softmax_config13_s'.
Execute         get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject_axi 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax_stable<ap_fixed,ap_fixed,softmax_config13> 
Execute         preproc_iomode -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> 
Execute         preproc_iomode -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> 
Execute         preproc_iomode -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> 
Execute         preproc_iomode -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         preproc_iomode -model myproject.entry550 
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi
INFO-FLOW: Configuring Module : myproject.entry550 ...
Execute         set_default_model myproject.entry550 
Execute         apply_spec_resource_limit myproject.entry550 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
INFO-FLOW: Configuring Module : softmax_stable<ap_fixed,ap_fixed,softmax_config13> ...
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed,softmax_config13> 
Execute         apply_spec_resource_limit softmax_stable<ap_fixed,ap_fixed,softmax_config13> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi
INFO-FLOW: Preprocessing Module: myproject.entry550 ...
Execute         set_default_model myproject.entry550 
Execute         cdfg_preprocess -model myproject.entry550 
Execute         rtl_gen_preprocess myproject.entry550 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
INFO-FLOW: Preprocessing Module: softmax_stable<ap_fixed,ap_fixed,softmax_config13> ...
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed,softmax_config13> 
Execute         cdfg_preprocess -model softmax_stable<ap_fixed,ap_fixed,softmax_config13> 
Execute         rtl_gen_preprocess softmax_stable<ap_fixed,ap_fixed,softmax_config13> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         cdfg_preprocess -model myproject_axi 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_entry550' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject.entry550 
Execute         schedule -model myproject.entry550 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.45 seconds; current allocated memory: 348.493 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.verbose.sched.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.entry550.
Execute         set_default_model myproject.entry550 
Execute         bind -model myproject.entry550 
BIND OPTION: model=myproject.entry550
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 348.548 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.verbose.bind.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.bind.adb -f 
INFO-FLOW: Finish binding myproject.entry550.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         schedule -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 351.928 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2>.
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         bind -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
BIND OPTION: model=dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 356.573 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.57 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish binding dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> 
Execute         schedule -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 361.278 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.sched.adb -f 
Command         db_write done; 0.32 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4>.
Execute         set_default_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> 
Execute         bind -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 368.360 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.9 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.bind.adb -f 
Command         db_write done; 0.33 sec.
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute         schedule -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.61 sec.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 371.850 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5>.
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute         bind -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
BIND OPTION: model=dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 378.986 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> 
Execute         schedule -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 381.432 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7>.
Execute         set_default_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> 
Execute         bind -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 384.686 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         schedule -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 387.289 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.verbose.sched.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8>.
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         bind -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
BIND OPTION: model=dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 391.962 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> 
Execute         schedule -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 394.420 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.verbose.sched.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10>.
Execute         set_default_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> 
Execute         bind -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 397.660 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.verbose.bind.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         schedule -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 398.826 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.verbose.sched.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11>.
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         bind -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
BIND OPTION: model=dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 400.192 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.verbose.bind.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_ap_fixed_ap_fixed_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed,softmax_config13> 
Execute         schedule -model softmax_stable<ap_fixed,ap_fixed,softmax_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<ap_fixed,ap_fixed,softmax_config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 400.637 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_stable<ap_fixed,ap_fixed,softmax_config13>.
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed,softmax_config13> 
Execute         bind -model softmax_stable<ap_fixed,ap_fixed,softmax_config13> 
BIND OPTION: model=softmax_stable<ap_fixed,ap_fixed,softmax_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 401.188 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.verbose.bind.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_stable<ap_fixed,ap_fixed,softmax_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 402.122 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.48 sec.
INFO: [HLS 200-111]  Elapsed time: 3.64 seconds; current allocated memory: 407.605 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 1.65 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject_axi 
Execute         schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 409.688 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute         set_default_model myproject_axi 
Execute         bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.55 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 410.625 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command         syn_report done; 1.59 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess myproject.entry550 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute         rtl_gen_preprocess softmax_stable<ap_fixed,ap_fixed,softmax_config13> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_entry550' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject.entry550 -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_entry550'.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 412.633 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject.entry550 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/myproject_entry550 -synmodules myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi 
Execute         gen_rtl myproject.entry550 -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/myproject_entry550 
Execute         gen_rtl myproject.entry550 -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/myproject_entry550 
Execute         syn_report -csynth -model myproject.entry550 -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_entry550_csynth.rpt 
Execute         syn_report -rtlxml -model myproject.entry550 -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_entry550_csynth.xml 
Execute         syn_report -verbosereport -model myproject.entry550 -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.verbose.rpt 
Execute         db_write -model myproject.entry550 -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.adb 
Execute         gen_tb_info myproject.entry550 -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_256ns_9ns_256_6_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_16s_6s_21_3_1': 127 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'.
Command         create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 429.990 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s -synmodules myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt 
Command         syn_report done; 0.81 sec.
Execute         db_write -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.adb 
Command         db_write done; 0.41 sec.
Execute         gen_tb_info dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 464.718 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s -synmodules myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi 
Execute         gen_rtl relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s_csynth.rpt 
Command         syn_report done; 0.35 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s_csynth.xml 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.verbose.rpt 
Command         syn_report done; 1.06 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.adb 
Command         db_write done; 0.91 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mac_muladd_6s_5ns_11s_12_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_646_5_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s'.
Command         create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 509.465 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s -synmodules myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.verbose.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.adb 
Command         db_write done; 0.68 sec.
Execute         gen_tb_info dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 534.347 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s -synmodules myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi 
Execute         gen_rtl relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.verbose.rpt 
Command         syn_report done; 0.52 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.adb 
Command         db_write done; 0.82 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mac_muladd_6s_5ns_11s_12_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_325_5_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 559.804 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s -synmodules myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.verbose.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.adb 
Command         db_write done; 0.85 sec.
Execute         gen_tb_info dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 580.489 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s -synmodules myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi 
Execute         gen_rtl relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.verbose.rpt 
Command         syn_report done; 0.53 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.adb 
Command         db_write done; 1.03 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V' to 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w1bkb' due to the length limit 60
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mac_muladd_6s_5ns_11s_12_3_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_325_5_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 594.387 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s -synmodules myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.adb 
Command         db_write done; 0.83 sec.
Execute         gen_tb_info dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_ap_fixed_ap_fixed_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<ap_fixed,ap_fixed,softmax_config13> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_table1' to 'softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_invert_table2' to 'softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_inverdEe' due to the length limit 60
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_18s_18s_32_3_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_ap_fixed_ap_fixed_softmax_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 599.779 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<ap_fixed,ap_fixed,softmax_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s -synmodules myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi 
Execute         gen_rtl softmax_stable<ap_fixed,ap_fixed,softmax_config13> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s 
Execute         gen_rtl softmax_stable<ap_fixed,ap_fixed,softmax_config13> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s 
Execute         syn_report -csynth -model softmax_stable<ap_fixed,ap_fixed,softmax_config13> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax_stable<ap_fixed,ap_fixed,softmax_config13> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<ap_fixed,ap_fixed,softmax_config13> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.verbose.rpt 
Execute         db_write -model softmax_stable<ap_fixed,ap_fixed,softmax_config13> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.adb 
Command         db_write done; 0.85 sec.
Execute         gen_tb_info softmax_stable<ap_fixed,ap_fixed,softmax_config13> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_U0' to 'start_for_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_coneOg' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 1.2 sec.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 613.479 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.76 sec.
Execute         syn_report -rtlxml -model myproject -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.39 sec.
Execute         syn_report -verbosereport -model myproject -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 2.07 sec.
Execute         db_write -model myproject -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 1.34 sec.
Execute         gen_tb_info myproject -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject_axi -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'in_V' and 'out_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
INFO: [HLS 200-111]  Elapsed time: 4.7 seconds; current allocated memory: 626.708 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute         syn_report -csynth -model myproject_axi -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         syn_report -rtlxml -model myproject_axi -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         syn_report -verbosereport -model myproject_axi -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command         syn_report done; 1.59 sec.
Execute         db_write -model myproject_axi -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command         db_write done; 0.86 sec.
Execute         gen_tb_info myproject_axi -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute         export_constraint_db -f -tool general -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         syn_report -designview -model myproject_axi -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command         syn_report done; 1.87 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject_axi -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject_axi -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject_axi 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: myproject.entry550 dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config2> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config4> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config5> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config7> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config8> relu<ap_fixed,ap_fixed<6,1,0,0,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config11> softmax_stable<ap_fixed,ap_fixed,softmax_config13> myproject myproject_axi
INFO-FLOW: Handling components in module [myproject_entry550] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_lshr_256ns_9ns_256_6_1.
INFO-FLOW: Append model myproject_axi_lshr_256ns_9ns_256_6_1
INFO-FLOW: Found component myproject_axi_mul_16s_5s_21_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_5s_21_2_1
INFO-FLOW: Found component myproject_axi_mul_mul_16s_6s_21_3_1.
INFO-FLOW: Append model myproject_axi_mul_mul_16s_6s_21_3_1
INFO-FLOW: Found component dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V.
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_646_5_1_1.
INFO-FLOW: Append model myproject_axi_mux_646_5_1_1
INFO-FLOW: Found component myproject_axi_mac_muladd_6s_5ns_11s_12_3_1.
INFO-FLOW: Append model myproject_axi_mac_muladd_6s_5ns_11s_12_3_1
INFO-FLOW: Found component dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V.
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_325_5_1_1.
INFO-FLOW: Append model myproject_axi_mux_325_5_1_1
INFO-FLOW: Found component dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V.
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO-FLOW: Found component dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w1bkb.
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w1bkb
INFO-FLOW: Handling components in module [softmax_stable_ap_fixed_ap_fixed_softmax_config13_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_mul_18s_18s_32_3_1.
INFO-FLOW: Append model myproject_axi_mul_mul_18s_18s_32_3_1
INFO-FLOW: Found component softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud.
INFO-FLOW: Append model softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud
INFO-FLOW: Found component softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_inverdEe.
INFO-FLOW: Append model softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_inverdEe
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w256_d2_A.
INFO-FLOW: Append model fifo_w256_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w5_d2_A.
INFO-FLOW: Append model fifo_w5_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_coneOg.
INFO-FLOW: Append model start_for_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_coneOg
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component myproject_axi_AXILiteS_s_axi.
INFO-FLOW: Append model myproject_axi_AXILiteS_s_axi
INFO-FLOW: Append model myproject_entry550
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: Append model softmax_stable_ap_fixed_ap_fixed_softmax_config13_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_lshr_256ns_9ns_256_6_1 myproject_axi_mul_16s_5s_21_2_1 myproject_axi_mul_mul_16s_6s_21_3_1 dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V myproject_axi_mux_646_5_1_1 myproject_axi_mac_muladd_6s_5ns_11s_12_3_1 dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V myproject_axi_mux_325_5_1_1 dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w1bkb myproject_axi_mul_mul_18s_18s_32_3_1 softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_inverdEe fifo_w256_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w5_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_coneOg myproject_axi_AXILiteS_s_axi myproject_entry550 dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s softmax_stable_ap_fixed_ap_fixed_softmax_config13_s myproject myproject_axi
INFO-FLOW: To file: write model myproject_axi_lshr_256ns_9ns_256_6_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_5s_21_2_1
INFO-FLOW: To file: write model myproject_axi_mul_mul_16s_6s_21_3_1
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V
INFO-FLOW: To file: write model myproject_axi_mux_646_5_1_1
INFO-FLOW: To file: write model myproject_axi_mac_muladd_6s_5ns_11s_12_3_1
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V
INFO-FLOW: To file: write model myproject_axi_mux_325_5_1_1
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w1bkb
INFO-FLOW: To file: write model myproject_axi_mul_mul_18s_18s_32_3_1
INFO-FLOW: To file: write model softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud
INFO-FLOW: To file: write model softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_inverdEe
INFO-FLOW: To file: write model fifo_w256_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w5_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_coneOg
INFO-FLOW: To file: write model myproject_axi_AXILiteS_s_axi
INFO-FLOW: To file: write model myproject_entry550
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: To file: write model softmax_stable_ap_fixed_ap_fixed_softmax_config13_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 232.34 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_256ns_9ns_256_6_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_5s_21_2_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w1bkb_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_inverdEe_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.18 sec.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fc1_input_V_c_U(fifo_w256_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_10_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_11_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_12_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_13_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_14_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_15_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_16_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_17_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_18_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_19_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_20_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_21_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_22_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_23_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_24_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_25_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_26_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_27_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_28_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_29_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_30_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_31_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_32_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_33_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_34_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_35_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_36_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_37_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_38_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_39_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_40_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_41_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_42_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_43_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_44_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_45_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_46_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_47_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_48_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_49_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_50_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_51_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_52_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_53_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_54_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_55_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_56_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_57_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_58_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_59_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_60_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_61_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_62_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_63_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_0_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_1_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_2_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_3_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_4_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_5_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_6_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_7_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_8_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_9_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_10_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_11_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_12_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_13_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_14_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_15_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_16_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_17_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_18_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_19_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_20_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_21_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_22_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_23_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_24_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_25_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_26_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_27_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_28_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_29_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_30_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_31_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_32_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_33_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_34_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_35_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_36_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_37_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_38_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_39_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_40_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_41_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_42_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_43_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_44_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_45_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_46_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_47_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_48_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_49_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_50_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_51_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_52_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_53_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_54_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_55_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_56_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_57_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_58_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_59_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_60_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_61_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_62_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_63_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_0_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_1_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_2_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_3_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_4_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_5_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_6_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_7_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_8_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_9_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_10_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_11_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_12_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_13_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_14_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_15_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_16_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_17_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_18_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_19_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_20_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_21_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_22_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_23_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_24_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_25_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_26_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_27_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_28_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_29_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_30_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_31_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_0_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_1_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_2_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_3_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_4_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_5_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_6_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_7_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_8_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_9_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_10_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_11_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_12_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_13_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_14_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_15_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_16_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_17_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_18_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_19_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_20_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_21_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_22_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_23_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_24_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_25_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_26_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_27_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_28_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_29_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_30_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_31_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_0_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_1_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_2_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_3_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_4_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_5_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_6_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_7_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_8_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_9_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_10_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_11_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_12_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_13_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_14_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_15_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_16_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_17_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_18_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_19_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_20_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_21_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_22_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_23_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_24_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_25_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_26_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_27_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_28_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_29_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_30_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_31_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_0_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_1_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_2_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_3_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_4_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_5_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_6_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_7_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_8_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_9_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_10_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_11_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_12_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_13_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_14_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_15_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_16_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_17_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_18_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_19_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_20_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_21_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_22_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_23_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_24_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_25_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_26_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_27_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_28_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_29_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_30_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_31_V_U(fifo_w5_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_0_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_1_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_2_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_3_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_4_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_coneOg_U(start_for_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_coneOg)' using Shift Registers.
Command         ap_source done; 5.03 sec.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           source ./AXILiteS.slave.tcl 
Execute           is_m_axi_addr64 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=0
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=288 #gSsdmPorts=0
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         sc_get_clocks myproject_axi 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1678.930 ; gain = 1230.723 ; free physical = 4841 ; free virtual = 12662
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command       autosyn done; 49.64 sec.
Command     csynth_design done; 113.84 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry550.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config4_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config7_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_6_1_0_0_0_relu_config10_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/HLS_projects/Qkeras_pruned/hls4ml_PYNQ_prj/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 12.35 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.11 sec.
