
c7100.h,1803
#define C7100_CPU_UNKNOWN	156,5635
#define C7100_CPU_NPE100	157,5691
#define C7100_CPU_NPE150	158,5739
#define C7100_CPU_NPE200	159,5784
#define C7100_VERSION_UNKNOWN	164,5862
#define C7100_VERSION_REV1	165,5924
#define C7100_VERSION_REV2	166,5982
#define C7100_PARTICLE_BYTES	171,6063
#define MAX_PA_BAYS	176,6149
#define MAX_INTERFACES_PER_PA 177,6205
#define MAX_C7100_INTERFACES 179,6271
#define PCI_PCMCIA_DEV_NUM	184,6379
#define PCI_IO1FE_DEV_NUM	189,6480
#define PCI_SRAM_BUS0	194,6592
#define PCI_SRAM_BUS1	195,6643
#define SRAM_DEV_NUM	197,6691
#define PCI_SRAM_VENDOR_ID	199,6757
#define PCI_SRAM_COMMAND	200,6818
#define PA_NMI_PRIOR_HI 205,6924
#define PA_NMI_PRIOR_MED 206,6978
#define PA_NMI_PRIOR_LOW 207,7031
#define PA_NMI_PRIOR_ZERO 208,7081
#define NETINT_MASK_MIN	213,7211
#define NETINT_MASK_DEFAULT	214,7274
#define NETINT_MASK_MAX	215,7344
#define NETINT_MIN	216,7408
#define NETINT_DEFAULT	217,7466
#define NETINT_MAX	218,7533
#define NETINT_THROTTLE_DEFAULT	220,7594
#define NETWORK_SW_INTERRUPT 222,7667
#define GT64010_DMA0_ENTRIES	227,7762
    TEST_C7100_EEPROM_READ 235,7870
    TEST_C7100_EEPROM_WRITE,236,7902
#define HIT_INVALIDATE_DATA	239,7935
#define HIT_WRITEBACK_INVALIDATE_DATA	240,7969
#define CREATE_DIRTY_EXCLUSIVE_DATA	241,8012
static inline void invalidate_data_cache_line 247,8146
static inline void invalidate_data_lines 266,8552
static inline void assert_sw_interrupt 286,8967
typedef void		(*c7100_coalesce_v)c7100_coalesce_v298,9277
typedef void		(*c7100_coalesce_v)(hwidbtype *, paktype paktype298,9277
#define DAS_DEBUG(DAS_DEBUG345,10901
#define TRAFFIC_SHAPING(TRAFFIC_SHAPING350,10966
#define C7100_FLOW_THRU_DCACHE	358,11237
#define c7100_scattered_fs_protocol(c7100_scattered_fs_protocol366,11524
