
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0000bac8  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000bf38  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000534  20000008  6000bf40  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000024c  2000053c  6000c474  0001853c  2**2
                  ALLOC
  5 .comment      00000306  00000000  00000000  0001853c  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000998  00000000  00000000  00018842  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000019e4  00000000  00000000  000191da  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000e0d0  00000000  00000000  0001abbe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001daf  00000000  00000000  00028c8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005d6c  00000000  00000000  0002aa3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002bbc  00000000  00000000  000307ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004d06  00000000  00000000  00033368  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003e4f  00000000  00000000  0003806e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0007617d  00000000  00000000  0003bebd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000b203a  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000c00  00000000  00000000  000b205f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
   0:	20010000 	.word	0x20010000
	ACE_enable_sdd(SDD0_OUT);
}

//*NOTE* Blocking function
void speaker_play(enum sound_type sound) {
	volatile uint32_t i = 0;
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
	volatile uint32_t wait = 0;
   c:	0000030b 	.word	0x0000030b
	static manual_sounds man_sound_select = GOOD_SHOT;

	if (sound == BEGIN_AUTO) {
  10:	0000030d 	.word	0x0000030d
void speaker_init() {
	ACE_init();
	ACE_configure_sdd (SDD0_OUT, SDD_8_BITS,
			SDD_VOLTAGE_MODE|SDD_RETURN_TO_ZERO,INDIVIDUAL_UPDATE);
	ACE_enable_sdd(SDD0_OUT);
}
  14:	0000030f 	.word	0x0000030f
//after speaker_kill() has been run
void speaker_init() {
	ACE_init();
	ACE_configure_sdd (SDD0_OUT, SDD_8_BITS,
			SDD_VOLTAGE_MODE|SDD_RETURN_TO_ZERO,INDIVIDUAL_UPDATE);
	ACE_enable_sdd(SDD0_OUT);
  18:	00000311 	.word	0x00000311
	...
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
  2c:	00000313 	.word	0x00000313
  30:	00000315 	.word	0x00000315
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
}
  34:	00000000 	.word	0x00000000
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
  38:	00000317 	.word	0x00000317
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
  3c:	00000319 	.word	0x00000319
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  40:	0000031b 	.word	0x0000031b
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  4c:	00000321 	.word	0x00000321
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  50:	00000323 	.word	0x00000323
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  54:	00000325 	.word	0x00000325
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  64:	0000032d 	.word	0x0000032d
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  68:	00002495 	.word	0x00002495
  6c:	000024c1 	.word	0x000024c1
    outBuf[0] = 0x00;
    outBuf[1] = PIXY_CAM_BRIGHTNESS_SYNC;
    outBuf[2] = brightness;

    return sendByte(outBuf, 3);
}
  70:	00003011 	.word	0x00003011
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  74:	0000303d 	.word	0x0000303d
  78:	00000337 	.word	0x00000337
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  7c:	00000339 	.word	0x00000339
    outBuf[2] = r;
    outBuf[3] = g;
    outBuf[4] = b;

    return sendByte(outBuf, 5);
}
  80:	0000033b 	.word	0x0000033b
  84:	0000033d 	.word	0x0000033d
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  88:	0000033f 	.word	0x0000033f
				i++;
			}
			man_sound_select = PROVOKED;
		}
		else if (man_sound_select == PROVOKED) {
			while (i < 11216) {
  8c:	00000341 	.word	0x00000341
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(provoked[i]));
  90:	00001ca5 	.word	0x00001ca5
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  9c:	00000349 	.word	0x00000349
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
			i++;
		}
	}
	else if (sound == END_AUTO) {
		while (i < 14100) {
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(fire[i]));
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
			for (wait = 0; wait < 375; ++wait) {}
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
			i++;
  fc:	0000036d 	.word	0x0000036d
			for (wait = 0; wait < 340; ++wait) {}
			i++;
		}
	}
	else if (sound == END_AUTO) {
		while (i < 14100) {
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
		if (man_sound_select == GOOD_SHOT) {
			while (i < 8605) {
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
				for (wait = 0; wait < 420; ++wait) {}
 11c:	0000037d 	.word	0x0000037d
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
		if (man_sound_select == GOOD_SHOT) {
			while (i < 8605) {
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
				for (wait = 0; wait < 420; ++wait) {}
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
				i++;
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
		if (man_sound_select == GOOD_SHOT) {
			while (i < 8605) {
 148:	00000393 	.word	0x00000393
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
				for (wait = 0; wait < 420; ++wait) {}
				i++;
			}
			man_sound_select = WELL_DONE;
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
		}
		else if (man_sound_select == WELL_DONE) {
			while (i < 8024) {
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
				for (wait = 0; wait < 621; ++wait) {}
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
				i++;
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
				i++;
			}
			man_sound_select = WELL_DONE;
		}
		else if (man_sound_select == WELL_DONE) {
			while (i < 8024) {
 190:	000003b7 	.word	0x000003b7
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
				for (wait = 0; wait < 621; ++wait) {}
				i++;
			}
			man_sound_select = PROVOKED;
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
 19c:	000003bd 	.word	0x000003bd
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
                }
                ++rx_idx;
            }
            ++transfer_idx;
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5

    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
            }
            ++transfer_idx;
            --transit;
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
 1b8:	000003cb 	.word	0x000003cb
    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
            ++transfer_idx;
            --transit;
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
        if(0u == tx_fifo_full)
 1c4:	000003d1 	.word	0x000003d1
        {
            if(transit < RX_FIFO_SIZE)
 1c8:	000003d3 	.word	0x000003d3
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	000003d5 	.word	0x000003d5
        if(0u == tx_fifo_full)
        {
            if(transit < RX_FIFO_SIZE)
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
 1d8:	000003db 	.word	0x000003db
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
                    ++tx_idx;
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
                    ++transit;
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	000003e9 	.word	0x000003e9
                    ++tx_idx;
                    ++transit;
                }
                else
                {
                    if(tx_idx < transfer_size)
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
                        ++tx_idx;
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
                        ++transit;
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 218:	00003421 	.word	0x00003421
 21c:	00003449 	.word	0x00003449
                    }
                }
            }
        }
    }
}
 220:	00003471 	.word	0x00003471
 224:	00003499 	.word	0x00003499
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	000034c1 	.word	0x000034c1
 22c:	000034e9 	.word	0x000034e9
 230:	00003511 	.word	0x00003511
}
 234:	00003539 	.word	0x00003539
 238:	00003561 	.word	0x00003561
 23c:	00003589 	.word	0x00003589
 240:	000035b1 	.word	0x000035b1
 244:	000035d9 	.word	0x000035d9
 248:	00003601 	.word	0x00003601
 24c:	00003629 	.word	0x00003629
 250:	00003651 	.word	0x00003651
 254:	00003679 	.word	0x00003679
 258:	000036a1 	.word	0x000036a1
 25c:	000036c9 	.word	0x000036c9
 260:	000036f1 	.word	0x000036f1
 264:	00003719 	.word	0x00003719
 268:	00003741 	.word	0x00003741
 26c:	00003769 	.word	0x00003769
 270:	00003791 	.word	0x00003791
 274:	000037b9 	.word	0x000037b9
 278:	000037e1 	.word	0x000037e1
 27c:	00003809 	.word	0x00003809
 280:	00003831 	.word	0x00003831
 284:	00003859 	.word	0x00003859
 288:	00003881 	.word	0x00003881
 28c:	000038a9 	.word	0x000038a9
 290:	000038d1 	.word	0x000038d1
 294:	000038f9 	.word	0x000038f9

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>
 332:	e7fe      	b.n	332 <DMA_IRQHandler+0x6>
 334:	e7fe      	b.n	334 <DMA_IRQHandler+0x8>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	0000318d 	.word	0x0000318d
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	6000bf40 	.word	0x6000bf40
 454:	20000008 	.word	0x20000008
 458:	2000053c 	.word	0x2000053c
 45c:	00000000 	.word	0x00000000
 460:	2000053c 	.word	0x2000053c
 464:	20000788 	.word	0x20000788
 468:	00004691 	.word	0x00004691
 46c:	00000f89 	.word	0x00000f89

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 533c 	movw	r3, #1340	; 0x53c
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <lcd_init>:

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
     4a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    disp_init();
     4a4:	f001 fac2 	bl	1a2c <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
     4a8:	f240 5740 	movw	r7, #1344	; 0x540
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
     4ac:	f24e 1000 	movw	r0, #57600	; 0xe100
    lcd_state.target_mode = MANUAL_MODE;
     4b0:	f2c2 0700 	movt	r7, #8192	; 0x2000
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
     4b4:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
    lcd_state.target_mode = MANUAL_MODE;
     4b8:	f04f 0800 	mov.w	r8, #0
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
     4bc:	f001 fb44 	bl	1b48 <set_clk>
    lcd_state.target_mode = MANUAL_MODE;
     4c0:	f887 8007 	strb.w	r8, [r7, #7]
    lcd_state.distance = (uint16_t)get_distance();
     4c4:	f001 f888 	bl	15d8 <get_distance>
     4c8:	f004 f8c2 	bl	4650 <__aeabi_f2uiz>
    lcd_state.target_pos = &trg;
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
     4cc:	f240 6518 	movw	r5, #1560	; 0x618
void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
     4d0:	f240 5660 	movw	r6, #1376	; 0x560
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
     4d4:	f2c2 0500 	movt	r5, #8192	; 0x2000
void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
     4d8:	f2c2 0600 	movt	r6, #8192	; 0x2000
    lcd_state.chamber_status = CHAMBER_LOADED;
     4dc:	2101      	movs	r1, #1
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;
     4de:	f240 5454 	movw	r4, #1364	; 0x554
     4e2:	f2c2 0400 	movt	r4, #8192	; 0x2000

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
     4e6:	80b8      	strh	r0, [r7, #4]
    lcd_state.target_pos = &trg;
    lcd_state.chamber_status = CHAMBER_LOADED;
     4e8:	71b9      	strb	r1, [r7, #6]
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;

    //should force an update on initialization
    g_disp_update_argument.last_state = NULL;
    disp_update((void*)&g_disp_update_argument);
     4ea:	4628      	mov	r0, r5
void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
     4ec:	603e      	str	r6, [r7, #0]
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;

    //should force an update on initialization
    g_disp_update_argument.last_state = NULL;
     4ee:	f8c5 8004 	str.w	r8, [r5, #4]
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
     4f2:	602f      	str	r7, [r5, #0]
    lcd_last_state.target_pos = &trg;
     4f4:	6026      	str	r6, [r4, #0]

    //should force an update on initialization
    g_disp_update_argument.last_state = NULL;
    disp_update((void*)&g_disp_update_argument);
     4f6:	f001 f9cb 	bl	1890 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     4fa:	e897 0003 	ldmia.w	r7, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     4fe:	6832      	ldr	r2, [r6, #0]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
     500:	f240 535c 	movw	r3, #1372	; 0x55c
     504:	f2c2 0300 	movt	r3, #8192	; 0x2000
    lasttrg=trg;
     508:	ea4f 4c12 	mov.w	ip, r2, lsr #16
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     50c:	e884 0003 	stmia.w	r4, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     510:	f883 c002 	strb.w	ip, [r3, #2]
    disp_update((void*)&g_disp_update_argument);

    //spin for first update
    //while (g_disp_update_lock) {}
    //DO NOT force subsequent updates
    g_disp_update_argument.last_state = &lcd_last_state;
     514:	606c      	str	r4, [r5, #4]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
     516:	6023      	str	r3, [r4, #0]
    lasttrg=trg;
     518:	801a      	strh	r2, [r3, #0]
    //spin for first update
    //while (g_disp_update_lock) {}
    //DO NOT force subsequent updates
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}
     51a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     51e:	bf00      	nop

00000520 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
     520:	b570      	push	{r4, r5, r6, lr}
    // Digital Pitch control
    if (n64_pressed(Down)) {
     522:	7803      	ldrb	r3, [r0, #0]
     524:	780a      	ldrb	r2, [r1, #0]
     526:	f013 0420 	ands.w	r4, r3, #32
     52a:	d033      	beq.n	594 <do_servos_manual+0x74>
     52c:	f002 0520 	and.w	r5, r2, #32
     530:	b2ed      	uxtb	r5, r5
     532:	2d00      	cmp	r5, #0
     534:	d12e      	bne.n	594 <do_servos_manual+0x74>
        servo_do(Y_SET_FORWARD);
     536:	f240 1248 	movw	r2, #328	; 0x148
     53a:	f2c4 0205 	movt	r2, #16389	; 0x4005
     53e:	6015      	str	r5, [r2, #0]
        servo_do(Y_SET_NEUTRAL);
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
     540:	f013 0240 	ands.w	r2, r3, #64	; 0x40
     544:	d03d      	beq.n	5c2 <do_servos_manual+0xa2>
     546:	f891 c000 	ldrb.w	ip, [r1]
     54a:	f00c 0440 	and.w	r4, ip, #64	; 0x40
     54e:	b2e4      	uxtb	r4, r4
     550:	2c00      	cmp	r4, #0
     552:	d136      	bne.n	5c2 <do_servos_manual+0xa2>
        servo_do(X_SET_FORWARD);
     554:	f240 1308 	movw	r3, #264	; 0x108
     558:	f2c4 0305 	movt	r3, #16389	; 0x4005
     55c:	601c      	str	r4, [r3, #0]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
     55e:	f990 c002 	ldrsb.w	ip, [r0, #2]
     562:	f991 2002 	ldrsb.w	r2, [r1, #2]
     566:	4594      	cmp	ip, r2
     568:	d105      	bne.n	576 <do_servos_manual+0x56>
    	state->Y_axis != last_state->Y_axis ) {
     56a:	f991 3003 	ldrsb.w	r3, [r1, #3]
     56e:	f990 1003 	ldrsb.w	r1, [r0, #3]
     572:	4299      	cmp	r1, r3
     574:	d057      	beq.n	626 <do_servos_manual+0x106>

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
     576:	f240 5448 	movw	r4, #1352	; 0x548
     57a:	f2c2 0400 	movt	r4, #8192	; 0x2000
     57e:	4621      	mov	r1, r4
     580:	f001 f858 	bl	1634 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
     584:	6820      	ldr	r0, [r4, #0]
     586:	f001 f895 	bl	16b4 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
     58a:	6860      	ldr	r0, [r4, #4]
    }
}
     58c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    if (state->X_axis != last_state->X_axis ||
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
     590:	f001 b89e 	b.w	16d0 <set_y_servo_analog_pw>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
     594:	f013 0f10 	tst.w	r3, #16
     598:	d02f      	beq.n	5fa <do_servos_manual+0xda>
     59a:	f002 0c10 	and.w	ip, r2, #16
     59e:	fa5f f58c 	uxtb.w	r5, ip
     5a2:	2d00      	cmp	r5, #0
     5a4:	d039      	beq.n	61a <do_servos_manual+0xfa>
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
     5a6:	2c00      	cmp	r4, #0
     5a8:	d1ca      	bne.n	540 <do_servos_manual+0x20>
     5aa:	f012 0f20 	tst.w	r2, #32
     5ae:	d0c7      	beq.n	540 <do_servos_manual+0x20>
        servo_do(Y_SET_NEUTRAL);
     5b0:	f240 1244 	movw	r2, #324	; 0x144
     5b4:	f2c4 0205 	movt	r2, #16389	; 0x4005
     5b8:	2400      	movs	r4, #0
     5ba:	6014      	str	r4, [r2, #0]
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
     5bc:	f013 0240 	ands.w	r2, r3, #64	; 0x40
     5c0:	d1c1      	bne.n	546 <do_servos_manual+0x26>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
     5c2:	f013 0380 	ands.w	r3, r3, #128	; 0x80
     5c6:	d005      	beq.n	5d4 <do_servos_manual+0xb4>
     5c8:	f891 c000 	ldrb.w	ip, [r1]
     5cc:	f00c 0480 	and.w	r4, ip, #128	; 0x80
     5d0:	b2e4      	uxtb	r4, r4
     5d2:	b1e4      	cbz	r4, 60e <do_servos_manual+0xee>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        //printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
     5d4:	b922      	cbnz	r2, 5e0 <do_servos_manual+0xc0>
     5d6:	f891 c000 	ldrb.w	ip, [r1]
     5da:	f01c 0f40 	tst.w	ip, #64	; 0x40
     5de:	d105      	bne.n	5ec <do_servos_manual+0xcc>
     5e0:	2b00      	cmp	r3, #0
     5e2:	d1bc      	bne.n	55e <do_servos_manual+0x3e>
     5e4:	780b      	ldrb	r3, [r1, #0]
     5e6:	f013 0f80 	tst.w	r3, #128	; 0x80
     5ea:	d0b8      	beq.n	55e <do_servos_manual+0x3e>
        servo_do(X_SET_NEUTRAL);
     5ec:	f240 1304 	movw	r3, #260	; 0x104
     5f0:	f2c4 0305 	movt	r3, #16389	; 0x4005
     5f4:	2200      	movs	r2, #0
     5f6:	601a      	str	r2, [r3, #0]
     5f8:	e7b1      	b.n	55e <do_servos_manual+0x3e>
    }
    else if (n64_pressed(Up)) {
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
     5fa:	f012 0f10 	tst.w	r2, #16
     5fe:	d0d2      	beq.n	5a6 <do_servos_manual+0x86>
        servo_do(Y_SET_NEUTRAL);
     600:	f240 1244 	movw	r2, #324	; 0x144
     604:	f2c4 0205 	movt	r2, #16389	; 0x4005
     608:	2400      	movs	r4, #0
     60a:	6014      	str	r4, [r2, #0]
     60c:	e7d6      	b.n	5bc <do_servos_manual+0x9c>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
        servo_do(X_SET_REVERSE);
     60e:	f240 120c 	movw	r2, #268	; 0x10c
     612:	f2c4 0205 	movt	r2, #16389	; 0x4005
     616:	6014      	str	r4, [r2, #0]
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
     618:	e7a1      	b.n	55e <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
        servo_do(Y_SET_REVERSE);
     61a:	f240 124c 	movw	r2, #332	; 0x14c
     61e:	f2c4 0205 	movt	r2, #16389	; 0x4005
     622:	6015      	str	r5, [r2, #0]
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
     624:	e78c      	b.n	540 <do_servos_manual+0x20>
     626:	bd70      	pop	{r4, r5, r6, pc}

00000628 <_reload_motion>:
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
     628:	f64a 3098 	movw	r0, #43928	; 0xab98
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
     62c:	b510      	push	{r4, lr}
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
     62e:	f2c0 0002 	movt	r0, #2
     632:	f001 f84d 	bl	16d0 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
     636:	f240 1254 	movw	r2, #340	; 0x154
     63a:	f2c4 0205 	movt	r2, #16389	; 0x4005
     63e:	6813      	ldr	r3, [r2, #0]
     640:	2b00      	cmp	r3, #0
     642:	d1fc      	bne.n	63e <_reload_motion+0x16>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
     644:	f64e 0048 	movw	r0, #59464	; 0xe848
     648:	f2c0 0001 	movt	r0, #1
     64c:	f001 f840 	bl	16d0 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
     650:	20fa      	movs	r0, #250	; 0xfa
     652:	f001 fabf 	bl	1bd4 <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
     656:	f644 10f0 	movw	r0, #18928	; 0x49f0
     65a:	f2c0 0002 	movt	r0, #2
}
     65e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    while (servo_r(READ_LOWER_STOP)) { }

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
    use_me_carefully_ms_delay_timer(250);
    set_y_servo_analog_pw(SERVO_NEUTRAL);
     662:	f001 b835 	b.w	16d0 <set_y_servo_analog_pw>
     666:	bf00      	nop

00000668 <lights_set>:
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);

}

void lights_set(uint8_t pattern) {
     668:	b570      	push	{r4, r5, r6, lr}
     66a:	4604      	mov	r4, r0

	printf("Lights set: 0x%x\r\n", pattern);
     66c:	f64b 1034 	movw	r0, #47412	; 0xb934
     670:	4621      	mov	r1, r4
     672:	f2c0 0000 	movt	r0, #0
     676:	f004 fc4b 	bl	4f10 <printf>
	printf("bit0:%d\tbit1:%d\tbit2:%d\t\r\n",0x01 & pattern,((0x02 & pattern)>>1),((0x04 & pattern)>>2));
     67a:	f004 0601 	and.w	r6, r4, #1
     67e:	f3c4 0540 	ubfx	r5, r4, #1, #1
     682:	f64b 1048 	movw	r0, #47432	; 0xb948
     686:	f3c4 0480 	ubfx	r4, r4, #2, #1
     68a:	462a      	mov	r2, r5
     68c:	4623      	mov	r3, r4
     68e:	4631      	mov	r1, r6
     690:	f2c0 0000 	movt	r0, #0
     694:	f004 fc3c 	bl	4f10 <printf>
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
     698:	4631      	mov	r1, r6
     69a:	2004      	movs	r0, #4
     69c:	f002 fd56 	bl	314c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, (((0x02 & pattern)>>1)));
     6a0:	4629      	mov	r1, r5
     6a2:	2005      	movs	r0, #5
     6a4:	f002 fd52 	bl	314c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, (((0x04 & pattern)>>2))); // msp
     6a8:	4621      	mov	r1, r4
     6aa:	2006      	movs	r0, #6
}
     6ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

	printf("Lights set: 0x%x\r\n", pattern);
	printf("bit0:%d\tbit1:%d\tbit2:%d\t\r\n",0x01 & pattern,((0x02 & pattern)>>1),((0x04 & pattern)>>2));
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
    MSS_GPIO_set_output(MSS_GPIO_5, (((0x02 & pattern)>>1)));
    MSS_GPIO_set_output(MSS_GPIO_6, (((0x04 & pattern)>>2))); // msp
     6b0:	f002 bd4c 	b.w	314c <MSS_GPIO_set_output>

000006b4 <do_manual_reload>:
/*
 * Press A to start a manual reload, then load a single dart in the chamber.
 * When finished, press A again to return to firing position
 * Allows screen to keep track of if loaded
 */
void do_manual_reload(n64_state_t* state, n64_state_t* last_state) {
     6b4:	b570      	push	{r4, r5, r6, lr}

	// From testing
	static uint32_t x_return_time = 360;
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {
     6b6:	7803      	ldrb	r3, [r0, #0]
     6b8:	f013 0f02 	tst.w	r3, #2
     6bc:	d048      	beq.n	750 <do_manual_reload+0x9c>
     6be:	7808      	ldrb	r0, [r1, #0]
     6c0:	f010 0f02 	tst.w	r0, #2
     6c4:	d144      	bne.n	750 <do_manual_reload+0x9c>
     6c6:	f240 5150 	movw	r1, #1360	; 0x550
     6ca:	f2c2 0100 	movt	r1, #8192	; 0x2000
     6ce:	780d      	ldrb	r5, [r1, #0]
     6d0:	2d00      	cmp	r5, #0
     6d2:	d13d      	bne.n	750 <do_manual_reload+0x9c>

		if (in_reload_position) {
     6d4:	f240 543d 	movw	r4, #1341	; 0x53d
     6d8:	f2c2 0400 	movt	r4, #8192	; 0x2000
     6dc:	7822      	ldrb	r2, [r4, #0]
     6de:	2a00      	cmp	r2, #0
     6e0:	d137      	bne.n	752 <do_manual_reload+0x9e>
			servo_do(X_SET_NEUTRAL);
			in_reload_position = 0;
			lights_set(LIGHTS_IDLE);
		}
		else {
			in_reload_position = 1;
     6e2:	2301      	movs	r3, #1
     6e4:	7023      	strb	r3, [r4, #0]
			lights_set(LIGHTS_RELOADING);
     6e6:	2004      	movs	r0, #4
     6e8:	f7ff ffbe 	bl	668 <lights_set>
			// go to down left limit
			set_x_servo_analog_pw(185000);
     6ec:	f24d 20a8 	movw	r0, #53928	; 0xd2a8
     6f0:	f2c0 0002 	movt	r0, #2
     6f4:	f000 ffde 	bl	16b4 <set_x_servo_analog_pw>
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
     6f8:	f64a 3098 	movw	r0, #43928	; 0xab98
     6fc:	f2c0 0002 	movt	r0, #2
     700:	f000 ffe6 	bl	16d0 <set_y_servo_analog_pw>
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
     704:	f240 1404 	movw	r4, #260	; 0x104
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     708:	f240 1254 	movw	r2, #340	; 0x154
     70c:	f240 1110 	movw	r1, #272	; 0x110
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
     710:	f240 1044 	movw	r0, #324	; 0x144
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     714:	f2c4 0205 	movt	r2, #16389	; 0x4005
     718:	f2c4 0105 	movt	r1, #16389	; 0x4005
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
     71c:	f2c4 0005 	movt	r0, #16389	; 0x4005
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
     720:	f2c4 0405 	movt	r4, #16389	; 0x4005
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     724:	6813      	ldr	r3, [r2, #0]
     726:	b90b      	cbnz	r3, 72c <do_manual_reload+0x78>
     728:	680b      	ldr	r3, [r1, #0]
     72a:	b13b      	cbz	r3, 73c <do_manual_reload+0x88>
				if (!servo_r(READ_LOWER_STOP)) {
     72c:	6813      	ldr	r3, [r2, #0]
     72e:	b903      	cbnz	r3, 732 <do_manual_reload+0x7e>
					servo_do(Y_SET_NEUTRAL);
     730:	6003      	str	r3, [r0, #0]
				}
				if (!servo_r(READ_FORWARD_STOP)) {
     732:	680b      	ldr	r3, [r1, #0]
     734:	2b00      	cmp	r3, #0
     736:	d1f5      	bne.n	724 <do_manual_reload+0x70>
					servo_do(X_SET_NEUTRAL);
     738:	6023      	str	r3, [r4, #0]
     73a:	e7f3      	b.n	724 <do_manual_reload+0x70>
				}
			}
			servo_do(X_SET_NEUTRAL);
     73c:	f240 1104 	movw	r1, #260	; 0x104
			servo_do(Y_SET_NEUTRAL);
     740:	f240 1044 	movw	r0, #324	; 0x144
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
     744:	f2c4 0105 	movt	r1, #16389	; 0x4005
			servo_do(Y_SET_NEUTRAL);
     748:	f2c4 0005 	movt	r0, #16389	; 0x4005
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
     74c:	600b      	str	r3, [r1, #0]
			servo_do(Y_SET_NEUTRAL);
     74e:	6003      	str	r3, [r0, #0]
     750:	bd70      	pop	{r4, r5, r6, pc}
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {

		if (in_reload_position) {
			lcd_state.chamber_status = CHAMBER_LOADED;
     752:	f240 5240 	movw	r2, #1344	; 0x540
     756:	f2c2 0200 	movt	r2, #8192	; 0x2000
     75a:	2101      	movs	r1, #1
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
     75c:	f64e 0048 	movw	r0, #59464	; 0xe848
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {

		if (in_reload_position) {
			lcd_state.chamber_status = CHAMBER_LOADED;
     760:	7191      	strb	r1, [r2, #6]
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
     762:	f2c0 0001 	movt	r0, #1
     766:	f000 ffb3 	bl	16d0 <set_y_servo_analog_pw>
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
     76a:	f64e 0048 	movw	r0, #59464	; 0xe848
     76e:	f2c0 0001 	movt	r0, #1
     772:	f000 ff9f 	bl	16b4 <set_x_servo_analog_pw>
		    use_me_carefully_ms_delay_timer(y_return_time);
     776:	20fa      	movs	r0, #250	; 0xfa
     778:	f001 fa2c 	bl	1bd4 <use_me_carefully_ms_delay_timer>
		    servo_do(Y_SET_NEUTRAL);
     77c:	f240 1044 	movw	r0, #324	; 0x144
     780:	f2c4 0005 	movt	r0, #16389	; 0x4005
     784:	6005      	str	r5, [r0, #0]
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
     786:	206e      	movs	r0, #110	; 0x6e
     788:	f001 fa24 	bl	1bd4 <use_me_carefully_ms_delay_timer>
			servo_do(X_SET_NEUTRAL);
     78c:	f240 1304 	movw	r3, #260	; 0x104
     790:	f2c4 0305 	movt	r3, #16389	; 0x4005
			in_reload_position = 0;
			lights_set(LIGHTS_IDLE);
     794:	4628      	mov	r0, r5
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
		    use_me_carefully_ms_delay_timer(y_return_time);
		    servo_do(Y_SET_NEUTRAL);
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
			servo_do(X_SET_NEUTRAL);
     796:	601d      	str	r5, [r3, #0]
			in_reload_position = 0;
     798:	7025      	strb	r5, [r4, #0]
			}
			servo_do(X_SET_NEUTRAL);
			servo_do(Y_SET_NEUTRAL);
		}
	}
}
     79a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		    use_me_carefully_ms_delay_timer(y_return_time);
		    servo_do(Y_SET_NEUTRAL);
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
			servo_do(X_SET_NEUTRAL);
			in_reload_position = 0;
			lights_set(LIGHTS_IDLE);
     79e:	f7ff bf63 	b.w	668 <lights_set>
     7a2:	bf00      	nop

000007a4 <do_ready_live_fire>:

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
     7a4:	b570      	push	{r4, r5, r6, lr}
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     7a6:	f240 5350 	movw	r3, #1360	; 0x550
     7aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7ae:	781a      	ldrb	r2, [r3, #0]

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
     7b0:	b082      	sub	sp, #8
     7b2:	4604      	mov	r4, r0
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     7b4:	2a00      	cmp	r2, #0
     7b6:	d139      	bne.n	82c <do_ready_live_fire+0x88>
     7b8:	7800      	ldrb	r0, [r0, #0]
     7ba:	f000 0508 	and.w	r5, r0, #8
     7be:	b2ed      	uxtb	r5, r5
     7c0:	b195      	cbz	r5, 7e8 <do_ready_live_fire+0x44>
		g_disp_update_argument.last_state = &lcd_last_state;
		printf("Live-fire disabled.\r\n");
	}

	// FOR VIDEO ONLY
	if (n64_pressed(C_Left)) {
     7c2:	7863      	ldrb	r3, [r4, #1]
     7c4:	f013 0f40 	tst.w	r3, #64	; 0x40
     7c8:	d00c      	beq.n	7e4 <do_ready_live_fire+0x40>
     7ca:	7848      	ldrb	r0, [r1, #1]
     7cc:	f000 0240 	and.w	r2, r0, #64	; 0x40
     7d0:	b2d2      	uxtb	r2, r2
     7d2:	b93a      	cbnz	r2, 7e4 <do_ready_live_fire+0x40>
		if (REPEATED_FIRING_MODE) {
     7d4:	f240 5364 	movw	r3, #1380	; 0x564
     7d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7dc:	7819      	ldrb	r1, [r3, #0]
     7de:	b901      	cbnz	r1, 7e2 <do_ready_live_fire+0x3e>
			REPEATED_FIRING_MODE = 0;
		}
		else {
			REPEATED_FIRING_MODE = 1;
     7e0:	2201      	movs	r2, #1
     7e2:	701a      	strb	r2, [r3, #0]
		}
	}
}
     7e4:	b002      	add	sp, #8
     7e6:	bd70      	pop	{r4, r5, r6, pc}
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     7e8:	f891 c000 	ldrb.w	ip, [r1]
     7ec:	f01c 0f08 	tst.w	ip, #8
     7f0:	d0e7      	beq.n	7c2 <do_ready_live_fire+0x1e>
		g_live_fire_enabled = 1;
     7f2:	2201      	movs	r2, #1
		lights_set(LIGHTS_SAFETY_OFF);
		disp_init(); //toggle white-back
		g_disp_update_argument.last_state = NULL;
     7f4:	f240 6618 	movw	r6, #1560	; 0x618
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
		g_live_fire_enabled = 1;
     7f8:	701a      	strb	r2, [r3, #0]
		lights_set(LIGHTS_SAFETY_OFF);
     7fa:	4610      	mov	r0, r2
		disp_init(); //toggle white-back
		g_disp_update_argument.last_state = NULL;
     7fc:	f2c2 0600 	movt	r6, #8192	; 0x2000
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
     800:	9101      	str	r1, [sp, #4]
     802:	f7ff ff31 	bl	668 <lights_set>
		disp_init(); //toggle white-back
     806:	f001 f911 	bl	1a2c <disp_init>
		g_disp_update_argument.last_state = NULL;
		disp_update(&g_disp_update_argument); //refresh chamber, mode, dist
     80a:	4630      	mov	r0, r6
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		disp_init(); //toggle white-back
		g_disp_update_argument.last_state = NULL;
     80c:	6075      	str	r5, [r6, #4]
		disp_update(&g_disp_update_argument); //refresh chamber, mode, dist
     80e:	f001 f83f 	bl	1890 <disp_update>
		g_disp_update_argument.last_state = &lcd_last_state;
     812:	f240 5354 	movw	r3, #1364	; 0x554
		printf("DANGER ZONE: Live-fire enabled.\r\n");
     816:	f64b 1064 	movw	r0, #47460	; 0xb964
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		disp_init(); //toggle white-back
		g_disp_update_argument.last_state = NULL;
		disp_update(&g_disp_update_argument); //refresh chamber, mode, dist
		g_disp_update_argument.last_state = &lcd_last_state;
     81a:	f2c2 0300 	movt	r3, #8192	; 0x2000
		printf("DANGER ZONE: Live-fire enabled.\r\n");
     81e:	f2c0 0000 	movt	r0, #0
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		disp_init(); //toggle white-back
		g_disp_update_argument.last_state = NULL;
		disp_update(&g_disp_update_argument); //refresh chamber, mode, dist
		g_disp_update_argument.last_state = &lcd_last_state;
     822:	6073      	str	r3, [r6, #4]
		printf("DANGER ZONE: Live-fire enabled.\r\n");
     824:	f004 fbe2 	bl	4fec <puts>
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     828:	9901      	ldr	r1, [sp, #4]
     82a:	e7ca      	b.n	7c2 <do_ready_live_fire+0x1e>
		g_disp_update_argument.last_state = NULL;
		disp_update(&g_disp_update_argument); //refresh chamber, mode, dist
		g_disp_update_argument.last_state = &lcd_last_state;
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
     82c:	7800      	ldrb	r0, [r0, #0]
     82e:	f000 0508 	and.w	r5, r0, #8
     832:	b2ed      	uxtb	r5, r5
     834:	2d00      	cmp	r5, #0
     836:	d1c4      	bne.n	7c2 <do_ready_live_fire+0x1e>
     838:	f891 c000 	ldrb.w	ip, [r1]
     83c:	f01c 0f08 	tst.w	ip, #8
     840:	d0bf      	beq.n	7c2 <do_ready_live_fire+0x1e>
		g_live_fire_enabled = 0;
		lights_set(LIGHTS_IDLE);
		disp_init();
		g_disp_update_argument.last_state = NULL;
     842:	f240 6618 	movw	r6, #1560	; 0x618
		disp_update(&g_disp_update_argument); //refresh chamber, mode, dist
		g_disp_update_argument.last_state = &lcd_last_state;
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
		g_live_fire_enabled = 0;
     846:	701d      	strb	r5, [r3, #0]
		lights_set(LIGHTS_IDLE);
		disp_init();
		g_disp_update_argument.last_state = NULL;
     848:	f2c2 0600 	movt	r6, #8192	; 0x2000
		g_disp_update_argument.last_state = &lcd_last_state;
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
		g_live_fire_enabled = 0;
		lights_set(LIGHTS_IDLE);
     84c:	4628      	mov	r0, r5
     84e:	9101      	str	r1, [sp, #4]
     850:	f7ff ff0a 	bl	668 <lights_set>
		disp_init();
     854:	f001 f8ea 	bl	1a2c <disp_init>
		g_disp_update_argument.last_state = NULL;
		disp_update(&g_disp_update_argument); //refresh power,mode,dist
     858:	4630      	mov	r0, r6
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
		g_live_fire_enabled = 0;
		lights_set(LIGHTS_IDLE);
		disp_init();
		g_disp_update_argument.last_state = NULL;
     85a:	6075      	str	r5, [r6, #4]
		disp_update(&g_disp_update_argument); //refresh power,mode,dist
     85c:	f001 f818 	bl	1890 <disp_update>
		g_disp_update_argument.last_state = &lcd_last_state;
     860:	f240 5154 	movw	r1, #1364	; 0x554
		printf("Live-fire disabled.\r\n");
     864:	f64b 1088 	movw	r0, #47496	; 0xb988
		g_live_fire_enabled = 0;
		lights_set(LIGHTS_IDLE);
		disp_init();
		g_disp_update_argument.last_state = NULL;
		disp_update(&g_disp_update_argument); //refresh power,mode,dist
		g_disp_update_argument.last_state = &lcd_last_state;
     868:	f2c2 0100 	movt	r1, #8192	; 0x2000
		printf("Live-fire disabled.\r\n");
     86c:	f2c0 0000 	movt	r0, #0
		g_live_fire_enabled = 0;
		lights_set(LIGHTS_IDLE);
		disp_init();
		g_disp_update_argument.last_state = NULL;
		disp_update(&g_disp_update_argument); //refresh power,mode,dist
		g_disp_update_argument.last_state = &lcd_last_state;
     870:	6071      	str	r1, [r6, #4]
		printf("Live-fire disabled.\r\n");
     872:	f004 fbbb 	bl	4fec <puts>
     876:	9901      	ldr	r1, [sp, #4]
     878:	e7a3      	b.n	7c2 <do_ready_live_fire+0x1e>
     87a:	bf00      	nop

0000087c <lights_init>:
#define LIGHTS_RELOADING   0x04
#define LIGHTS_b           0x05
#define LIGHTS_c           0x06
#define LIGHTS_d           0x07

void lights_init() {
     87c:	b510      	push	{r4, lr}

    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
     87e:	2004      	movs	r0, #4
     880:	2105      	movs	r1, #5
     882:	f002 fc45 	bl	3110 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
     886:	2005      	movs	r0, #5
     888:	4601      	mov	r1, r0
     88a:	f002 fc41 	bl	3110 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
     88e:	2006      	movs	r0, #6
     890:	2105      	movs	r1, #5
     892:	f002 fc3d 	bl	3110 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
     896:	2004      	movs	r0, #4
     898:	2100      	movs	r1, #0
     89a:	f002 fc57 	bl	314c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
     89e:	2005      	movs	r0, #5
     8a0:	2100      	movs	r1, #0
     8a2:	f002 fc53 	bl	314c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
     8a6:	2006      	movs	r0, #6
     8a8:	2100      	movs	r1, #0

}
     8aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
     8ae:	f002 bc4d 	b.w	314c <MSS_GPIO_set_output>
     8b2:	bf00      	nop

000008b4 <trigger_solenoid_activate>:
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
}

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
     8b4:	b510      	push	{r4, lr}
     8b6:	4604      	mov	r4, r0

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
     8b8:	2001      	movs	r0, #1
     8ba:	4601      	mov	r1, r0
     8bc:	f002 fc46 	bl	314c <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
     8c0:	4620      	mov	r0, r4
     8c2:	f001 f987 	bl	1bd4 <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
     8c6:	2001      	movs	r0, #1
     8c8:	2100      	movs	r1, #0
     8ca:	f002 fc3f 	bl	314c <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
     8ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
}
     8d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
     8d6:	f001 b97d 	b.w	1bd4 <use_me_carefully_ms_delay_timer>
     8da:	bf00      	nop

000008dc <_fire_dart>:
}
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
     8dc:	b570      	push	{r4, r5, r6, lr}
	if ( ! g_live_fire_enabled) {
     8de:	f240 5450 	movw	r4, #1360	; 0x550
     8e2:	f2c2 0400 	movt	r4, #8192	; 0x2000
     8e6:	7823      	ldrb	r3, [r4, #0]
     8e8:	2b00      	cmp	r3, #0
     8ea:	d036      	beq.n	95a <_fire_dart+0x7e>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
		return;
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
	disp_update((void*)&g_disp_update_argument);
     8ec:	f240 6518 	movw	r5, #1560	; 0x618
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
		return;
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
     8f0:	f240 5140 	movw	r1, #1344	; 0x540
     8f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
     8f8:	2200      	movs	r2, #0
	disp_update((void*)&g_disp_update_argument);
     8fa:	f2c2 0500 	movt	r5, #8192	; 0x2000
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
		return;
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
     8fe:	718a      	strb	r2, [r1, #6]
	disp_update((void*)&g_disp_update_argument);
     900:	4628      	mov	r0, r5
     902:	f000 ffc5 	bl	1890 <disp_update>

	lights_set(LIGHTS_FIRING);
     906:	2003      	movs	r0, #3
     908:	f7ff feae 	bl	668 <lights_set>
	trigger_solenoid_activate(TRIGGER_DURATION);
     90c:	2064      	movs	r0, #100	; 0x64
     90e:	f7ff ffd1 	bl	8b4 <trigger_solenoid_activate>
    _reload_motion();
     912:	f7ff fe89 	bl	628 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
     916:	f240 5064 	movw	r0, #1380	; 0x564
     91a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     91e:	7806      	ldrb	r6, [r0, #0]
     920:	b126      	cbz	r6, 92c <_fire_dart+0x50>
    	disp_update(&g_disp_update_argument); //refresh power,mode,dist
    	g_disp_update_argument.last_state = &lcd_last_state;
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
     922:	2001      	movs	r0, #1
    }
}
     924:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    	disp_update(&g_disp_update_argument); //refresh power,mode,dist
    	g_disp_update_argument.last_state = &lcd_last_state;
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
     928:	f7ff be9e 	b.w	668 <lights_set>
    _reload_motion();

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
     92c:	4630      	mov	r0, r6
	trigger_solenoid_activate(TRIGGER_DURATION);
    _reload_motion();

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
     92e:	7026      	strb	r6, [r4, #0]
    	lights_set(LIGHTS_IDLE);
     930:	f7ff fe9a 	bl	668 <lights_set>
    	disp_init();
     934:	f001 f87a 	bl	1a2c <disp_init>
    	g_disp_update_argument.last_state = NULL;
    	disp_update(&g_disp_update_argument); //refresh power,mode,dist
     938:	4628      	mov	r0, r5
    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
    	disp_init();
    	g_disp_update_argument.last_state = NULL;
     93a:	606e      	str	r6, [r5, #4]
    	disp_update(&g_disp_update_argument); //refresh power,mode,dist
     93c:	f000 ffa8 	bl	1890 <disp_update>
    	g_disp_update_argument.last_state = &lcd_last_state;
     940:	f240 5354 	movw	r3, #1364	; 0x554
    	printf("Live-fire disabled.\r\n");
     944:	f64b 1088 	movw	r0, #47496	; 0xb988
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
    	disp_init();
    	g_disp_update_argument.last_state = NULL;
    	disp_update(&g_disp_update_argument); //refresh power,mode,dist
    	g_disp_update_argument.last_state = &lcd_last_state;
     948:	f2c2 0300 	movt	r3, #8192	; 0x2000
    	printf("Live-fire disabled.\r\n");
     94c:	f2c0 0000 	movt	r0, #0
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
    	disp_init();
    	g_disp_update_argument.last_state = NULL;
    	disp_update(&g_disp_update_argument); //refresh power,mode,dist
    	g_disp_update_argument.last_state = &lcd_last_state;
     950:	606b      	str	r3, [r5, #4]
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
    }
}
     952:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    	lights_set(LIGHTS_IDLE);
    	disp_init();
    	g_disp_update_argument.last_state = NULL;
    	disp_update(&g_disp_update_argument); //refresh power,mode,dist
    	g_disp_update_argument.last_state = &lcd_last_state;
    	printf("Live-fire disabled.\r\n");
     956:	f004 bb49 	b.w	4fec <puts>
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
     95a:	f64b 10a0 	movw	r0, #47520	; 0xb9a0
     95e:	f2c0 0000 	movt	r0, #0
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
    }
}
     962:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
     966:	f004 bb41 	b.w	4fec <puts>
     96a:	bf00      	nop
     96c:	0000      	lsls	r0, r0, #0
	...

00000970 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
     970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
     974:	f240 5a50 	movw	sl, #1360	; 0x550
     978:	f2c2 0a00 	movt	sl, #8192	; 0x2000
     97c:	f89a 3000 	ldrb.w	r3, [sl]

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
     980:	b093      	sub	sp, #76	; 0x4c
     982:	4604      	mov	r4, r0
     984:	460d      	mov	r5, r1
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
     986:	b143      	cbz	r3, 99a <do_automatic+0x2a>
     988:	7840      	ldrb	r0, [r0, #1]
     98a:	f010 0f08 	tst.w	r0, #8
     98e:	d004      	beq.n	99a <do_automatic+0x2a>
     990:	784a      	ldrb	r2, [r1, #1]
     992:	f002 0108 	and.w	r1, r2, #8
     996:	b2cf      	uxtb	r7, r1
     998:	b117      	cbz	r7, 9a0 <do_automatic+0x30>
    update_last_screen_state();
    //speaker_play(END_AUTO);

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
     99a:	b013      	add	sp, #76	; 0x4c
     99c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
        return;
    }
    /*lcd_state.target_mode = AUTO_MODE;*/

    printf("Beginning automated seek-and-destroy!\r\n");
     9a0:	f64b 10d8 	movw	r0, #47576	; 0xb9d8
     9a4:	f2c0 0000 	movt	r0, #0
     9a8:	f004 fb20 	bl	4fec <puts>
    lights_set(LIGHTS_AUTO_MODE);
     9ac:	2002      	movs	r0, #2
     9ae:	f7ff fe5b 	bl	668 <lights_set>
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
     9b2:	f240 5040 	movw	r0, #1344	; 0x540
     9b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
    disp_update((void*)&g_disp_update_argument);
     9ba:	f240 6118 	movw	r1, #1560	; 0x618
     9be:	f2c2 0100 	movt	r1, #8192	; 0x2000
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
     9c2:	9001      	str	r0, [sp, #4]

    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
     9c4:	f240 1204 	movw	r2, #260	; 0x104
    servo_do(Y_SET_NEUTRAL);
     9c8:	f240 1344 	movw	r3, #324	; 0x144

    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
     9cc:	f2c4 0205 	movt	r2, #16389	; 0x4005
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
    disp_update((void*)&g_disp_update_argument);
     9d0:	4608      	mov	r0, r1
    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
    servo_do(Y_SET_NEUTRAL);
     9d2:	f2c4 0305 	movt	r3, #16389	; 0x4005
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
    disp_update((void*)&g_disp_update_argument);
     9d6:	910e      	str	r1, [sp, #56]	; 0x38
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
     9d8:	9901      	ldr	r1, [sp, #4]

    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
     9da:	6017      	str	r7, [r2, #0]
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
     9dc:	f240 5b54 	movw	fp, #1364	; 0x554
    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
    servo_do(Y_SET_NEUTRAL);
     9e0:	601f      	str	r7, [r3, #0]
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
     9e2:	f240 585c 	movw	r8, #1372	; 0x55c
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
     9e6:	2301      	movs	r3, #1
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     9e8:	f240 5660 	movw	r6, #1376	; 0x560
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
     9ec:	f2c2 0800 	movt	r8, #8192	; 0x2000
     9f0:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
     9f4:	71cb      	strb	r3, [r1, #7]
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     9f6:	f2c2 0600 	movt	r6, #8192	; 0x2000
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
     9fa:	f8cb 8000 	str.w	r8, [fp]
    disp_update((void*)&g_disp_update_argument);
     9fe:	f000 ff47 	bl	1890 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     a02:	9a01      	ldr	r2, [sp, #4]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     a04:	f8d6 e000 	ldr.w	lr, [r6]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     a08:	e892 0003 	ldmia.w	r2, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     a0c:	ea4f 491e 	mov.w	r9, lr, lsr #16
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     a10:	e88b 0003 	stmia.w	fp, {r0, r1}
       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
        	X_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Left)) {
        	X_SCALE_PW -= scaling_modifier;
     a14:	f240 030c 	movw	r3, #12
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     a18:	4641      	mov	r1, r8
        }
        if (state->R && n64_pressed(C_Up)) {
        	Y_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Down)) {
        	Y_SCALE_PW -= scaling_modifier;
     a1a:	f240 0012 	movw	r0, #18
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     a1e:	f801 9f02 	strb.w	r9, [r1, #2]!
        }
        if (state->R && n64_pressed(C_Up)) {
        	Y_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Down)) {
        	Y_SCALE_PW -= scaling_modifier;
     a22:	f2c2 0000 	movt	r0, #8192	; 0x2000
       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
        	X_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Left)) {
        	X_SCALE_PW -= scaling_modifier;
     a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     a2a:	f644 1cf0 	movw	ip, #18928	; 0x49f0
     a2e:	9103      	str	r1, [sp, #12]
        }
        if (state->R && n64_pressed(C_Up)) {
        	Y_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Down)) {
        	Y_SCALE_PW -= scaling_modifier;
     a30:	9006      	str	r0, [sp, #24]
       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
        	X_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Left)) {
        	X_SCALE_PW -= scaling_modifier;
     a32:	9307      	str	r3, [sp, #28]
        }
        if (state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
     a34:	f240 020e 	movw	r2, #14
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
        	PIXY_X_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Left)) {
        	PIXY_X_DEADZONE -= 1;
     a38:	f240 0110 	movw	r1, #16
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_CENTER -= 1;
     a3c:	f240 0014 	movw	r0, #20
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
     a40:	f240 0316 	movw	r3, #22
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     a44:	f2c0 0c02 	movt	ip, #2
        }
        if (state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
     a48:	f2c2 0200 	movt	r2, #8192	; 0x2000
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
        	PIXY_X_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Left)) {
        	PIXY_X_DEADZONE -= 1;
     a4c:	f2c2 0100 	movt	r1, #8192	; 0x2000
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_CENTER -= 1;
     a50:	f2c2 0000 	movt	r0, #8192	; 0x2000
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
     a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		lcd_state.target_mode = MANUAL_MODE;
     a58:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     a5c:	f8cd c008 	str.w	ip, [sp, #8]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
     a60:	f8cb 8000 	str.w	r8, [fp]
    lasttrg=trg;
     a64:	f8a8 e000 	strh.w	lr, [r8]
        }
        if (state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
     a68:	9204      	str	r2, [sp, #16]
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
        	PIXY_X_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Left)) {
        	PIXY_X_DEADZONE -= 1;
     a6a:	9105      	str	r1, [sp, #20]
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_CENTER -= 1;
     a6c:	9008      	str	r0, [sp, #32]
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
     a6e:	9309      	str	r3, [sp, #36]	; 0x24
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     a70:	970c      	str	r7, [sp, #48]	; 0x30
     a72:	970d      	str	r7, [sp, #52]	; 0x34
     a74:	46e1      	mov	r9, ip
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		lcd_state.target_mode = MANUAL_MODE;
     a76:	46ba      	mov	sl, r7
    
    //speaker_play(BEGIN_AUTO);
    while (active) {

       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
     a78:	7863      	ldrb	r3, [r4, #1]
     a7a:	f013 0108 	ands.w	r1, r3, #8
     a7e:	d02f      	beq.n	ae0 <do_automatic+0x170>
     a80:	f013 0f80 	tst.w	r3, #128	; 0x80
     a84:	d008      	beq.n	a98 <do_automatic+0x128>
     a86:	f895 c001 	ldrb.w	ip, [r5, #1]
     a8a:	f01c 0f80 	tst.w	ip, #128	; 0x80
     a8e:	d103      	bne.n	a98 <do_automatic+0x128>
        	X_SCALE_PW += scaling_modifier;
     a90:	9f07      	ldr	r7, [sp, #28]
     a92:	8838      	ldrh	r0, [r7, #0]
     a94:	3014      	adds	r0, #20
     a96:	8038      	strh	r0, [r7, #0]
        }
        if (state->R && n64_pressed(C_Left)) {
     a98:	f013 0f40 	tst.w	r3, #64	; 0x40
     a9c:	d008      	beq.n	ab0 <do_automatic+0x140>
     a9e:	f895 e001 	ldrb.w	lr, [r5, #1]
     aa2:	f01e 0f40 	tst.w	lr, #64	; 0x40
     aa6:	d103      	bne.n	ab0 <do_automatic+0x140>
        	X_SCALE_PW -= scaling_modifier;
     aa8:	9807      	ldr	r0, [sp, #28]
     aaa:	8802      	ldrh	r2, [r0, #0]
     aac:	3a14      	subs	r2, #20
     aae:	8002      	strh	r2, [r0, #0]
        }
        if (state->R && n64_pressed(C_Up)) {
     ab0:	f013 0f10 	tst.w	r3, #16
     ab4:	d008      	beq.n	ac8 <do_automatic+0x158>
     ab6:	f895 c001 	ldrb.w	ip, [r5, #1]
     aba:	f01c 0f10 	tst.w	ip, #16
     abe:	d103      	bne.n	ac8 <do_automatic+0x158>
        	Y_SCALE_PW += scaling_modifier;
     ac0:	9f06      	ldr	r7, [sp, #24]
     ac2:	8838      	ldrh	r0, [r7, #0]
     ac4:	3014      	adds	r0, #20
     ac6:	8038      	strh	r0, [r7, #0]
        }
        if (state->R && n64_pressed(C_Down)) {
     ac8:	f013 0f20 	tst.w	r3, #32
     acc:	d008      	beq.n	ae0 <do_automatic+0x170>
     ace:	f895 e001 	ldrb.w	lr, [r5, #1]
     ad2:	f01e 0f20 	tst.w	lr, #32
     ad6:	d103      	bne.n	ae0 <do_automatic+0x170>
        	Y_SCALE_PW -= scaling_modifier;
     ad8:	9806      	ldr	r0, [sp, #24]
     ada:	8802      	ldrh	r2, [r0, #0]
     adc:	3a14      	subs	r2, #20
     ade:	8002      	strh	r2, [r0, #0]
        }
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
     ae0:	7822      	ldrb	r2, [r4, #0]
     ae2:	f012 0004 	ands.w	r0, r2, #4
     ae6:	d03b      	beq.n	b60 <do_automatic+0x1f0>
     ae8:	f013 0f80 	tst.w	r3, #128	; 0x80
     aec:	d00b      	beq.n	b06 <do_automatic+0x196>
     aee:	f895 c001 	ldrb.w	ip, [r5, #1]
     af2:	f01c 0f80 	tst.w	ip, #128	; 0x80
     af6:	d106      	bne.n	b06 <do_automatic+0x196>
        	PIXY_X_DEADZONE += 1;
     af8:	9f05      	ldr	r7, [sp, #20]
     afa:	f8b7 c000 	ldrh.w	ip, [r7]
     afe:	f10c 0e01 	add.w	lr, ip, #1
     b02:	f8a7 e000 	strh.w	lr, [r7]
        }
        if (state->Z && n64_pressed(C_Left)) {
     b06:	f013 0f40 	tst.w	r3, #64	; 0x40
     b0a:	d00b      	beq.n	b24 <do_automatic+0x1b4>
     b0c:	f895 e001 	ldrb.w	lr, [r5, #1]
     b10:	f01e 0f40 	tst.w	lr, #64	; 0x40
     b14:	d106      	bne.n	b24 <do_automatic+0x1b4>
        	PIXY_X_DEADZONE -= 1;
     b16:	9f05      	ldr	r7, [sp, #20]
     b18:	f8b7 e000 	ldrh.w	lr, [r7]
     b1c:	f10e 3cff 	add.w	ip, lr, #4294967295
     b20:	f8a7 c000 	strh.w	ip, [r7]
        }
        if (state->Z && n64_pressed(C_Up)) {
     b24:	f013 0f10 	tst.w	r3, #16
     b28:	d00b      	beq.n	b42 <do_automatic+0x1d2>
     b2a:	f895 c001 	ldrb.w	ip, [r5, #1]
     b2e:	f01c 0f10 	tst.w	ip, #16
     b32:	d106      	bne.n	b42 <do_automatic+0x1d2>
        	PIXY_Y_DEADZONE += 1;
     b34:	9f04      	ldr	r7, [sp, #16]
     b36:	f8b7 c000 	ldrh.w	ip, [r7]
     b3a:	f10c 0e01 	add.w	lr, ip, #1
     b3e:	f8a7 e000 	strh.w	lr, [r7]
        }
        if (state->Z && n64_pressed(C_Down)) {
     b42:	f013 0f20 	tst.w	r3, #32
     b46:	d00b      	beq.n	b60 <do_automatic+0x1f0>
     b48:	f895 e001 	ldrb.w	lr, [r5, #1]
     b4c:	f01e 0f20 	tst.w	lr, #32
        	PIXY_Y_DEADZONE -= 1;
     b50:	bf01      	itttt	eq
     b52:	9f04      	ldreq	r7, [sp, #16]
     b54:	f8b7 e000 	ldrheq.w	lr, [r7]
     b58:	f10e 3eff 	addeq.w	lr, lr, #4294967295
     b5c:	f8a7 e000 	strheq.w	lr, [r7]
		}
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
     b60:	b1f9      	cbz	r1, ba2 <do_automatic+0x232>
     b62:	b1f0      	cbz	r0, ba2 <do_automatic+0x232>
     b64:	f013 0f80 	tst.w	r3, #128	; 0x80
     b68:	f040 81ad 	bne.w	ec6 <do_automatic+0x556>
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
     b6c:	f013 0f40 	tst.w	r3, #64	; 0x40
     b70:	d008      	beq.n	b84 <do_automatic+0x214>
     b72:	f895 c001 	ldrb.w	ip, [r5, #1]
     b76:	f01c 0f40 	tst.w	ip, #64	; 0x40
     b7a:	d103      	bne.n	b84 <do_automatic+0x214>
        	PIXY_X_CENTER -= 1;
     b7c:	9f09      	ldr	r7, [sp, #36]	; 0x24
     b7e:	8839      	ldrh	r1, [r7, #0]
     b80:	1e48      	subs	r0, r1, #1
     b82:	8038      	strh	r0, [r7, #0]
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
     b84:	f013 0f10 	tst.w	r3, #16
     b88:	d008      	beq.n	b9c <do_automatic+0x22c>
     b8a:	f895 e001 	ldrb.w	lr, [r5, #1]
     b8e:	f01e 0f10 	tst.w	lr, #16
     b92:	d103      	bne.n	b9c <do_automatic+0x22c>
        	PIXY_Y_CENTER += 1;
     b94:	9808      	ldr	r0, [sp, #32]
     b96:	8801      	ldrh	r1, [r0, #0]
     b98:	1c4f      	adds	r7, r1, #1
     b9a:	8007      	strh	r7, [r0, #0]
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
     b9c:	f013 0f20 	tst.w	r3, #32
     ba0:	d150      	bne.n	c44 <do_automatic+0x2d4>
        	PIXY_Y_CENTER -= 1;
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
     ba2:	f012 0f08 	tst.w	r2, #8
     ba6:	d015      	beq.n	bd4 <do_automatic+0x264>
     ba8:	782a      	ldrb	r2, [r5, #0]
     baa:	f012 0f08 	tst.w	r2, #8
     bae:	d111      	bne.n	bd4 <do_automatic+0x264>
        	X_SCALE_PW = X_SCALE_PW_DEF;
     bb0:	9a07      	ldr	r2, [sp, #28]
     bb2:	f44f 70c8 	mov.w	r0, #400	; 0x190
     bb6:	8010      	strh	r0, [r2, #0]
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
     bb8:	9f06      	ldr	r7, [sp, #24]
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
     bba:	9b05      	ldr	r3, [sp, #20]
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
     bbc:	9804      	ldr	r0, [sp, #16]
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
        	X_SCALE_PW = X_SCALE_PW_DEF;
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
     bbe:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
     bc2:	f04f 0e12 	mov.w	lr, #18
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
     bc6:	f04f 0c10 	mov.w	ip, #16
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
        	X_SCALE_PW = X_SCALE_PW_DEF;
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
     bca:	8039      	strh	r1, [r7, #0]
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
     bcc:	f8a3 e000 	strh.w	lr, [r3]
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
     bd0:	f8a0 c000 	strh.w	ip, [r0]
        }

        if ( Pixy_get_target_location(&target) == -1 ) {
     bd4:	a811      	add	r0, sp, #68	; 0x44
     bd6:	f000 fceb 	bl	15b0 <Pixy_get_target_location>
     bda:	f1b0 3fff 	cmp.w	r0, #4294967295
     bde:	d13a      	bne.n	c56 <do_automatic+0x2e6>

        	// TODO use a defined value
        	//use_me_carefully_ms_delay_timer(5);
        	junk_frame_count++;
     be0:	f10a 0a01 	add.w	sl, sl, #1

        	if (junk_frame_count == 30) {
     be4:	f1ba 0f1e 	cmp.w	sl, #30
     be8:	d01f      	beq.n	c2a <do_automatic+0x2ba>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
     bea:	2701      	movs	r7, #1
        		servo_do(X_SET_NEUTRAL);
                servo_do(Y_SET_NEUTRAL);
        		active = 0;
        	}
        }
		lasttrg = trg;
     bec:	6831      	ldr	r1, [r6, #0]
     bee:	9803      	ldr	r0, [sp, #12]
     bf0:	0c0a      	lsrs	r2, r1, #16
     bf2:	7002      	strb	r2, [r0, #0]
     bf4:	f8a8 1000 	strh.w	r1, [r8]
        if (n64_pressed(B)) {
     bf8:	f894 e000 	ldrb.w	lr, [r4]
     bfc:	f01e 0f02 	tst.w	lr, #2
     c00:	d007      	beq.n	c12 <do_automatic+0x2a2>
     c02:	782b      	ldrb	r3, [r5, #0]
     c04:	f003 0c02 	and.w	ip, r3, #2
     c08:	fa5f f38c 	uxtb.w	r3, ip
     c0c:	2b00      	cmp	r3, #0
     c0e:	f000 810f 	beq.w	e30 <do_automatic+0x4c0>

            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
            lights_set(LIGHTS_IDLE);
        }

        *last_state = *state;
     c12:	4628      	mov	r0, r5
     c14:	4621      	mov	r1, r4
     c16:	2204      	movs	r2, #4
     c18:	f004 f844 	bl	4ca4 <memcpy>
        n64_get_state( state );
     c1c:	4620      	mov	r0, r4
     c1e:	f000 fcef 	bl	1600 <n64_get_state>
    lcd_last_state.target_pos = &lasttrg;
    disp_update((void*)&g_disp_update_argument);
    update_last_screen_state();
    
    //speaker_play(BEGIN_AUTO);
    while (active) {
     c22:	2f00      	cmp	r7, #0
     c24:	f47f af28 	bne.w	a78 <do_automatic+0x108>
     c28:	e134      	b.n	e94 <do_automatic+0x524>
        	junk_frame_count++;

        	if (junk_frame_count == 30) {
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
     c2a:	f644 10f0 	movw	r0, #18928	; 0x49f0
     c2e:	f2c0 0002 	movt	r0, #2
     c32:	f000 fd3f 	bl	16b4 <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
     c36:	f644 10f0 	movw	r0, #18928	; 0x49f0
     c3a:	f2c0 0002 	movt	r0, #2
     c3e:	f000 fd47 	bl	16d0 <set_y_servo_analog_pw>
     c42:	e7d2      	b.n	bea <do_automatic+0x27a>
        	PIXY_X_CENTER -= 1;
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
     c44:	786b      	ldrb	r3, [r5, #1]
     c46:	f013 0f20 	tst.w	r3, #32
     c4a:	d1aa      	bne.n	ba2 <do_automatic+0x232>
        	PIXY_Y_CENTER -= 1;
     c4c:	9808      	ldr	r0, [sp, #32]
     c4e:	8801      	ldrh	r1, [r0, #0]
     c50:	1e4f      	subs	r7, r1, #1
     c52:	8007      	strh	r7, [r0, #0]
     c54:	e7a5      	b.n	ba2 <do_automatic+0x232>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
     c56:	f64b 2000 	movw	r0, #47616	; 0xba00
     c5a:	f9bd 2046 	ldrsh.w	r2, [sp, #70]	; 0x46
     c5e:	f2c0 0000 	movt	r0, #0
     c62:	f9bd 1044 	ldrsh.w	r1, [sp, #68]	; 0x44
     c66:	f004 f953 	bl	4f10 <printf>
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
     c6a:	9f09      	ldr	r7, [sp, #36]	; 0x24
     c6c:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	; 0x44
     c70:	883a      	ldrh	r2, [r7, #0]
     c72:	4293      	cmp	r3, r2
     c74:	f280 80c8 	bge.w	e08 <do_automatic+0x498>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
     c78:	9807      	ldr	r0, [sp, #28]
     c7a:	1ad1      	subs	r1, r2, r3
     c7c:	8807      	ldrh	r7, [r0, #0]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
     c7e:	f64a 3a98 	movw	sl, #43928	; 0xab98
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
     c82:	fb07 fe01 	mul.w	lr, r7, r1
     c86:	f50e 3c16 	add.w	ip, lr, #153600	; 0x25800
     c8a:	f50c 60af 	add.w	r0, ip, #1400	; 0x578
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
     c8e:	f2c0 0a02 	movt	sl, #2
     c92:	4550      	cmp	r0, sl
     c94:	bf28      	it	cs
     c96:	4650      	movcs	r0, sl
     c98:	900b      	str	r0, [sp, #44]	; 0x2c
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
     c9a:	9f05      	ldr	r7, [sp, #20]
     c9c:	8839      	ldrh	r1, [r7, #0]
     c9e:	1a50      	subs	r0, r2, r1
     ca0:	4283      	cmp	r3, r0
     ca2:	dd03      	ble.n	cac <do_automatic+0x33c>
     ca4:	188a      	adds	r2, r1, r2
     ca6:	4293      	cmp	r3, r2
     ca8:	f2c0 8117 	blt.w	eda <do_automatic+0x56a>
     cac:	2000      	movs	r0, #0
     cae:	900d      	str	r0, [sp, #52]	; 0x34
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
     cb0:	4648      	mov	r0, r9
     cb2:	f002 ff77 	bl	3ba4 <__aeabi_ui2d>
     cb6:	a39c      	add	r3, pc, #624	; (adr r3, f28 <do_automatic+0x5b8>)
     cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
     cbc:	f002 ffe8 	bl	3c90 <__aeabi_dmul>
     cc0:	f003 f9f8 	bl	40b4 <__aeabi_d2uiz>
     cc4:	4682      	mov	sl, r0
     cc6:	980b      	ldr	r0, [sp, #44]	; 0x2c
     cc8:	f002 ff6c 	bl	3ba4 <__aeabi_ui2d>
     ccc:	a398      	add	r3, pc, #608	; (adr r3, f30 <do_automatic+0x5c0>)
     cce:	e9d3 2300 	ldrd	r2, r3, [r3]
     cd2:	f002 ffdd 	bl	3c90 <__aeabi_dmul>
     cd6:	f003 f9ed 	bl	40b4 <__aeabi_d2uiz>

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
     cda:	9f08      	ldr	r7, [sp, #32]
     cdc:	f9bd 3046 	ldrsh.w	r3, [sp, #70]	; 0x46
     ce0:	883a      	ldrh	r2, [r7, #0]
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
     ce2:	eb00 090a 	add.w	r9, r0, sl

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
     ce6:	4293      	cmp	r3, r2
     ce8:	da7b      	bge.n	de2 <do_automatic+0x472>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
     cea:	9f06      	ldr	r7, [sp, #24]
     cec:	1a99      	subs	r1, r3, r2
     cee:	8838      	ldrh	r0, [r7, #0]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
     cf0:	f64e 0c48 	movw	ip, #59464	; 0xe848
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
     cf4:	fb00 fa01 	mul.w	sl, r0, r1
     cf8:	f50a 3e0e 	add.w	lr, sl, #145408	; 0x23800
     cfc:	f50e 60c7 	add.w	r0, lr, #1592	; 0x638
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
     d00:	f2c0 0c01 	movt	ip, #1
     d04:	4560      	cmp	r0, ip
     d06:	bf38      	it	cc
     d08:	4660      	movcc	r0, ip
     d0a:	900a      	str	r0, [sp, #40]	; 0x28
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
     d0c:	9804      	ldr	r0, [sp, #16]
     d0e:	8801      	ldrh	r1, [r0, #0]
     d10:	1a57      	subs	r7, r2, r1
     d12:	42bb      	cmp	r3, r7
     d14:	dd03      	ble.n	d1e <do_automatic+0x3ae>
     d16:	188a      	adds	r2, r1, r2
     d18:	4293      	cmp	r3, r2
     d1a:	f2c0 80e9 	blt.w	ef0 <do_automatic+0x580>
     d1e:	f04f 0a00 	mov.w	sl, #0
     d22:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
		    	y_on_target++;
		    }
		    else {
		    	y_on_target = 0;
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
     d26:	9802      	ldr	r0, [sp, #8]
     d28:	f002 ff3c 	bl	3ba4 <__aeabi_ui2d>
     d2c:	a37e      	add	r3, pc, #504	; (adr r3, f28 <do_automatic+0x5b8>)
     d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
     d32:	f002 ffad 	bl	3c90 <__aeabi_dmul>
     d36:	f003 f9bd 	bl	40b4 <__aeabi_d2uiz>
     d3a:	4607      	mov	r7, r0
     d3c:	980a      	ldr	r0, [sp, #40]	; 0x28
     d3e:	f002 ff31 	bl	3ba4 <__aeabi_ui2d>
     d42:	a37b      	add	r3, pc, #492	; (adr r3, f30 <do_automatic+0x5c0>)
     d44:	e9d3 2300 	ldrd	r2, r3, [r3]
     d48:	f002 ffa2 	bl	3c90 <__aeabi_dmul>
     d4c:	f003 f9b2 	bl	40b4 <__aeabi_d2uiz>
     d50:	19c7      	adds	r7, r0, r7

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
     d52:	4648      	mov	r0, r9
		    	y_on_target++;
		    }
		    else {
		    	y_on_target = 0;
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
     d54:	9702      	str	r7, [sp, #8]

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
     d56:	f000 fcad 	bl	16b4 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
     d5a:	9802      	ldr	r0, [sp, #8]
     d5c:	f000 fcb8 	bl	16d0 <set_y_servo_analog_pw>

        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
     d60:	f8bd 0044 	ldrh.w	r0, [sp, #68]	; 0x44
     d64:	f000 fcca 	bl	16fc <disp_scale_x>
     d68:	7030      	strb	r0, [r6, #0]
        	trg.y = disp_scale_y(target.y);
     d6a:	f8bd 0046 	ldrh.w	r0, [sp, #70]	; 0x46
     d6e:	f000 fcd3 	bl	1718 <disp_scale_y>
     d72:	7070      	strb	r0, [r6, #1]
        	DBG("scaled x target value: %d, scaled y target value: %d", trg.x, trg.y);
        	//lcd_state.target_pos = &trg;
        	disp_update((void*)&g_disp_update_argument);
     d74:	f240 6018 	movw	r0, #1560	; 0x618
     d78:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d7c:	f000 fd88 	bl	1890 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     d80:	9f01      	ldr	r7, [sp, #4]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     d82:	6833      	ldr	r3, [r6, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     d84:	e897 0003 	ldmia.w	r7, {r0, r1}
     d88:	e88b 0003 	stmia.w	fp, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     d8c:	9803      	ldr	r0, [sp, #12]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     d8e:	f240 5740 	movw	r7, #1344	; 0x540
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     d92:	0c1a      	lsrs	r2, r3, #16
     d94:	7002      	strb	r2, [r0, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     d96:	f2c2 0700 	movt	r7, #8192	; 0x2000
    lcd_last_state.target_pos = &lasttrg;
     d9a:	f8cb 8000 	str.w	r8, [fp]
    lasttrg=trg;
     d9e:	f8a8 3000 	strh.w	r3, [r8]
        	update_last_screen_state();
            // spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
     da2:	f1ba 0f00 	cmp.w	sl, #0
     da6:	f43f af20 	beq.w	bea <do_automatic+0x27a>
        		printf("Target acquired, firing!\r\n");
     daa:	f64b 2030 	movw	r0, #47664	; 0xba30
        		lcd_state.target_mode = MANUAL_MODE;
     dae:	f04f 0a00 	mov.w	sl, #0
            // spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
     db2:	f2c0 0000 	movt	r0, #0
     db6:	f004 f919 	bl	4fec <puts>
        		lcd_state.target_mode = MANUAL_MODE;
     dba:	f887 a007 	strb.w	sl, [r7, #7]
        		_fire_dart();
     dbe:	f7ff fd8d 	bl	8dc <_fire_dart>
        		servo_do(X_SET_NEUTRAL);
     dc2:	f240 1304 	movw	r3, #260	; 0x104
                servo_do(Y_SET_NEUTRAL);
     dc6:	f240 1144 	movw	r1, #324	; 0x144
     dca:	f04f 0a00 	mov.w	sl, #0
        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		lcd_state.target_mode = MANUAL_MODE;
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
     dce:	f2c4 0305 	movt	r3, #16389	; 0x4005
                servo_do(Y_SET_NEUTRAL);
     dd2:	f2c4 0105 	movt	r1, #16389	; 0x4005
        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		lcd_state.target_mode = MANUAL_MODE;
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
     dd6:	f8c3 a000 	str.w	sl, [r3]
     dda:	4657      	mov	r7, sl
                servo_do(Y_SET_NEUTRAL);
     ddc:	f8c1 a000 	str.w	sl, [r1]
     de0:	e704      	b.n	bec <do_automatic+0x27c>
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
		    }
		    else if (target.y > PIXY_Y_CENTER) {
     de2:	dd93      	ble.n	d0c <do_automatic+0x39c>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
     de4:	9806      	ldr	r0, [sp, #24]
     de6:	1a99      	subs	r1, r3, r2
     de8:	8807      	ldrh	r7, [r0, #0]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
     dea:	f64a 3c98 	movw	ip, #43928	; 0xab98
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
		    }
		    else if (target.y > PIXY_Y_CENTER) {
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
     dee:	fb07 fa01 	mul.w	sl, r7, r1
     df2:	f50a 3e16 	add.w	lr, sl, #153600	; 0x25800
     df6:	f50e 60af 	add.w	r0, lr, #1400	; 0x578
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
     dfa:	f2c0 0c02 	movt	ip, #2
     dfe:	4560      	cmp	r0, ip
     e00:	bf28      	it	cs
     e02:	4660      	movcs	r0, ip
     e04:	900a      	str	r0, [sp, #40]	; 0x28
     e06:	e781      	b.n	d0c <do_automatic+0x39c>
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
		    }
		    else if (target.x > PIXY_X_CENTER) {
     e08:	f77f af47 	ble.w	c9a <do_automatic+0x32a>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
     e0c:	9f07      	ldr	r7, [sp, #28]
     e0e:	1ad1      	subs	r1, r2, r3
     e10:	8838      	ldrh	r0, [r7, #0]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
     e12:	f64e 0a48 	movw	sl, #59464	; 0xe848
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
		    }
		    else if (target.x > PIXY_X_CENTER) {
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
     e16:	fb00 fe01 	mul.w	lr, r0, r1
     e1a:	f50e 3c0e 	add.w	ip, lr, #145408	; 0x23800
     e1e:	f50c 67c7 	add.w	r7, ip, #1592	; 0x638
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
     e22:	f2c0 0a01 	movt	sl, #1
     e26:	4557      	cmp	r7, sl
     e28:	bf38      	it	cc
     e2a:	4657      	movcc	r7, sl
     e2c:	970b      	str	r7, [sp, #44]	; 0x2c
     e2e:	e734      	b.n	c9a <do_automatic+0x32a>
     e30:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
        	}
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
     e34:	f240 1104 	movw	r1, #260	; 0x104
            servo_do(Y_SET_NEUTRAL);
     e38:	f240 1044 	movw	r0, #324	; 0x144
        	}
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
     e3c:	f2c4 0105 	movt	r1, #16389	; 0x4005
            servo_do(Y_SET_NEUTRAL);
     e40:	f2c4 0005 	movt	r0, #16389	; 0x4005
        	}
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
     e44:	600b      	str	r3, [r1, #0]
            servo_do(Y_SET_NEUTRAL);
     e46:	6003      	str	r3, [r0, #0]
            g_live_fire_enabled = 0;
     e48:	f88a 3000 	strb.w	r3, [sl]

            disp_init();
     e4c:	9300      	str	r3, [sp, #0]
     e4e:	f000 fded 	bl	1a2c <disp_init>
            lcd_state.target_mode = MANUAL_MODE;
     e52:	9f00      	ldr	r7, [sp, #0]
     e54:	9b01      	ldr	r3, [sp, #4]
            g_disp_update_argument.last_state = NULL;
     e56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
            disp_update(&g_disp_update_argument); //refresh power,mode,dist
     e58:	f240 6018 	movw	r0, #1560	; 0x618
            servo_do(X_SET_NEUTRAL);
            servo_do(Y_SET_NEUTRAL);
            g_live_fire_enabled = 0;

            disp_init();
            lcd_state.target_mode = MANUAL_MODE;
     e5c:	71df      	strb	r7, [r3, #7]
            g_disp_update_argument.last_state = NULL;
     e5e:	6057      	str	r7, [r2, #4]
            disp_update(&g_disp_update_argument); //refresh power,mode,dist
     e60:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e64:	9700      	str	r7, [sp, #0]
     e66:	f000 fd13 	bl	1890 <disp_update>
            g_disp_update_argument.last_state = &lcd_last_state;
     e6a:	9f0e      	ldr	r7, [sp, #56]	; 0x38

            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
     e6c:	f64b 204c 	movw	r0, #47692	; 0xba4c
     e70:	f2c0 0000 	movt	r0, #0

            disp_init();
            lcd_state.target_mode = MANUAL_MODE;
            g_disp_update_argument.last_state = NULL;
            disp_update(&g_disp_update_argument); //refresh power,mode,dist
            g_disp_update_argument.last_state = &lcd_last_state;
     e74:	f8c7 b004 	str.w	fp, [r7, #4]

            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
     e78:	f004 f8b8 	bl	4fec <puts>
            lights_set(LIGHTS_IDLE);
     e7c:	9900      	ldr	r1, [sp, #0]
     e7e:	4608      	mov	r0, r1
     e80:	f7ff fbf2 	bl	668 <lights_set>
        }

        *last_state = *state;
     e84:	4628      	mov	r0, r5
     e86:	4621      	mov	r1, r4
     e88:	2204      	movs	r2, #4
     e8a:	f003 ff0b 	bl	4ca4 <memcpy>
        n64_get_state( state );
     e8e:	4620      	mov	r0, r4
     e90:	f000 fbb6 	bl	1600 <n64_get_state>
    }
    lcd_state.target_mode = MANUAL_MODE;
     e94:	9901      	ldr	r1, [sp, #4]
     e96:	2200      	movs	r2, #0
    lcd_last_state.target_pos = &trg;//stop updates of target while in manual
    disp_update((void*)&g_disp_update_argument);
     e98:	f240 6018 	movw	r0, #1560	; 0x618
        }

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
     e9c:	71ca      	strb	r2, [r1, #7]
    lcd_last_state.target_pos = &trg;//stop updates of target while in manual
    disp_update((void*)&g_disp_update_argument);
     e9e:	f2c2 0000 	movt	r0, #8192	; 0x2000

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
    lcd_last_state.target_pos = &trg;//stop updates of target while in manual
     ea2:	f8cb 6000 	str.w	r6, [fp]
    disp_update((void*)&g_disp_update_argument);
     ea6:	f000 fcf3 	bl	1890 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     eaa:	9b01      	ldr	r3, [sp, #4]
     eac:	e893 0003 	ldmia.w	r3, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     eb0:	6833      	ldr	r3, [r6, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     eb2:	e88b 0003 	stmia.w	fp, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     eb6:	0c1a      	lsrs	r2, r3, #16
     eb8:	f888 2002 	strb.w	r2, [r8, #2]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
     ebc:	f8cb 8000 	str.w	r8, [fp]
    lasttrg=trg;
     ec0:	f8a8 3000 	strh.w	r3, [r8]
     ec4:	e569      	b.n	99a <do_automatic+0x2a>
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
		}
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
     ec6:	786f      	ldrb	r7, [r5, #1]
     ec8:	f017 0f80 	tst.w	r7, #128	; 0x80
     ecc:	f47f ae4e 	bne.w	b6c <do_automatic+0x1fc>
        	PIXY_X_CENTER += 1;
     ed0:	9809      	ldr	r0, [sp, #36]	; 0x24
     ed2:	8807      	ldrh	r7, [r0, #0]
     ed4:	1c79      	adds	r1, r7, #1
     ed6:	8001      	strh	r1, [r0, #0]
     ed8:	e648      	b.n	b6c <do_automatic+0x1fc>
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
     eda:	990d      	ldr	r1, [sp, #52]	; 0x34
		    	printf("X on target!\r\n");
     edc:	f64b 2010 	movw	r0, #47632	; 0xba10
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
     ee0:	1c4f      	adds	r7, r1, #1
     ee2:	b2fb      	uxtb	r3, r7
		    	printf("X on target!\r\n");
     ee4:	f2c0 0000 	movt	r0, #0
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
     ee8:	930d      	str	r3, [sp, #52]	; 0x34
		    	printf("X on target!\r\n");
     eea:	f004 f87f 	bl	4fec <puts>
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
     eee:	e6df      	b.n	cb0 <do_automatic+0x340>
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
     ef0:	f64b 2020 	movw	r0, #47648	; 0xba20
     ef4:	f2c0 0000 	movt	r0, #0
     ef8:	f004 f878 	bl	4fec <puts>
		    	y_on_target++;
     efc:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
     f00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
     f02:	f10c 0a01 	add.w	sl, ip, #1
     f06:	fa5f f18a 	uxtb.w	r1, sl
     f0a:	290a      	cmp	r1, #10
     f0c:	bf94      	ite	ls
     f0e:	f04f 0a00 	movls.w	sl, #0
     f12:	f04f 0a01 	movhi.w	sl, #1
     f16:	910c      	str	r1, [sp, #48]	; 0x30
     f18:	2b0a      	cmp	r3, #10
     f1a:	bf94      	ite	ls
     f1c:	f04f 0a00 	movls.w	sl, #0
     f20:	f00a 0a01 	andhi.w	sl, sl, #1
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
     f24:	e6ff      	b.n	d26 <do_automatic+0x3b6>
     f26:	bf00      	nop
     f28:	33333333 	.word	0x33333333
     f2c:	3feb3333 	.word	0x3feb3333
     f30:	33333333 	.word	0x33333333
     f34:	3fc33333 	.word	0x3fc33333

00000f38 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
     f38:	b510      	push	{r4, lr}
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
     f3a:	f240 5250 	movw	r2, #1360	; 0x550
     f3e:	f2c2 0200 	movt	r2, #8192	; 0x2000
     f42:	7813      	ldrb	r3, [r2, #0]
     f44:	b143      	cbz	r3, f58 <do_solenoid+0x20>
     f46:	f890 c000 	ldrb.w	ip, [r0]
     f4a:	f01c 0f04 	tst.w	ip, #4
     f4e:	d003      	beq.n	f58 <do_solenoid+0x20>
     f50:	7808      	ldrb	r0, [r1, #0]
     f52:	f010 0f04 	tst.w	r0, #4
     f56:	d000      	beq.n	f5a <do_solenoid+0x22>
     f58:	bd10      	pop	{r4, pc}
        printf("Z pressed, activating trigger solenoid\r\n");
     f5a:	f64b 2080 	movw	r0, #47744	; 0xba80
     f5e:	f2c0 0000 	movt	r0, #0
     f62:	f004 f843 	bl	4fec <puts>
            milliseconds -= increment;
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
        }
    }
    */
}
     f66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
        printf("Z pressed, activating trigger solenoid\r\n");
		_fire_dart();
     f6a:	f7ff bcb7 	b.w	8dc <_fire_dart>
     f6e:	bf00      	nop

00000f70 <trigger_solenoid_pin_init>:
#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
     f70:	2001      	movs	r0, #1
     f72:	2105      	movs	r1, #5
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
     f74:	b510      	push	{r4, lr}
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
     f76:	f002 f8cb 	bl	3110 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
     f7a:	2001      	movs	r0, #1
     f7c:	2100      	movs	r1, #0
}
     f7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
     f82:	f002 b8e3 	b.w	314c <MSS_GPIO_set_output>
     f86:	bf00      	nop

00000f88 <main>:
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;
static circle_t lasttrg;

int main() {
     f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     f8c:	b082      	sub	sp, #8

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
     f8e:	f002 f889 	bl	30a4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
     f92:	2000      	movs	r0, #0
     f94:	2105      	movs	r1, #5
     f96:	f002 f8bb 	bl	3110 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
     f9a:	2000      	movs	r0, #0
     f9c:	4601      	mov	r1, r0
     f9e:	f002 f8d5 	bl	314c <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
     fa2:	f7ff ffe5 	bl	f70 <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
     fa6:	f000 fb35 	bl	1614 <n64_reset>
    n64_enable();
     faa:	f000 fb3b 	bl	1624 <n64_enable>

    n64_get_state(&last_buttons);
     fae:	4668      	mov	r0, sp
     fb0:	f000 fb26 	bl	1600 <n64_get_state>
    //_reload_motion();

    /*
     * Lights initialization
     */
    lights_init();
     fb4:	f7ff fc62 	bl	87c <lights_init>
    lights_set(LIGHTS_IDLE);
     fb8:	2000      	movs	r0, #0
     fba:	f7ff fb55 	bl	668 <lights_set>

    /*
     * Pixy initalization
     */
    Pixy_init();
     fbe:	f000 f9ad 	bl	131c <Pixy_init>
    //speaker_init();

    /*
    * Initialize the lcd screen
    */
    lcd_init();
     fc2:	f7ff fa6d 	bl	4a0 <lcd_init>

    /*
     * Top-level control loop
     */
    printf("A.N.T.S. 3000, ready for action!\r\n");
     fc6:	f64b 20a8 	movw	r0, #47784	; 0xbaa8
     fca:	f2c0 0000 	movt	r0, #0
     fce:	f004 f80d 	bl	4fec <puts>
     fd2:	f240 585c 	movw	r8, #1372	; 0x55c
     fd6:	f2c2 0800 	movt	r8, #8192	; 0x2000
     fda:	f240 5740 	movw	r7, #1344	; 0x540
     fde:	f240 5654 	movw	r6, #1364	; 0x554
     fe2:	f240 5a60 	movw	sl, #1376	; 0x560
     fe6:	f2c2 0700 	movt	r7, #8192	; 0x2000
     fea:	f2c2 0600 	movt	r6, #8192	; 0x2000
     fee:	f2c2 0a00 	movt	sl, #8192	; 0x2000
     ff2:	ac01      	add	r4, sp, #4
     ff4:	f108 0902 	add.w	r9, r8, #2
    while (1) {

        n64_get_state( &n64_buttons );
     ff8:	4620      	mov	r0, r4
     ffa:	f000 fb01 	bl	1600 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
     ffe:	4620      	mov	r0, r4
    1000:	4669      	mov	r1, sp
    1002:	f7ff fbcf 	bl	7a4 <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
    1006:	4620      	mov	r0, r4
    1008:	4669      	mov	r1, sp
    100a:	f7ff ff95 	bl	f38 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
    100e:	4620      	mov	r0, r4
    1010:	4669      	mov	r1, sp
    1012:	f7ff fa85 	bl	520 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
    1016:	4620      	mov	r0, r4
    1018:	4669      	mov	r1, sp
    101a:	f7ff fca9 	bl	970 <do_automatic>

        do_manual_reload( &n64_buttons, &last_buttons );
    101e:	4669      	mov	r1, sp
    1020:	4620      	mov	r0, r4
    1022:	f7ff fb47 	bl	6b4 <do_manual_reload>

        lcd_state.distance = get_distance();
    1026:	f000 fad7 	bl	15d8 <get_distance>
    102a:	f003 fb11 	bl	4650 <__aeabi_f2uiz>
    102e:	80b8      	strh	r0, [r7, #4]
        disp_update(&g_disp_update_argument);
    1030:	f240 6018 	movw	r0, #1560	; 0x618
    1034:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1038:	f000 fc2a 	bl	1890 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    103c:	e897 0003 	ldmia.w	r7, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
    1040:	f8da 3000 	ldr.w	r3, [sl]

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
    1044:	9a01      	ldr	r2, [sp, #4]
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
    1046:	0c1d      	lsrs	r5, r3, #16
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    1048:	e886 0003 	stmia.w	r6, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
    104c:	f889 5000 	strb.w	r5, [r9]

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
    1050:	9200      	str	r2, [sp, #0]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    1052:	f8c6 8000 	str.w	r8, [r6]
    lasttrg=trg;
    1056:	f8a8 3000 	strh.w	r3, [r8]
    105a:	e7cd      	b.n	ff8 <main+0x70>

0000105c <LCD_drawCircle>:
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
    105c:	b510      	push	{r4, lr}
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    105e:	f240 6428 	movw	r4, #1576	; 0x628
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
    1062:	b086      	sub	sp, #24
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1064:	f2c2 0400 	movt	r4, #8192	; 0x2000
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
    1068:	f88d 3000 	strb.w	r3, [sp]
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
    106c:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
    106e:	f88d 000c 	strb.w	r0, [sp, #12]
		uint8_t message4[] = {y};
    1072:	f88d 1008 	strb.w	r1, [sp, #8]
		uint8_t message5[] = {rad};
    1076:	f88d 2004 	strb.w	r2, [sp, #4]
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    107a:	a905      	add	r1, sp, #20
    107c:	2201      	movs	r2, #1
    107e:	4620      	mov	r0, r4
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
    1080:	f88d 3014 	strb.w	r3, [sp, #20]
		uint8_t message2[] = {0x03};
    1084:	2303      	movs	r3, #3
    1086:	f88d 3010 	strb.w	r3, [sp, #16]
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    108a:	f001 f817 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    108e:	4620      	mov	r0, r4
    1090:	a904      	add	r1, sp, #16
    1092:	2201      	movs	r2, #1
    1094:	f001 f812 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1098:	4620      	mov	r0, r4
    109a:	a903      	add	r1, sp, #12
    109c:	2201      	movs	r2, #1
    109e:	f001 f80d 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    10a2:	4620      	mov	r0, r4
    10a4:	a902      	add	r1, sp, #8
    10a6:	2201      	movs	r2, #1
    10a8:	f001 f808 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    10ac:	4620      	mov	r0, r4
    10ae:	a901      	add	r1, sp, #4
    10b0:	2201      	movs	r2, #1
    10b2:	f001 f803 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    10b6:	4620      	mov	r0, r4
    10b8:	4669      	mov	r1, sp
    10ba:	2201      	movs	r2, #1
    10bc:	f000 fffe 	bl	20bc <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
    10c0:	b006      	add	sp, #24
    10c2:	bd10      	pop	{r4, pc}

000010c4 <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
    10c4:	b510      	push	{r4, lr}
    10c6:	b088      	sub	sp, #32
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
    10c8:	f88d 3008 	strb.w	r3, [sp, #8]
	void LCD_drawLine(x1, y1, x2, y2, set)
	{
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
    10cc:	237c      	movs	r3, #124	; 0x7c
    10ce:	f88d 301c 	strb.w	r3, [sp, #28]
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    10d2:	f240 6428 	movw	r4, #1576	; 0x628
	{
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
    10d6:	230c      	movs	r3, #12
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    10d8:	f2c2 0400 	movt	r4, #8192	; 0x2000
	{
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
    10dc:	f88d 3018 	strb.w	r3, [sp, #24]
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
    10e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
		uint8_t message3[] = {x1};
    10e2:	f88d 0014 	strb.w	r0, [sp, #20]
		uint8_t message4[] = {y1};
    10e6:	f88d 1010 	strb.w	r1, [sp, #16]
		uint8_t message5[] = {x2};
    10ea:	f88d 200c 	strb.w	r2, [sp, #12]
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    10ee:	a907      	add	r1, sp, #28
    10f0:	2201      	movs	r2, #1
    10f2:	4620      	mov	r0, r4
		uint8_t message2[] = {0x0C};
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
    10f4:	f88d 3004 	strb.w	r3, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    10f8:	f000 ffe0 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    10fc:	4620      	mov	r0, r4
    10fe:	a906      	add	r1, sp, #24
    1100:	2201      	movs	r2, #1
    1102:	f000 ffdb 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1106:	4620      	mov	r0, r4
    1108:	a905      	add	r1, sp, #20
    110a:	2201      	movs	r2, #1
    110c:	f000 ffd6 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    1110:	4620      	mov	r0, r4
    1112:	a904      	add	r1, sp, #16
    1114:	2201      	movs	r2, #1
    1116:	f000 ffd1 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    111a:	4620      	mov	r0, r4
    111c:	a903      	add	r1, sp, #12
    111e:	2201      	movs	r2, #1
    1120:	f000 ffcc 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    1124:	4620      	mov	r0, r4
    1126:	a902      	add	r1, sp, #8
    1128:	2201      	movs	r2, #1
    112a:	f000 ffc7 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
    112e:	4620      	mov	r0, r4
    1130:	a901      	add	r1, sp, #4
    1132:	2201      	movs	r2, #1
    1134:	f000 ffc2 	bl	20bc <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
    1138:	b008      	add	sp, #32
    113a:	bd10      	pop	{r4, pc}

0000113c <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
    113c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1140:	b088      	sub	sp, #32
    1142:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    1144:	4616      	mov	r6, r2
    1146:	4607      	mov	r7, r0
    1148:	460d      	mov	r5, r1
    114a:	4698      	mov	r8, r3
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
    114c:	b9dc      	cbnz	r4, 1186 <LCD_drawBox+0x4a>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
    114e:	4602      	mov	r2, r0
    1150:	9400      	str	r4, [sp, #0]
    1152:	f7ff ffb7 	bl	10c4 <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
    1156:	4638      	mov	r0, r7
    1158:	4629      	mov	r1, r5
    115a:	4632      	mov	r2, r6
    115c:	462b      	mov	r3, r5
    115e:	9400      	str	r4, [sp, #0]
    1160:	f7ff ffb0 	bl	10c4 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
    1164:	4638      	mov	r0, r7
    1166:	4641      	mov	r1, r8
    1168:	4632      	mov	r2, r6
    116a:	4643      	mov	r3, r8
    116c:	9400      	str	r4, [sp, #0]
    116e:	f7ff ffa9 	bl	10c4 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
    1172:	4630      	mov	r0, r6
    1174:	4629      	mov	r1, r5
    1176:	4643      	mov	r3, r8
    1178:	4632      	mov	r2, r6
    117a:	9400      	str	r4, [sp, #0]
    117c:	f7ff ffa2 	bl	10c4 <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
    1180:	b008      	add	sp, #32
    1182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	{
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
			uint8_t message[] = {0x7C};
    1186:	237c      	movs	r3, #124	; 0x7c
			uint8_t message3[] = {x1};
			uint8_t message4[] = {y1};
			uint8_t message5[] = {x2};
			uint8_t message6[] = {y2};
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1188:	f240 6028 	movw	r0, #1576	; 0x628
    118c:	a907      	add	r1, sp, #28
    118e:	2201      	movs	r2, #1
	{
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
			uint8_t message[] = {0x7C};
    1190:	f88d 301c 	strb.w	r3, [sp, #28]
			uint8_t message3[] = {x1};
			uint8_t message4[] = {y1};
			uint8_t message5[] = {x2};
			uint8_t message6[] = {y2};
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1194:	f2c2 0000 	movt	r0, #8192	; 0x2000
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
			uint8_t message[] = {0x7C};
			uint8_t message2[] = {0x0F};
    1198:	230f      	movs	r3, #15
    119a:	f88d 3018 	strb.w	r3, [sp, #24]
			uint8_t message3[] = {x1};
    119e:	f88d 7014 	strb.w	r7, [sp, #20]
			uint8_t message4[] = {y1};
    11a2:	f88d 5010 	strb.w	r5, [sp, #16]
			uint8_t message5[] = {x2};
    11a6:	f88d 600c 	strb.w	r6, [sp, #12]
			uint8_t message6[] = {y2};
    11aa:	f88d 8008 	strb.w	r8, [sp, #8]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    11ae:	f000 ff85 	bl	20bc <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    11b2:	f240 6028 	movw	r0, #1576	; 0x628
    11b6:	a906      	add	r1, sp, #24
    11b8:	2201      	movs	r2, #1
    11ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11be:	f000 ff7d 	bl	20bc <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    11c2:	f240 6028 	movw	r0, #1576	; 0x628
    11c6:	a905      	add	r1, sp, #20
    11c8:	2201      	movs	r2, #1
    11ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11ce:	f000 ff75 	bl	20bc <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    11d2:	f240 6028 	movw	r0, #1576	; 0x628
    11d6:	a904      	add	r1, sp, #16
    11d8:	2201      	movs	r2, #1
    11da:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11de:	f000 ff6d 	bl	20bc <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    11e2:	f240 6028 	movw	r0, #1576	; 0x628
    11e6:	a903      	add	r1, sp, #12
    11e8:	2201      	movs	r2, #1
    11ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11ee:	f000 ff65 	bl	20bc <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    11f2:	f240 6028 	movw	r0, #1576	; 0x628
    11f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11fa:	a902      	add	r1, sp, #8
    11fc:	2201      	movs	r2, #1
    11fe:	f000 ff5d 	bl	20bc <MSS_UART_polled_tx>
    1202:	e7bd      	b.n	1180 <LCD_drawBox+0x44>

00001204 <LCD_setY>:
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
    1204:	b510      	push	{r4, lr}
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x19};
		uint8_t message3[] = {posY};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1206:	f240 6428 	movw	r4, #1576	; 0x628
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
    120a:	b084      	sub	sp, #16
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x19};
		uint8_t message3[] = {posY};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    120c:	f2c2 0400 	movt	r4, #8192	; 0x2000
 	}

	void LCD_setY(posY)
	{
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
    1210:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x19};
		uint8_t message3[] = {posY};
    1212:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1216:	a903      	add	r1, sp, #12
    1218:	2201      	movs	r2, #1
    121a:	4620      	mov	r0, r4
 	}

	void LCD_setY(posY)
	{
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
    121c:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x19};
    1220:	2319      	movs	r3, #25
    1222:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posY};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1226:	f000 ff49 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    122a:	4620      	mov	r0, r4
    122c:	a902      	add	r1, sp, #8
    122e:	2201      	movs	r2, #1
    1230:	f000 ff44 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1234:	4620      	mov	r0, r4
    1236:	a901      	add	r1, sp, #4
    1238:	2201      	movs	r2, #1
    123a:	f000 ff3f 	bl	20bc <MSS_UART_polled_tx>
	}
    123e:	b004      	add	sp, #16
    1240:	bd10      	pop	{r4, pc}
    1242:	bf00      	nop

00001244 <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
    1244:	b510      	push	{r4, lr}
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x18};
		uint8_t message3[] = {posX};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1246:	f240 6428 	movw	r4, #1576	; 0x628
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
    124a:	b084      	sub	sp, #16
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x18};
		uint8_t message3[] = {posX};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    124c:	f2c2 0400 	movt	r4, #8192	; 0x2000
	*/	
 	void LCD_setX(posX)
 	{
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
    1250:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x18};
		uint8_t message3[] = {posX};
    1252:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1256:	a903      	add	r1, sp, #12
    1258:	2201      	movs	r2, #1
    125a:	4620      	mov	r0, r4
	*/	
 	void LCD_setX(posX)
 	{
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
    125c:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x18};
    1260:	2318      	movs	r3, #24
    1262:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posX};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1266:	f000 ff29 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    126a:	4620      	mov	r0, r4
    126c:	a902      	add	r1, sp, #8
    126e:	2201      	movs	r2, #1
    1270:	f000 ff24 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1274:	4620      	mov	r0, r4
    1276:	a901      	add	r1, sp, #4
    1278:	2201      	movs	r2, #1
    127a:	f000 ff1f 	bl	20bc <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
    127e:	b004      	add	sp, #16
    1280:	bd10      	pop	{r4, pc}
    1282:	bf00      	nop

00001284 <LCD_setPos>:
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
    1284:	b510      	push	{r4, lr}
    1286:	460c      	mov	r4, r1
		LCD_setX(posX);
    1288:	f7ff ffdc 	bl	1244 <LCD_setX>
		LCD_setY(posY);
    128c:	4620      	mov	r0, r4
	}
    128e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
		LCD_setX(posX);
		LCD_setY(posY);
    1292:	f7ff bfb7 	b.w	1204 <LCD_setY>
    1296:	bf00      	nop

00001298 <LCD_toggleReverseMode>:
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
	}
	
    void LCD_toggleReverseMode()
    {
    1298:	b510      	push	{r4, lr}
    	//Everything that was black is now white and vise versa
    	uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x12};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    129a:	f240 6428 	movw	r4, #1576	; 0x628
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
	}
	
    void LCD_toggleReverseMode()
    {
    129e:	b082      	sub	sp, #8
    	//Everything that was black is now white and vise versa
    	uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x12};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    12a0:	f2c2 0400 	movt	r4, #8192	; 0x2000
	}
	
    void LCD_toggleReverseMode()
    {
    	//Everything that was black is now white and vise versa
    	uint8_t message[] = {0x7C};
    12a4:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x12};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    12a6:	a901      	add	r1, sp, #4
    12a8:	2201      	movs	r2, #1
    12aa:	4620      	mov	r0, r4
	}
	
    void LCD_toggleReverseMode()
    {
    	//Everything that was black is now white and vise versa
    	uint8_t message[] = {0x7C};
    12ac:	f88d 3004 	strb.w	r3, [sp, #4]
		uint8_t message2[] = {0x12};
    12b0:	2312      	movs	r3, #18
    12b2:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    12b6:	f000 ff01 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    12ba:	4620      	mov	r0, r4
    12bc:	4669      	mov	r1, sp
    12be:	2201      	movs	r2, #1
    12c0:	f000 fefc 	bl	20bc <MSS_UART_polled_tx>
    }
    12c4:	b002      	add	sp, #8
    12c6:	bd10      	pop	{r4, pc}

000012c8 <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
    12c8:	b510      	push	{r4, lr}
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x00};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    12ca:	f240 6428 	movw	r4, #1576	; 0x628
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
    12ce:	b082      	sub	sp, #8
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x00};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    12d0:	f2c2 0400 	movt	r4, #8192	; 0x2000
	}
	
	void LCD_clearScreen()
	{
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
    12d4:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x00};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    12d6:	a901      	add	r1, sp, #4
    12d8:	2201      	movs	r2, #1
    12da:	4620      	mov	r0, r4
	}
	
	void LCD_clearScreen()
	{
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
    12dc:	f88d 3004 	strb.w	r3, [sp, #4]
		uint8_t message2[] = {0x00};
    12e0:	2300      	movs	r3, #0
    12e2:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    12e6:	f000 fee9 	bl	20bc <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    12ea:	4620      	mov	r0, r4
    12ec:	4669      	mov	r1, sp
    12ee:	2201      	movs	r2, #1
    12f0:	f000 fee4 	bl	20bc <MSS_UART_polled_tx>
	}
    12f4:	b002      	add	sp, #8
    12f6:	bd10      	pop	{r4, pc}

000012f8 <LCD_printStr>:
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
	
	void LCD_printStr(char Str[78])
	{
    12f8:	4601      	mov	r1, r0
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
    12fa:	f240 6028 	movw	r0, #1576	; 0x628
    12fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1302:	f000 bf4d 	b.w	21a0 <MSS_UART_polled_tx_string>
    1306:	bf00      	nop

00001308 <LCD_init>:
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
		MSS_UART_init(
    1308:	f240 6028 	movw	r0, #1576	; 0x628
    130c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1310:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
    1314:	2203      	movs	r2, #3
    1316:	f000 bdcf 	b.w	1eb8 <MSS_UART_init>
    131a:	bf00      	nop

0000131c <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    131c:	b510      	push	{r4, lr}
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
    131e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    1322:	b082      	sub	sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
    1324:	f003 f9e4 	bl	46f0 <malloc>

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
    1328:	f240 6478 	movw	r4, #1656	; 0x678
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
    132c:	f240 6320 	movw	r3, #1568	; 0x620
    1330:	f2c2 0300 	movt	r3, #8192	; 0x2000

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
    1334:	f2c2 0400 	movt	r4, #8192	; 0x2000
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
    1338:	6018      	str	r0, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
    133a:	4620      	mov	r0, r4
    133c:	f001 f92e 	bl	259c <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
    1340:	2100      	movs	r1, #0
    1342:	4620      	mov	r0, r4
    1344:	460a      	mov	r2, r1
    1346:	2408      	movs	r4, #8
    1348:	2307      	movs	r3, #7
    134a:	9400      	str	r4, [sp, #0]
    134c:	f001 fa70 	bl	2830 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
    1350:	b002      	add	sp, #8
    1352:	bd10      	pop	{r4, pc}

00001354 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
    1354:	b538      	push	{r3, r4, r5, lr}

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1356:	f240 6478 	movw	r4, #1656	; 0x678
    135a:	f2c2 0400 	movt	r4, #8192	; 0x2000
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
    135e:	4605      	mov	r5, r0

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1360:	2100      	movs	r1, #0
    1362:	4620      	mov	r0, r4
    1364:	f001 faf4 	bl	2950 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
    1368:	4629      	mov	r1, r5
    136a:	4620      	mov	r0, r4
    136c:	f001 fbbc 	bl	2ae8 <MSS_SPI_transfer_frame>
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1370:	2100      	movs	r1, #0
uint8_t getByte(uint8_t out) {

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
    1372:	4605      	mov	r5, r0
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1374:	4620      	mov	r0, r4
    1376:	f001 fb6f 	bl	2a58 <MSS_SPI_clear_slave_select>

    return in_rx;
}
    137a:	b2e8      	uxtb	r0, r5
    137c:	bd38      	pop	{r3, r4, r5, pc}
    137e:	bf00      	nop

00001380 <getWord>:

uint16_t getWord() {
    1380:	b538      	push	{r3, r4, r5, lr}
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
    1382:	f240 5466 	movw	r4, #1382	; 0x566
    1386:	f2c2 0400 	movt	r4, #8192	; 0x2000
    138a:	7825      	ldrb	r5, [r4, #0]
    138c:	b30d      	cbz	r5, 13d2 <getWord+0x52>
        w = getByte(PIXY_SYNC_BYTE_DATA);
    138e:	205b      	movs	r0, #91	; 0x5b
    1390:	f7ff ffe0 	bl	1354 <getByte>
        cout = g_outBuf[g_outReadIndex++];
    1394:	f240 5365 	movw	r3, #1381	; 0x565
    1398:	f2c2 0300 	movt	r3, #8192	; 0x2000
    139c:	f893 c000 	ldrb.w	ip, [r3]
        g_outLen--;
    13a0:	7825      	ldrb	r5, [r4, #0]
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
    13a2:	f10c 0101 	add.w	r1, ip, #1
    13a6:	b2c9      	uxtb	r1, r1
    13a8:	f240 526c 	movw	r2, #1388	; 0x56c
        g_outLen--;
    13ac:	f105 3eff 	add.w	lr, r5, #4294967295
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
    13b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
    13b4:	2940      	cmp	r1, #64	; 0x40
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
    13b6:	f884 e000 	strb.w	lr, [r4]
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
    13ba:	7019      	strb	r1, [r3, #0]
    13bc:	f812 500c 	ldrb.w	r5, [r2, ip]
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
    13c0:	d012      	beq.n	13e8 <getWord+0x68>
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
    13c2:	0203      	lsls	r3, r0, #8
    c = getByte(cout);  // send out data byte
    13c4:	4628      	mov	r0, r5
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
    13c6:	b29c      	uxth	r4, r3
    c = getByte(cout);  // send out data byte
    13c8:	f7ff ffc4 	bl	1354 <getByte>
    13cc:	4320      	orrs	r0, r4
    w |= c;

    return w;
}
    13ce:	b280      	uxth	r0, r0
    13d0:	bd38      	pop	{r3, r4, r5, pc}
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
    13d2:	205a      	movs	r0, #90	; 0x5a
    13d4:	f7ff ffbe 	bl	1354 <getByte>

    w <<= 8;
    13d8:	0203      	lsls	r3, r0, #8
    c = getByte(cout);  // send out data byte
    13da:	4628      	mov	r0, r5
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
    13dc:	b29c      	uxth	r4, r3
    c = getByte(cout);  // send out data byte
    13de:	f7ff ffb9 	bl	1354 <getByte>
    13e2:	4320      	orrs	r0, r4
    w |= c;

    return w;
}
    13e4:	b280      	uxth	r0, r0
    13e6:	bd38      	pop	{r3, r4, r5, pc}
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    13e8:	2400      	movs	r4, #0
    13ea:	701c      	strb	r4, [r3, #0]
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
    13ec:	0203      	lsls	r3, r0, #8
    c = getByte(cout);  // send out data byte
    13ee:	4628      	mov	r0, r5
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
    13f0:	b29c      	uxth	r4, r3
    c = getByte(cout);  // send out data byte
    13f2:	f7ff ffaf 	bl	1354 <getByte>
    13f6:	4320      	orrs	r0, r4
    w |= c;

    return w;
}
    13f8:	b280      	uxth	r0, r0
    13fa:	bd38      	pop	{r3, r4, r5, pc}

000013fc <Pixy_get_start>:
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}

int Pixy_get_start(void) {
    13fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    13fe:	f64f 74ff 	movw	r4, #65535	; 0xffff
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
    1402:	f64a 2555 	movw	r5, #43605	; 0xaa55
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
    1406:	f64a 2756 	movw	r7, #43606	; 0xaa56
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
    140a:	f245 56aa 	movw	r6, #21930	; 0x55aa
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    140e:	f7ff ffb7 	bl	1380 <getWord>
    1412:	e005      	b.n	1420 <Pixy_get_start+0x24>
    1414:	f7ff ffb4 	bl	1380 <getWord>
        if (w == 0 && lastw == 0)
    1418:	ea44 0300 	orr.w	r3, r4, r0
    141c:	b29b      	uxth	r3, r3
    141e:	b1f3      	cbz	r3, 145e <Pixy_get_start+0x62>
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
    1420:	42ac      	cmp	r4, r5
    1422:	bf14      	ite	ne
    1424:	2400      	movne	r4, #0
    1426:	2401      	moveq	r4, #1
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
    1428:	42b8      	cmp	r0, r7
    142a:	bf14      	ite	ne
    142c:	2300      	movne	r3, #0
    142e:	f004 0301 	andeq.w	r3, r4, #1

    while (1) {
        w = getWord();
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
    1432:	42a8      	cmp	r0, r5
    1434:	bf14      	ite	ne
    1436:	2400      	movne	r4, #0
    1438:	f004 0401 	andeq.w	r4, r4, #1
    143c:	b98c      	cbnz	r4, 1462 <Pixy_get_start+0x66>
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
    143e:	b9c3      	cbnz	r3, 1472 <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
    1440:	42b0      	cmp	r0, r6
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    1442:	bf18      	it	ne
    1444:	4604      	movne	r4, r0
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
    1446:	d1e5      	bne.n	1414 <Pixy_get_start+0x18>
            getByte(0);  // we're out of sync! (backwards)
    1448:	4618      	mov	r0, r3
    144a:	f7ff ff83 	bl	1354 <getByte>
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    144e:	f7ff ff97 	bl	1380 <getWord>
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
            getByte(0);  // we're out of sync! (backwards)
    1452:	4634      	mov	r4, r6

    lastw = 0xffff;

    while (1) {
        w = getWord();
        if (w == 0 && lastw == 0)
    1454:	ea44 0300 	orr.w	r3, r4, r0
    1458:	b29b      	uxth	r3, r3
    145a:	2b00      	cmp	r3, #0
    145c:	d1e0      	bne.n	1420 <Pixy_get_start+0x24>
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
            getByte(0);  // we're out of sync! (backwards)
    145e:	4618      	mov	r0, r3

        lastw = w;
    }
}
    1460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while (1) {
        w = getWord();
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
            g_blockType = NORMAL_BLOCK;
    1462:	f240 6024 	movw	r0, #1572	; 0x624
    1466:	f2c2 0000 	movt	r0, #8192	; 0x2000
    146a:	2200      	movs	r2, #0
    146c:	7002      	strb	r2, [r0, #0]
    146e:	2001      	movs	r0, #1
            return 1;  // code found!
    1470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
    1472:	f240 6124 	movw	r1, #1572	; 0x624
    1476:	f2c2 0100 	movt	r1, #8192	; 0x2000
    147a:	2001      	movs	r0, #1
    147c:	7008      	strb	r0, [r1, #0]
            return 1;
    147e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00001480 <Pixy_get_blocks>:

        lastw = w;
    }
}

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
    1480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
    1484:	f240 5168 	movw	r1, #1384	; 0x568
    1488:	f2c2 0100 	movt	r1, #8192	; 0x2000
    148c:	680b      	ldr	r3, [r1, #0]

        lastw = w;
    }
}

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
    148e:	b085      	sub	sp, #20
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
    1490:	9102      	str	r1, [sp, #8]

        lastw = w;
    }
}

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
    1492:	9001      	str	r0, [sp, #4]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
    1494:	2b00      	cmp	r3, #0
    1496:	d078      	beq.n	158a <Pixy_get_blocks+0x10a>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;
    1498:	9a02      	ldr	r2, [sp, #8]
    149a:	2000      	movs	r0, #0
    149c:	6010      	str	r0, [r2, #0]
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
    149e:	f240 6320 	movw	r3, #1568	; 0x620

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    14a2:	f240 6a24 	movw	sl, #1572	; 0x624
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
    14a6:	f2c2 0300 	movt	r3, #8192	; 0x2000

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;
    14aa:	2400      	movs	r4, #0
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
    14ac:	9300      	str	r3, [sp, #0]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    14ae:	f2c2 0a00 	movt	sl, #8192	; 0x2000
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
    14b2:	f64a 2955 	movw	r9, #43605	; 0xaa55
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
    14b6:	f64a 2b56 	movw	fp, #43606	; 0xaa56
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
    14ba:	9a01      	ldr	r2, [sp, #4]
    14bc:	4294      	cmp	r4, r2
    14be:	bf2c      	ite	cs
    14c0:	2300      	movcs	r3, #0
    14c2:	2301      	movcc	r3, #1
    14c4:	2c63      	cmp	r4, #99	; 0x63
    14c6:	bf8c      	ite	hi
    14c8:	2300      	movhi	r3, #0
    14ca:	f003 0301 	andls.w	r3, r3, #1
    14ce:	2b00      	cmp	r3, #0
    14d0:	d057      	beq.n	1582 <Pixy_get_blocks+0x102>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
    14d2:	f7ff ff55 	bl	1380 <getWord>
        if (checksum ==
    14d6:	4548      	cmp	r0, r9
    } else
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
    14d8:	4605      	mov	r5, r0
        if (checksum ==
    14da:	d05d      	beq.n	1598 <Pixy_get_blocks+0x118>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
    14dc:	4558      	cmp	r0, fp
    14de:	d047      	beq.n	1570 <Pixy_get_blocks+0xf0>
            g_skipStart = 1;
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
    14e0:	2800      	cmp	r0, #0
    14e2:	d04d      	beq.n	1580 <Pixy_get_blocks+0x100>
            return blockCount;

        block = g_blocks + blockCount;
    14e4:	9800      	ldr	r0, [sp, #0]
    14e6:	eb04 0844 	add.w	r8, r4, r4, lsl #1
    14ea:	6807      	ldr	r7, [r0, #0]
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    14ec:	f7ff ff48 	bl	1380 <getWord>
            sum += w;
            *((uint16_t *)block + i) = w;
    14f0:	f827 0028 	strh.w	r0, [r7, r8, lsl #2]
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    14f4:	4606      	mov	r6, r0
    14f6:	f7ff ff43 	bl	1380 <getWord>
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
    14fa:	eb07 0788 	add.w	r7, r7, r8, lsl #2
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    14fe:	1832      	adds	r2, r6, r0
            *((uint16_t *)block + i) = w;
    1500:	8078      	strh	r0, [r7, #2]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    1502:	b296      	uxth	r6, r2
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    1504:	f7ff ff3c 	bl	1380 <getWord>
            sum += w;
    1508:	1833      	adds	r3, r6, r0
            *((uint16_t *)block + i) = w;
    150a:	80b8      	strh	r0, [r7, #4]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    150c:	b29e      	uxth	r6, r3
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    150e:	f7ff ff37 	bl	1380 <getWord>
            sum += w;
    1512:	1831      	adds	r1, r6, r0
            *((uint16_t *)block + i) = w;
    1514:	80f8      	strh	r0, [r7, #6]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    1516:	b28e      	uxth	r6, r1
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    1518:	f7ff ff32 	bl	1380 <getWord>
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    151c:	f89a 2000 	ldrb.w	r2, [sl]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    1520:	1836      	adds	r6, r6, r0
            *((uint16_t *)block + i) = w;
    1522:	8138      	strh	r0, [r7, #8]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    1524:	b2b6      	uxth	r6, r6
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    1526:	b1f2      	cbz	r2, 1566 <Pixy_get_blocks+0xe6>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    1528:	f7ff ff2a 	bl	1380 <getWord>
            sum += w;
    152c:	1981      	adds	r1, r0, r6
            *((uint16_t *)block + i) = w;
    152e:	8178      	strh	r0, [r7, #10]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    1530:	b28e      	uxth	r6, r1
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
    1532:	42ae      	cmp	r6, r5
    1534:	d110      	bne.n	1558 <Pixy_get_blocks+0xd8>
            blockCount++;
    1536:	3401      	adds	r4, #1
    1538:	b2a4      	uxth	r4, r4
        else
            printf("checksum error!\n");

        w = getWord();
    153a:	f7ff ff21 	bl	1380 <getWord>
        if (w == PIXY_START_WORD)
    153e:	4548      	cmp	r0, r9
            g_blockType = NORMAL_BLOCK;
    1540:	bf04      	itt	eq
    1542:	2300      	moveq	r3, #0
    1544:	f88a 3000 	strbeq.w	r3, [sl]
            blockCount++;
        else
            printf("checksum error!\n");

        w = getWord();
        if (w == PIXY_START_WORD)
    1548:	d0b7      	beq.n	14ba <Pixy_get_blocks+0x3a>
            g_blockType = NORMAL_BLOCK;
        else if (w == PIXY_START_WORD_CC)
    154a:	4558      	cmp	r0, fp
    154c:	d118      	bne.n	1580 <Pixy_get_blocks+0x100>
            g_blockType = CC_BLOCK;
    154e:	f04f 0e01 	mov.w	lr, #1
    1552:	f88a e000 	strb.w	lr, [sl]
    1556:	e7b0      	b.n	14ba <Pixy_get_blocks+0x3a>

        // check checksum
        if (checksum == sum)
            blockCount++;
        else
            printf("checksum error!\n");
    1558:	f64b 3000 	movw	r0, #47872	; 0xbb00
    155c:	f2c0 0000 	movt	r0, #0
    1560:	f003 fd44 	bl	4fec <puts>
    1564:	e7e9      	b.n	153a <Pixy_get_blocks+0xba>

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
    1566:	f04f 0c00 	mov.w	ip, #0
    156a:	f8a7 c00a 	strh.w	ip, [r7, #10]
                break;
    156e:	e7e0      	b.n	1532 <Pixy_get_blocks+0xb2>
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
            g_skipStart = 1;
            g_blockType = CC_BLOCK;
    1570:	f240 6324 	movw	r3, #1572	; 0x624
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
            g_skipStart = 1;
    1574:	9802      	ldr	r0, [sp, #8]
    1576:	2101      	movs	r1, #1
            g_blockType = CC_BLOCK;
    1578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    157c:	7019      	strb	r1, [r3, #0]
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
            g_skipStart = 1;
    157e:	6001      	str	r1, [r0, #0]
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
    1580:	9403      	str	r4, [sp, #12]
    1582:	9803      	ldr	r0, [sp, #12]
    1584:	b005      	add	sp, #20
    1586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
    158a:	f7ff ff37 	bl	13fc <Pixy_get_start>
    158e:	4604      	mov	r4, r0
    1590:	2800      	cmp	r0, #0
    1592:	d184      	bne.n	149e <Pixy_get_blocks+0x1e>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
    1594:	9403      	str	r4, [sp, #12]
    1596:	e7f4      	b.n	1582 <Pixy_get_blocks+0x102>
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
    1598:	f240 6024 	movw	r0, #1572	; 0x624
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
    159c:	9b02      	ldr	r3, [sp, #8]
            g_blockType = NORMAL_BLOCK;
    159e:	f2c2 0000 	movt	r0, #8192	; 0x2000
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
    15a2:	2201      	movs	r2, #1
            g_blockType = NORMAL_BLOCK;
    15a4:	2100      	movs	r1, #0
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
    15a6:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
    15a8:	7001      	strb	r1, [r0, #0]
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
    15aa:	9403      	str	r4, [sp, #12]
    15ac:	e7e9      	b.n	1582 <Pixy_get_blocks+0x102>
    15ae:	bf00      	nop

000015b0 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
    15b0:	b510      	push	{r4, lr}
    15b2:	4604      	mov	r4, r0

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
    15b4:	2001      	movs	r0, #1
    15b6:	f7ff ff63 	bl	1480 <Pixy_get_blocks>
    15ba:	b150      	cbz	r0, 15d2 <Pixy_get_target_location+0x22>
        return -1;
    }

    target->x = g_blocks[0].x;
    15bc:	f240 6020 	movw	r0, #1568	; 0x620
    15c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15c4:	6801      	ldr	r1, [r0, #0]
    target->y = g_blocks[0].y;
    15c6:	2000      	movs	r0, #0
    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
        return -1;
    }

    target->x = g_blocks[0].x;
    15c8:	884a      	ldrh	r2, [r1, #2]
    15ca:	8022      	strh	r2, [r4, #0]
    target->y = g_blocks[0].y;
    15cc:	888b      	ldrh	r3, [r1, #4]
    15ce:	8063      	strh	r3, [r4, #2]

    return 0;
}
    15d0:	bd10      	pop	{r4, pc}
}

int Pixy_get_target_location(target_pos_t* target) {

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
    15d2:	f04f 30ff 	mov.w	r0, #4294967295
    15d6:	bd10      	pop	{r4, pc}

000015d8 <get_distance>:

#include "dsensor_driver.h"

// read current distance
float get_distance()
{
    15d8:	b508      	push	{r3, lr}
	volatile uint32_t* distance_count = (volatile uint32_t*)DSNSR_ADDR;
	float distance = (*distance_count) * (CENTIMETER * MULTIPLIER);
    15da:	f240 2300 	movw	r3, #512	; 0x200
    15de:	f2c4 0305 	movt	r3, #16389	; 0x4005
    15e2:	6818      	ldr	r0, [r3, #0]
    15e4:	f002 fade 	bl	3ba4 <__aeabi_ui2d>
    15e8:	a303      	add	r3, pc, #12	; (adr r3, 15f8 <get_distance+0x20>)
    15ea:	e9d3 2300 	ldrd	r2, r3, [r3]
    15ee:	f002 fb4f 	bl	3c90 <__aeabi_dmul>
    15f2:	f002 fd7f 	bl	40f4 <__aeabi_d2f>
	return distance;
}
    15f6:	bd08      	pop	{r3, pc}
    15f8:	3230f5b1 	.word	0x3230f5b1
    15fc:	3f26a5d7 	.word	0x3f26a5d7

00001600 <n64_get_state>:

// read the current state
void n64_get_state(n64_state_t* state)
{
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
    1600:	f240 0100 	movw	r1, #0

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
    1604:	b508      	push	{r3, lr}
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
    1606:	f2c4 0105 	movt	r1, #16389	; 0x4005
    160a:	2204      	movs	r2, #4
    160c:	f003 fb4a 	bl	4ca4 <memcpy>
}
    1610:	bd08      	pop	{r3, pc}
    1612:	bf00      	nop

00001614 <n64_reset>:

// send a reset signal
void n64_reset()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_RESET;
    1614:	f240 0300 	movw	r3, #0
    1618:	f2c4 0305 	movt	r3, #16389	; 0x4005
    161c:	22ff      	movs	r2, #255	; 0xff
    161e:	601a      	str	r2, [r3, #0]
}
    1620:	4770      	bx	lr
    1622:	bf00      	nop

00001624 <n64_enable>:

// enable button polling
void n64_enable()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_GET_BUTTONS;
    1624:	f240 0300 	movw	r3, #0
    1628:	f2c4 0305 	movt	r3, #16389	; 0x4005
    162c:	2201      	movs	r2, #1
    162e:	601a      	str	r2, [r3, #0]
}
    1630:	4770      	bx	lr
    1632:	bf00      	nop

00001634 <map_n64_analog_to_servo_pwm>:
}


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
    1634:	7883      	ldrb	r3, [r0, #2]

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
    1636:	1d9a      	adds	r2, r3, #6
    1638:	b2d2      	uxtb	r2, r2
    163a:	2a0c      	cmp	r2, #12
    163c:	d81c      	bhi.n	1678 <map_n64_analog_to_servo_pwm+0x44>
    163e:	2300      	movs	r3, #0
		val = 0;
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
    1640:	b25b      	sxtb	r3, r3
    1642:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    1646:	fb02 fc03 	mul.w	ip, r2, r3
    164a:	f5cc 3312 	rsb	r3, ip, #149504	; 0x24800
    164e:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
    1652:	600b      	str	r3, [r1, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
    1654:	78c3      	ldrb	r3, [r0, #3]

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
    1656:	1d9a      	adds	r2, r3, #6
    1658:	b2d0      	uxtb	r0, r2
    165a:	280c      	cmp	r0, #12
    165c:	d81b      	bhi.n	1696 <map_n64_analog_to_servo_pwm+0x62>
    165e:	2300      	movs	r3, #0
		val = 0;
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
    1660:	fa4f fc83 	sxtb.w	ip, r3
    1664:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    1668:	fb02 f00c 	mul.w	r0, r2, ip
    166c:	f5c0 3312 	rsb	r3, r0, #149504	; 0x24800
    1670:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
    1674:	604b      	str	r3, [r1, #4]
}
    1676:	4770      	bx	lr
	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
		val = 0;
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
    1678:	b25b      	sxtb	r3, r3
    167a:	2b50      	cmp	r3, #80	; 0x50
    167c:	bfc4      	itt	gt
    167e:	f64a 53b0 	movwgt	r3, #44464	; 0xadb0
    1682:	f2c0 0301 	movtgt	r3, #1
    1686:	dce4      	bgt.n	1652 <map_n64_analog_to_servo_pwm+0x1e>
    1688:	f06f 0c4f 	mvn.w	ip, #79	; 0x4f
    168c:	4563      	cmp	r3, ip
    168e:	bfb8      	it	lt
    1690:	4663      	movlt	r3, ip
    1692:	b2db      	uxtb	r3, r3
    1694:	e7d4      	b.n	1640 <map_n64_analog_to_servo_pwm+0xc>
    1696:	b25b      	sxtb	r3, r3
    1698:	2b50      	cmp	r3, #80	; 0x50
    169a:	bfc4      	itt	gt
    169c:	f64a 53b0 	movwgt	r3, #44464	; 0xadb0
    16a0:	f2c0 0301 	movtgt	r3, #1
    16a4:	dce6      	bgt.n	1674 <map_n64_analog_to_servo_pwm+0x40>
    16a6:	f06f 0c4f 	mvn.w	ip, #79	; 0x4f
    16aa:	4563      	cmp	r3, ip
    16ac:	bfb8      	it	lt
    16ae:	4663      	movlt	r3, ip
    16b0:	b2db      	uxtb	r3, r3
    16b2:	e7d5      	b.n	1660 <map_n64_analog_to_servo_pwm+0x2c>

000016b4 <set_x_servo_analog_pw>:
#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
    16b4:	f240 0318 	movw	r3, #24
    16b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16bc:	681a      	ldr	r2, [r3, #0]
    16be:	4290      	cmp	r0, r2
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
    16c0:	bf1f      	itttt	ne
    16c2:	f240 1200 	movwne	r2, #256	; 0x100
    16c6:	f2c4 0205 	movtne	r2, #16389	; 0x4005
    16ca:	6010      	strne	r0, [r2, #0]

    current_pw = new_pw;
    16cc:	6018      	strne	r0, [r3, #0]
    16ce:	4770      	bx	lr

000016d0 <set_y_servo_analog_pw>:
}

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
    16d0:	f240 031c 	movw	r3, #28
    16d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16d8:	681a      	ldr	r2, [r3, #0]
    16da:	4290      	cmp	r0, r2
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
    16dc:	bf1f      	itttt	ne
    16de:	f240 1240 	movwne	r2, #320	; 0x140
    16e2:	f2c4 0205 	movtne	r2, #16389	; 0x4005
    16e6:	6010      	strne	r0, [r2, #0]

    current_pw = new_pw;
    16e8:	6018      	strne	r0, [r3, #0]
    16ea:	4770      	bx	lr

000016ec <disp_upd_finish>:
}

//Clear the way for subsequent calls to update
//This guy should free the initial argument
void disp_upd_finish(void* u_arg_v){
	g_disp_update_lock = 0;
    16ec:	f240 6314 	movw	r3, #1556	; 0x614
    16f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16f4:	2200      	movs	r2, #0
    16f6:	701a      	strb	r2, [r3, #0]
	//DBG("cleaning up update");
	//upd_disp_arg_t* u_arg = (upd_dist_arg_t*) u_arg_v;

}
    16f8:	4770      	bx	lr
    16fa:	bf00      	nop

000016fc <disp_scale_x>:

/*
* pixy_x will be between 0 and 319
*/
uint8_t disp_scale_x(uint16_t pixy_x){
    16fc:	b508      	push	{r3, lr}
    16fe:	f002 fdff 	bl	4300 <__aeabi_ui2f>
    1702:	f641 3149 	movw	r1, #6985	; 0x1b49
    1706:	f6c3 61a2 	movt	r1, #16034	; 0x3ea2
    170a:	f002 fe51 	bl	43b0 <__aeabi_fmul>
    170e:	f002 ff9f 	bl	4650 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_X_MAX/ (float) PIXY_X_MAX;
	float scaled_value = (float) pixy_x * pixy_to_lcd;

	//DBG("scaled x val: %d, original: %d", (uint8_t) scaled_value, pixy_x);
	return (uint8_t) scaled_value;
}
    1712:	b2c0      	uxtb	r0, r0
    1714:	bd08      	pop	{r3, pc}
    1716:	bf00      	nop

00001718 <disp_scale_y>:

/*
 * pixy_t will be between 0 and 199
 */
uint8_t disp_scale_y(uint16_t pixy_y){
    1718:	b508      	push	{r3, lr}
    171a:	f002 fdf1 	bl	4300 <__aeabi_ui2f>
    171e:	f64f 4124 	movw	r1, #64548	; 0xfc24
    1722:	f6c3 61e4 	movt	r1, #16100	; 0x3ee4
    1726:	f002 fe43 	bl	43b0 <__aeabi_fmul>
    172a:	f002 ff91 	bl	4650 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_Y_MAX/ (float) PIXY_Y_MAX;
	float scaled_value = (float) pixy_y * pixy_to_lcd;

	//DBG("scaled y val: %d, original: %d", (uint8_t) scaled_value, pixy_y);
	return (uint8_t) scaled_value;
}
    172e:	b2c0      	uxtb	r0, r0
    1730:	bd08      	pop	{r3, pc}
    1732:	bf00      	nop

00001734 <disp_write_mode>:
	sprintf(num, "%05d", distance);
	LCD_printStr(num);
	//DBG("writing distance %u", distance);
}

void disp_write_mode(void *m_v){
    1734:	b510      	push	{r4, lr}
	DBG("writing mode");
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
    1736:	7803      	ldrb	r3, [r0, #0]
    1738:	2b01      	cmp	r3, #1
    173a:	d00b      	beq.n	1754 <disp_write_mode+0x20>
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(AUTO_STR);
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    173c:	2007      	movs	r0, #7
    173e:	2148      	movs	r1, #72	; 0x48
    1740:	f7ff fda0 	bl	1284 <LCD_setPos>
		LCD_printStr(MANUAL_STR);
    1744:	f64b 3018 	movw	r0, #47896	; 0xbb18
    1748:	f2c0 0000 	movt	r0, #0
	}
	//DBG("writing mode %u", mode);
}
    174c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(AUTO_STR);
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(MANUAL_STR);
    1750:	f7ff bdd2 	b.w	12f8 <LCD_printStr>
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    1754:	2007      	movs	r0, #7
    1756:	2148      	movs	r1, #72	; 0x48
    1758:	f7ff fd94 	bl	1284 <LCD_setPos>
		LCD_printStr(AUTO_STR);
    175c:	f64b 3010 	movw	r0, #47888	; 0xbb10
    1760:	f2c0 0000 	movt	r0, #0
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(MANUAL_STR);
	}
	//DBG("writing mode %u", mode);
}
    1764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	//redundant, for clarity
	uint8_t mode = m->mode;
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(AUTO_STR);
    1768:	f7ff bdc6 	b.w	12f8 <LCD_printStr>

0000176c <disp_write_shots>:
}

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
    176c:	b510      	push	{r4, lr}
	DBG("writing chamber status");
	upd_shots_arg_t* s = (upd_shots_arg_t*) s_v;
	uint8_t status = s->chamber_status;
    176e:	7804      	ldrb	r4, [r0, #0]
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
    1770:	2166      	movs	r1, #102	; 0x66
    1772:	2007      	movs	r0, #7
    1774:	f7ff fd86 	bl	1284 <LCD_setPos>
	if(status == CHAMBER_LOADED){
    1778:	2c01      	cmp	r4, #1
    177a:	d007      	beq.n	178c <disp_write_shots+0x20>
		LCD_printStr(SHOTS_LOADED_STR);
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
    177c:	f64b 3028 	movw	r0, #47912	; 0xbb28
    1780:	f2c0 0000 	movt	r0, #0
		//DBG("writing chamber status as %s", SHOTS_EMPTY_STR);
	}
}
    1784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(status == CHAMBER_LOADED){
		LCD_printStr(SHOTS_LOADED_STR);
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
    1788:	f7ff bdb6 	b.w	12f8 <LCD_printStr>
	uint8_t status = s->chamber_status;
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
	if(status == CHAMBER_LOADED){
		LCD_printStr(SHOTS_LOADED_STR);
    178c:	f64b 3020 	movw	r0, #47904	; 0xbb20
    1790:	f2c0 0000 	movt	r0, #0
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
		//DBG("writing chamber status as %s", SHOTS_EMPTY_STR);
	}
}
    1794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	uint8_t status = s->chamber_status;
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
	if(status == CHAMBER_LOADED){
		LCD_printStr(SHOTS_LOADED_STR);
    1798:	f7ff bdae 	b.w	12f8 <LCD_printStr>

0000179c <disp_write_dist>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
    179c:	b530      	push	{r4, r5, lr}
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;

	uint16_t distance = d->dist;
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X + CHAR_WIDTH, DIST_POS_Y - CHAR_HEIGHT);
    179e:	212a      	movs	r1, #42	; 0x2a

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
    17a0:	b083      	sub	sp, #12
	DBG("writing distance");
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;

	uint16_t distance = d->dist;
    17a2:	7805      	ldrb	r5, [r0, #0]
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X + CHAR_WIDTH, DIST_POS_Y - CHAR_HEIGHT);
    17a4:	2007      	movs	r0, #7
    17a6:	f7ff fd6d 	bl	1284 <LCD_setPos>
	sprintf(num, "%05d", distance);
    17aa:	ac01      	add	r4, sp, #4
    17ac:	f64b 3130 	movw	r1, #47920	; 0xbb30
    17b0:	f2c0 0100 	movt	r1, #0
    17b4:	462a      	mov	r2, r5
    17b6:	4620      	mov	r0, r4
    17b8:	f003 fc34 	bl	5024 <sprintf>
	LCD_printStr(num);
    17bc:	4620      	mov	r0, r4
    17be:	f7ff fd9b 	bl	12f8 <LCD_printStr>
	//DBG("writing distance %u", distance);
}
    17c2:	b003      	add	sp, #12
    17c4:	bd30      	pop	{r4, r5, pc}
    17c6:	bf00      	nop

000017c8 <disp_write_targ_vals>:
	uint8_t ty = targ->y;
	printf("writing new target circle(%d,%d)\r\n", tx, ty);
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 , TARGET_BOX_Y2 + TARGET_RAD +1 - ty, TARGET_RAD, LCD_SET);
}

void disp_write_targ_vals(void *t_v){
    17c8:	b5f0      	push	{r4, r5, r6, r7, lr}
	DBG("writing target values\r\n");
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
    17ca:	6803      	ldr	r3, [r0, #0]
	uint8_t ty = targ->y;
	printf("writing new target circle(%d,%d)\r\n", tx, ty);
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 , TARGET_BOX_Y2 + TARGET_RAD +1 - ty, TARGET_RAD, LCD_SET);
}

void disp_write_targ_vals(void *t_v){
    17cc:	b083      	sub	sp, #12
	uint8_t ty = targ->y;

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
    17ce:	f64b 3438 	movw	r4, #47928	; 0xbb38
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
	circle_t* lasttarg = t->lasttarg;
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;
    17d2:	785f      	ldrb	r7, [r3, #1]

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
    17d4:	f2c0 0400 	movt	r4, #0
    17d8:	ae01      	add	r6, sp, #4
    17da:	781a      	ldrb	r2, [r3, #0]
    17dc:	4621      	mov	r1, r4
    17de:	4630      	mov	r0, r6
    17e0:	f003 fc20 	bl	5024 <sprintf>
	sprintf(vert, "%03d", ty);
    17e4:	463a      	mov	r2, r7
    17e6:	4621      	mov	r1, r4
    17e8:	4668      	mov	r0, sp
    17ea:	f003 fc1b 	bl	5024 <sprintf>

	LCD_setPos(TARGET_HORZ_POS_X + TARGET_HORZ_STR_SZ*CHAR_WIDTH, TARGET_HORZ_POS_Y);
    17ee:	210f      	movs	r1, #15
    17f0:	2060      	movs	r0, #96	; 0x60
    17f2:	f7ff fd47 	bl	1284 <LCD_setPos>
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
    17f6:	4630      	mov	r0, r6
    17f8:	f7ff fd7e 	bl	12f8 <LCD_printStr>
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
    17fc:	2088      	movs	r0, #136	; 0x88
    17fe:	210f      	movs	r1, #15
    1800:	f7ff fd40 	bl	1284 <LCD_setPos>
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
    1804:	4668      	mov	r0, sp

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
	sprintf(vert, "%03d", ty);
    1806:	466d      	mov	r5, sp
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
    1808:	f7ff fd76 	bl	12f8 <LCD_printStr>

}
    180c:	b003      	add	sp, #12
    180e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001810 <disp_write_targ_circle>:
		printf("erasing old target circle (%d,%d)\r\n", lx, ly);
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , TARGET_BOX_Y2 + TARGET_RAD +1 - ly, TARGET_RAD, LCD_UNSET); //Clear the old circle
	}
}

void disp_write_targ_circle(void *t_v){
    1810:	b570      	push	{r4, r5, r6, lr}
    1812:	4604      	mov	r4, r0
	printf("writing target circle\r\n");
    1814:	f64b 3040 	movw	r0, #47936	; 0xbb40
    1818:	f2c0 0000 	movt	r0, #0
    181c:	f003 fbe6 	bl	4fec <puts>
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
    1820:	6823      	ldr	r3, [r4, #0]
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;
	printf("writing new target circle(%d,%d)\r\n", tx, ty);
    1822:	f64b 3058 	movw	r0, #47960	; 0xbb58
	printf("writing target circle\r\n");
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;
    1826:	785d      	ldrb	r5, [r3, #1]
void disp_write_targ_circle(void *t_v){
	printf("writing target circle\r\n");
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
	uint8_t tx = targ->x;
    1828:	781c      	ldrb	r4, [r3, #0]
	uint8_t ty = targ->y;
	printf("writing new target circle(%d,%d)\r\n", tx, ty);
    182a:	462a      	mov	r2, r5
    182c:	4621      	mov	r1, r4
    182e:	f2c0 0000 	movt	r0, #0
    1832:	f003 fb6d 	bl	4f10 <printf>
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 , TARGET_BOX_Y2 + TARGET_RAD +1 - ty, TARGET_RAD, LCD_SET);
    1836:	f64f 7283 	movw	r2, #65411	; 0xff83
    183a:	f6cf 72ff 	movt	r2, #65535	; 0xffff
    183e:	1b51      	subs	r1, r2, r5
    1840:	f104 0036 	add.w	r0, r4, #54	; 0x36
    1844:	b2c0      	uxtb	r0, r0
    1846:	b2c9      	uxtb	r1, r1
    1848:	2203      	movs	r2, #3
    184a:	2301      	movs	r3, #1
}
    184c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

	circle_t* targ = t->targ;
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;
	printf("writing new target circle(%d,%d)\r\n", tx, ty);
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 , TARGET_BOX_Y2 + TARGET_RAD +1 - ty, TARGET_RAD, LCD_SET);
    1850:	f7ff bc04 	b.w	105c <LCD_drawCircle>

00001854 <disp_erase_old_targ_circle>:
//}

void disp_erase_old_targ_circle(void *t_v){

	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;
	circle_t* lasttarg = t->lasttarg;
    1854:	6843      	ldr	r3, [r0, #4]
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
	DBG("drawing target (%u,%u)", tx, ty);*/

//}

void disp_erase_old_targ_circle(void *t_v){
    1856:	b570      	push	{r4, r5, r6, lr}
	circle_t* lasttarg = t->lasttarg;

	uint8_t lx;
	uint8_t ly;

	if(lasttarg != NULL){
    1858:	b1c3      	cbz	r3, 188c <disp_erase_old_targ_circle+0x38>
		lx = lasttarg->x;
		ly = lasttarg->y;
    185a:	785d      	ldrb	r5, [r3, #1]

	uint8_t lx;
	uint8_t ly;

	if(lasttarg != NULL){
		lx = lasttarg->x;
    185c:	781c      	ldrb	r4, [r3, #0]
		ly = lasttarg->y;
		printf("erasing old target circle (%d,%d)\r\n", lx, ly);
    185e:	f64b 307c 	movw	r0, #47996	; 0xbb7c
    1862:	4621      	mov	r1, r4
    1864:	462a      	mov	r2, r5
    1866:	f2c0 0000 	movt	r0, #0
    186a:	f003 fb51 	bl	4f10 <printf>
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , TARGET_BOX_Y2 + TARGET_RAD +1 - ly, TARGET_RAD, LCD_UNSET); //Clear the old circle
    186e:	f64f 7283 	movw	r2, #65411	; 0xff83
    1872:	f6cf 72ff 	movt	r2, #65535	; 0xffff
    1876:	1b51      	subs	r1, r2, r5
    1878:	f104 0036 	add.w	r0, r4, #54	; 0x36
    187c:	b2c0      	uxtb	r0, r0
    187e:	b2c9      	uxtb	r1, r1
    1880:	2203      	movs	r2, #3
    1882:	2300      	movs	r3, #0
	}
}
    1884:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

	if(lasttarg != NULL){
		lx = lasttarg->x;
		ly = lasttarg->y;
		printf("erasing old target circle (%d,%d)\r\n", lx, ly);
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , TARGET_BOX_Y2 + TARGET_RAD +1 - ly, TARGET_RAD, LCD_UNSET); //Clear the old circle
    1888:	f7ff bbe8 	b.w	105c <LCD_drawCircle>
    188c:	bd70      	pop	{r4, r5, r6, pc}
    188e:	bf00      	nop

00001890 <disp_update>:
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
    1890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock==1){//This will probably drop some updates, and idgaf
    1894:	f240 6314 	movw	r3, #1556	; 0x614
    1898:	f2c2 0300 	movt	r3, #8192	; 0x2000
    189c:	781a      	ldrb	r2, [r3, #0]
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
    189e:	b083      	sub	sp, #12
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock==1){//This will probably drop some updates, and idgaf
    18a0:	2a01      	cmp	r2, #1
    18a2:	f000 80a9 	beq.w	19f8 <disp_update+0x168>
		//	free(u_arg_global->last_state);
		//printf("Update in progress!\r\n");
		DBG("upd in progress");
	//	free(u_arg_v);
		return; //add frees
	} if (u_arg_v == NULL || u_arg_global->lcd_state == NULL){
    18a6:	2800      	cmp	r0, #0
    18a8:	f000 80a6 	beq.w	19f8 <disp_update+0x168>
    18ac:	6801      	ldr	r1, [r0, #0]
    18ae:	2900      	cmp	r1, #0
    18b0:	f000 80a2 	beq.w	19f8 <disp_update+0x168>
		DBG("args are NULL");
		return;
	}
	g_disp_update_lock = 1;
    18b4:	2401      	movs	r4, #1
    18b6:	701c      	strb	r4, [r3, #0]

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	u_arg = *u_arg_global;
    18b8:	f240 53c8 	movw	r3, #1480	; 0x5c8

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
	lcd_screen_state_t* last_state = u_arg.last_state;


	targ = *(lcd_state->target_pos);
    18bc:	f240 54ac 	movw	r4, #1452	; 0x5ac
	g_disp_update_lock = 1;

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	u_arg = *u_arg_global;
    18c0:	c803      	ldmia	r0!, {r0, r1}
    18c2:	f2c2 0300 	movt	r3, #8192	; 0x2000

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
    18c6:	4605      	mov	r5, r0
	lcd_screen_state_t* last_state = u_arg.last_state;


	targ = *(lcd_state->target_pos);
    18c8:	f2c2 0400 	movt	r4, #8192	; 0x2000
	g_disp_update_lock = 1;

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	u_arg = *u_arg_global;
    18cc:	e883 0003 	stmia.w	r3, {r0, r1}

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
	lcd_screen_state_t* last_state = u_arg.last_state;
    18d0:	468a      	mov	sl, r1


	targ = *(lcd_state->target_pos);
    18d2:	4620      	mov	r0, r4
    18d4:	6829      	ldr	r1, [r5, #0]
    18d6:	2203      	movs	r2, #3
    18d8:	f003 f9e4 	bl	4ca4 <memcpy>
	uint16_t dist 		= lcd_state->distance;
	uint8_t chamber_status = lcd_state->chamber_status;
	uint8_t mode 		= lcd_state->target_mode;
    18dc:	79ef      	ldrb	r7, [r5, #7]
	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
	lcd_screen_state_t* last_state = u_arg.last_state;


	targ = *(lcd_state->target_pos);
	uint16_t dist 		= lcd_state->distance;
    18de:	88ae      	ldrh	r6, [r5, #4]
	uint8_t chamber_status = lcd_state->chamber_status;
    18e0:	f895 8006 	ldrb.w	r8, [r5, #6]
	uint16_t lastdist;
	uint8_t lastchamber;
	uint8_t lastmode;

	uint8_t update_target=0;
	if(last_state){
    18e4:	f1ba 0f00 	cmp.w	sl, #0
    18e8:	f000 8091 	beq.w	1a0e <disp_update+0x17e>
		//lasttarg = *(last_state->target_pos);
		lastdist= last_state->distance;
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
    18ec:	f240 55b8 	movw	r5, #1464	; 0x5b8
    18f0:	f2c2 0500 	movt	r5, #8192	; 0x2000
    18f4:	7820      	ldrb	r0, [r4, #0]
    18f6:	f895 c000 	ldrb.w	ip, [r5]
	uint8_t lastmode;

	uint8_t update_target=0;
	if(last_state){
		//lasttarg = *(last_state->target_pos);
		lastdist= last_state->distance;
    18fa:	f8ba 2004 	ldrh.w	r2, [sl, #4]
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
    18fe:	f89a b007 	ldrb.w	fp, [sl, #7]
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
    1902:	4560      	cmp	r0, ip
	uint8_t lastmode;

	uint8_t update_target=0;
	if(last_state){
		//lasttarg = *(last_state->target_pos);
		lastdist= last_state->distance;
    1904:	9201      	str	r2, [sp, #4]
 		lastchamber = last_state->chamber_status;
    1906:	f89a 9006 	ldrb.w	r9, [sl, #6]
 		lastmode= last_state->target_mode;
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
    190a:	d078      	beq.n	19fe <disp_update+0x16e>
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(update_target){
		t_arg.lasttarg = &lasttarg;
    190c:	f240 5ac0 	movw	sl, #1472	; 0x5c0
    1910:	f2c2 0a00 	movt	sl, #8192	; 0x2000
		//add_timer_single((handler_t) disp_erase_old_targ_circle, &t_arg, to_ticks(upd_dur));
		disp_erase_old_targ_circle(&t_arg);
    1914:	4650      	mov	r0, sl
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(update_target){
		t_arg.lasttarg = &lasttarg;
    1916:	f8ca 5004 	str.w	r5, [sl, #4]
		//add_timer_single((handler_t) disp_erase_old_targ_circle, &t_arg, to_ticks(upd_dur));
		disp_erase_old_targ_circle(&t_arg);
    191a:	f7ff ff9b 	bl	1854 <disp_erase_old_targ_circle>
		upd_dur += TRG_ERASE_DELAY_MS;

		t_arg.targ = &targ;
    191e:	f8ca 4000 	str.w	r4, [sl]
		add_timer_single((handler_t) disp_write_targ_circle, &t_arg, to_ticks(upd_dur));
    1922:	2014      	movs	r0, #20
    1924:	f000 f916 	bl	1b54 <to_ticks>
    1928:	4602      	mov	r2, r0
    192a:	f641 0011 	movw	r0, #6161	; 0x1811
    192e:	4651      	mov	r1, sl
    1930:	f2c0 0000 	movt	r0, #0
    1934:	f000 f94a 	bl	1bcc <add_timer_single>
		upd_dur += TRG_WRITE_DELAY_MS;
		add_timer_single((handler_t) disp_write_targ_vals, &t_arg, to_ticks(upd_dur));
    1938:	2028      	movs	r0, #40	; 0x28
    193a:	f000 f90b 	bl	1b54 <to_ticks>
    193e:	4602      	mov	r2, r0
    1940:	f241 70c9 	movw	r0, #6089	; 0x17c9
    1944:	f2c0 0000 	movt	r0, #0
    1948:	4651      	mov	r1, sl
    194a:	f000 f93f 	bl	1bcc <add_timer_single>
		upd_dur += TRG_VAL_DELAY_MS;
		lasttarg = targ;
    194e:	6821      	ldr	r1, [r4, #0]
    1950:	203c      	movs	r0, #60	; 0x3c
    1952:	0c0a      	lsrs	r2, r1, #16
    1954:	70aa      	strb	r2, [r5, #2]
    1956:	8029      	strh	r1, [r5, #0]
    1958:	4604      	mov	r4, r0
	} if(chamber_status != lastchamber){
    195a:	45c8      	cmp	r8, r9
    195c:	d012      	beq.n	1984 <disp_update+0xf4>
		DBG("adding shots update to fire in %u ms, ", upd_dur);
		s_arg.chamber_status = chamber_status;
    195e:	f240 55bc 	movw	r5, #1468	; 0x5bc
    1962:	f2c2 0500 	movt	r5, #8192	; 0x2000
    1966:	f885 8000 	strb.w	r8, [r5]
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
    196a:	f000 f8f3 	bl	1b54 <to_ticks>
		upd_dur += SHOTS_DELAY_MS;
    196e:	340a      	adds	r4, #10
		upd_dur += TRG_VAL_DELAY_MS;
		lasttarg = targ;
	} if(chamber_status != lastchamber){
		DBG("adding shots update to fire in %u ms, ", upd_dur);
		s_arg.chamber_status = chamber_status;
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
    1970:	4602      	mov	r2, r0
    1972:	f241 706d 	movw	r0, #5997	; 0x176d
    1976:	f2c0 0000 	movt	r0, #0
    197a:	4629      	mov	r1, r5
		upd_dur += SHOTS_DELAY_MS;
    197c:	b2e4      	uxtb	r4, r4
		upd_dur += TRG_VAL_DELAY_MS;
		lasttarg = targ;
	} if(chamber_status != lastchamber){
		DBG("adding shots update to fire in %u ms, ", upd_dur);
		s_arg.chamber_status = chamber_status;
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
    197e:	f000 f925 	bl	1bcc <add_timer_single>
		upd_dur += SHOTS_DELAY_MS;
    1982:	4620      	mov	r0, r4
	} if(mode != lastmode){
    1984:	455f      	cmp	r7, fp
    1986:	d011      	beq.n	19ac <disp_update+0x11c>
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg.mode = mode;
    1988:	f240 55b4 	movw	r5, #1460	; 0x5b4
    198c:	f2c2 0500 	movt	r5, #8192	; 0x2000
    1990:	702f      	strb	r7, [r5, #0]
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
    1992:	f000 f8df 	bl	1b54 <to_ticks>
		upd_dur += MODE_DELAY_MS;
    1996:	340a      	adds	r4, #10
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
		upd_dur += SHOTS_DELAY_MS;
	} if(mode != lastmode){
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg.mode = mode;
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
    1998:	4602      	mov	r2, r0
    199a:	f241 7035 	movw	r0, #5941	; 0x1735
    199e:	f2c0 0000 	movt	r0, #0
    19a2:	4629      	mov	r1, r5
		upd_dur += MODE_DELAY_MS;
    19a4:	b2e4      	uxtb	r4, r4
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
		upd_dur += SHOTS_DELAY_MS;
	} if(mode != lastmode){
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg.mode = mode;
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
    19a6:	f000 f911 	bl	1bcc <add_timer_single>
		upd_dur += MODE_DELAY_MS;
    19aa:	4620      	mov	r0, r4
	} if(dist != lastdist){
    19ac:	9b01      	ldr	r3, [sp, #4]
    19ae:	429e      	cmp	r6, r3
    19b0:	d010      	beq.n	19d4 <disp_update+0x144>
		DBG("adding distance update to fire in %u ms", upd_dur);
		d_arg.dist = dist;
    19b2:	f240 55b0 	movw	r5, #1456	; 0x5b0
    19b6:	f2c2 0500 	movt	r5, #8192	; 0x2000
    19ba:	702e      	strb	r6, [r5, #0]
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
    19bc:	f000 f8ca 	bl	1b54 <to_ticks>
    19c0:	4602      	mov	r2, r0
    19c2:	f241 709d 	movw	r0, #6045	; 0x179d
    19c6:	f2c0 0000 	movt	r0, #0
    19ca:	4629      	mov	r1, r5
    19cc:	340a      	adds	r4, #10
    19ce:	f000 f8fd 	bl	1bcc <add_timer_single>
    19d2:	b2e0      	uxtb	r0, r4
		upd_dur += DIST_DELAY_MS;
	}
	//DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, to_ticks(upd_dur));
    19d4:	f000 f8be 	bl	1b54 <to_ticks>
    19d8:	f240 51c8 	movw	r1, #1480	; 0x5c8
    19dc:	4602      	mov	r2, r0
    19de:	f241 60ed 	movw	r0, #5869	; 0x16ed
    19e2:	f2c0 0000 	movt	r0, #0
    19e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    19ea:	f000 f8ef 	bl	1bcc <add_timer_single>
	start_hardware_timer();
	//Refrain from updating n64 debug box b/c of latency issues
	//disp_write_N64(ctrlr_state);
}
    19ee:	b003      	add	sp, #12
    19f0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
		upd_dur += DIST_DELAY_MS;
	}
	//DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, to_ticks(upd_dur));
	start_hardware_timer();
    19f4:	f000 b864 	b.w	1ac0 <start_hardware_timer>
	//Refrain from updating n64 debug box b/c of latency issues
	//disp_write_N64(ctrlr_state);
}
    19f8:	b003      	add	sp, #12
    19fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(update_target){
    19fe:	f894 e001 	ldrb.w	lr, [r4, #1]
    1a02:	7869      	ldrb	r1, [r5, #1]
    1a04:	458e      	cmp	lr, r1
    1a06:	d181      	bne.n	190c <disp_update+0x7c>
    1a08:	2000      	movs	r0, #0
    1a0a:	4604      	mov	r4, r0
    1a0c:	e7a5      	b.n	195a <disp_update+0xca>
 		lastmode= last_state->target_mode;
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
	} else { //force update
		//lasttarg

		lastdist = dist+1;
    1a0e:	1c74      	adds	r4, r6, #1
    1a10:	b2a3      	uxth	r3, r4
		lastchamber = (chamber_status ? 0 : 1);
		lastmode = mode+1;
    1a12:	f107 0b01 	add.w	fp, r7, #1
    1a16:	4650      	mov	r0, sl
 		lastmode= last_state->target_mode;
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
	} else { //force update
		//lasttarg

		lastdist = dist+1;
    1a18:	9301      	str	r3, [sp, #4]
		lastchamber = (chamber_status ? 0 : 1);
		lastmode = mode+1;
    1a1a:	fa5f fb8b 	uxtb.w	fp, fp
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
	} else { //force update
		//lasttarg

		lastdist = dist+1;
		lastchamber = (chamber_status ? 0 : 1);
    1a1e:	f1d8 0901 	rsbs	r9, r8, #1
    1a22:	bf38      	it	cc
    1a24:	f04f 0900 	movcc.w	r9, #0
		lastmode = mode+1;
    1a28:	4654      	mov	r4, sl
    1a2a:	e796      	b.n	195a <disp_update+0xca>

00001a2c <disp_init>:
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
    1a2c:	b510      	push	{r4, lr}
    1a2e:	b082      	sub	sp, #8
	LCD_init();
    1a30:	f7ff fc6a 	bl	1308 <LCD_init>
	LCD_clearScreen();
	LCD_toggleReverseMode();
	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
    1a34:	2401      	movs	r4, #1
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
	LCD_init();
	LCD_clearScreen();
    1a36:	f7ff fc47 	bl	12c8 <LCD_clearScreen>
	LCD_toggleReverseMode();
    1a3a:	f7ff fc2d 	bl	1298 <LCD_toggleReverseMode>
	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
    1a3e:	229f      	movs	r2, #159	; 0x9f
    1a40:	237f      	movs	r3, #127	; 0x7f
    1a42:	2032      	movs	r0, #50	; 0x32
    1a44:	211e      	movs	r1, #30
    1a46:	9400      	str	r4, [sp, #0]
    1a48:	f7ff fb78 	bl	113c <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
    1a4c:	210f      	movs	r1, #15
    1a4e:	204e      	movs	r0, #78	; 0x4e
    1a50:	f7ff fc18 	bl	1284 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
    1a54:	f64b 30a0 	movw	r0, #48032	; 0xbba0
    1a58:	f2c0 0000 	movt	r0, #0
    1a5c:	f7ff fc4c 	bl	12f8 <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
    1a60:	210f      	movs	r1, #15
    1a62:	2076      	movs	r0, #118	; 0x76
    1a64:	f7ff fc0e 	bl	1284 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
    1a68:	f64b 30a4 	movw	r0, #48036	; 0xbba4
    1a6c:	f2c0 0000 	movt	r0, #0
    1a70:	f7ff fc42 	bl	12f8 <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
    1a74:	2132      	movs	r1, #50	; 0x32
    1a76:	4620      	mov	r0, r4
    1a78:	f7ff fc04 	bl	1284 <LCD_setPos>
	LCD_printStr(DIST_STR);
    1a7c:	f64b 30a8 	movw	r0, #48040	; 0xbba8
    1a80:	f2c0 0000 	movt	r0, #0
    1a84:	f7ff fc38 	bl	12f8 <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
    1a88:	216e      	movs	r1, #110	; 0x6e
    1a8a:	4620      	mov	r0, r4
    1a8c:	f7ff fbfa 	bl	1284 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
    1a90:	f64b 30b4 	movw	r0, #48052	; 0xbbb4
    1a94:	f2c0 0000 	movt	r0, #0
    1a98:	f7ff fc2e 	bl	12f8 <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
    1a9c:	4620      	mov	r0, r4
    1a9e:	2150      	movs	r1, #80	; 0x50
    1aa0:	f7ff fbf0 	bl	1284 <LCD_setPos>
	LCD_printStr(MODE_STR);
    1aa4:	f64b 30bc 	movw	r0, #48060	; 0xbbbc
    1aa8:	f2c0 0000 	movt	r0, #0
    1aac:	f7ff fc24 	bl	12f8 <LCD_printStr>


	g_disp_update_lock = 0;
    1ab0:	f240 6314 	movw	r3, #1556	; 0x614
    1ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ab8:	2200      	movs	r2, #0
    1aba:	701a      	strb	r2, [r3, #0]
}
    1abc:	b002      	add	sp, #8
    1abe:	bd10      	pop	{r4, pc}

00001ac0 <start_hardware_timer>:
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1ac0:	f24e 1100 	movw	r1, #57600	; 0xe100

        free(tmp);
    }
}

void start_hardware_timer() {
    1ac4:	b4f0      	push	{r4, r5, r6, r7}
    1ac6:	f2ce 0100 	movt	r1, #57344	; 0xe000
    1aca:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    1ace:	f242 0000 	movw	r0, #8192	; 0x2000
    1ad2:	f8c1 6080 	str.w	r6, [r1, #128]	; 0x80
    1ad6:	f2ce 0004 	movt	r0, #57348	; 0xe004
    1ada:	6b05      	ldr	r5, [r0, #48]	; 0x30

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
    MSS_TIM1_load_immediate(root->time_left);
    1adc:	f240 54d0 	movw	r4, #1488	; 0x5d0
    1ae0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    1ae4:	f245 0300 	movw	r3, #20480	; 0x5000
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    1ae8:	f240 0200 	movw	r2, #0
    1aec:	f2c4 220a 	movt	r2, #16906	; 0x420a
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    1af0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    1af4:	f025 0c40 	bic.w	ip, r5, #64	; 0x40
    1af8:	6827      	ldr	r7, [r4, #0]
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
    1afa:	2501      	movs	r5, #1
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    1afc:	2400      	movs	r4, #0
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    1afe:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    1b02:	655c      	str	r4, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    1b04:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
    1b08:	f8c2 4188 	str.w	r4, [r2, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
    1b0c:	f8c2 5184 	str.w	r5, [r2, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
    1b10:	611d      	str	r5, [r3, #16]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1b12:	f8c1 6180 	str.w	r6, [r1, #384]	; 0x180
    1b16:	687a      	ldr	r2, [r7, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
    1b18:	605a      	str	r2, [r3, #4]
    if(root->time_left)
    1b1a:	b992      	cbnz	r2, 1b42 <start_hardware_timer+0x82>
    1b1c:	605d      	str	r5, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    1b1e:	f240 0000 	movw	r0, #0
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1b22:	f24e 1200 	movw	r2, #57600	; 0xe100
    1b26:	f2c4 200a 	movt	r0, #16906	; 0x420a
    1b2a:	2101      	movs	r1, #1
    1b2c:	f2ce 0200 	movt	r2, #57344	; 0xe000
    1b30:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    1b34:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
    TIMER_BITBAND->TIM1INTEN = 1U;
    1b38:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
    1b3c:	6013      	str	r3, [r2, #0]
    	MSS_TIM1_load_immediate(root->time_left);
    else
    	MSS_TIM1_load_immediate(root->time_left+1);
    MSS_TIM1_start();
    MSS_TIM1_enable_irq();
}
    1b3e:	bcf0      	pop	{r4, r5, r6, r7}
    1b40:	4770      	bx	lr
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
    1b42:	605a      	str	r2, [r3, #4]
    1b44:	e7eb      	b.n	1b1e <start_hardware_timer+0x5e>
    1b46:	bf00      	nop

00001b48 <set_clk>:
    add_timer(handler, arg, period, ONE_SHOT);
}

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
	g_clk_hz = clk_hz;
    1b48:	f240 53d4 	movw	r3, #1492	; 0x5d4
    1b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b50:	6018      	str	r0, [r3, #0]
}
    1b52:	4770      	bx	lr

00001b54 <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
    1b54:	f240 51d4 	movw	r1, #1492	; 0x5d4
    1b58:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1b5c:	680b      	ldr	r3, [r1, #0]
    1b5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1b62:	fbb2 f0f0 	udiv	r0, r2, r0
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
	return ticks;
}
    1b66:	fbb3 f0f0 	udiv	r0, r3, r0
    1b6a:	4770      	bx	lr

00001b6c <_end_delay_timer>:

// dumb delay timer callback lock
volatile uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
    1b6c:	f240 6325 	movw	r3, #1573	; 0x625
    1b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b74:	2200      	movs	r2, #0
    1b76:	701a      	strb	r2, [r3, #0]
}
    1b78:	4770      	bx	lr
    1b7a:	bf00      	nop

00001b7c <add_timer>:
    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
}

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    1b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1b7e:	4604      	mov	r4, r0
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    1b80:	2018      	movs	r0, #24
    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
}

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    1b82:	4615      	mov	r5, r2
    1b84:	460e      	mov	r6, r1
    1b86:	461f      	mov	r7, r3
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    1b88:	f002 fdb2 	bl	46f0 <malloc>

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
    1b8c:	f240 53d0 	movw	r3, #1488	; 0x5d0
    1b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b94:	681a      	ldr	r2, [r3, #0]

    newtimer->handler = handler;
    newtimer->time_left = period;
    newtimer->period = period;
    newtimer->mode = mode;
    newtimer->next = NULL;
    1b96:	2100      	movs	r1, #0

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    //printf("adding timer\r\n");

    newtimer->handler = handler;
    1b98:	6004      	str	r4, [r0, #0]
    newtimer->time_left = period;
    newtimer->period = period;
    newtimer->mode = mode;
    1b9a:	60c7      	str	r7, [r0, #12]
    newtimer->next = NULL;
    1b9c:	6101      	str	r1, [r0, #16]
    newtimer->arg = arg;
    1b9e:	6146      	str	r6, [r0, #20]
void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    //printf("adding timer\r\n");

    newtimer->handler = handler;
    newtimer->time_left = period;
    1ba0:	6045      	str	r5, [r0, #4]
    newtimer->period = period;
    1ba2:	6085      	str	r5, [r0, #8]

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
    1ba4:	b182      	cbz	r2, 1bc8 <add_timer+0x4c>
        root = newtimer;
        return;
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    1ba6:	6851      	ldr	r1, [r2, #4]
    1ba8:	428d      	cmp	r5, r1
    1baa:	d204      	bcs.n	1bb6 <add_timer+0x3a>
    1bac:	e009      	b.n	1bc2 <add_timer+0x46>
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
    1bae:	6859      	ldr	r1, [r3, #4]
    1bb0:	428d      	cmp	r5, r1
    1bb2:	d903      	bls.n	1bbc <add_timer+0x40>

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
        root = newtimer;
    1bb4:	461a      	mov	r2, r3
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
    1bb6:	6913      	ldr	r3, [r2, #16]
    1bb8:	2b00      	cmp	r3, #0
    1bba:	d1f8      	bne.n	1bae <add_timer+0x32>
        //DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
    1bbc:	6103      	str	r3, [r0, #16]
    pos->next = newtimer;
    1bbe:	6110      	str	r0, [r2, #16]
    1bc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
        root = newtimer;
    1bc2:	6018      	str	r0, [r3, #0]
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
    1bc4:	6102      	str	r2, [r0, #16]
    1bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
        root = newtimer;
    1bc8:	6018      	str	r0, [r3, #0]
    1bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00001bcc <add_timer_single>:
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
    add_timer(handler, arg, period, ONE_SHOT);
    1bcc:	2301      	movs	r3, #1
    1bce:	f7ff bfd5 	b.w	1b7c <add_timer>
    1bd2:	bf00      	nop

00001bd4 <use_me_carefully_ms_delay_timer>:
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {
    1bd4:	b510      	push	{r4, lr}

	delay_timer_lock = 1;
    1bd6:	f240 6425 	movw	r4, #1573	; 0x625
    1bda:	2301      	movs	r3, #1
    1bdc:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1be0:	7023      	strb	r3, [r4, #0]
	DBG("delaying for %d", ms);
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
    1be2:	f7ff ffb7 	bl	1b54 <to_ticks>
    1be6:	4602      	mov	r2, r0
    1be8:	f641 306d 	movw	r0, #7021	; 0x1b6d
    1bec:	f2c0 0000 	movt	r0, #0
    1bf0:	2100      	movs	r1, #0
    1bf2:	f7ff ffeb 	bl	1bcc <add_timer_single>
	start_hardware_timer();
    1bf6:	f7ff ff63 	bl	1ac0 <start_hardware_timer>
	while (delay_timer_lock) {}
    1bfa:	7820      	ldrb	r0, [r4, #0]
    1bfc:	2800      	cmp	r0, #0
    1bfe:	d1fc      	bne.n	1bfa <use_me_carefully_ms_delay_timer+0x26>
}
    1c00:	bd10      	pop	{r4, pc}
    1c02:	bf00      	nop

00001c04 <update_timers>:
	return ticks;
}

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
    1c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	//DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    1c08:	f240 56d0 	movw	r6, #1488	; 0x5d0
    1c0c:	f2c2 0600 	movt	r6, #8192	; 0x2000
    1c10:	6831      	ldr	r1, [r6, #0]
    uint32_t elapsed = root->time_left;
    1c12:	684a      	ldr	r2, [r1, #4]
    1c14:	460f      	mov	r7, r1
    1c16:	4613      	mov	r3, r2
    1c18:	e000      	b.n	1c1c <update_timers+0x18>
    uint8_t count = 0;
    while (node) {
    1c1a:	687b      	ldr	r3, [r7, #4]
        node->time_left -= elapsed;
    1c1c:	1a9b      	subs	r3, r3, r2
    1c1e:	607b      	str	r3, [r7, #4]
        node = node->next;
    1c20:	693f      	ldr	r7, [r7, #16]
	//DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;
    uint8_t count = 0;
    while (node) {
    1c22:	2f00      	cmp	r7, #0
    1c24:	d1f9      	bne.n	1c1a <update_timers+0x16>
    1c26:	684d      	ldr	r5, [r1, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
    1c28:	f240 59d0 	movw	r9, #1488	; 0x5d0
    1c2c:	f2c2 0900 	movt	r9, #8192	; 0x2000
	//DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;
    uint8_t count = 0;
    while (node) {
    1c30:	46b8      	mov	r8, r7
            free(head);
        }

        else {
            head->time_left = head->period;
            head->next = NULL;
    1c32:	46ba      	mov	sl, r7
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
    1c34:	bb1d      	cbnz	r5, 1c7e <update_timers+0x7a>

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
    1c36:	200c      	movs	r0, #12
    1c38:	f002 fd5a 	bl	46f0 <malloc>
    1c3c:	4604      	mov	r4, r0
        new_handler->handler = NULL;
        new_handler->next = NULL;
    1c3e:	6045      	str	r5, [r0, #4]
    // second, deal with the zeroed timer
    while (root->time_left == 0) {

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
        new_handler->handler = NULL;
    1c40:	6005      	str	r5, [r0, #0]
        new_handler->next = NULL;

        if (handlers_root == NULL) {
    1c42:	f1b8 0f00 	cmp.w	r8, #0
    1c46:	d027      	beq.n	1c98 <update_timers+0x94>
        	handlers_root = new_handler;
            handlers_tail = new_handler;
        }
        else {
        	handlers_tail->next = new_handler;
    1c48:	6078      	str	r0, [r7, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
    1c4a:	6830      	ldr	r0, [r6, #0]
        root = head->next;

        new_handler->handler = head->handler;
        new_handler->arg = head->arg;
        if (head->mode == ONE_SHOT) {
    1c4c:	68c7      	ldr	r7, [r0, #12]
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
        root = head->next;
    1c4e:	6902      	ldr	r2, [r0, #16]

        new_handler->handler = head->handler;
    1c50:	6805      	ldr	r5, [r0, #0]
        new_handler->arg = head->arg;
    1c52:	6941      	ldr	r1, [r0, #20]
        if (head->mode == ONE_SHOT) {
    1c54:	2f01      	cmp	r7, #1

        // deal with the front timer in that list
        struct Timer* head = root;
        root = head->next;

        new_handler->handler = head->handler;
    1c56:	6025      	str	r5, [r4, #0]
        new_handler->arg = head->arg;
    1c58:	60a1      	str	r1, [r4, #8]
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
        root = head->next;
    1c5a:	6032      	str	r2, [r6, #0]

        new_handler->handler = head->handler;
        new_handler->arg = head->arg;
        if (head->mode == ONE_SHOT) {
    1c5c:	d01e      	beq.n	1c9c <update_timers+0x98>
            free(head);
        }

        else {
            head->time_left = head->period;
    1c5e:	6885      	ldr	r5, [r0, #8]
            head->next = NULL;
    1c60:	f8c0 a010 	str.w	sl, [r0, #16]
        if (head->mode == ONE_SHOT) {
            free(head);
        }

        else {
            head->time_left = head->period;
    1c64:	6045      	str	r5, [r0, #4]

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
    1c66:	b11a      	cbz	r2, 1c70 <update_timers+0x6c>
        root = newtimer;
        return;
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    1c68:	6853      	ldr	r3, [r2, #4]
    1c6a:	429d      	cmp	r5, r3
    1c6c:	d20e      	bcs.n	1c8c <update_timers+0x88>
    	//DBG("inserting timer at root");
        newtimer->next = root;
    1c6e:	6102      	str	r2, [r0, #16]
        root = newtimer;
    1c70:	f8c9 0000 	str.w	r0, [r9]
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
    1c74:	6830      	ldr	r0, [r6, #0]
    1c76:	4627      	mov	r7, r4
    1c78:	6845      	ldr	r5, [r0, #4]
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
    1c7a:	2d00      	cmp	r5, #0
    1c7c:	d0db      	beq.n	1c36 <update_timers+0x32>
            insert_timer(head);
        }
    }

    return handlers_root;
}
    1c7e:	4640      	mov	r0, r8
    1c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
    1c84:	685f      	ldr	r7, [r3, #4]
    1c86:	42bd      	cmp	r5, r7
    1c88:	d903      	bls.n	1c92 <update_timers+0x8e>

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
        root = newtimer;
    1c8a:	461a      	mov	r2, r3
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
    1c8c:	6913      	ldr	r3, [r2, #16]
    1c8e:	2b00      	cmp	r3, #0
    1c90:	d1f8      	bne.n	1c84 <update_timers+0x80>
        //DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
    1c92:	6103      	str	r3, [r0, #16]
    pos->next = newtimer;
    1c94:	6110      	str	r0, [r2, #16]
    1c96:	e7ed      	b.n	1c74 <update_timers+0x70>
        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
        new_handler->handler = NULL;
        new_handler->next = NULL;

        if (handlers_root == NULL) {
    1c98:	4680      	mov	r8, r0
    1c9a:	e7d6      	b.n	1c4a <update_timers+0x46>
        root = head->next;

        new_handler->handler = head->handler;
        new_handler->arg = head->arg;
        if (head->mode == ONE_SHOT) {
            free(head);
    1c9c:	f002 fd20 	bl	46e0 <free>
    1ca0:	e7e8      	b.n	1c74 <update_timers+0x70>
    1ca2:	bf00      	nop

00001ca4 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
    1ca4:	b538      	push	{r3, r4, r5, lr}
	//DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
    1ca6:	f7ff ffad 	bl	1c04 <update_timers>
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
    TIMER->TIM1_RIS = 1U;
    1caa:	f245 0300 	movw	r3, #20480	; 0x5000
    1cae:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1cb2:	2101      	movs	r1, #1
    1cb4:	4604      	mov	r4, r0
    1cb6:	6119      	str	r1, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
    1cb8:	f3bf 8f4f 	dsb	sy

    MSS_TIM1_clear_irq();

    // if not empty, start the timer again
    if (root) {
    1cbc:	f240 52d0 	movw	r2, #1488	; 0x5d0
    1cc0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1cc4:	6812      	ldr	r2, [r2, #0]
    1cc6:	b13a      	cbz	r2, 1cd8 <Timer1_IRQHandler+0x34>
    	//DBG("restting hardware timer to fire at %d", root->time_left);
        MSS_TIM1_load_immediate(root->time_left);
    1cc8:	6850      	ldr	r0, [r2, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    1cca:	f240 0200 	movw	r2, #0
    1cce:	f2c4 220a 	movt	r2, #16906	; 0x420a
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
    1cd2:	6058      	str	r0, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    1cd4:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
    1cd8:	b90c      	cbnz	r4, 1cde <Timer1_IRQHandler+0x3a>
    1cda:	e009      	b.n	1cf0 <Timer1_IRQHandler+0x4c>
    1cdc:	462c      	mov	r4, r5
    	//DBG("executing callback");
        handlers->handler(handlers->arg);
    1cde:	68a0      	ldr	r0, [r4, #8]
    1ce0:	6823      	ldr	r3, [r4, #0]
    1ce2:	4798      	blx	r3

        struct Handler* tmp = handlers;
        handlers = handlers->next;
    1ce4:	6865      	ldr	r5, [r4, #4]

        free(tmp);
    1ce6:	4620      	mov	r0, r4
    1ce8:	f002 fcfa 	bl	46e0 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
    1cec:	2d00      	cmp	r5, #0
    1cee:	d1f5      	bne.n	1cdc <Timer1_IRQHandler+0x38>
    1cf0:	bd38      	pop	{r3, r4, r5, pc}
    1cf2:	bf00      	nop

00001cf4 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    1cf4:	b480      	push	{r7}
    1cf6:	b083      	sub	sp, #12
    1cf8:	af00      	add	r7, sp, #0
    1cfa:	6078      	str	r0, [r7, #4]
    return -1;
    1cfc:	f04f 33ff 	mov.w	r3, #4294967295
}
    1d00:	4618      	mov	r0, r3
    1d02:	f107 070c 	add.w	r7, r7, #12
    1d06:	46bd      	mov	sp, r7
    1d08:	bc80      	pop	{r7}
    1d0a:	4770      	bx	lr

00001d0c <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    1d0c:	b480      	push	{r7}
    1d0e:	b083      	sub	sp, #12
    1d10:	af00      	add	r7, sp, #0
    1d12:	6078      	str	r0, [r7, #4]
    1d14:	e7fe      	b.n	1d14 <_exit+0x8>
    1d16:	bf00      	nop

00001d18 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    1d18:	b480      	push	{r7}
    1d1a:	b083      	sub	sp, #12
    1d1c:	af00      	add	r7, sp, #0
    1d1e:	6078      	str	r0, [r7, #4]
    1d20:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    1d22:	683b      	ldr	r3, [r7, #0]
    1d24:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    1d28:	605a      	str	r2, [r3, #4]
    return 0;
    1d2a:	f04f 0300 	mov.w	r3, #0
}
    1d2e:	4618      	mov	r0, r3
    1d30:	f107 070c 	add.w	r7, r7, #12
    1d34:	46bd      	mov	sp, r7
    1d36:	bc80      	pop	{r7}
    1d38:	4770      	bx	lr
    1d3a:	bf00      	nop

00001d3c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    1d3c:	b480      	push	{r7}
    1d3e:	b083      	sub	sp, #12
    1d40:	af00      	add	r7, sp, #0
    1d42:	6078      	str	r0, [r7, #4]
    return 1;
    1d44:	f04f 0301 	mov.w	r3, #1
}
    1d48:	4618      	mov	r0, r3
    1d4a:	f107 070c 	add.w	r7, r7, #12
    1d4e:	46bd      	mov	sp, r7
    1d50:	bc80      	pop	{r7}
    1d52:	4770      	bx	lr

00001d54 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    1d54:	b480      	push	{r7}
    1d56:	b085      	sub	sp, #20
    1d58:	af00      	add	r7, sp, #0
    1d5a:	60f8      	str	r0, [r7, #12]
    1d5c:	60b9      	str	r1, [r7, #8]
    1d5e:	607a      	str	r2, [r7, #4]
    return 0;
    1d60:	f04f 0300 	mov.w	r3, #0
}
    1d64:	4618      	mov	r0, r3
    1d66:	f107 0714 	add.w	r7, r7, #20
    1d6a:	46bd      	mov	sp, r7
    1d6c:	bc80      	pop	{r7}
    1d6e:	4770      	bx	lr

00001d70 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    1d70:	b480      	push	{r7}
    1d72:	b085      	sub	sp, #20
    1d74:	af00      	add	r7, sp, #0
    1d76:	60f8      	str	r0, [r7, #12]
    1d78:	60b9      	str	r1, [r7, #8]
    1d7a:	607a      	str	r2, [r7, #4]
    return 0;
    1d7c:	f04f 0300 	mov.w	r3, #0
}
    1d80:	4618      	mov	r0, r3
    1d82:	f107 0714 	add.w	r7, r7, #20
    1d86:	46bd      	mov	sp, r7
    1d88:	bc80      	pop	{r7}
    1d8a:	4770      	bx	lr

00001d8c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    1d8c:	b580      	push	{r7, lr}
    1d8e:	b084      	sub	sp, #16
    1d90:	af00      	add	r7, sp, #0
    1d92:	60f8      	str	r0, [r7, #12]
    1d94:	60b9      	str	r1, [r7, #8]
    1d96:	607a      	str	r2, [r7, #4]
    1d98:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    1d9a:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1d9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1da2:	681b      	ldr	r3, [r3, #0]
    1da4:	2b00      	cmp	r3, #0
    1da6:	d110      	bne.n	1dca <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    1da8:	f240 6050 	movw	r0, #1616	; 0x650
    1dac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1db0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    1db4:	f04f 0203 	mov.w	r2, #3
    1db8:	f000 f87e 	bl	1eb8 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    1dbc:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dc4:	f04f 0201 	mov.w	r2, #1
    1dc8:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    1dca:	683b      	ldr	r3, [r7, #0]
    1dcc:	f240 6050 	movw	r0, #1616	; 0x650
    1dd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1dd4:	6879      	ldr	r1, [r7, #4]
    1dd6:	461a      	mov	r2, r3
    1dd8:	f000 f970 	bl	20bc <MSS_UART_polled_tx>
    
    return len;
    1ddc:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    1dde:	4618      	mov	r0, r3
    1de0:	f107 0710 	add.w	r7, r7, #16
    1de4:	46bd      	mov	sp, r7
    1de6:	bd80      	pop	{r7, pc}

00001de8 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    1de8:	b580      	push	{r7, lr}
    1dea:	b084      	sub	sp, #16
    1dec:	af00      	add	r7, sp, #0
    1dee:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    1df0:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1df8:	681b      	ldr	r3, [r3, #0]
    1dfa:	2b00      	cmp	r3, #0
    1dfc:	d108      	bne.n	1e10 <_sbrk+0x28>
    {
      heap_end = &_end;
    1dfe:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e06:	f240 7288 	movw	r2, #1928	; 0x788
    1e0a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1e0e:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    1e10:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e18:	681b      	ldr	r3, [r3, #0]
    1e1a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    1e1c:	f3ef 8308 	mrs	r3, MSP
    1e20:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    1e22:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e2a:	681a      	ldr	r2, [r3, #0]
    1e2c:	687b      	ldr	r3, [r7, #4]
    1e2e:	441a      	add	r2, r3
    1e30:	68fb      	ldr	r3, [r7, #12]
    1e32:	429a      	cmp	r2, r3
    1e34:	d90f      	bls.n	1e56 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    1e36:	f04f 0000 	mov.w	r0, #0
    1e3a:	f04f 0101 	mov.w	r1, #1
    1e3e:	f64b 32c4 	movw	r2, #48068	; 0xbbc4
    1e42:	f2c0 0200 	movt	r2, #0
    1e46:	f04f 0319 	mov.w	r3, #25
    1e4a:	f7ff ff9f 	bl	1d8c <_write_r>
      _exit (1);
    1e4e:	f04f 0001 	mov.w	r0, #1
    1e52:	f7ff ff5b 	bl	1d0c <_exit>
    }
  
    heap_end += incr;
    1e56:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e5e:	681a      	ldr	r2, [r3, #0]
    1e60:	687b      	ldr	r3, [r7, #4]
    1e62:	441a      	add	r2, r3
    1e64:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e6c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    1e6e:	68bb      	ldr	r3, [r7, #8]
}
    1e70:	4618      	mov	r0, r3
    1e72:	f107 0710 	add.w	r7, r7, #16
    1e76:	46bd      	mov	sp, r7
    1e78:	bd80      	pop	{r7, pc}
    1e7a:	bf00      	nop

00001e7c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1e7c:	b480      	push	{r7}
    1e7e:	b083      	sub	sp, #12
    1e80:	af00      	add	r7, sp, #0
    1e82:	4603      	mov	r3, r0
    1e84:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1e86:	f24e 1300 	movw	r3, #57600	; 0xe100
    1e8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1e8e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1e92:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1e96:	88f9      	ldrh	r1, [r7, #6]
    1e98:	f001 011f 	and.w	r1, r1, #31
    1e9c:	f04f 0001 	mov.w	r0, #1
    1ea0:	fa00 f101 	lsl.w	r1, r0, r1
    1ea4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1ea8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1eac:	f107 070c 	add.w	r7, r7, #12
    1eb0:	46bd      	mov	sp, r7
    1eb2:	bc80      	pop	{r7}
    1eb4:	4770      	bx	lr
    1eb6:	bf00      	nop

00001eb8 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1eb8:	b580      	push	{r7, lr}
    1eba:	b088      	sub	sp, #32
    1ebc:	af00      	add	r7, sp, #0
    1ebe:	60f8      	str	r0, [r7, #12]
    1ec0:	60b9      	str	r1, [r7, #8]
    1ec2:	4613      	mov	r3, r2
    1ec4:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1ec6:	f04f 0301 	mov.w	r3, #1
    1eca:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1ecc:	f04f 0300 	mov.w	r3, #0
    1ed0:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ed2:	68fa      	ldr	r2, [r7, #12]
    1ed4:	f240 6350 	movw	r3, #1616	; 0x650
    1ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1edc:	429a      	cmp	r2, r3
    1ede:	d007      	beq.n	1ef0 <MSS_UART_init+0x38>
    1ee0:	68fa      	ldr	r2, [r7, #12]
    1ee2:	f240 6328 	movw	r3, #1576	; 0x628
    1ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eea:	429a      	cmp	r2, r3
    1eec:	d000      	beq.n	1ef0 <MSS_UART_init+0x38>
    1eee:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1ef0:	68bb      	ldr	r3, [r7, #8]
    1ef2:	2b00      	cmp	r3, #0
    1ef4:	d100      	bne.n	1ef8 <MSS_UART_init+0x40>
    1ef6:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1ef8:	f001 f94e 	bl	3198 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1efc:	68fa      	ldr	r2, [r7, #12]
    1efe:	f240 6350 	movw	r3, #1616	; 0x650
    1f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f06:	429a      	cmp	r2, r3
    1f08:	d12e      	bne.n	1f68 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1f0a:	68fb      	ldr	r3, [r7, #12]
    1f0c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1f10:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1f12:	68fb      	ldr	r3, [r7, #12]
    1f14:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1f18:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1f1a:	68fb      	ldr	r3, [r7, #12]
    1f1c:	f04f 020a 	mov.w	r2, #10
    1f20:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1f22:	f240 0328 	movw	r3, #40	; 0x28
    1f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f2a:	681b      	ldr	r3, [r3, #0]
    1f2c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1f2e:	f242 0300 	movw	r3, #8192	; 0x2000
    1f32:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1f36:	f242 0200 	movw	r2, #8192	; 0x2000
    1f3a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1f3e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1f40:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1f44:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1f46:	f04f 000a 	mov.w	r0, #10
    1f4a:	f7ff ff97 	bl	1e7c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1f4e:	f242 0300 	movw	r3, #8192	; 0x2000
    1f52:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1f56:	f242 0200 	movw	r2, #8192	; 0x2000
    1f5a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1f5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1f60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1f64:	631a      	str	r2, [r3, #48]	; 0x30
    1f66:	e031      	b.n	1fcc <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1f68:	68fa      	ldr	r2, [r7, #12]
    1f6a:	f240 0300 	movw	r3, #0
    1f6e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1f72:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1f74:	68fa      	ldr	r2, [r7, #12]
    1f76:	f240 0300 	movw	r3, #0
    1f7a:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1f7e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1f80:	68fb      	ldr	r3, [r7, #12]
    1f82:	f04f 020b 	mov.w	r2, #11
    1f86:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1f88:	f240 032c 	movw	r3, #44	; 0x2c
    1f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f90:	681b      	ldr	r3, [r3, #0]
    1f92:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1f94:	f242 0300 	movw	r3, #8192	; 0x2000
    1f98:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1f9c:	f242 0200 	movw	r2, #8192	; 0x2000
    1fa0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1fa4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1fa6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1faa:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1fac:	f04f 000b 	mov.w	r0, #11
    1fb0:	f7ff ff64 	bl	1e7c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1fb4:	f242 0300 	movw	r3, #8192	; 0x2000
    1fb8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1fbc:	f242 0200 	movw	r2, #8192	; 0x2000
    1fc0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1fc4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1fc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1fca:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1fcc:	68fb      	ldr	r3, [r7, #12]
    1fce:	681b      	ldr	r3, [r3, #0]
    1fd0:	f04f 0200 	mov.w	r2, #0
    1fd4:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1fd6:	68bb      	ldr	r3, [r7, #8]
    1fd8:	2b00      	cmp	r3, #0
    1fda:	d021      	beq.n	2020 <MAIN_STACK_SIZE+0x20>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1fdc:	69ba      	ldr	r2, [r7, #24]
    1fde:	68bb      	ldr	r3, [r7, #8]
    1fe0:	fbb2 f3f3 	udiv	r3, r2, r3
    1fe4:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1fe6:	69fb      	ldr	r3, [r7, #28]
    1fe8:	f003 0308 	and.w	r3, r3, #8
    1fec:	2b00      	cmp	r3, #0
    1fee:	d006      	beq.n	1ffe <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1ff0:	69fb      	ldr	r3, [r7, #28]
    1ff2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1ff6:	f103 0301 	add.w	r3, r3, #1
    1ffa:	61fb      	str	r3, [r7, #28]
    1ffc:	e003      	b.n	2006 <MAIN_STACK_SIZE+0x6>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1ffe:	69fb      	ldr	r3, [r7, #28]
    2000:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2004:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    2006:	69fa      	ldr	r2, [r7, #28]
    2008:	f64f 73ff 	movw	r3, #65535	; 0xffff
    200c:	429a      	cmp	r2, r3
    200e:	d900      	bls.n	2012 <MAIN_STACK_SIZE+0x12>
    2010:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    2012:	69fa      	ldr	r2, [r7, #28]
    2014:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2018:	429a      	cmp	r2, r3
    201a:	d801      	bhi.n	2020 <MAIN_STACK_SIZE+0x20>
        {
            baud_value = (uint16_t)baud_value_l;
    201c:	69fb      	ldr	r3, [r7, #28]
    201e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    2020:	68fb      	ldr	r3, [r7, #12]
    2022:	685b      	ldr	r3, [r3, #4]
    2024:	f04f 0201 	mov.w	r2, #1
    2028:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    202c:	68fb      	ldr	r3, [r7, #12]
    202e:	681b      	ldr	r3, [r3, #0]
    2030:	8afa      	ldrh	r2, [r7, #22]
    2032:	ea4f 2212 	mov.w	r2, r2, lsr #8
    2036:	b292      	uxth	r2, r2
    2038:	b2d2      	uxtb	r2, r2
    203a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    203c:	68fb      	ldr	r3, [r7, #12]
    203e:	681b      	ldr	r3, [r3, #0]
    2040:	8afa      	ldrh	r2, [r7, #22]
    2042:	b2d2      	uxtb	r2, r2
    2044:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    2046:	68fb      	ldr	r3, [r7, #12]
    2048:	685b      	ldr	r3, [r3, #4]
    204a:	f04f 0200 	mov.w	r2, #0
    204e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    2052:	68fb      	ldr	r3, [r7, #12]
    2054:	681b      	ldr	r3, [r3, #0]
    2056:	79fa      	ldrb	r2, [r7, #7]
    2058:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    205a:	68fb      	ldr	r3, [r7, #12]
    205c:	681b      	ldr	r3, [r3, #0]
    205e:	f04f 020e 	mov.w	r2, #14
    2062:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    2064:	68fb      	ldr	r3, [r7, #12]
    2066:	685b      	ldr	r3, [r3, #4]
    2068:	f04f 0200 	mov.w	r2, #0
    206c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    2070:	68fb      	ldr	r3, [r7, #12]
    2072:	f04f 0200 	mov.w	r2, #0
    2076:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    2078:	68fb      	ldr	r3, [r7, #12]
    207a:	f04f 0200 	mov.w	r2, #0
    207e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    2080:	68fb      	ldr	r3, [r7, #12]
    2082:	f04f 0200 	mov.w	r2, #0
    2086:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    2088:	68fb      	ldr	r3, [r7, #12]
    208a:	f04f 0200 	mov.w	r2, #0
    208e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    2090:	68fa      	ldr	r2, [r7, #12]
    2092:	f242 338d 	movw	r3, #9101	; 0x238d
    2096:	f2c0 0300 	movt	r3, #0
    209a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    209c:	68fb      	ldr	r3, [r7, #12]
    209e:	f04f 0200 	mov.w	r2, #0
    20a2:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    20a4:	68fb      	ldr	r3, [r7, #12]
    20a6:	f04f 0200 	mov.w	r2, #0
    20aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    20ac:	68fb      	ldr	r3, [r7, #12]
    20ae:	f04f 0200 	mov.w	r2, #0
    20b2:	729a      	strb	r2, [r3, #10]
}
    20b4:	f107 0720 	add.w	r7, r7, #32
    20b8:	46bd      	mov	sp, r7
    20ba:	bd80      	pop	{r7, pc}

000020bc <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    20bc:	b480      	push	{r7}
    20be:	b089      	sub	sp, #36	; 0x24
    20c0:	af00      	add	r7, sp, #0
    20c2:	60f8      	str	r0, [r7, #12]
    20c4:	60b9      	str	r1, [r7, #8]
    20c6:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    20c8:	f04f 0300 	mov.w	r3, #0
    20cc:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20ce:	68fa      	ldr	r2, [r7, #12]
    20d0:	f240 6350 	movw	r3, #1616	; 0x650
    20d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20d8:	429a      	cmp	r2, r3
    20da:	d007      	beq.n	20ec <MSS_UART_polled_tx+0x30>
    20dc:	68fa      	ldr	r2, [r7, #12]
    20de:	f240 6328 	movw	r3, #1576	; 0x628
    20e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20e6:	429a      	cmp	r2, r3
    20e8:	d000      	beq.n	20ec <MSS_UART_polled_tx+0x30>
    20ea:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    20ec:	68bb      	ldr	r3, [r7, #8]
    20ee:	2b00      	cmp	r3, #0
    20f0:	d100      	bne.n	20f4 <MSS_UART_polled_tx+0x38>
    20f2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    20f4:	687b      	ldr	r3, [r7, #4]
    20f6:	2b00      	cmp	r3, #0
    20f8:	d100      	bne.n	20fc <MSS_UART_polled_tx+0x40>
    20fa:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    20fc:	68fa      	ldr	r2, [r7, #12]
    20fe:	f240 6350 	movw	r3, #1616	; 0x650
    2102:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2106:	429a      	cmp	r2, r3
    2108:	d006      	beq.n	2118 <MSS_UART_polled_tx+0x5c>
    210a:	68fa      	ldr	r2, [r7, #12]
    210c:	f240 6328 	movw	r3, #1576	; 0x628
    2110:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2114:	429a      	cmp	r2, r3
    2116:	d13d      	bne.n	2194 <MSS_UART_polled_tx+0xd8>
    2118:	68bb      	ldr	r3, [r7, #8]
    211a:	2b00      	cmp	r3, #0
    211c:	d03a      	beq.n	2194 <MSS_UART_polled_tx+0xd8>
    211e:	687b      	ldr	r3, [r7, #4]
    2120:	2b00      	cmp	r3, #0
    2122:	d037      	beq.n	2194 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    2124:	68fb      	ldr	r3, [r7, #12]
    2126:	681b      	ldr	r3, [r3, #0]
    2128:	7d1b      	ldrb	r3, [r3, #20]
    212a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    212c:	68fb      	ldr	r3, [r7, #12]
    212e:	7a9a      	ldrb	r2, [r3, #10]
    2130:	7efb      	ldrb	r3, [r7, #27]
    2132:	ea42 0303 	orr.w	r3, r2, r3
    2136:	b2da      	uxtb	r2, r3
    2138:	68fb      	ldr	r3, [r7, #12]
    213a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    213c:	7efb      	ldrb	r3, [r7, #27]
    213e:	f003 0320 	and.w	r3, r3, #32
    2142:	2b00      	cmp	r3, #0
    2144:	d023      	beq.n	218e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    2146:	f04f 0310 	mov.w	r3, #16
    214a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    214c:	687b      	ldr	r3, [r7, #4]
    214e:	2b0f      	cmp	r3, #15
    2150:	d801      	bhi.n	2156 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    2152:	687b      	ldr	r3, [r7, #4]
    2154:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2156:	f04f 0300 	mov.w	r3, #0
    215a:	617b      	str	r3, [r7, #20]
    215c:	e00e      	b.n	217c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    215e:	68fb      	ldr	r3, [r7, #12]
    2160:	681b      	ldr	r3, [r3, #0]
    2162:	68b9      	ldr	r1, [r7, #8]
    2164:	693a      	ldr	r2, [r7, #16]
    2166:	440a      	add	r2, r1
    2168:	7812      	ldrb	r2, [r2, #0]
    216a:	701a      	strb	r2, [r3, #0]
    216c:	693b      	ldr	r3, [r7, #16]
    216e:	f103 0301 	add.w	r3, r3, #1
    2172:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2174:	697b      	ldr	r3, [r7, #20]
    2176:	f103 0301 	add.w	r3, r3, #1
    217a:	617b      	str	r3, [r7, #20]
    217c:	697a      	ldr	r2, [r7, #20]
    217e:	69fb      	ldr	r3, [r7, #28]
    2180:	429a      	cmp	r2, r3
    2182:	d3ec      	bcc.n	215e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    2184:	687a      	ldr	r2, [r7, #4]
    2186:	697b      	ldr	r3, [r7, #20]
    2188:	ebc3 0302 	rsb	r3, r3, r2
    218c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    218e:	687b      	ldr	r3, [r7, #4]
    2190:	2b00      	cmp	r3, #0
    2192:	d1c7      	bne.n	2124 <MSS_UART_polled_tx+0x68>
    }
}
    2194:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2198:	46bd      	mov	sp, r7
    219a:	bc80      	pop	{r7}
    219c:	4770      	bx	lr
    219e:	bf00      	nop

000021a0 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    21a0:	b480      	push	{r7}
    21a2:	b087      	sub	sp, #28
    21a4:	af00      	add	r7, sp, #0
    21a6:	6078      	str	r0, [r7, #4]
    21a8:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    21aa:	f04f 0300 	mov.w	r3, #0
    21ae:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    21b0:	687a      	ldr	r2, [r7, #4]
    21b2:	f240 6350 	movw	r3, #1616	; 0x650
    21b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21ba:	429a      	cmp	r2, r3
    21bc:	d007      	beq.n	21ce <MSS_UART_polled_tx_string+0x2e>
    21be:	687a      	ldr	r2, [r7, #4]
    21c0:	f240 6328 	movw	r3, #1576	; 0x628
    21c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21c8:	429a      	cmp	r2, r3
    21ca:	d000      	beq.n	21ce <MSS_UART_polled_tx_string+0x2e>
    21cc:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    21ce:	683b      	ldr	r3, [r7, #0]
    21d0:	2b00      	cmp	r3, #0
    21d2:	d100      	bne.n	21d6 <MSS_UART_polled_tx_string+0x36>
    21d4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    21d6:	687a      	ldr	r2, [r7, #4]
    21d8:	f240 6350 	movw	r3, #1616	; 0x650
    21dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21e0:	429a      	cmp	r2, r3
    21e2:	d006      	beq.n	21f2 <MSS_UART_polled_tx_string+0x52>
    21e4:	687a      	ldr	r2, [r7, #4]
    21e6:	f240 6328 	movw	r3, #1576	; 0x628
    21ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21ee:	429a      	cmp	r2, r3
    21f0:	d138      	bne.n	2264 <MSS_UART_polled_tx_string+0xc4>
    21f2:	683b      	ldr	r3, [r7, #0]
    21f4:	2b00      	cmp	r3, #0
    21f6:	d035      	beq.n	2264 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    21f8:	683a      	ldr	r2, [r7, #0]
    21fa:	68bb      	ldr	r3, [r7, #8]
    21fc:	4413      	add	r3, r2
    21fe:	781b      	ldrb	r3, [r3, #0]
    2200:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    2202:	e02c      	b.n	225e <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    2204:	687b      	ldr	r3, [r7, #4]
    2206:	681b      	ldr	r3, [r3, #0]
    2208:	7d1b      	ldrb	r3, [r3, #20]
    220a:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    220c:	687b      	ldr	r3, [r7, #4]
    220e:	7a9a      	ldrb	r2, [r3, #10]
    2210:	7dfb      	ldrb	r3, [r7, #23]
    2212:	ea42 0303 	orr.w	r3, r2, r3
    2216:	b2da      	uxtb	r2, r3
    2218:	687b      	ldr	r3, [r7, #4]
    221a:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    221c:	7dfb      	ldrb	r3, [r7, #23]
    221e:	f003 0320 	and.w	r3, r3, #32
    2222:	2b00      	cmp	r3, #0
    2224:	d0ee      	beq.n	2204 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    2226:	f04f 0300 	mov.w	r3, #0
    222a:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    222c:	e011      	b.n	2252 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    222e:	687b      	ldr	r3, [r7, #4]
    2230:	681b      	ldr	r3, [r3, #0]
    2232:	693a      	ldr	r2, [r7, #16]
    2234:	b2d2      	uxtb	r2, r2
    2236:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    2238:	68fb      	ldr	r3, [r7, #12]
    223a:	f103 0301 	add.w	r3, r3, #1
    223e:	60fb      	str	r3, [r7, #12]
                char_idx++;
    2240:	68bb      	ldr	r3, [r7, #8]
    2242:	f103 0301 	add.w	r3, r3, #1
    2246:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2248:	683a      	ldr	r2, [r7, #0]
    224a:	68bb      	ldr	r3, [r7, #8]
    224c:	4413      	add	r3, r2
    224e:	781b      	ldrb	r3, [r3, #0]
    2250:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    2252:	693b      	ldr	r3, [r7, #16]
    2254:	2b00      	cmp	r3, #0
    2256:	d002      	beq.n	225e <MSS_UART_polled_tx_string+0xbe>
    2258:	68fb      	ldr	r3, [r7, #12]
    225a:	2b0f      	cmp	r3, #15
    225c:	d9e7      	bls.n	222e <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    225e:	693b      	ldr	r3, [r7, #16]
    2260:	2b00      	cmp	r3, #0
    2262:	d1cf      	bne.n	2204 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    2264:	f107 071c 	add.w	r7, r7, #28
    2268:	46bd      	mov	sp, r7
    226a:	bc80      	pop	{r7}
    226c:	4770      	bx	lr
    226e:	bf00      	nop

00002270 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    2270:	b580      	push	{r7, lr}
    2272:	b084      	sub	sp, #16
    2274:	af00      	add	r7, sp, #0
    2276:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2278:	687a      	ldr	r2, [r7, #4]
    227a:	f240 6350 	movw	r3, #1616	; 0x650
    227e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2282:	429a      	cmp	r2, r3
    2284:	d007      	beq.n	2296 <MSS_UART_isr+0x26>
    2286:	687a      	ldr	r2, [r7, #4]
    2288:	f240 6328 	movw	r3, #1576	; 0x628
    228c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2290:	429a      	cmp	r2, r3
    2292:	d000      	beq.n	2296 <MSS_UART_isr+0x26>
    2294:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2296:	687a      	ldr	r2, [r7, #4]
    2298:	f240 6350 	movw	r3, #1616	; 0x650
    229c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22a0:	429a      	cmp	r2, r3
    22a2:	d006      	beq.n	22b2 <MSS_UART_isr+0x42>
    22a4:	687a      	ldr	r2, [r7, #4]
    22a6:	f240 6328 	movw	r3, #1576	; 0x628
    22aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22ae:	429a      	cmp	r2, r3
    22b0:	d167      	bne.n	2382 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    22b2:	687b      	ldr	r3, [r7, #4]
    22b4:	681b      	ldr	r3, [r3, #0]
    22b6:	7a1b      	ldrb	r3, [r3, #8]
    22b8:	b2db      	uxtb	r3, r3
    22ba:	f003 030f 	and.w	r3, r3, #15
    22be:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    22c0:	7bfb      	ldrb	r3, [r7, #15]
    22c2:	2b0c      	cmp	r3, #12
    22c4:	d854      	bhi.n	2370 <MSS_UART_isr+0x100>
    22c6:	a201      	add	r2, pc, #4	; (adr r2, 22cc <MSS_UART_isr+0x5c>)
    22c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    22cc:	00002301 	.word	0x00002301
    22d0:	00002371 	.word	0x00002371
    22d4:	0000231d 	.word	0x0000231d
    22d8:	00002371 	.word	0x00002371
    22dc:	00002339 	.word	0x00002339
    22e0:	00002371 	.word	0x00002371
    22e4:	00002355 	.word	0x00002355
    22e8:	00002371 	.word	0x00002371
    22ec:	00002371 	.word	0x00002371
    22f0:	00002371 	.word	0x00002371
    22f4:	00002371 	.word	0x00002371
    22f8:	00002371 	.word	0x00002371
    22fc:	00002339 	.word	0x00002339
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2300:	687b      	ldr	r3, [r7, #4]
    2302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2304:	2b00      	cmp	r3, #0
    2306:	d100      	bne.n	230a <MSS_UART_isr+0x9a>
    2308:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    230a:	687b      	ldr	r3, [r7, #4]
    230c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    230e:	2b00      	cmp	r3, #0
    2310:	d030      	beq.n	2374 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    2312:	687b      	ldr	r3, [r7, #4]
    2314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2316:	6878      	ldr	r0, [r7, #4]
    2318:	4798      	blx	r3
                }
            }
            break;
    231a:	e032      	b.n	2382 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    231c:	687b      	ldr	r3, [r7, #4]
    231e:	6a1b      	ldr	r3, [r3, #32]
    2320:	2b00      	cmp	r3, #0
    2322:	d100      	bne.n	2326 <MSS_UART_isr+0xb6>
    2324:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    2326:	687b      	ldr	r3, [r7, #4]
    2328:	6a1b      	ldr	r3, [r3, #32]
    232a:	2b00      	cmp	r3, #0
    232c:	d024      	beq.n	2378 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    232e:	687b      	ldr	r3, [r7, #4]
    2330:	6a1b      	ldr	r3, [r3, #32]
    2332:	6878      	ldr	r0, [r7, #4]
    2334:	4798      	blx	r3
                }
            }
            break;
    2336:	e024      	b.n	2382 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2338:	687b      	ldr	r3, [r7, #4]
    233a:	69db      	ldr	r3, [r3, #28]
    233c:	2b00      	cmp	r3, #0
    233e:	d100      	bne.n	2342 <MSS_UART_isr+0xd2>
    2340:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    2342:	687b      	ldr	r3, [r7, #4]
    2344:	69db      	ldr	r3, [r3, #28]
    2346:	2b00      	cmp	r3, #0
    2348:	d018      	beq.n	237c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    234a:	687b      	ldr	r3, [r7, #4]
    234c:	69db      	ldr	r3, [r3, #28]
    234e:	6878      	ldr	r0, [r7, #4]
    2350:	4798      	blx	r3
                }
            }
            break;
    2352:	e016      	b.n	2382 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    2354:	687b      	ldr	r3, [r7, #4]
    2356:	699b      	ldr	r3, [r3, #24]
    2358:	2b00      	cmp	r3, #0
    235a:	d100      	bne.n	235e <MSS_UART_isr+0xee>
    235c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    235e:	687b      	ldr	r3, [r7, #4]
    2360:	699b      	ldr	r3, [r3, #24]
    2362:	2b00      	cmp	r3, #0
    2364:	d00c      	beq.n	2380 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    2366:	687b      	ldr	r3, [r7, #4]
    2368:	699b      	ldr	r3, [r3, #24]
    236a:	6878      	ldr	r0, [r7, #4]
    236c:	4798      	blx	r3
                }
            }
            break;
    236e:	e008      	b.n	2382 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2370:	be00      	bkpt	0x0000
    2372:	e006      	b.n	2382 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    2374:	bf00      	nop
    2376:	e004      	b.n	2382 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    2378:	bf00      	nop
    237a:	e002      	b.n	2382 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    237c:	bf00      	nop
    237e:	e000      	b.n	2382 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    2380:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    2382:	f107 0710 	add.w	r7, r7, #16
    2386:	46bd      	mov	sp, r7
    2388:	bd80      	pop	{r7, pc}
    238a:	bf00      	nop

0000238c <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    238c:	b480      	push	{r7}
    238e:	b087      	sub	sp, #28
    2390:	af00      	add	r7, sp, #0
    2392:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2394:	687a      	ldr	r2, [r7, #4]
    2396:	f240 6350 	movw	r3, #1616	; 0x650
    239a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    239e:	429a      	cmp	r2, r3
    23a0:	d007      	beq.n	23b2 <default_tx_handler+0x26>
    23a2:	687a      	ldr	r2, [r7, #4]
    23a4:	f240 6328 	movw	r3, #1576	; 0x628
    23a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23ac:	429a      	cmp	r2, r3
    23ae:	d000      	beq.n	23b2 <default_tx_handler+0x26>
    23b0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    23b2:	687b      	ldr	r3, [r7, #4]
    23b4:	68db      	ldr	r3, [r3, #12]
    23b6:	2b00      	cmp	r3, #0
    23b8:	d100      	bne.n	23bc <default_tx_handler+0x30>
    23ba:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    23bc:	687b      	ldr	r3, [r7, #4]
    23be:	691b      	ldr	r3, [r3, #16]
    23c0:	2b00      	cmp	r3, #0
    23c2:	d100      	bne.n	23c6 <default_tx_handler+0x3a>
    23c4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    23c6:	687a      	ldr	r2, [r7, #4]
    23c8:	f240 6350 	movw	r3, #1616	; 0x650
    23cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23d0:	429a      	cmp	r2, r3
    23d2:	d006      	beq.n	23e2 <default_tx_handler+0x56>
    23d4:	687a      	ldr	r2, [r7, #4]
    23d6:	f240 6328 	movw	r3, #1576	; 0x628
    23da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23de:	429a      	cmp	r2, r3
    23e0:	d152      	bne.n	2488 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    23e2:	687b      	ldr	r3, [r7, #4]
    23e4:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    23e6:	2b00      	cmp	r3, #0
    23e8:	d04e      	beq.n	2488 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    23ea:	687b      	ldr	r3, [r7, #4]
    23ec:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    23ee:	2b00      	cmp	r3, #0
    23f0:	d04a      	beq.n	2488 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    23f2:	687b      	ldr	r3, [r7, #4]
    23f4:	681b      	ldr	r3, [r3, #0]
    23f6:	7d1b      	ldrb	r3, [r3, #20]
    23f8:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    23fa:	687b      	ldr	r3, [r7, #4]
    23fc:	7a9a      	ldrb	r2, [r3, #10]
    23fe:	7afb      	ldrb	r3, [r7, #11]
    2400:	ea42 0303 	orr.w	r3, r2, r3
    2404:	b2da      	uxtb	r2, r3
    2406:	687b      	ldr	r3, [r7, #4]
    2408:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    240a:	7afb      	ldrb	r3, [r7, #11]
    240c:	f003 0320 	and.w	r3, r3, #32
    2410:	2b00      	cmp	r3, #0
    2412:	d029      	beq.n	2468 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    2414:	f04f 0310 	mov.w	r3, #16
    2418:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    241a:	687b      	ldr	r3, [r7, #4]
    241c:	691a      	ldr	r2, [r3, #16]
    241e:	687b      	ldr	r3, [r7, #4]
    2420:	695b      	ldr	r3, [r3, #20]
    2422:	ebc3 0302 	rsb	r3, r3, r2
    2426:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2428:	697b      	ldr	r3, [r7, #20]
    242a:	2b0f      	cmp	r3, #15
    242c:	d801      	bhi.n	2432 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    242e:	697b      	ldr	r3, [r7, #20]
    2430:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2432:	f04f 0300 	mov.w	r3, #0
    2436:	60fb      	str	r3, [r7, #12]
    2438:	e012      	b.n	2460 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    243a:	687b      	ldr	r3, [r7, #4]
    243c:	681b      	ldr	r3, [r3, #0]
    243e:	687a      	ldr	r2, [r7, #4]
    2440:	68d1      	ldr	r1, [r2, #12]
    2442:	687a      	ldr	r2, [r7, #4]
    2444:	6952      	ldr	r2, [r2, #20]
    2446:	440a      	add	r2, r1
    2448:	7812      	ldrb	r2, [r2, #0]
    244a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    244c:	687b      	ldr	r3, [r7, #4]
    244e:	695b      	ldr	r3, [r3, #20]
    2450:	f103 0201 	add.w	r2, r3, #1
    2454:	687b      	ldr	r3, [r7, #4]
    2456:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2458:	68fb      	ldr	r3, [r7, #12]
    245a:	f103 0301 	add.w	r3, r3, #1
    245e:	60fb      	str	r3, [r7, #12]
    2460:	68fa      	ldr	r2, [r7, #12]
    2462:	693b      	ldr	r3, [r7, #16]
    2464:	429a      	cmp	r2, r3
    2466:	d3e8      	bcc.n	243a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2468:	687b      	ldr	r3, [r7, #4]
    246a:	695a      	ldr	r2, [r3, #20]
    246c:	687b      	ldr	r3, [r7, #4]
    246e:	691b      	ldr	r3, [r3, #16]
    2470:	429a      	cmp	r2, r3
    2472:	d109      	bne.n	2488 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    2474:	687b      	ldr	r3, [r7, #4]
    2476:	f04f 0200 	mov.w	r2, #0
    247a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    247c:	687b      	ldr	r3, [r7, #4]
    247e:	685b      	ldr	r3, [r3, #4]
    2480:	f04f 0200 	mov.w	r2, #0
    2484:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    2488:	f107 071c 	add.w	r7, r7, #28
    248c:	46bd      	mov	sp, r7
    248e:	bc80      	pop	{r7}
    2490:	4770      	bx	lr
    2492:	bf00      	nop

00002494 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2494:	4668      	mov	r0, sp
    2496:	f020 0107 	bic.w	r1, r0, #7
    249a:	468d      	mov	sp, r1
    249c:	b589      	push	{r0, r3, r7, lr}
    249e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    24a0:	f240 6050 	movw	r0, #1616	; 0x650
    24a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    24a8:	f7ff fee2 	bl	2270 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    24ac:	f04f 000a 	mov.w	r0, #10
    24b0:	f7ff fce4 	bl	1e7c <NVIC_ClearPendingIRQ>
}
    24b4:	46bd      	mov	sp, r7
    24b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    24ba:	4685      	mov	sp, r0
    24bc:	4770      	bx	lr
    24be:	bf00      	nop

000024c0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    24c0:	4668      	mov	r0, sp
    24c2:	f020 0107 	bic.w	r1, r0, #7
    24c6:	468d      	mov	sp, r1
    24c8:	b589      	push	{r0, r3, r7, lr}
    24ca:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    24cc:	f240 6028 	movw	r0, #1576	; 0x628
    24d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    24d4:	f7ff fecc 	bl	2270 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    24d8:	f04f 000b 	mov.w	r0, #11
    24dc:	f7ff fcce 	bl	1e7c <NVIC_ClearPendingIRQ>
}
    24e0:	46bd      	mov	sp, r7
    24e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    24e6:	4685      	mov	sp, r0
    24e8:	4770      	bx	lr
    24ea:	bf00      	nop

000024ec <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    24ec:	b480      	push	{r7}
    24ee:	b083      	sub	sp, #12
    24f0:	af00      	add	r7, sp, #0
    24f2:	4603      	mov	r3, r0
    24f4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    24f6:	f24e 1300 	movw	r3, #57600	; 0xe100
    24fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    24fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2502:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2506:	88f9      	ldrh	r1, [r7, #6]
    2508:	f001 011f 	and.w	r1, r1, #31
    250c:	f04f 0001 	mov.w	r0, #1
    2510:	fa00 f101 	lsl.w	r1, r0, r1
    2514:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2518:	f107 070c 	add.w	r7, r7, #12
    251c:	46bd      	mov	sp, r7
    251e:	bc80      	pop	{r7}
    2520:	4770      	bx	lr
    2522:	bf00      	nop

00002524 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2524:	b480      	push	{r7}
    2526:	b083      	sub	sp, #12
    2528:	af00      	add	r7, sp, #0
    252a:	4603      	mov	r3, r0
    252c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    252e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2532:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2536:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    253a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    253e:	88f9      	ldrh	r1, [r7, #6]
    2540:	f001 011f 	and.w	r1, r1, #31
    2544:	f04f 0001 	mov.w	r0, #1
    2548:	fa00 f101 	lsl.w	r1, r0, r1
    254c:	f102 0220 	add.w	r2, r2, #32
    2550:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2554:	f107 070c 	add.w	r7, r7, #12
    2558:	46bd      	mov	sp, r7
    255a:	bc80      	pop	{r7}
    255c:	4770      	bx	lr
    255e:	bf00      	nop

00002560 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2560:	b480      	push	{r7}
    2562:	b083      	sub	sp, #12
    2564:	af00      	add	r7, sp, #0
    2566:	4603      	mov	r3, r0
    2568:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    256a:	f24e 1300 	movw	r3, #57600	; 0xe100
    256e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2572:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2576:	ea4f 1252 	mov.w	r2, r2, lsr #5
    257a:	88f9      	ldrh	r1, [r7, #6]
    257c:	f001 011f 	and.w	r1, r1, #31
    2580:	f04f 0001 	mov.w	r0, #1
    2584:	fa00 f101 	lsl.w	r1, r0, r1
    2588:	f102 0260 	add.w	r2, r2, #96	; 0x60
    258c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2590:	f107 070c 	add.w	r7, r7, #12
    2594:	46bd      	mov	sp, r7
    2596:	bc80      	pop	{r7}
    2598:	4770      	bx	lr
    259a:	bf00      	nop

0000259c <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    259c:	b580      	push	{r7, lr}
    259e:	b084      	sub	sp, #16
    25a0:	af00      	add	r7, sp, #0
    25a2:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    25a4:	687a      	ldr	r2, [r7, #4]
    25a6:	f240 63fc 	movw	r3, #1788	; 0x6fc
    25aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25ae:	429a      	cmp	r2, r3
    25b0:	d007      	beq.n	25c2 <MSS_SPI_init+0x26>
    25b2:	687a      	ldr	r2, [r7, #4]
    25b4:	f240 6378 	movw	r3, #1656	; 0x678
    25b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25bc:	429a      	cmp	r2, r3
    25be:	d000      	beq.n	25c2 <MSS_SPI_init+0x26>
    25c0:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    25c2:	687b      	ldr	r3, [r7, #4]
    25c4:	889b      	ldrh	r3, [r3, #4]
    25c6:	b21b      	sxth	r3, r3
    25c8:	4618      	mov	r0, r3
    25ca:	f7ff ffab 	bl	2524 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    25ce:	6878      	ldr	r0, [r7, #4]
    25d0:	f04f 0100 	mov.w	r1, #0
    25d4:	f04f 0284 	mov.w	r2, #132	; 0x84
    25d8:	f002 fc2c 	bl	4e34 <memset>
    
    this_spi->cmd_done = 1u;
    25dc:	687b      	ldr	r3, [r7, #4]
    25de:	f04f 0201 	mov.w	r2, #1
    25e2:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    25e4:	f04f 0300 	mov.w	r3, #0
    25e8:	81fb      	strh	r3, [r7, #14]
    25ea:	e00d      	b.n	2608 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    25ec:	89fb      	ldrh	r3, [r7, #14]
    25ee:	687a      	ldr	r2, [r7, #4]
    25f0:	f103 0306 	add.w	r3, r3, #6
    25f4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    25f8:	4413      	add	r3, r2
    25fa:	f04f 32ff 	mov.w	r2, #4294967295
    25fe:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    2600:	89fb      	ldrh	r3, [r7, #14]
    2602:	f103 0301 	add.w	r3, r3, #1
    2606:	81fb      	strh	r3, [r7, #14]
    2608:	89fb      	ldrh	r3, [r7, #14]
    260a:	2b07      	cmp	r3, #7
    260c:	d9ee      	bls.n	25ec <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    260e:	687a      	ldr	r2, [r7, #4]
    2610:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2618:	429a      	cmp	r2, r3
    261a:	d126      	bne.n	266a <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    261c:	687a      	ldr	r2, [r7, #4]
    261e:	f241 0300 	movw	r3, #4096	; 0x1000
    2622:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2626:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    2628:	687b      	ldr	r3, [r7, #4]
    262a:	f04f 020c 	mov.w	r2, #12
    262e:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    2630:	f242 0300 	movw	r3, #8192	; 0x2000
    2634:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2638:	f242 0200 	movw	r2, #8192	; 0x2000
    263c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2640:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2642:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2646:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    2648:	f04f 000c 	mov.w	r0, #12
    264c:	f7ff ff88 	bl	2560 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2650:	f242 0300 	movw	r3, #8192	; 0x2000
    2654:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2658:	f242 0200 	movw	r2, #8192	; 0x2000
    265c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2660:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2662:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2666:	631a      	str	r2, [r3, #48]	; 0x30
    2668:	e025      	b.n	26b6 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    266a:	687a      	ldr	r2, [r7, #4]
    266c:	f241 0300 	movw	r3, #4096	; 0x1000
    2670:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2674:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    2676:	687b      	ldr	r3, [r7, #4]
    2678:	f04f 020d 	mov.w	r2, #13
    267c:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    267e:	f242 0300 	movw	r3, #8192	; 0x2000
    2682:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2686:	f242 0200 	movw	r2, #8192	; 0x2000
    268a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    268e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2690:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    2694:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    2696:	f04f 000d 	mov.w	r0, #13
    269a:	f7ff ff61 	bl	2560 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    269e:	f242 0300 	movw	r3, #8192	; 0x2000
    26a2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    26a6:	f242 0200 	movw	r2, #8192	; 0x2000
    26aa:	f2ce 0204 	movt	r2, #57348	; 0xe004
    26ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
    26b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    26b4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    26b6:	687b      	ldr	r3, [r7, #4]
    26b8:	681b      	ldr	r3, [r3, #0]
    26ba:	687a      	ldr	r2, [r7, #4]
    26bc:	6812      	ldr	r2, [r2, #0]
    26be:	6812      	ldr	r2, [r2, #0]
    26c0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    26c4:	601a      	str	r2, [r3, #0]
}
    26c6:	f107 0710 	add.w	r7, r7, #16
    26ca:	46bd      	mov	sp, r7
    26cc:	bd80      	pop	{r7, pc}
    26ce:	bf00      	nop

000026d0 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    26d0:	b580      	push	{r7, lr}
    26d2:	b08a      	sub	sp, #40	; 0x28
    26d4:	af00      	add	r7, sp, #0
    26d6:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    26d8:	687b      	ldr	r3, [r7, #4]
    26da:	681b      	ldr	r3, [r3, #0]
    26dc:	681b      	ldr	r3, [r3, #0]
    26de:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    26e0:	687b      	ldr	r3, [r7, #4]
    26e2:	681b      	ldr	r3, [r3, #0]
    26e4:	699b      	ldr	r3, [r3, #24]
    26e6:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    26e8:	687b      	ldr	r3, [r7, #4]
    26ea:	681b      	ldr	r3, [r3, #0]
    26ec:	685b      	ldr	r3, [r3, #4]
    26ee:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    26f0:	687b      	ldr	r3, [r7, #4]
    26f2:	681b      	ldr	r3, [r3, #0]
    26f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    26f6:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    26f8:	687b      	ldr	r3, [r7, #4]
    26fa:	681b      	ldr	r3, [r3, #0]
    26fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    26fe:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    2700:	687b      	ldr	r3, [r7, #4]
    2702:	681b      	ldr	r3, [r3, #0]
    2704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    2706:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    2708:	687b      	ldr	r3, [r7, #4]
    270a:	681b      	ldr	r3, [r3, #0]
    270c:	69db      	ldr	r3, [r3, #28]
    270e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    2710:	687a      	ldr	r2, [r7, #4]
    2712:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    271a:	429a      	cmp	r2, r3
    271c:	d12e      	bne.n	277c <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    271e:	687a      	ldr	r2, [r7, #4]
    2720:	f241 0300 	movw	r3, #4096	; 0x1000
    2724:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2728:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    272a:	687b      	ldr	r3, [r7, #4]
    272c:	f04f 020c 	mov.w	r2, #12
    2730:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    2732:	f242 0300 	movw	r3, #8192	; 0x2000
    2736:	f2ce 0304 	movt	r3, #57348	; 0xe004
    273a:	f242 0200 	movw	r2, #8192	; 0x2000
    273e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2742:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2744:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2748:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    274a:	f04f 000c 	mov.w	r0, #12
    274e:	f7ff ff07 	bl	2560 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2752:	f242 0300 	movw	r3, #8192	; 0x2000
    2756:	f2ce 0304 	movt	r3, #57348	; 0xe004
    275a:	f242 0200 	movw	r2, #8192	; 0x2000
    275e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2762:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2764:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2768:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    276a:	687b      	ldr	r3, [r7, #4]
    276c:	681b      	ldr	r3, [r3, #0]
    276e:	687a      	ldr	r2, [r7, #4]
    2770:	6812      	ldr	r2, [r2, #0]
    2772:	6812      	ldr	r2, [r2, #0]
    2774:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2778:	601a      	str	r2, [r3, #0]
    277a:	e02d      	b.n	27d8 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    277c:	687a      	ldr	r2, [r7, #4]
    277e:	f241 0300 	movw	r3, #4096	; 0x1000
    2782:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2786:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    2788:	687b      	ldr	r3, [r7, #4]
    278a:	f04f 020d 	mov.w	r2, #13
    278e:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    2790:	f242 0300 	movw	r3, #8192	; 0x2000
    2794:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2798:	f242 0200 	movw	r2, #8192	; 0x2000
    279c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    27a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    27a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    27a6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    27a8:	f04f 000d 	mov.w	r0, #13
    27ac:	f7ff fed8 	bl	2560 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    27b0:	f242 0300 	movw	r3, #8192	; 0x2000
    27b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    27b8:	f242 0200 	movw	r2, #8192	; 0x2000
    27bc:	f2ce 0204 	movt	r2, #57348	; 0xe004
    27c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    27c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    27c6:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    27c8:	687b      	ldr	r3, [r7, #4]
    27ca:	681b      	ldr	r3, [r3, #0]
    27cc:	687a      	ldr	r2, [r7, #4]
    27ce:	6812      	ldr	r2, [r2, #0]
    27d0:	6812      	ldr	r2, [r2, #0]
    27d2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    27d6:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    27d8:	68fb      	ldr	r3, [r7, #12]
    27da:	f023 0301 	bic.w	r3, r3, #1
    27de:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    27e0:	687b      	ldr	r3, [r7, #4]
    27e2:	681b      	ldr	r3, [r3, #0]
    27e4:	68fa      	ldr	r2, [r7, #12]
    27e6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    27e8:	687b      	ldr	r3, [r7, #4]
    27ea:	681b      	ldr	r3, [r3, #0]
    27ec:	693a      	ldr	r2, [r7, #16]
    27ee:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    27f0:	687b      	ldr	r3, [r7, #4]
    27f2:	681b      	ldr	r3, [r3, #0]
    27f4:	697a      	ldr	r2, [r7, #20]
    27f6:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    27f8:	687b      	ldr	r3, [r7, #4]
    27fa:	681b      	ldr	r3, [r3, #0]
    27fc:	687a      	ldr	r2, [r7, #4]
    27fe:	6812      	ldr	r2, [r2, #0]
    2800:	6812      	ldr	r2, [r2, #0]
    2802:	f042 0201 	orr.w	r2, r2, #1
    2806:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    2808:	687b      	ldr	r3, [r7, #4]
    280a:	681b      	ldr	r3, [r3, #0]
    280c:	69ba      	ldr	r2, [r7, #24]
    280e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    2810:	687b      	ldr	r3, [r7, #4]
    2812:	681b      	ldr	r3, [r3, #0]
    2814:	69fa      	ldr	r2, [r7, #28]
    2816:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    2818:	687b      	ldr	r3, [r7, #4]
    281a:	681b      	ldr	r3, [r3, #0]
    281c:	6a3a      	ldr	r2, [r7, #32]
    281e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    2820:	687b      	ldr	r3, [r7, #4]
    2822:	681b      	ldr	r3, [r3, #0]
    2824:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2826:	61da      	str	r2, [r3, #28]
}
    2828:	f107 0728 	add.w	r7, r7, #40	; 0x28
    282c:	46bd      	mov	sp, r7
    282e:	bd80      	pop	{r7, pc}

00002830 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    2830:	b580      	push	{r7, lr}
    2832:	b084      	sub	sp, #16
    2834:	af00      	add	r7, sp, #0
    2836:	60f8      	str	r0, [r7, #12]
    2838:	607a      	str	r2, [r7, #4]
    283a:	460a      	mov	r2, r1
    283c:	72fa      	strb	r2, [r7, #11]
    283e:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2840:	68fa      	ldr	r2, [r7, #12]
    2842:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2846:	f2c2 0300 	movt	r3, #8192	; 0x2000
    284a:	429a      	cmp	r2, r3
    284c:	d007      	beq.n	285e <MSS_SPI_configure_master_mode+0x2e>
    284e:	68fa      	ldr	r2, [r7, #12]
    2850:	f240 6378 	movw	r3, #1656	; 0x678
    2854:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2858:	429a      	cmp	r2, r3
    285a:	d000      	beq.n	285e <MSS_SPI_configure_master_mode+0x2e>
    285c:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    285e:	7afb      	ldrb	r3, [r7, #11]
    2860:	2b07      	cmp	r3, #7
    2862:	d900      	bls.n	2866 <MSS_SPI_configure_master_mode+0x36>
    2864:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    2866:	7e3b      	ldrb	r3, [r7, #24]
    2868:	2b20      	cmp	r3, #32
    286a:	d900      	bls.n	286e <MSS_SPI_configure_master_mode+0x3e>
    286c:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    286e:	68fb      	ldr	r3, [r7, #12]
    2870:	889b      	ldrh	r3, [r3, #4]
    2872:	b21b      	sxth	r3, r3
    2874:	4618      	mov	r0, r3
    2876:	f7ff fe55 	bl	2524 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    287a:	68fb      	ldr	r3, [r7, #12]
    287c:	f04f 0200 	mov.w	r2, #0
    2880:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2884:	68fb      	ldr	r3, [r7, #12]
    2886:	681b      	ldr	r3, [r3, #0]
    2888:	68fa      	ldr	r2, [r7, #12]
    288a:	6812      	ldr	r2, [r2, #0]
    288c:	6812      	ldr	r2, [r2, #0]
    288e:	f022 0201 	bic.w	r2, r2, #1
    2892:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    2894:	68fb      	ldr	r3, [r7, #12]
    2896:	681b      	ldr	r3, [r3, #0]
    2898:	68fa      	ldr	r2, [r7, #12]
    289a:	6812      	ldr	r2, [r2, #0]
    289c:	6812      	ldr	r2, [r2, #0]
    289e:	f042 0202 	orr.w	r2, r2, #2
    28a2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    28a4:	68fb      	ldr	r3, [r7, #12]
    28a6:	681b      	ldr	r3, [r3, #0]
    28a8:	68fa      	ldr	r2, [r7, #12]
    28aa:	6812      	ldr	r2, [r2, #0]
    28ac:	6812      	ldr	r2, [r2, #0]
    28ae:	f042 0201 	orr.w	r2, r2, #1
    28b2:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    28b4:	7afb      	ldrb	r3, [r7, #11]
    28b6:	2b07      	cmp	r3, #7
    28b8:	d83f      	bhi.n	293a <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    28ba:	687b      	ldr	r3, [r7, #4]
    28bc:	2b00      	cmp	r3, #0
    28be:	d00b      	beq.n	28d8 <MSS_SPI_configure_master_mode+0xa8>
    28c0:	687b      	ldr	r3, [r7, #4]
    28c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    28c6:	d007      	beq.n	28d8 <MSS_SPI_configure_master_mode+0xa8>
    28c8:	687b      	ldr	r3, [r7, #4]
    28ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    28ce:	d003      	beq.n	28d8 <MSS_SPI_configure_master_mode+0xa8>
    28d0:	687b      	ldr	r3, [r7, #4]
    28d2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    28d6:	d10f      	bne.n	28f8 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    28d8:	7afa      	ldrb	r2, [r7, #11]
    28da:	6879      	ldr	r1, [r7, #4]
    28dc:	f240 1302 	movw	r3, #258	; 0x102
    28e0:	f2c2 4300 	movt	r3, #9216	; 0x2400
    28e4:	ea41 0303 	orr.w	r3, r1, r3
    28e8:	68f9      	ldr	r1, [r7, #12]
    28ea:	f102 0206 	add.w	r2, r2, #6
    28ee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    28f2:	440a      	add	r2, r1
    28f4:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    28f6:	e00e      	b.n	2916 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    28f8:	7afa      	ldrb	r2, [r7, #11]
    28fa:	6879      	ldr	r1, [r7, #4]
    28fc:	f240 1302 	movw	r3, #258	; 0x102
    2900:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2904:	ea41 0303 	orr.w	r3, r1, r3
    2908:	68f9      	ldr	r1, [r7, #12]
    290a:	f102 0206 	add.w	r2, r2, #6
    290e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2912:	440a      	add	r2, r1
    2914:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    2916:	7afb      	ldrb	r3, [r7, #11]
    2918:	68fa      	ldr	r2, [r7, #12]
    291a:	f103 0306 	add.w	r3, r3, #6
    291e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2922:	4413      	add	r3, r2
    2924:	7e3a      	ldrb	r2, [r7, #24]
    2926:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    2928:	7afb      	ldrb	r3, [r7, #11]
    292a:	68fa      	ldr	r2, [r7, #12]
    292c:	f103 0306 	add.w	r3, r3, #6
    2930:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2934:	4413      	add	r3, r2
    2936:	78fa      	ldrb	r2, [r7, #3]
    2938:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    293a:	68fb      	ldr	r3, [r7, #12]
    293c:	889b      	ldrh	r3, [r3, #4]
    293e:	b21b      	sxth	r3, r3
    2940:	4618      	mov	r0, r3
    2942:	f7ff fdd3 	bl	24ec <NVIC_EnableIRQ>
}
    2946:	f107 0710 	add.w	r7, r7, #16
    294a:	46bd      	mov	sp, r7
    294c:	bd80      	pop	{r7, pc}
    294e:	bf00      	nop

00002950 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2950:	b580      	push	{r7, lr}
    2952:	b084      	sub	sp, #16
    2954:	af00      	add	r7, sp, #0
    2956:	6078      	str	r0, [r7, #4]
    2958:	460b      	mov	r3, r1
    295a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    295c:	687a      	ldr	r2, [r7, #4]
    295e:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2962:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2966:	429a      	cmp	r2, r3
    2968:	d007      	beq.n	297a <MSS_SPI_set_slave_select+0x2a>
    296a:	687a      	ldr	r2, [r7, #4]
    296c:	f240 6378 	movw	r3, #1656	; 0x678
    2970:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2974:	429a      	cmp	r2, r3
    2976:	d000      	beq.n	297a <MSS_SPI_set_slave_select+0x2a>
    2978:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    297a:	687b      	ldr	r3, [r7, #4]
    297c:	681b      	ldr	r3, [r3, #0]
    297e:	681b      	ldr	r3, [r3, #0]
    2980:	f003 0302 	and.w	r3, r3, #2
    2984:	2b00      	cmp	r3, #0
    2986:	d100      	bne.n	298a <MSS_SPI_set_slave_select+0x3a>
    2988:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    298a:	78fb      	ldrb	r3, [r7, #3]
    298c:	687a      	ldr	r2, [r7, #4]
    298e:	f103 0306 	add.w	r3, r3, #6
    2992:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2996:	4413      	add	r3, r2
    2998:	685b      	ldr	r3, [r3, #4]
    299a:	f1b3 3fff 	cmp.w	r3, #4294967295
    299e:	d100      	bne.n	29a2 <MSS_SPI_set_slave_select+0x52>
    29a0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    29a2:	687b      	ldr	r3, [r7, #4]
    29a4:	889b      	ldrh	r3, [r3, #4]
    29a6:	b21b      	sxth	r3, r3
    29a8:	4618      	mov	r0, r3
    29aa:	f7ff fdbb 	bl	2524 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    29ae:	687b      	ldr	r3, [r7, #4]
    29b0:	681b      	ldr	r3, [r3, #0]
    29b2:	689b      	ldr	r3, [r3, #8]
    29b4:	f003 0304 	and.w	r3, r3, #4
    29b8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    29ba:	68fb      	ldr	r3, [r7, #12]
    29bc:	2b00      	cmp	r3, #0
    29be:	d002      	beq.n	29c6 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    29c0:	6878      	ldr	r0, [r7, #4]
    29c2:	f7ff fe85 	bl	26d0 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    29c6:	687b      	ldr	r3, [r7, #4]
    29c8:	681b      	ldr	r3, [r3, #0]
    29ca:	687a      	ldr	r2, [r7, #4]
    29cc:	6812      	ldr	r2, [r2, #0]
    29ce:	6812      	ldr	r2, [r2, #0]
    29d0:	f022 0201 	bic.w	r2, r2, #1
    29d4:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    29d6:	687b      	ldr	r3, [r7, #4]
    29d8:	681a      	ldr	r2, [r3, #0]
    29da:	78fb      	ldrb	r3, [r7, #3]
    29dc:	6879      	ldr	r1, [r7, #4]
    29de:	f103 0306 	add.w	r3, r3, #6
    29e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    29e6:	440b      	add	r3, r1
    29e8:	685b      	ldr	r3, [r3, #4]
    29ea:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    29ec:	687b      	ldr	r3, [r7, #4]
    29ee:	681a      	ldr	r2, [r3, #0]
    29f0:	78fb      	ldrb	r3, [r7, #3]
    29f2:	6879      	ldr	r1, [r7, #4]
    29f4:	f103 0306 	add.w	r3, r3, #6
    29f8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    29fc:	440b      	add	r3, r1
    29fe:	7a5b      	ldrb	r3, [r3, #9]
    2a00:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    2a02:	687b      	ldr	r3, [r7, #4]
    2a04:	681a      	ldr	r2, [r3, #0]
    2a06:	78fb      	ldrb	r3, [r7, #3]
    2a08:	6879      	ldr	r1, [r7, #4]
    2a0a:	f103 0306 	add.w	r3, r3, #6
    2a0e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2a12:	440b      	add	r3, r1
    2a14:	7a1b      	ldrb	r3, [r3, #8]
    2a16:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2a18:	687b      	ldr	r3, [r7, #4]
    2a1a:	681b      	ldr	r3, [r3, #0]
    2a1c:	687a      	ldr	r2, [r7, #4]
    2a1e:	6812      	ldr	r2, [r2, #0]
    2a20:	6812      	ldr	r2, [r2, #0]
    2a22:	f042 0201 	orr.w	r2, r2, #1
    2a26:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    2a28:	687b      	ldr	r3, [r7, #4]
    2a2a:	681b      	ldr	r3, [r3, #0]
    2a2c:	687a      	ldr	r2, [r7, #4]
    2a2e:	6812      	ldr	r2, [r2, #0]
    2a30:	69d1      	ldr	r1, [r2, #28]
    2a32:	78fa      	ldrb	r2, [r7, #3]
    2a34:	f04f 0001 	mov.w	r0, #1
    2a38:	fa00 f202 	lsl.w	r2, r0, r2
    2a3c:	ea41 0202 	orr.w	r2, r1, r2
    2a40:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2a42:	687b      	ldr	r3, [r7, #4]
    2a44:	889b      	ldrh	r3, [r3, #4]
    2a46:	b21b      	sxth	r3, r3
    2a48:	4618      	mov	r0, r3
    2a4a:	f7ff fd4f 	bl	24ec <NVIC_EnableIRQ>
}
    2a4e:	f107 0710 	add.w	r7, r7, #16
    2a52:	46bd      	mov	sp, r7
    2a54:	bd80      	pop	{r7, pc}
    2a56:	bf00      	nop

00002a58 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2a58:	b580      	push	{r7, lr}
    2a5a:	b084      	sub	sp, #16
    2a5c:	af00      	add	r7, sp, #0
    2a5e:	6078      	str	r0, [r7, #4]
    2a60:	460b      	mov	r3, r1
    2a62:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2a64:	687a      	ldr	r2, [r7, #4]
    2a66:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a6e:	429a      	cmp	r2, r3
    2a70:	d007      	beq.n	2a82 <MSS_SPI_clear_slave_select+0x2a>
    2a72:	687a      	ldr	r2, [r7, #4]
    2a74:	f240 6378 	movw	r3, #1656	; 0x678
    2a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a7c:	429a      	cmp	r2, r3
    2a7e:	d000      	beq.n	2a82 <MSS_SPI_clear_slave_select+0x2a>
    2a80:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2a82:	687b      	ldr	r3, [r7, #4]
    2a84:	681b      	ldr	r3, [r3, #0]
    2a86:	681b      	ldr	r3, [r3, #0]
    2a88:	f003 0302 	and.w	r3, r3, #2
    2a8c:	2b00      	cmp	r3, #0
    2a8e:	d100      	bne.n	2a92 <MSS_SPI_clear_slave_select+0x3a>
    2a90:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2a92:	687b      	ldr	r3, [r7, #4]
    2a94:	889b      	ldrh	r3, [r3, #4]
    2a96:	b21b      	sxth	r3, r3
    2a98:	4618      	mov	r0, r3
    2a9a:	f7ff fd43 	bl	2524 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2a9e:	687b      	ldr	r3, [r7, #4]
    2aa0:	681b      	ldr	r3, [r3, #0]
    2aa2:	689b      	ldr	r3, [r3, #8]
    2aa4:	f003 0304 	and.w	r3, r3, #4
    2aa8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    2aaa:	68fb      	ldr	r3, [r7, #12]
    2aac:	2b00      	cmp	r3, #0
    2aae:	d002      	beq.n	2ab6 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    2ab0:	6878      	ldr	r0, [r7, #4]
    2ab2:	f7ff fe0d 	bl	26d0 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    2ab6:	687b      	ldr	r3, [r7, #4]
    2ab8:	681b      	ldr	r3, [r3, #0]
    2aba:	687a      	ldr	r2, [r7, #4]
    2abc:	6812      	ldr	r2, [r2, #0]
    2abe:	69d1      	ldr	r1, [r2, #28]
    2ac0:	78fa      	ldrb	r2, [r7, #3]
    2ac2:	f04f 0001 	mov.w	r0, #1
    2ac6:	fa00 f202 	lsl.w	r2, r0, r2
    2aca:	ea6f 0202 	mvn.w	r2, r2
    2ace:	ea01 0202 	and.w	r2, r1, r2
    2ad2:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2ad4:	687b      	ldr	r3, [r7, #4]
    2ad6:	889b      	ldrh	r3, [r3, #4]
    2ad8:	b21b      	sxth	r3, r3
    2ada:	4618      	mov	r0, r3
    2adc:	f7ff fd06 	bl	24ec <NVIC_EnableIRQ>
}
    2ae0:	f107 0710 	add.w	r7, r7, #16
    2ae4:	46bd      	mov	sp, r7
    2ae6:	bd80      	pop	{r7, pc}

00002ae8 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    2ae8:	b480      	push	{r7}
    2aea:	b087      	sub	sp, #28
    2aec:	af00      	add	r7, sp, #0
    2aee:	6078      	str	r0, [r7, #4]
    2af0:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2af2:	687a      	ldr	r2, [r7, #4]
    2af4:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2afc:	429a      	cmp	r2, r3
    2afe:	d007      	beq.n	2b10 <MSS_SPI_transfer_frame+0x28>
    2b00:	687a      	ldr	r2, [r7, #4]
    2b02:	f240 6378 	movw	r3, #1656	; 0x678
    2b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b0a:	429a      	cmp	r2, r3
    2b0c:	d000      	beq.n	2b10 <MSS_SPI_transfer_frame+0x28>
    2b0e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2b10:	687b      	ldr	r3, [r7, #4]
    2b12:	681b      	ldr	r3, [r3, #0]
    2b14:	681b      	ldr	r3, [r3, #0]
    2b16:	f003 0302 	and.w	r3, r3, #2
    2b1a:	2b00      	cmp	r3, #0
    2b1c:	d100      	bne.n	2b20 <MSS_SPI_transfer_frame+0x38>
    2b1e:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2b20:	687b      	ldr	r3, [r7, #4]
    2b22:	681a      	ldr	r2, [r3, #0]
    2b24:	687b      	ldr	r3, [r7, #4]
    2b26:	681b      	ldr	r3, [r3, #0]
    2b28:	6819      	ldr	r1, [r3, #0]
    2b2a:	f240 03ff 	movw	r3, #255	; 0xff
    2b2e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2b32:	ea01 0303 	and.w	r3, r1, r3
    2b36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2b3a:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2b3c:	687b      	ldr	r3, [r7, #4]
    2b3e:	681b      	ldr	r3, [r3, #0]
    2b40:	687a      	ldr	r2, [r7, #4]
    2b42:	6812      	ldr	r2, [r2, #0]
    2b44:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2b46:	f042 020c 	orr.w	r2, r2, #12
    2b4a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2b4c:	687b      	ldr	r3, [r7, #4]
    2b4e:	681b      	ldr	r3, [r3, #0]
    2b50:	689b      	ldr	r3, [r3, #8]
    2b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2b56:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
    2b58:	e00b      	b.n	2b72 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
    2b5a:	687b      	ldr	r3, [r7, #4]
    2b5c:	681b      	ldr	r3, [r3, #0]
    2b5e:	691b      	ldr	r3, [r3, #16]
    2b60:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
    2b62:	68bb      	ldr	r3, [r7, #8]
    2b64:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2b66:	687b      	ldr	r3, [r7, #4]
    2b68:	681b      	ldr	r3, [r3, #0]
    2b6a:	689b      	ldr	r3, [r3, #8]
    2b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2b70:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    2b72:	68fb      	ldr	r3, [r7, #12]
    2b74:	2b00      	cmp	r3, #0
    2b76:	d0f0      	beq.n	2b5a <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    2b78:	687b      	ldr	r3, [r7, #4]
    2b7a:	681b      	ldr	r3, [r3, #0]
    2b7c:	683a      	ldr	r2, [r7, #0]
    2b7e:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    2b80:	687b      	ldr	r3, [r7, #4]
    2b82:	681b      	ldr	r3, [r3, #0]
    2b84:	689b      	ldr	r3, [r3, #8]
    2b86:	f003 0301 	and.w	r3, r3, #1
    2b8a:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
    2b8c:	e005      	b.n	2b9a <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    2b8e:	687b      	ldr	r3, [r7, #4]
    2b90:	681b      	ldr	r3, [r3, #0]
    2b92:	689b      	ldr	r3, [r3, #8]
    2b94:	f003 0301 	and.w	r3, r3, #1
    2b98:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
    2b9a:	697b      	ldr	r3, [r7, #20]
    2b9c:	2b00      	cmp	r3, #0
    2b9e:	d0f6      	beq.n	2b8e <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    2ba0:	687b      	ldr	r3, [r7, #4]
    2ba2:	681b      	ldr	r3, [r3, #0]
    2ba4:	689b      	ldr	r3, [r3, #8]
    2ba6:	f003 0302 	and.w	r3, r3, #2
    2baa:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
    2bac:	e005      	b.n	2bba <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    2bae:	687b      	ldr	r3, [r7, #4]
    2bb0:	681b      	ldr	r3, [r3, #0]
    2bb2:	689b      	ldr	r3, [r3, #8]
    2bb4:	f003 0302 	and.w	r3, r3, #2
    2bb8:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
    2bba:	693b      	ldr	r3, [r7, #16]
    2bbc:	2b00      	cmp	r3, #0
    2bbe:	d0f6      	beq.n	2bae <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
    2bc0:	687b      	ldr	r3, [r7, #4]
    2bc2:	681b      	ldr	r3, [r3, #0]
    2bc4:	691b      	ldr	r3, [r3, #16]
}
    2bc6:	4618      	mov	r0, r3
    2bc8:	f107 071c 	add.w	r7, r7, #28
    2bcc:	46bd      	mov	sp, r7
    2bce:	bc80      	pop	{r7}
    2bd0:	4770      	bx	lr
    2bd2:	bf00      	nop

00002bd4 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2bd4:	b480      	push	{r7}
    2bd6:	b085      	sub	sp, #20
    2bd8:	af00      	add	r7, sp, #0
    2bda:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    2bdc:	f04f 0300 	mov.w	r3, #0
    2be0:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2be2:	e00e      	b.n	2c02 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    2be4:	687b      	ldr	r3, [r7, #4]
    2be6:	681b      	ldr	r3, [r3, #0]
    2be8:	687a      	ldr	r2, [r7, #4]
    2bea:	6891      	ldr	r1, [r2, #8]
    2bec:	687a      	ldr	r2, [r7, #4]
    2bee:	6912      	ldr	r2, [r2, #16]
    2bf0:	440a      	add	r2, r1
    2bf2:	7812      	ldrb	r2, [r2, #0]
    2bf4:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    2bf6:	687b      	ldr	r3, [r7, #4]
    2bf8:	691b      	ldr	r3, [r3, #16]
    2bfa:	f103 0201 	add.w	r2, r3, #1
    2bfe:	687b      	ldr	r3, [r7, #4]
    2c00:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2c02:	687b      	ldr	r3, [r7, #4]
    2c04:	681b      	ldr	r3, [r3, #0]
    2c06:	689b      	ldr	r3, [r3, #8]
    2c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2c0c:	2b00      	cmp	r3, #0
    2c0e:	d105      	bne.n	2c1c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    2c10:	687b      	ldr	r3, [r7, #4]
    2c12:	691a      	ldr	r2, [r3, #16]
    2c14:	687b      	ldr	r3, [r7, #4]
    2c16:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2c18:	429a      	cmp	r2, r3
    2c1a:	d3e3      	bcc.n	2be4 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    2c1c:	687b      	ldr	r3, [r7, #4]
    2c1e:	691a      	ldr	r2, [r3, #16]
    2c20:	687b      	ldr	r3, [r7, #4]
    2c22:	68db      	ldr	r3, [r3, #12]
    2c24:	429a      	cmp	r2, r3
    2c26:	d31c      	bcc.n	2c62 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2c28:	e00e      	b.n	2c48 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    2c2a:	687b      	ldr	r3, [r7, #4]
    2c2c:	681b      	ldr	r3, [r3, #0]
    2c2e:	687a      	ldr	r2, [r7, #4]
    2c30:	6951      	ldr	r1, [r2, #20]
    2c32:	687a      	ldr	r2, [r7, #4]
    2c34:	69d2      	ldr	r2, [r2, #28]
    2c36:	440a      	add	r2, r1
    2c38:	7812      	ldrb	r2, [r2, #0]
    2c3a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    2c3c:	687b      	ldr	r3, [r7, #4]
    2c3e:	69db      	ldr	r3, [r3, #28]
    2c40:	f103 0201 	add.w	r2, r3, #1
    2c44:	687b      	ldr	r3, [r7, #4]
    2c46:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2c48:	687b      	ldr	r3, [r7, #4]
    2c4a:	681b      	ldr	r3, [r3, #0]
    2c4c:	689b      	ldr	r3, [r3, #8]
    2c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2c52:	2b00      	cmp	r3, #0
    2c54:	d105      	bne.n	2c62 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    2c56:	687b      	ldr	r3, [r7, #4]
    2c58:	69da      	ldr	r2, [r3, #28]
    2c5a:	687b      	ldr	r3, [r7, #4]
    2c5c:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2c5e:	429a      	cmp	r2, r3
    2c60:	d3e3      	bcc.n	2c2a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2c62:	687b      	ldr	r3, [r7, #4]
    2c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2c66:	2b00      	cmp	r3, #0
    2c68:	d01f      	beq.n	2caa <fill_slave_tx_fifo+0xd6>
    2c6a:	687b      	ldr	r3, [r7, #4]
    2c6c:	691a      	ldr	r2, [r3, #16]
    2c6e:	687b      	ldr	r3, [r7, #4]
    2c70:	68db      	ldr	r3, [r3, #12]
    2c72:	429a      	cmp	r2, r3
    2c74:	d319      	bcc.n	2caa <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    2c76:	687b      	ldr	r3, [r7, #4]
    2c78:	69da      	ldr	r2, [r3, #28]
    2c7a:	687b      	ldr	r3, [r7, #4]
    2c7c:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2c7e:	429a      	cmp	r2, r3
    2c80:	d313      	bcc.n	2caa <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2c82:	e008      	b.n	2c96 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    2c84:	687b      	ldr	r3, [r7, #4]
    2c86:	681b      	ldr	r3, [r3, #0]
    2c88:	f04f 0200 	mov.w	r2, #0
    2c8c:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    2c8e:	68fb      	ldr	r3, [r7, #12]
    2c90:	f103 0301 	add.w	r3, r3, #1
    2c94:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2c96:	687b      	ldr	r3, [r7, #4]
    2c98:	681b      	ldr	r3, [r3, #0]
    2c9a:	689b      	ldr	r3, [r3, #8]
    2c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2ca0:	2b00      	cmp	r3, #0
    2ca2:	d102      	bne.n	2caa <fill_slave_tx_fifo+0xd6>
    2ca4:	68fb      	ldr	r3, [r7, #12]
    2ca6:	2b1f      	cmp	r3, #31
    2ca8:	d9ec      	bls.n	2c84 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    2caa:	f107 0714 	add.w	r7, r7, #20
    2cae:	46bd      	mov	sp, r7
    2cb0:	bc80      	pop	{r7}
    2cb2:	4770      	bx	lr

00002cb4 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2cb4:	b580      	push	{r7, lr}
    2cb6:	b084      	sub	sp, #16
    2cb8:	af00      	add	r7, sp, #0
    2cba:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2cbc:	687b      	ldr	r3, [r7, #4]
    2cbe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2cc2:	2b02      	cmp	r3, #2
    2cc4:	d115      	bne.n	2cf2 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2cc6:	e00c      	b.n	2ce2 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    2cc8:	687b      	ldr	r3, [r7, #4]
    2cca:	681b      	ldr	r3, [r3, #0]
    2ccc:	691b      	ldr	r3, [r3, #16]
    2cce:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    2cd0:	687b      	ldr	r3, [r7, #4]
    2cd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2cd4:	2b00      	cmp	r3, #0
    2cd6:	d004      	beq.n	2ce2 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    2cd8:	687b      	ldr	r3, [r7, #4]
    2cda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2cdc:	68fa      	ldr	r2, [r7, #12]
    2cde:	4610      	mov	r0, r2
    2ce0:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2ce2:	687b      	ldr	r3, [r7, #4]
    2ce4:	681b      	ldr	r3, [r3, #0]
    2ce6:	689b      	ldr	r3, [r3, #8]
    2ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2cec:	2b00      	cmp	r3, #0
    2cee:	d0eb      	beq.n	2cc8 <read_slave_rx_fifo+0x14>
    2cf0:	e032      	b.n	2d58 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2cf2:	687b      	ldr	r3, [r7, #4]
    2cf4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2cf8:	2b01      	cmp	r3, #1
    2cfa:	d125      	bne.n	2d48 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2cfc:	e017      	b.n	2d2e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2cfe:	687b      	ldr	r3, [r7, #4]
    2d00:	681b      	ldr	r3, [r3, #0]
    2d02:	691b      	ldr	r3, [r3, #16]
    2d04:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    2d06:	687b      	ldr	r3, [r7, #4]
    2d08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2d0a:	687b      	ldr	r3, [r7, #4]
    2d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2d0e:	429a      	cmp	r2, r3
    2d10:	d207      	bcs.n	2d22 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2d12:	687b      	ldr	r3, [r7, #4]
    2d14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2d16:	687b      	ldr	r3, [r7, #4]
    2d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2d1a:	4413      	add	r3, r2
    2d1c:	68fa      	ldr	r2, [r7, #12]
    2d1e:	b2d2      	uxtb	r2, r2
    2d20:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    2d22:	687b      	ldr	r3, [r7, #4]
    2d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2d26:	f103 0201 	add.w	r2, r3, #1
    2d2a:	687b      	ldr	r3, [r7, #4]
    2d2c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2d2e:	687b      	ldr	r3, [r7, #4]
    2d30:	681b      	ldr	r3, [r3, #0]
    2d32:	689b      	ldr	r3, [r3, #8]
    2d34:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2d38:	2b00      	cmp	r3, #0
    2d3a:	d0e0      	beq.n	2cfe <read_slave_rx_fifo+0x4a>
    2d3c:	e00c      	b.n	2d58 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2d3e:	687b      	ldr	r3, [r7, #4]
    2d40:	681b      	ldr	r3, [r3, #0]
    2d42:	691b      	ldr	r3, [r3, #16]
    2d44:	60fb      	str	r3, [r7, #12]
    2d46:	e000      	b.n	2d4a <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2d48:	bf00      	nop
    2d4a:	687b      	ldr	r3, [r7, #4]
    2d4c:	681b      	ldr	r3, [r3, #0]
    2d4e:	689b      	ldr	r3, [r3, #8]
    2d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2d54:	2b00      	cmp	r3, #0
    2d56:	d0f2      	beq.n	2d3e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    2d58:	f107 0710 	add.w	r7, r7, #16
    2d5c:	46bd      	mov	sp, r7
    2d5e:	bd80      	pop	{r7, pc}

00002d60 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    2d60:	b580      	push	{r7, lr}
    2d62:	b086      	sub	sp, #24
    2d64:	af00      	add	r7, sp, #0
    2d66:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    2d68:	687b      	ldr	r3, [r7, #4]
    2d6a:	681b      	ldr	r3, [r3, #0]
    2d6c:	f103 0320 	add.w	r3, r3, #32
    2d70:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2d72:	687a      	ldr	r2, [r7, #4]
    2d74:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d7c:	429a      	cmp	r2, r3
    2d7e:	d007      	beq.n	2d90 <mss_spi_isr+0x30>
    2d80:	687a      	ldr	r2, [r7, #4]
    2d82:	f240 6378 	movw	r3, #1656	; 0x678
    2d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d8a:	429a      	cmp	r2, r3
    2d8c:	d000      	beq.n	2d90 <mss_spi_isr+0x30>
    2d8e:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    2d90:	693b      	ldr	r3, [r7, #16]
    2d92:	681b      	ldr	r3, [r3, #0]
    2d94:	f003 0302 	and.w	r3, r3, #2
    2d98:	2b00      	cmp	r3, #0
    2d9a:	d052      	beq.n	2e42 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2d9c:	687b      	ldr	r3, [r7, #4]
    2d9e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2da2:	2b02      	cmp	r3, #2
    2da4:	d115      	bne.n	2dd2 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2da6:	e00c      	b.n	2dc2 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2da8:	687b      	ldr	r3, [r7, #4]
    2daa:	681b      	ldr	r3, [r3, #0]
    2dac:	691b      	ldr	r3, [r3, #16]
    2dae:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    2db0:	687b      	ldr	r3, [r7, #4]
    2db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2db4:	2b00      	cmp	r3, #0
    2db6:	d004      	beq.n	2dc2 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    2db8:	687b      	ldr	r3, [r7, #4]
    2dba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2dbc:	68fa      	ldr	r2, [r7, #12]
    2dbe:	4610      	mov	r0, r2
    2dc0:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2dc2:	687b      	ldr	r3, [r7, #4]
    2dc4:	681b      	ldr	r3, [r3, #0]
    2dc6:	689b      	ldr	r3, [r3, #8]
    2dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2dcc:	2b00      	cmp	r3, #0
    2dce:	d0eb      	beq.n	2da8 <mss_spi_isr+0x48>
    2dd0:	e032      	b.n	2e38 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2dd2:	687b      	ldr	r3, [r7, #4]
    2dd4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2dd8:	2b01      	cmp	r3, #1
    2dda:	d125      	bne.n	2e28 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2ddc:	e017      	b.n	2e0e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    2dde:	687b      	ldr	r3, [r7, #4]
    2de0:	681b      	ldr	r3, [r3, #0]
    2de2:	691b      	ldr	r3, [r3, #16]
    2de4:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    2de6:	687b      	ldr	r3, [r7, #4]
    2de8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2dea:	687b      	ldr	r3, [r7, #4]
    2dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2dee:	429a      	cmp	r2, r3
    2df0:	d207      	bcs.n	2e02 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2df2:	687b      	ldr	r3, [r7, #4]
    2df4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2df6:	687b      	ldr	r3, [r7, #4]
    2df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2dfa:	4413      	add	r3, r2
    2dfc:	68fa      	ldr	r2, [r7, #12]
    2dfe:	b2d2      	uxtb	r2, r2
    2e00:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    2e02:	687b      	ldr	r3, [r7, #4]
    2e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2e06:	f103 0201 	add.w	r2, r3, #1
    2e0a:	687b      	ldr	r3, [r7, #4]
    2e0c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2e0e:	687b      	ldr	r3, [r7, #4]
    2e10:	681b      	ldr	r3, [r3, #0]
    2e12:	689b      	ldr	r3, [r3, #8]
    2e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2e18:	2b00      	cmp	r3, #0
    2e1a:	d0e0      	beq.n	2dde <mss_spi_isr+0x7e>
    2e1c:	e00c      	b.n	2e38 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2e1e:	687b      	ldr	r3, [r7, #4]
    2e20:	681b      	ldr	r3, [r3, #0]
    2e22:	691b      	ldr	r3, [r3, #16]
    2e24:	60fb      	str	r3, [r7, #12]
    2e26:	e000      	b.n	2e2a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2e28:	bf00      	nop
    2e2a:	687b      	ldr	r3, [r7, #4]
    2e2c:	681b      	ldr	r3, [r3, #0]
    2e2e:	689b      	ldr	r3, [r3, #8]
    2e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2e34:	2b00      	cmp	r3, #0
    2e36:	d0f2      	beq.n	2e1e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    2e38:	687b      	ldr	r3, [r7, #4]
    2e3a:	681b      	ldr	r3, [r3, #0]
    2e3c:	f04f 0202 	mov.w	r2, #2
    2e40:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    2e42:	693b      	ldr	r3, [r7, #16]
    2e44:	681b      	ldr	r3, [r3, #0]
    2e46:	f003 0301 	and.w	r3, r3, #1
    2e4a:	b2db      	uxtb	r3, r3
    2e4c:	2b00      	cmp	r3, #0
    2e4e:	d012      	beq.n	2e76 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2e50:	687b      	ldr	r3, [r7, #4]
    2e52:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2e56:	2b02      	cmp	r3, #2
    2e58:	d105      	bne.n	2e66 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2e5a:	687b      	ldr	r3, [r7, #4]
    2e5c:	681b      	ldr	r3, [r3, #0]
    2e5e:	687a      	ldr	r2, [r7, #4]
    2e60:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2e62:	615a      	str	r2, [r3, #20]
    2e64:	e002      	b.n	2e6c <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    2e66:	6878      	ldr	r0, [r7, #4]
    2e68:	f7ff feb4 	bl	2bd4 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    2e6c:	687b      	ldr	r3, [r7, #4]
    2e6e:	681b      	ldr	r3, [r3, #0]
    2e70:	f04f 0201 	mov.w	r2, #1
    2e74:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    2e76:	693b      	ldr	r3, [r7, #16]
    2e78:	681b      	ldr	r3, [r3, #0]
    2e7a:	f003 0310 	and.w	r3, r3, #16
    2e7e:	2b00      	cmp	r3, #0
    2e80:	d023      	beq.n	2eca <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    2e82:	6878      	ldr	r0, [r7, #4]
    2e84:	f7ff ff16 	bl	2cb4 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    2e88:	687b      	ldr	r3, [r7, #4]
    2e8a:	6a1b      	ldr	r3, [r3, #32]
    2e8c:	2b00      	cmp	r3, #0
    2e8e:	d00b      	beq.n	2ea8 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    2e90:	687b      	ldr	r3, [r7, #4]
    2e92:	6a1b      	ldr	r3, [r3, #32]
    2e94:	687a      	ldr	r2, [r7, #4]
    2e96:	6a91      	ldr	r1, [r2, #40]	; 0x28
    2e98:	687a      	ldr	r2, [r7, #4]
    2e9a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2e9c:	4608      	mov	r0, r1
    2e9e:	4611      	mov	r1, r2
    2ea0:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    2ea2:	6878      	ldr	r0, [r7, #4]
    2ea4:	f7ff fe96 	bl	2bd4 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    2ea8:	687b      	ldr	r3, [r7, #4]
    2eaa:	f04f 0201 	mov.w	r2, #1
    2eae:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    2eb0:	687b      	ldr	r3, [r7, #4]
    2eb2:	681b      	ldr	r3, [r3, #0]
    2eb4:	687a      	ldr	r2, [r7, #4]
    2eb6:	6812      	ldr	r2, [r2, #0]
    2eb8:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2eba:	f022 0210 	bic.w	r2, r2, #16
    2ebe:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    2ec0:	687b      	ldr	r3, [r7, #4]
    2ec2:	681b      	ldr	r3, [r3, #0]
    2ec4:	f04f 0210 	mov.w	r2, #16
    2ec8:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    2eca:	693b      	ldr	r3, [r7, #16]
    2ecc:	681b      	ldr	r3, [r3, #0]
    2ece:	f003 0304 	and.w	r3, r3, #4
    2ed2:	2b00      	cmp	r3, #0
    2ed4:	d00f      	beq.n	2ef6 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    2ed6:	687b      	ldr	r3, [r7, #4]
    2ed8:	681b      	ldr	r3, [r3, #0]
    2eda:	687a      	ldr	r2, [r7, #4]
    2edc:	6812      	ldr	r2, [r2, #0]
    2ede:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2ee0:	f042 0204 	orr.w	r2, r2, #4
    2ee4:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    2ee6:	6878      	ldr	r0, [r7, #4]
    2ee8:	f7ff fbf2 	bl	26d0 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    2eec:	687b      	ldr	r3, [r7, #4]
    2eee:	681b      	ldr	r3, [r3, #0]
    2ef0:	f04f 0204 	mov.w	r2, #4
    2ef4:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    2ef6:	693b      	ldr	r3, [r7, #16]
    2ef8:	681b      	ldr	r3, [r3, #0]
    2efa:	f003 0308 	and.w	r3, r3, #8
    2efe:	2b00      	cmp	r3, #0
    2f00:	d031      	beq.n	2f66 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    2f02:	687b      	ldr	r3, [r7, #4]
    2f04:	681b      	ldr	r3, [r3, #0]
    2f06:	687a      	ldr	r2, [r7, #4]
    2f08:	6812      	ldr	r2, [r2, #0]
    2f0a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2f0c:	f042 0208 	orr.w	r2, r2, #8
    2f10:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2f12:	687b      	ldr	r3, [r7, #4]
    2f14:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2f18:	2b02      	cmp	r3, #2
    2f1a:	d113      	bne.n	2f44 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2f1c:	687b      	ldr	r3, [r7, #4]
    2f1e:	681a      	ldr	r2, [r3, #0]
    2f20:	687b      	ldr	r3, [r7, #4]
    2f22:	681b      	ldr	r3, [r3, #0]
    2f24:	6819      	ldr	r1, [r3, #0]
    2f26:	f240 03ff 	movw	r3, #255	; 0xff
    2f2a:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2f2e:	ea01 0303 	and.w	r3, r1, r3
    2f32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2f36:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2f38:	687b      	ldr	r3, [r7, #4]
    2f3a:	681b      	ldr	r3, [r3, #0]
    2f3c:	687a      	ldr	r2, [r7, #4]
    2f3e:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2f40:	615a      	str	r2, [r3, #20]
    2f42:	e00b      	b.n	2f5c <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    2f44:	687b      	ldr	r3, [r7, #4]
    2f46:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2f4a:	2b01      	cmp	r3, #1
    2f4c:	d106      	bne.n	2f5c <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    2f4e:	687b      	ldr	r3, [r7, #4]
    2f50:	f04f 0200 	mov.w	r2, #0
    2f54:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    2f56:	6878      	ldr	r0, [r7, #4]
    2f58:	f7ff fe3c 	bl	2bd4 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    2f5c:	687b      	ldr	r3, [r7, #4]
    2f5e:	681b      	ldr	r3, [r3, #0]
    2f60:	f04f 0208 	mov.w	r2, #8
    2f64:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    2f66:	693b      	ldr	r3, [r7, #16]
    2f68:	681b      	ldr	r3, [r3, #0]
    2f6a:	f003 0320 	and.w	r3, r3, #32
    2f6e:	2b00      	cmp	r3, #0
    2f70:	d049      	beq.n	3006 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    2f72:	6878      	ldr	r0, [r7, #4]
    2f74:	f7ff fe9e 	bl	2cb4 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    2f78:	687b      	ldr	r3, [r7, #4]
    2f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2f7c:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    2f7e:	687b      	ldr	r3, [r7, #4]
    2f80:	6a1b      	ldr	r3, [r3, #32]
    2f82:	2b00      	cmp	r3, #0
    2f84:	d01c      	beq.n	2fc0 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    2f86:	687b      	ldr	r3, [r7, #4]
    2f88:	f04f 0200 	mov.w	r2, #0
    2f8c:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    2f8e:	687b      	ldr	r3, [r7, #4]
    2f90:	f04f 0200 	mov.w	r2, #0
    2f94:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    2f96:	687b      	ldr	r3, [r7, #4]
    2f98:	f04f 0200 	mov.w	r2, #0
    2f9c:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    2f9e:	687b      	ldr	r3, [r7, #4]
    2fa0:	f04f 0200 	mov.w	r2, #0
    2fa4:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    2fa6:	687b      	ldr	r3, [r7, #4]
    2fa8:	681b      	ldr	r3, [r3, #0]
    2faa:	f04f 0210 	mov.w	r2, #16
    2fae:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    2fb0:	687b      	ldr	r3, [r7, #4]
    2fb2:	681b      	ldr	r3, [r3, #0]
    2fb4:	687a      	ldr	r2, [r7, #4]
    2fb6:	6812      	ldr	r2, [r2, #0]
    2fb8:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2fba:	f042 0210 	orr.w	r2, r2, #16
    2fbe:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    2fc0:	687b      	ldr	r3, [r7, #4]
    2fc2:	f04f 0200 	mov.w	r2, #0
    2fc6:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2fc8:	687b      	ldr	r3, [r7, #4]
    2fca:	681b      	ldr	r3, [r3, #0]
    2fcc:	687a      	ldr	r2, [r7, #4]
    2fce:	6812      	ldr	r2, [r2, #0]
    2fd0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2fd2:	f042 020c 	orr.w	r2, r2, #12
    2fd6:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    2fd8:	6878      	ldr	r0, [r7, #4]
    2fda:	f7ff fdfb 	bl	2bd4 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    2fde:	687b      	ldr	r3, [r7, #4]
    2fe0:	f04f 0200 	mov.w	r2, #0
    2fe4:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    2fe6:	687b      	ldr	r3, [r7, #4]
    2fe8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2fea:	2b00      	cmp	r3, #0
    2fec:	d006      	beq.n	2ffc <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    2fee:	687b      	ldr	r3, [r7, #4]
    2ff0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2ff2:	687a      	ldr	r2, [r7, #4]
    2ff4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2ff6:	4610      	mov	r0, r2
    2ff8:	6979      	ldr	r1, [r7, #20]
    2ffa:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    2ffc:	687b      	ldr	r3, [r7, #4]
    2ffe:	681b      	ldr	r3, [r3, #0]
    3000:	f04f 0220 	mov.w	r2, #32
    3004:	60da      	str	r2, [r3, #12]
    }
}
    3006:	f107 0718 	add.w	r7, r7, #24
    300a:	46bd      	mov	sp, r7
    300c:	bd80      	pop	{r7, pc}
    300e:	bf00      	nop

00003010 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    3010:	4668      	mov	r0, sp
    3012:	f020 0107 	bic.w	r1, r0, #7
    3016:	468d      	mov	sp, r1
    3018:	b589      	push	{r0, r3, r7, lr}
    301a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    301c:	f240 60fc 	movw	r0, #1788	; 0x6fc
    3020:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3024:	f7ff fe9c 	bl	2d60 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    3028:	f04f 000c 	mov.w	r0, #12
    302c:	f7ff fa98 	bl	2560 <NVIC_ClearPendingIRQ>
}
    3030:	46bd      	mov	sp, r7
    3032:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3036:	4685      	mov	sp, r0
    3038:	4770      	bx	lr
    303a:	bf00      	nop

0000303c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    303c:	4668      	mov	r0, sp
    303e:	f020 0107 	bic.w	r1, r0, #7
    3042:	468d      	mov	sp, r1
    3044:	b589      	push	{r0, r3, r7, lr}
    3046:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    3048:	f240 6078 	movw	r0, #1656	; 0x678
    304c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3050:	f7ff fe86 	bl	2d60 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    3054:	f04f 000d 	mov.w	r0, #13
    3058:	f7ff fa82 	bl	2560 <NVIC_ClearPendingIRQ>
}
    305c:	46bd      	mov	sp, r7
    305e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3062:	4685      	mov	sp, r0
    3064:	4770      	bx	lr
    3066:	bf00      	nop

00003068 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3068:	b480      	push	{r7}
    306a:	b083      	sub	sp, #12
    306c:	af00      	add	r7, sp, #0
    306e:	4603      	mov	r3, r0
    3070:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3072:	f24e 1300 	movw	r3, #57600	; 0xe100
    3076:	f2ce 0300 	movt	r3, #57344	; 0xe000
    307a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    307e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3082:	88f9      	ldrh	r1, [r7, #6]
    3084:	f001 011f 	and.w	r1, r1, #31
    3088:	f04f 0001 	mov.w	r0, #1
    308c:	fa00 f101 	lsl.w	r1, r0, r1
    3090:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3098:	f107 070c 	add.w	r7, r7, #12
    309c:	46bd      	mov	sp, r7
    309e:	bc80      	pop	{r7}
    30a0:	4770      	bx	lr
    30a2:	bf00      	nop

000030a4 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    30a4:	b580      	push	{r7, lr}
    30a6:	b082      	sub	sp, #8
    30a8:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    30aa:	f242 0300 	movw	r3, #8192	; 0x2000
    30ae:	f2ce 0304 	movt	r3, #57348	; 0xe004
    30b2:	f242 0200 	movw	r2, #8192	; 0x2000
    30b6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    30ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
    30bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    30c0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    30c2:	f04f 0300 	mov.w	r3, #0
    30c6:	607b      	str	r3, [r7, #4]
    30c8:	e00e      	b.n	30e8 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    30ca:	687a      	ldr	r2, [r7, #4]
    30cc:	f64b 4360 	movw	r3, #48224	; 0xbc60
    30d0:	f2c0 0300 	movt	r3, #0
    30d4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    30d8:	b21b      	sxth	r3, r3
    30da:	4618      	mov	r0, r3
    30dc:	f7ff ffc4 	bl	3068 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    30e0:	687b      	ldr	r3, [r7, #4]
    30e2:	f103 0301 	add.w	r3, r3, #1
    30e6:	607b      	str	r3, [r7, #4]
    30e8:	687b      	ldr	r3, [r7, #4]
    30ea:	2b1f      	cmp	r3, #31
    30ec:	d9ed      	bls.n	30ca <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    30ee:	f242 0300 	movw	r3, #8192	; 0x2000
    30f2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    30f6:	f242 0200 	movw	r2, #8192	; 0x2000
    30fa:	f2ce 0204 	movt	r2, #57348	; 0xe004
    30fe:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3100:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    3104:	631a      	str	r2, [r3, #48]	; 0x30
}
    3106:	f107 0708 	add.w	r7, r7, #8
    310a:	46bd      	mov	sp, r7
    310c:	bd80      	pop	{r7, pc}
    310e:	bf00      	nop

00003110 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    3110:	b480      	push	{r7}
    3112:	b085      	sub	sp, #20
    3114:	af00      	add	r7, sp, #0
    3116:	4603      	mov	r3, r0
    3118:	6039      	str	r1, [r7, #0]
    311a:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    311c:	79fb      	ldrb	r3, [r7, #7]
    311e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3120:	68fb      	ldr	r3, [r7, #12]
    3122:	2b1f      	cmp	r3, #31
    3124:	d900      	bls.n	3128 <MSS_GPIO_config+0x18>
    3126:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    3128:	68fb      	ldr	r3, [r7, #12]
    312a:	2b1f      	cmp	r3, #31
    312c:	d808      	bhi.n	3140 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    312e:	68fa      	ldr	r2, [r7, #12]
    3130:	f64b 33e0 	movw	r3, #48096	; 0xbbe0
    3134:	f2c0 0300 	movt	r3, #0
    3138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    313c:	683a      	ldr	r2, [r7, #0]
    313e:	601a      	str	r2, [r3, #0]
    }
}
    3140:	f107 0714 	add.w	r7, r7, #20
    3144:	46bd      	mov	sp, r7
    3146:	bc80      	pop	{r7}
    3148:	4770      	bx	lr
    314a:	bf00      	nop

0000314c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    314c:	b480      	push	{r7}
    314e:	b085      	sub	sp, #20
    3150:	af00      	add	r7, sp, #0
    3152:	4602      	mov	r2, r0
    3154:	460b      	mov	r3, r1
    3156:	71fa      	strb	r2, [r7, #7]
    3158:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    315a:	79fb      	ldrb	r3, [r7, #7]
    315c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    315e:	68fb      	ldr	r3, [r7, #12]
    3160:	2b1f      	cmp	r3, #31
    3162:	d900      	bls.n	3166 <MSS_GPIO_set_output+0x1a>
    3164:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3166:	68fb      	ldr	r3, [r7, #12]
    3168:	2b1f      	cmp	r3, #31
    316a:	d809      	bhi.n	3180 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    316c:	f240 0300 	movw	r3, #0
    3170:	f2c4 2326 	movt	r3, #16934	; 0x4226
    3174:	68fa      	ldr	r2, [r7, #12]
    3176:	79b9      	ldrb	r1, [r7, #6]
    3178:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    317c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    3180:	f107 0714 	add.w	r7, r7, #20
    3184:	46bd      	mov	sp, r7
    3186:	bc80      	pop	{r7}
    3188:	4770      	bx	lr
    318a:	bf00      	nop

0000318c <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    318c:	b480      	push	{r7}
    318e:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    3190:	46bd      	mov	sp, r7
    3192:	bc80      	pop	{r7}
    3194:	4770      	bx	lr
    3196:	bf00      	nop

00003198 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    3198:	b580      	push	{r7, lr}
    319a:	b08a      	sub	sp, #40	; 0x28
    319c:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    319e:	f64b 43a0 	movw	r3, #48288	; 0xbca0
    31a2:	f2c0 0300 	movt	r3, #0
    31a6:	46bc      	mov	ip, r7
    31a8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    31aa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    31ae:	f242 0300 	movw	r3, #8192	; 0x2000
    31b2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    31b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    31b8:	ea4f 0393 	mov.w	r3, r3, lsr #2
    31bc:	f003 0303 	and.w	r3, r3, #3
    31c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    31c4:	f107 0228 	add.w	r2, r7, #40	; 0x28
    31c8:	4413      	add	r3, r2
    31ca:	f853 3c28 	ldr.w	r3, [r3, #-40]
    31ce:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    31d0:	f242 0300 	movw	r3, #8192	; 0x2000
    31d4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    31d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    31da:	ea4f 1313 	mov.w	r3, r3, lsr #4
    31de:	f003 0303 	and.w	r3, r3, #3
    31e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    31e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
    31ea:	4413      	add	r3, r2
    31ec:	f853 3c28 	ldr.w	r3, [r3, #-40]
    31f0:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    31f2:	f242 0300 	movw	r3, #8192	; 0x2000
    31f6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    31fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    31fc:	ea4f 1393 	mov.w	r3, r3, lsr #6
    3200:	f003 0303 	and.w	r3, r3, #3
    3204:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3208:	f107 0228 	add.w	r2, r7, #40	; 0x28
    320c:	4413      	add	r3, r2
    320e:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3212:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    3214:	f242 0300 	movw	r3, #8192	; 0x2000
    3218:	f2ce 0304 	movt	r3, #57348	; 0xe004
    321c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    321e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3222:	f003 031f 	and.w	r3, r3, #31
    3226:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    3228:	f242 0300 	movw	r3, #8192	; 0x2000
    322c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3232:	ea4f 3353 	mov.w	r3, r3, lsr #13
    3236:	f003 0301 	and.w	r3, r3, #1
    323a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    323c:	6a3b      	ldr	r3, [r7, #32]
    323e:	f103 0301 	add.w	r3, r3, #1
    3242:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    3244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3246:	2b00      	cmp	r3, #0
    3248:	d003      	beq.n	3252 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    324a:	69fb      	ldr	r3, [r7, #28]
    324c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3250:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    3252:	f000 f849 	bl	32e8 <GetSystemClock>
    3256:	4602      	mov	r2, r0
    3258:	f240 0324 	movw	r3, #36	; 0x24
    325c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3260:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    3262:	f240 0324 	movw	r3, #36	; 0x24
    3266:	f2c2 0300 	movt	r3, #8192	; 0x2000
    326a:	681a      	ldr	r2, [r3, #0]
    326c:	693b      	ldr	r3, [r7, #16]
    326e:	fbb2 f2f3 	udiv	r2, r2, r3
    3272:	f240 0328 	movw	r3, #40	; 0x28
    3276:	f2c2 0300 	movt	r3, #8192	; 0x2000
    327a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    327c:	f240 0324 	movw	r3, #36	; 0x24
    3280:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3284:	681a      	ldr	r2, [r3, #0]
    3286:	697b      	ldr	r3, [r7, #20]
    3288:	fbb2 f2f3 	udiv	r2, r2, r3
    328c:	f240 032c 	movw	r3, #44	; 0x2c
    3290:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3294:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    3296:	f240 0324 	movw	r3, #36	; 0x24
    329a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    329e:	681a      	ldr	r2, [r3, #0]
    32a0:	69bb      	ldr	r3, [r7, #24]
    32a2:	fbb2 f2f3 	udiv	r2, r2, r3
    32a6:	f240 0330 	movw	r3, #48	; 0x30
    32aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32ae:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    32b0:	f240 0324 	movw	r3, #36	; 0x24
    32b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32b8:	681a      	ldr	r2, [r3, #0]
    32ba:	69fb      	ldr	r3, [r7, #28]
    32bc:	fbb2 f2f3 	udiv	r2, r2, r3
    32c0:	f240 0334 	movw	r3, #52	; 0x34
    32c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32c8:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    32ca:	f240 0324 	movw	r3, #36	; 0x24
    32ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32d2:	681a      	ldr	r2, [r3, #0]
    32d4:	f240 0320 	movw	r3, #32
    32d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32dc:	601a      	str	r2, [r3, #0]
}
    32de:	f107 0728 	add.w	r7, r7, #40	; 0x28
    32e2:	46bd      	mov	sp, r7
    32e4:	bd80      	pop	{r7, pc}
    32e6:	bf00      	nop

000032e8 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    32e8:	b480      	push	{r7}
    32ea:	b08b      	sub	sp, #44	; 0x2c
    32ec:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    32ee:	f04f 0300 	mov.w	r3, #0
    32f2:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    32f4:	f640 031c 	movw	r3, #2076	; 0x81c
    32f8:	f2c6 0308 	movt	r3, #24584	; 0x6008
    32fc:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    32fe:	f240 2330 	movw	r3, #560	; 0x230
    3302:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3306:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    3308:	68fb      	ldr	r3, [r7, #12]
    330a:	681b      	ldr	r3, [r3, #0]
    330c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    3310:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    3312:	693a      	ldr	r2, [r7, #16]
    3314:	f241 13cf 	movw	r3, #4559	; 0x11cf
    3318:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    331c:	429a      	cmp	r2, r3
    331e:	d108      	bne.n	3332 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    3320:	f64e 732c 	movw	r3, #61228	; 0xef2c
    3324:	f2c6 0301 	movt	r3, #24577	; 0x6001
    3328:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    332a:	697b      	ldr	r3, [r7, #20]
    332c:	681b      	ldr	r3, [r3, #0]
    332e:	607b      	str	r3, [r7, #4]
    3330:	e03d      	b.n	33ae <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    3332:	68bb      	ldr	r3, [r7, #8]
    3334:	681a      	ldr	r2, [r3, #0]
    3336:	f244 3341 	movw	r3, #17217	; 0x4341
    333a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    333e:	429a      	cmp	r2, r3
    3340:	d135      	bne.n	33ae <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    3342:	f640 0340 	movw	r3, #2112	; 0x840
    3346:	f2c6 0308 	movt	r3, #24584	; 0x6008
    334a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    334c:	69bb      	ldr	r3, [r7, #24]
    334e:	681b      	ldr	r3, [r3, #0]
    3350:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    3352:	69fb      	ldr	r3, [r7, #28]
    3354:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    3358:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    335a:	69fa      	ldr	r2, [r7, #28]
    335c:	f240 3300 	movw	r3, #768	; 0x300
    3360:	f2c0 0301 	movt	r3, #1
    3364:	429a      	cmp	r2, r3
    3366:	d922      	bls.n	33ae <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    3368:	69fa      	ldr	r2, [r7, #28]
    336a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    336e:	f2c0 0301 	movt	r3, #1
    3372:	429a      	cmp	r2, r3
    3374:	d808      	bhi.n	3388 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    3376:	f241 632c 	movw	r3, #5676	; 0x162c
    337a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    337e:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    3380:	6a3b      	ldr	r3, [r7, #32]
    3382:	681b      	ldr	r3, [r3, #0]
    3384:	607b      	str	r3, [r7, #4]
    3386:	e012      	b.n	33ae <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    3388:	69fa      	ldr	r2, [r7, #28]
    338a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    338e:	f2c0 0302 	movt	r3, #2
    3392:	429a      	cmp	r2, r3
    3394:	d808      	bhi.n	33a8 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    3396:	f641 63ac 	movw	r3, #7852	; 0x1eac
    339a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    339e:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    33a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    33a2:	681b      	ldr	r3, [r3, #0]
    33a4:	607b      	str	r3, [r7, #4]
    33a6:	e002      	b.n	33ae <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    33a8:	f04f 0300 	mov.w	r3, #0
    33ac:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    33ae:	687b      	ldr	r3, [r7, #4]
    33b0:	2b00      	cmp	r3, #0
    33b2:	d105      	bne.n	33c0 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    33b4:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    33b6:	f647 0340 	movw	r3, #30784	; 0x7840
    33ba:	f2c0 137d 	movt	r3, #381	; 0x17d
    33be:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    33c0:	687b      	ldr	r3, [r7, #4]
}
    33c2:	4618      	mov	r0, r3
    33c4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    33c8:	46bd      	mov	sp, r7
    33ca:	bc80      	pop	{r7}
    33cc:	4770      	bx	lr
    33ce:	bf00      	nop

000033d0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    33d0:	b480      	push	{r7}
    33d2:	b083      	sub	sp, #12
    33d4:	af00      	add	r7, sp, #0
    33d6:	4603      	mov	r3, r0
    33d8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    33da:	f24e 1300 	movw	r3, #57600	; 0xe100
    33de:	f2ce 0300 	movt	r3, #57344	; 0xe000
    33e2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    33e6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    33ea:	88f9      	ldrh	r1, [r7, #6]
    33ec:	f001 011f 	and.w	r1, r1, #31
    33f0:	f04f 0001 	mov.w	r0, #1
    33f4:	fa00 f101 	lsl.w	r1, r0, r1
    33f8:	f102 0260 	add.w	r2, r2, #96	; 0x60
    33fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3400:	f107 070c 	add.w	r7, r7, #12
    3404:	46bd      	mov	sp, r7
    3406:	bc80      	pop	{r7}
    3408:	4770      	bx	lr
    340a:	bf00      	nop

0000340c <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    340c:	b480      	push	{r7}
    340e:	b083      	sub	sp, #12
    3410:	af00      	add	r7, sp, #0
    3412:	4603      	mov	r3, r0
    3414:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3416:	f107 070c 	add.w	r7, r7, #12
    341a:	46bd      	mov	sp, r7
    341c:	bc80      	pop	{r7}
    341e:	4770      	bx	lr

00003420 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    3420:	4668      	mov	r0, sp
    3422:	f020 0107 	bic.w	r1, r0, #7
    3426:	468d      	mov	sp, r1
    3428:	b589      	push	{r0, r3, r7, lr}
    342a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    342c:	f04f 0000 	mov.w	r0, #0
    3430:	f7ff ffec 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    3434:	f04f 0076 	mov.w	r0, #118	; 0x76
    3438:	f7ff ffca 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    343c:	46bd      	mov	sp, r7
    343e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3442:	4685      	mov	sp, r0
    3444:	4770      	bx	lr
    3446:	bf00      	nop

00003448 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    3448:	4668      	mov	r0, sp
    344a:	f020 0107 	bic.w	r1, r0, #7
    344e:	468d      	mov	sp, r1
    3450:	b589      	push	{r0, r3, r7, lr}
    3452:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    3454:	f04f 0001 	mov.w	r0, #1
    3458:	f7ff ffd8 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    345c:	f04f 0077 	mov.w	r0, #119	; 0x77
    3460:	f7ff ffb6 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    3464:	46bd      	mov	sp, r7
    3466:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    346a:	4685      	mov	sp, r0
    346c:	4770      	bx	lr
    346e:	bf00      	nop

00003470 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    3470:	4668      	mov	r0, sp
    3472:	f020 0107 	bic.w	r1, r0, #7
    3476:	468d      	mov	sp, r1
    3478:	b589      	push	{r0, r3, r7, lr}
    347a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    347c:	f04f 0002 	mov.w	r0, #2
    3480:	f7ff ffc4 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    3484:	f04f 0078 	mov.w	r0, #120	; 0x78
    3488:	f7ff ffa2 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    348c:	46bd      	mov	sp, r7
    348e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3492:	4685      	mov	sp, r0
    3494:	4770      	bx	lr
    3496:	bf00      	nop

00003498 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    3498:	4668      	mov	r0, sp
    349a:	f020 0107 	bic.w	r1, r0, #7
    349e:	468d      	mov	sp, r1
    34a0:	b589      	push	{r0, r3, r7, lr}
    34a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    34a4:	f04f 0003 	mov.w	r0, #3
    34a8:	f7ff ffb0 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    34ac:	f04f 0079 	mov.w	r0, #121	; 0x79
    34b0:	f7ff ff8e 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    34b4:	46bd      	mov	sp, r7
    34b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    34ba:	4685      	mov	sp, r0
    34bc:	4770      	bx	lr
    34be:	bf00      	nop

000034c0 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    34c0:	4668      	mov	r0, sp
    34c2:	f020 0107 	bic.w	r1, r0, #7
    34c6:	468d      	mov	sp, r1
    34c8:	b589      	push	{r0, r3, r7, lr}
    34ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    34cc:	f04f 0004 	mov.w	r0, #4
    34d0:	f7ff ff9c 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    34d4:	f04f 007a 	mov.w	r0, #122	; 0x7a
    34d8:	f7ff ff7a 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    34dc:	46bd      	mov	sp, r7
    34de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    34e2:	4685      	mov	sp, r0
    34e4:	4770      	bx	lr
    34e6:	bf00      	nop

000034e8 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    34e8:	4668      	mov	r0, sp
    34ea:	f020 0107 	bic.w	r1, r0, #7
    34ee:	468d      	mov	sp, r1
    34f0:	b589      	push	{r0, r3, r7, lr}
    34f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    34f4:	f04f 0005 	mov.w	r0, #5
    34f8:	f7ff ff88 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    34fc:	f04f 007b 	mov.w	r0, #123	; 0x7b
    3500:	f7ff ff66 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    3504:	46bd      	mov	sp, r7
    3506:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    350a:	4685      	mov	sp, r0
    350c:	4770      	bx	lr
    350e:	bf00      	nop

00003510 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    3510:	4668      	mov	r0, sp
    3512:	f020 0107 	bic.w	r1, r0, #7
    3516:	468d      	mov	sp, r1
    3518:	b589      	push	{r0, r3, r7, lr}
    351a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    351c:	f04f 0006 	mov.w	r0, #6
    3520:	f7ff ff74 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    3524:	f04f 007c 	mov.w	r0, #124	; 0x7c
    3528:	f7ff ff52 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    352c:	46bd      	mov	sp, r7
    352e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3532:	4685      	mov	sp, r0
    3534:	4770      	bx	lr
    3536:	bf00      	nop

00003538 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    3538:	4668      	mov	r0, sp
    353a:	f020 0107 	bic.w	r1, r0, #7
    353e:	468d      	mov	sp, r1
    3540:	b589      	push	{r0, r3, r7, lr}
    3542:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    3544:	f04f 0007 	mov.w	r0, #7
    3548:	f7ff ff60 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    354c:	f04f 007d 	mov.w	r0, #125	; 0x7d
    3550:	f7ff ff3e 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    3554:	46bd      	mov	sp, r7
    3556:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    355a:	4685      	mov	sp, r0
    355c:	4770      	bx	lr
    355e:	bf00      	nop

00003560 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    3560:	4668      	mov	r0, sp
    3562:	f020 0107 	bic.w	r1, r0, #7
    3566:	468d      	mov	sp, r1
    3568:	b589      	push	{r0, r3, r7, lr}
    356a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    356c:	f04f 0008 	mov.w	r0, #8
    3570:	f7ff ff4c 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    3574:	f04f 007e 	mov.w	r0, #126	; 0x7e
    3578:	f7ff ff2a 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    357c:	46bd      	mov	sp, r7
    357e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3582:	4685      	mov	sp, r0
    3584:	4770      	bx	lr
    3586:	bf00      	nop

00003588 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    3588:	4668      	mov	r0, sp
    358a:	f020 0107 	bic.w	r1, r0, #7
    358e:	468d      	mov	sp, r1
    3590:	b589      	push	{r0, r3, r7, lr}
    3592:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    3594:	f04f 0009 	mov.w	r0, #9
    3598:	f7ff ff38 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    359c:	f04f 007f 	mov.w	r0, #127	; 0x7f
    35a0:	f7ff ff16 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    35a4:	46bd      	mov	sp, r7
    35a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35aa:	4685      	mov	sp, r0
    35ac:	4770      	bx	lr
    35ae:	bf00      	nop

000035b0 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    35b0:	4668      	mov	r0, sp
    35b2:	f020 0107 	bic.w	r1, r0, #7
    35b6:	468d      	mov	sp, r1
    35b8:	b589      	push	{r0, r3, r7, lr}
    35ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    35bc:	f04f 000a 	mov.w	r0, #10
    35c0:	f7ff ff24 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    35c4:	f04f 0080 	mov.w	r0, #128	; 0x80
    35c8:	f7ff ff02 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    35cc:	46bd      	mov	sp, r7
    35ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35d2:	4685      	mov	sp, r0
    35d4:	4770      	bx	lr
    35d6:	bf00      	nop

000035d8 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    35d8:	4668      	mov	r0, sp
    35da:	f020 0107 	bic.w	r1, r0, #7
    35de:	468d      	mov	sp, r1
    35e0:	b589      	push	{r0, r3, r7, lr}
    35e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    35e4:	f04f 000b 	mov.w	r0, #11
    35e8:	f7ff ff10 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    35ec:	f04f 0081 	mov.w	r0, #129	; 0x81
    35f0:	f7ff feee 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    35f4:	46bd      	mov	sp, r7
    35f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35fa:	4685      	mov	sp, r0
    35fc:	4770      	bx	lr
    35fe:	bf00      	nop

00003600 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    3600:	4668      	mov	r0, sp
    3602:	f020 0107 	bic.w	r1, r0, #7
    3606:	468d      	mov	sp, r1
    3608:	b589      	push	{r0, r3, r7, lr}
    360a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    360c:	f04f 000c 	mov.w	r0, #12
    3610:	f7ff fefc 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    3614:	f04f 0082 	mov.w	r0, #130	; 0x82
    3618:	f7ff feda 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    361c:	46bd      	mov	sp, r7
    361e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3622:	4685      	mov	sp, r0
    3624:	4770      	bx	lr
    3626:	bf00      	nop

00003628 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    3628:	4668      	mov	r0, sp
    362a:	f020 0107 	bic.w	r1, r0, #7
    362e:	468d      	mov	sp, r1
    3630:	b589      	push	{r0, r3, r7, lr}
    3632:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    3634:	f04f 000d 	mov.w	r0, #13
    3638:	f7ff fee8 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    363c:	f04f 0083 	mov.w	r0, #131	; 0x83
    3640:	f7ff fec6 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    3644:	46bd      	mov	sp, r7
    3646:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    364a:	4685      	mov	sp, r0
    364c:	4770      	bx	lr
    364e:	bf00      	nop

00003650 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    3650:	4668      	mov	r0, sp
    3652:	f020 0107 	bic.w	r1, r0, #7
    3656:	468d      	mov	sp, r1
    3658:	b589      	push	{r0, r3, r7, lr}
    365a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    365c:	f04f 000e 	mov.w	r0, #14
    3660:	f7ff fed4 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    3664:	f04f 0084 	mov.w	r0, #132	; 0x84
    3668:	f7ff feb2 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    366c:	46bd      	mov	sp, r7
    366e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3672:	4685      	mov	sp, r0
    3674:	4770      	bx	lr
    3676:	bf00      	nop

00003678 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    3678:	4668      	mov	r0, sp
    367a:	f020 0107 	bic.w	r1, r0, #7
    367e:	468d      	mov	sp, r1
    3680:	b589      	push	{r0, r3, r7, lr}
    3682:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    3684:	f04f 000f 	mov.w	r0, #15
    3688:	f7ff fec0 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    368c:	f04f 0085 	mov.w	r0, #133	; 0x85
    3690:	f7ff fe9e 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    3694:	46bd      	mov	sp, r7
    3696:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    369a:	4685      	mov	sp, r0
    369c:	4770      	bx	lr
    369e:	bf00      	nop

000036a0 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    36a0:	4668      	mov	r0, sp
    36a2:	f020 0107 	bic.w	r1, r0, #7
    36a6:	468d      	mov	sp, r1
    36a8:	b589      	push	{r0, r3, r7, lr}
    36aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    36ac:	f04f 0010 	mov.w	r0, #16
    36b0:	f7ff feac 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    36b4:	f04f 0086 	mov.w	r0, #134	; 0x86
    36b8:	f7ff fe8a 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    36bc:	46bd      	mov	sp, r7
    36be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    36c2:	4685      	mov	sp, r0
    36c4:	4770      	bx	lr
    36c6:	bf00      	nop

000036c8 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    36c8:	4668      	mov	r0, sp
    36ca:	f020 0107 	bic.w	r1, r0, #7
    36ce:	468d      	mov	sp, r1
    36d0:	b589      	push	{r0, r3, r7, lr}
    36d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    36d4:	f04f 0011 	mov.w	r0, #17
    36d8:	f7ff fe98 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    36dc:	f04f 0087 	mov.w	r0, #135	; 0x87
    36e0:	f7ff fe76 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    36e4:	46bd      	mov	sp, r7
    36e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    36ea:	4685      	mov	sp, r0
    36ec:	4770      	bx	lr
    36ee:	bf00      	nop

000036f0 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    36f0:	4668      	mov	r0, sp
    36f2:	f020 0107 	bic.w	r1, r0, #7
    36f6:	468d      	mov	sp, r1
    36f8:	b589      	push	{r0, r3, r7, lr}
    36fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    36fc:	f04f 0012 	mov.w	r0, #18
    3700:	f7ff fe84 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    3704:	f04f 0088 	mov.w	r0, #136	; 0x88
    3708:	f7ff fe62 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    370c:	46bd      	mov	sp, r7
    370e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3712:	4685      	mov	sp, r0
    3714:	4770      	bx	lr
    3716:	bf00      	nop

00003718 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    3718:	4668      	mov	r0, sp
    371a:	f020 0107 	bic.w	r1, r0, #7
    371e:	468d      	mov	sp, r1
    3720:	b589      	push	{r0, r3, r7, lr}
    3722:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    3724:	f04f 0013 	mov.w	r0, #19
    3728:	f7ff fe70 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    372c:	f04f 0089 	mov.w	r0, #137	; 0x89
    3730:	f7ff fe4e 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    3734:	46bd      	mov	sp, r7
    3736:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    373a:	4685      	mov	sp, r0
    373c:	4770      	bx	lr
    373e:	bf00      	nop

00003740 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    3740:	4668      	mov	r0, sp
    3742:	f020 0107 	bic.w	r1, r0, #7
    3746:	468d      	mov	sp, r1
    3748:	b589      	push	{r0, r3, r7, lr}
    374a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    374c:	f04f 0014 	mov.w	r0, #20
    3750:	f7ff fe5c 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    3754:	f04f 008a 	mov.w	r0, #138	; 0x8a
    3758:	f7ff fe3a 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    375c:	46bd      	mov	sp, r7
    375e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3762:	4685      	mov	sp, r0
    3764:	4770      	bx	lr
    3766:	bf00      	nop

00003768 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    3768:	4668      	mov	r0, sp
    376a:	f020 0107 	bic.w	r1, r0, #7
    376e:	468d      	mov	sp, r1
    3770:	b589      	push	{r0, r3, r7, lr}
    3772:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    3774:	f04f 0015 	mov.w	r0, #21
    3778:	f7ff fe48 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    377c:	f04f 008b 	mov.w	r0, #139	; 0x8b
    3780:	f7ff fe26 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    3784:	46bd      	mov	sp, r7
    3786:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    378a:	4685      	mov	sp, r0
    378c:	4770      	bx	lr
    378e:	bf00      	nop

00003790 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    3790:	4668      	mov	r0, sp
    3792:	f020 0107 	bic.w	r1, r0, #7
    3796:	468d      	mov	sp, r1
    3798:	b589      	push	{r0, r3, r7, lr}
    379a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    379c:	f04f 0016 	mov.w	r0, #22
    37a0:	f7ff fe34 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    37a4:	f04f 008c 	mov.w	r0, #140	; 0x8c
    37a8:	f7ff fe12 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    37ac:	46bd      	mov	sp, r7
    37ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    37b2:	4685      	mov	sp, r0
    37b4:	4770      	bx	lr
    37b6:	bf00      	nop

000037b8 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    37b8:	4668      	mov	r0, sp
    37ba:	f020 0107 	bic.w	r1, r0, #7
    37be:	468d      	mov	sp, r1
    37c0:	b589      	push	{r0, r3, r7, lr}
    37c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    37c4:	f04f 0017 	mov.w	r0, #23
    37c8:	f7ff fe20 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    37cc:	f04f 008d 	mov.w	r0, #141	; 0x8d
    37d0:	f7ff fdfe 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    37d4:	46bd      	mov	sp, r7
    37d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    37da:	4685      	mov	sp, r0
    37dc:	4770      	bx	lr
    37de:	bf00      	nop

000037e0 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    37e0:	4668      	mov	r0, sp
    37e2:	f020 0107 	bic.w	r1, r0, #7
    37e6:	468d      	mov	sp, r1
    37e8:	b589      	push	{r0, r3, r7, lr}
    37ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    37ec:	f04f 0018 	mov.w	r0, #24
    37f0:	f7ff fe0c 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    37f4:	f04f 008e 	mov.w	r0, #142	; 0x8e
    37f8:	f7ff fdea 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    37fc:	46bd      	mov	sp, r7
    37fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3802:	4685      	mov	sp, r0
    3804:	4770      	bx	lr
    3806:	bf00      	nop

00003808 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    3808:	4668      	mov	r0, sp
    380a:	f020 0107 	bic.w	r1, r0, #7
    380e:	468d      	mov	sp, r1
    3810:	b589      	push	{r0, r3, r7, lr}
    3812:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    3814:	f04f 0019 	mov.w	r0, #25
    3818:	f7ff fdf8 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    381c:	f04f 008f 	mov.w	r0, #143	; 0x8f
    3820:	f7ff fdd6 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    3824:	46bd      	mov	sp, r7
    3826:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    382a:	4685      	mov	sp, r0
    382c:	4770      	bx	lr
    382e:	bf00      	nop

00003830 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    3830:	4668      	mov	r0, sp
    3832:	f020 0107 	bic.w	r1, r0, #7
    3836:	468d      	mov	sp, r1
    3838:	b589      	push	{r0, r3, r7, lr}
    383a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    383c:	f04f 001a 	mov.w	r0, #26
    3840:	f7ff fde4 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    3844:	f04f 0090 	mov.w	r0, #144	; 0x90
    3848:	f7ff fdc2 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    384c:	46bd      	mov	sp, r7
    384e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3852:	4685      	mov	sp, r0
    3854:	4770      	bx	lr
    3856:	bf00      	nop

00003858 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    3858:	4668      	mov	r0, sp
    385a:	f020 0107 	bic.w	r1, r0, #7
    385e:	468d      	mov	sp, r1
    3860:	b589      	push	{r0, r3, r7, lr}
    3862:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    3864:	f04f 001b 	mov.w	r0, #27
    3868:	f7ff fdd0 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    386c:	f04f 0091 	mov.w	r0, #145	; 0x91
    3870:	f7ff fdae 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    3874:	46bd      	mov	sp, r7
    3876:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    387a:	4685      	mov	sp, r0
    387c:	4770      	bx	lr
    387e:	bf00      	nop

00003880 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    3880:	4668      	mov	r0, sp
    3882:	f020 0107 	bic.w	r1, r0, #7
    3886:	468d      	mov	sp, r1
    3888:	b589      	push	{r0, r3, r7, lr}
    388a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    388c:	f04f 001c 	mov.w	r0, #28
    3890:	f7ff fdbc 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    3894:	f04f 0092 	mov.w	r0, #146	; 0x92
    3898:	f7ff fd9a 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    389c:	46bd      	mov	sp, r7
    389e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    38a2:	4685      	mov	sp, r0
    38a4:	4770      	bx	lr
    38a6:	bf00      	nop

000038a8 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    38a8:	4668      	mov	r0, sp
    38aa:	f020 0107 	bic.w	r1, r0, #7
    38ae:	468d      	mov	sp, r1
    38b0:	b589      	push	{r0, r3, r7, lr}
    38b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    38b4:	f04f 001d 	mov.w	r0, #29
    38b8:	f7ff fda8 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    38bc:	f04f 0093 	mov.w	r0, #147	; 0x93
    38c0:	f7ff fd86 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    38c4:	46bd      	mov	sp, r7
    38c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    38ca:	4685      	mov	sp, r0
    38cc:	4770      	bx	lr
    38ce:	bf00      	nop

000038d0 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    38d0:	4668      	mov	r0, sp
    38d2:	f020 0107 	bic.w	r1, r0, #7
    38d6:	468d      	mov	sp, r1
    38d8:	b589      	push	{r0, r3, r7, lr}
    38da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    38dc:	f04f 001e 	mov.w	r0, #30
    38e0:	f7ff fd94 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    38e4:	f04f 0094 	mov.w	r0, #148	; 0x94
    38e8:	f7ff fd72 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    38ec:	46bd      	mov	sp, r7
    38ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    38f2:	4685      	mov	sp, r0
    38f4:	4770      	bx	lr
    38f6:	bf00      	nop

000038f8 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    38f8:	4668      	mov	r0, sp
    38fa:	f020 0107 	bic.w	r1, r0, #7
    38fe:	468d      	mov	sp, r1
    3900:	b589      	push	{r0, r3, r7, lr}
    3902:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    3904:	f04f 001f 	mov.w	r0, #31
    3908:	f7ff fd80 	bl	340c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    390c:	f04f 0095 	mov.w	r0, #149	; 0x95
    3910:	f7ff fd5e 	bl	33d0 <NVIC_ClearPendingIRQ>
}
    3914:	46bd      	mov	sp, r7
    3916:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    391a:	4685      	mov	sp, r0
    391c:	4770      	bx	lr
    391e:	bf00      	nop

00003920 <__aeabi_drsub>:
    3920:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    3924:	e002      	b.n	392c <__adddf3>
    3926:	bf00      	nop

00003928 <__aeabi_dsub>:
    3928:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000392c <__adddf3>:
    392c:	b530      	push	{r4, r5, lr}
    392e:	ea4f 0441 	mov.w	r4, r1, lsl #1
    3932:	ea4f 0543 	mov.w	r5, r3, lsl #1
    3936:	ea94 0f05 	teq	r4, r5
    393a:	bf08      	it	eq
    393c:	ea90 0f02 	teqeq	r0, r2
    3940:	bf1f      	itttt	ne
    3942:	ea54 0c00 	orrsne.w	ip, r4, r0
    3946:	ea55 0c02 	orrsne.w	ip, r5, r2
    394a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    394e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    3952:	f000 80e2 	beq.w	3b1a <__adddf3+0x1ee>
    3956:	ea4f 5454 	mov.w	r4, r4, lsr #21
    395a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    395e:	bfb8      	it	lt
    3960:	426d      	neglt	r5, r5
    3962:	dd0c      	ble.n	397e <__adddf3+0x52>
    3964:	442c      	add	r4, r5
    3966:	ea80 0202 	eor.w	r2, r0, r2
    396a:	ea81 0303 	eor.w	r3, r1, r3
    396e:	ea82 0000 	eor.w	r0, r2, r0
    3972:	ea83 0101 	eor.w	r1, r3, r1
    3976:	ea80 0202 	eor.w	r2, r0, r2
    397a:	ea81 0303 	eor.w	r3, r1, r3
    397e:	2d36      	cmp	r5, #54	; 0x36
    3980:	bf88      	it	hi
    3982:	bd30      	pophi	{r4, r5, pc}
    3984:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    3988:	ea4f 3101 	mov.w	r1, r1, lsl #12
    398c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    3990:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    3994:	d002      	beq.n	399c <__adddf3+0x70>
    3996:	4240      	negs	r0, r0
    3998:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    399c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    39a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
    39a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    39a8:	d002      	beq.n	39b0 <__adddf3+0x84>
    39aa:	4252      	negs	r2, r2
    39ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    39b0:	ea94 0f05 	teq	r4, r5
    39b4:	f000 80a7 	beq.w	3b06 <__adddf3+0x1da>
    39b8:	f1a4 0401 	sub.w	r4, r4, #1
    39bc:	f1d5 0e20 	rsbs	lr, r5, #32
    39c0:	db0d      	blt.n	39de <__adddf3+0xb2>
    39c2:	fa02 fc0e 	lsl.w	ip, r2, lr
    39c6:	fa22 f205 	lsr.w	r2, r2, r5
    39ca:	1880      	adds	r0, r0, r2
    39cc:	f141 0100 	adc.w	r1, r1, #0
    39d0:	fa03 f20e 	lsl.w	r2, r3, lr
    39d4:	1880      	adds	r0, r0, r2
    39d6:	fa43 f305 	asr.w	r3, r3, r5
    39da:	4159      	adcs	r1, r3
    39dc:	e00e      	b.n	39fc <__adddf3+0xd0>
    39de:	f1a5 0520 	sub.w	r5, r5, #32
    39e2:	f10e 0e20 	add.w	lr, lr, #32
    39e6:	2a01      	cmp	r2, #1
    39e8:	fa03 fc0e 	lsl.w	ip, r3, lr
    39ec:	bf28      	it	cs
    39ee:	f04c 0c02 	orrcs.w	ip, ip, #2
    39f2:	fa43 f305 	asr.w	r3, r3, r5
    39f6:	18c0      	adds	r0, r0, r3
    39f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    39fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3a00:	d507      	bpl.n	3a12 <__adddf3+0xe6>
    3a02:	f04f 0e00 	mov.w	lr, #0
    3a06:	f1dc 0c00 	rsbs	ip, ip, #0
    3a0a:	eb7e 0000 	sbcs.w	r0, lr, r0
    3a0e:	eb6e 0101 	sbc.w	r1, lr, r1
    3a12:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    3a16:	d31b      	bcc.n	3a50 <__adddf3+0x124>
    3a18:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    3a1c:	d30c      	bcc.n	3a38 <__adddf3+0x10c>
    3a1e:	0849      	lsrs	r1, r1, #1
    3a20:	ea5f 0030 	movs.w	r0, r0, rrx
    3a24:	ea4f 0c3c 	mov.w	ip, ip, rrx
    3a28:	f104 0401 	add.w	r4, r4, #1
    3a2c:	ea4f 5244 	mov.w	r2, r4, lsl #21
    3a30:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    3a34:	f080 809a 	bcs.w	3b6c <__adddf3+0x240>
    3a38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    3a3c:	bf08      	it	eq
    3a3e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    3a42:	f150 0000 	adcs.w	r0, r0, #0
    3a46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    3a4a:	ea41 0105 	orr.w	r1, r1, r5
    3a4e:	bd30      	pop	{r4, r5, pc}
    3a50:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    3a54:	4140      	adcs	r0, r0
    3a56:	eb41 0101 	adc.w	r1, r1, r1
    3a5a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3a5e:	f1a4 0401 	sub.w	r4, r4, #1
    3a62:	d1e9      	bne.n	3a38 <__adddf3+0x10c>
    3a64:	f091 0f00 	teq	r1, #0
    3a68:	bf04      	itt	eq
    3a6a:	4601      	moveq	r1, r0
    3a6c:	2000      	moveq	r0, #0
    3a6e:	fab1 f381 	clz	r3, r1
    3a72:	bf08      	it	eq
    3a74:	3320      	addeq	r3, #32
    3a76:	f1a3 030b 	sub.w	r3, r3, #11
    3a7a:	f1b3 0220 	subs.w	r2, r3, #32
    3a7e:	da0c      	bge.n	3a9a <__adddf3+0x16e>
    3a80:	320c      	adds	r2, #12
    3a82:	dd08      	ble.n	3a96 <__adddf3+0x16a>
    3a84:	f102 0c14 	add.w	ip, r2, #20
    3a88:	f1c2 020c 	rsb	r2, r2, #12
    3a8c:	fa01 f00c 	lsl.w	r0, r1, ip
    3a90:	fa21 f102 	lsr.w	r1, r1, r2
    3a94:	e00c      	b.n	3ab0 <__adddf3+0x184>
    3a96:	f102 0214 	add.w	r2, r2, #20
    3a9a:	bfd8      	it	le
    3a9c:	f1c2 0c20 	rsble	ip, r2, #32
    3aa0:	fa01 f102 	lsl.w	r1, r1, r2
    3aa4:	fa20 fc0c 	lsr.w	ip, r0, ip
    3aa8:	bfdc      	itt	le
    3aaa:	ea41 010c 	orrle.w	r1, r1, ip
    3aae:	4090      	lslle	r0, r2
    3ab0:	1ae4      	subs	r4, r4, r3
    3ab2:	bfa2      	ittt	ge
    3ab4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    3ab8:	4329      	orrge	r1, r5
    3aba:	bd30      	popge	{r4, r5, pc}
    3abc:	ea6f 0404 	mvn.w	r4, r4
    3ac0:	3c1f      	subs	r4, #31
    3ac2:	da1c      	bge.n	3afe <__adddf3+0x1d2>
    3ac4:	340c      	adds	r4, #12
    3ac6:	dc0e      	bgt.n	3ae6 <__adddf3+0x1ba>
    3ac8:	f104 0414 	add.w	r4, r4, #20
    3acc:	f1c4 0220 	rsb	r2, r4, #32
    3ad0:	fa20 f004 	lsr.w	r0, r0, r4
    3ad4:	fa01 f302 	lsl.w	r3, r1, r2
    3ad8:	ea40 0003 	orr.w	r0, r0, r3
    3adc:	fa21 f304 	lsr.w	r3, r1, r4
    3ae0:	ea45 0103 	orr.w	r1, r5, r3
    3ae4:	bd30      	pop	{r4, r5, pc}
    3ae6:	f1c4 040c 	rsb	r4, r4, #12
    3aea:	f1c4 0220 	rsb	r2, r4, #32
    3aee:	fa20 f002 	lsr.w	r0, r0, r2
    3af2:	fa01 f304 	lsl.w	r3, r1, r4
    3af6:	ea40 0003 	orr.w	r0, r0, r3
    3afa:	4629      	mov	r1, r5
    3afc:	bd30      	pop	{r4, r5, pc}
    3afe:	fa21 f004 	lsr.w	r0, r1, r4
    3b02:	4629      	mov	r1, r5
    3b04:	bd30      	pop	{r4, r5, pc}
    3b06:	f094 0f00 	teq	r4, #0
    3b0a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    3b0e:	bf06      	itte	eq
    3b10:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    3b14:	3401      	addeq	r4, #1
    3b16:	3d01      	subne	r5, #1
    3b18:	e74e      	b.n	39b8 <__adddf3+0x8c>
    3b1a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    3b1e:	bf18      	it	ne
    3b20:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    3b24:	d029      	beq.n	3b7a <__adddf3+0x24e>
    3b26:	ea94 0f05 	teq	r4, r5
    3b2a:	bf08      	it	eq
    3b2c:	ea90 0f02 	teqeq	r0, r2
    3b30:	d005      	beq.n	3b3e <__adddf3+0x212>
    3b32:	ea54 0c00 	orrs.w	ip, r4, r0
    3b36:	bf04      	itt	eq
    3b38:	4619      	moveq	r1, r3
    3b3a:	4610      	moveq	r0, r2
    3b3c:	bd30      	pop	{r4, r5, pc}
    3b3e:	ea91 0f03 	teq	r1, r3
    3b42:	bf1e      	ittt	ne
    3b44:	2100      	movne	r1, #0
    3b46:	2000      	movne	r0, #0
    3b48:	bd30      	popne	{r4, r5, pc}
    3b4a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    3b4e:	d105      	bne.n	3b5c <__adddf3+0x230>
    3b50:	0040      	lsls	r0, r0, #1
    3b52:	4149      	adcs	r1, r1
    3b54:	bf28      	it	cs
    3b56:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    3b5a:	bd30      	pop	{r4, r5, pc}
    3b5c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    3b60:	bf3c      	itt	cc
    3b62:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    3b66:	bd30      	popcc	{r4, r5, pc}
    3b68:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3b6c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    3b70:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    3b74:	f04f 0000 	mov.w	r0, #0
    3b78:	bd30      	pop	{r4, r5, pc}
    3b7a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    3b7e:	bf1a      	itte	ne
    3b80:	4619      	movne	r1, r3
    3b82:	4610      	movne	r0, r2
    3b84:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    3b88:	bf1c      	itt	ne
    3b8a:	460b      	movne	r3, r1
    3b8c:	4602      	movne	r2, r0
    3b8e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    3b92:	bf06      	itte	eq
    3b94:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    3b98:	ea91 0f03 	teqeq	r1, r3
    3b9c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    3ba0:	bd30      	pop	{r4, r5, pc}
    3ba2:	bf00      	nop

00003ba4 <__aeabi_ui2d>:
    3ba4:	f090 0f00 	teq	r0, #0
    3ba8:	bf04      	itt	eq
    3baa:	2100      	moveq	r1, #0
    3bac:	4770      	bxeq	lr
    3bae:	b530      	push	{r4, r5, lr}
    3bb0:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3bb4:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3bb8:	f04f 0500 	mov.w	r5, #0
    3bbc:	f04f 0100 	mov.w	r1, #0
    3bc0:	e750      	b.n	3a64 <__adddf3+0x138>
    3bc2:	bf00      	nop

00003bc4 <__aeabi_i2d>:
    3bc4:	f090 0f00 	teq	r0, #0
    3bc8:	bf04      	itt	eq
    3bca:	2100      	moveq	r1, #0
    3bcc:	4770      	bxeq	lr
    3bce:	b530      	push	{r4, r5, lr}
    3bd0:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3bd4:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3bd8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    3bdc:	bf48      	it	mi
    3bde:	4240      	negmi	r0, r0
    3be0:	f04f 0100 	mov.w	r1, #0
    3be4:	e73e      	b.n	3a64 <__adddf3+0x138>
    3be6:	bf00      	nop

00003be8 <__aeabi_f2d>:
    3be8:	0042      	lsls	r2, r0, #1
    3bea:	ea4f 01e2 	mov.w	r1, r2, asr #3
    3bee:	ea4f 0131 	mov.w	r1, r1, rrx
    3bf2:	ea4f 7002 	mov.w	r0, r2, lsl #28
    3bf6:	bf1f      	itttt	ne
    3bf8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    3bfc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    3c00:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    3c04:	4770      	bxne	lr
    3c06:	f092 0f00 	teq	r2, #0
    3c0a:	bf14      	ite	ne
    3c0c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    3c10:	4770      	bxeq	lr
    3c12:	b530      	push	{r4, r5, lr}
    3c14:	f44f 7460 	mov.w	r4, #896	; 0x380
    3c18:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3c1c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    3c20:	e720      	b.n	3a64 <__adddf3+0x138>
    3c22:	bf00      	nop

00003c24 <__aeabi_ul2d>:
    3c24:	ea50 0201 	orrs.w	r2, r0, r1
    3c28:	bf08      	it	eq
    3c2a:	4770      	bxeq	lr
    3c2c:	b530      	push	{r4, r5, lr}
    3c2e:	f04f 0500 	mov.w	r5, #0
    3c32:	e00a      	b.n	3c4a <__aeabi_l2d+0x16>

00003c34 <__aeabi_l2d>:
    3c34:	ea50 0201 	orrs.w	r2, r0, r1
    3c38:	bf08      	it	eq
    3c3a:	4770      	bxeq	lr
    3c3c:	b530      	push	{r4, r5, lr}
    3c3e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    3c42:	d502      	bpl.n	3c4a <__aeabi_l2d+0x16>
    3c44:	4240      	negs	r0, r0
    3c46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    3c4a:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3c4e:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3c52:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    3c56:	f43f aedc 	beq.w	3a12 <__adddf3+0xe6>
    3c5a:	f04f 0203 	mov.w	r2, #3
    3c5e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    3c62:	bf18      	it	ne
    3c64:	3203      	addne	r2, #3
    3c66:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    3c6a:	bf18      	it	ne
    3c6c:	3203      	addne	r2, #3
    3c6e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    3c72:	f1c2 0320 	rsb	r3, r2, #32
    3c76:	fa00 fc03 	lsl.w	ip, r0, r3
    3c7a:	fa20 f002 	lsr.w	r0, r0, r2
    3c7e:	fa01 fe03 	lsl.w	lr, r1, r3
    3c82:	ea40 000e 	orr.w	r0, r0, lr
    3c86:	fa21 f102 	lsr.w	r1, r1, r2
    3c8a:	4414      	add	r4, r2
    3c8c:	e6c1      	b.n	3a12 <__adddf3+0xe6>
    3c8e:	bf00      	nop

00003c90 <__aeabi_dmul>:
    3c90:	b570      	push	{r4, r5, r6, lr}
    3c92:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3c96:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    3c9a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    3c9e:	bf1d      	ittte	ne
    3ca0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    3ca4:	ea94 0f0c 	teqne	r4, ip
    3ca8:	ea95 0f0c 	teqne	r5, ip
    3cac:	f000 f8de 	bleq	3e6c <__aeabi_dmul+0x1dc>
    3cb0:	442c      	add	r4, r5
    3cb2:	ea81 0603 	eor.w	r6, r1, r3
    3cb6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    3cba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    3cbe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    3cc2:	bf18      	it	ne
    3cc4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    3cc8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3ccc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    3cd0:	d038      	beq.n	3d44 <__aeabi_dmul+0xb4>
    3cd2:	fba0 ce02 	umull	ip, lr, r0, r2
    3cd6:	f04f 0500 	mov.w	r5, #0
    3cda:	fbe1 e502 	umlal	lr, r5, r1, r2
    3cde:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    3ce2:	fbe0 e503 	umlal	lr, r5, r0, r3
    3ce6:	f04f 0600 	mov.w	r6, #0
    3cea:	fbe1 5603 	umlal	r5, r6, r1, r3
    3cee:	f09c 0f00 	teq	ip, #0
    3cf2:	bf18      	it	ne
    3cf4:	f04e 0e01 	orrne.w	lr, lr, #1
    3cf8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    3cfc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    3d00:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    3d04:	d204      	bcs.n	3d10 <__aeabi_dmul+0x80>
    3d06:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    3d0a:	416d      	adcs	r5, r5
    3d0c:	eb46 0606 	adc.w	r6, r6, r6
    3d10:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    3d14:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    3d18:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    3d1c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    3d20:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    3d24:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    3d28:	bf88      	it	hi
    3d2a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    3d2e:	d81e      	bhi.n	3d6e <__aeabi_dmul+0xde>
    3d30:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    3d34:	bf08      	it	eq
    3d36:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    3d3a:	f150 0000 	adcs.w	r0, r0, #0
    3d3e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    3d42:	bd70      	pop	{r4, r5, r6, pc}
    3d44:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    3d48:	ea46 0101 	orr.w	r1, r6, r1
    3d4c:	ea40 0002 	orr.w	r0, r0, r2
    3d50:	ea81 0103 	eor.w	r1, r1, r3
    3d54:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    3d58:	bfc2      	ittt	gt
    3d5a:	ebd4 050c 	rsbsgt	r5, r4, ip
    3d5e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    3d62:	bd70      	popgt	{r4, r5, r6, pc}
    3d64:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3d68:	f04f 0e00 	mov.w	lr, #0
    3d6c:	3c01      	subs	r4, #1
    3d6e:	f300 80ab 	bgt.w	3ec8 <__aeabi_dmul+0x238>
    3d72:	f114 0f36 	cmn.w	r4, #54	; 0x36
    3d76:	bfde      	ittt	le
    3d78:	2000      	movle	r0, #0
    3d7a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    3d7e:	bd70      	pople	{r4, r5, r6, pc}
    3d80:	f1c4 0400 	rsb	r4, r4, #0
    3d84:	3c20      	subs	r4, #32
    3d86:	da35      	bge.n	3df4 <__aeabi_dmul+0x164>
    3d88:	340c      	adds	r4, #12
    3d8a:	dc1b      	bgt.n	3dc4 <__aeabi_dmul+0x134>
    3d8c:	f104 0414 	add.w	r4, r4, #20
    3d90:	f1c4 0520 	rsb	r5, r4, #32
    3d94:	fa00 f305 	lsl.w	r3, r0, r5
    3d98:	fa20 f004 	lsr.w	r0, r0, r4
    3d9c:	fa01 f205 	lsl.w	r2, r1, r5
    3da0:	ea40 0002 	orr.w	r0, r0, r2
    3da4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    3da8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    3dac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    3db0:	fa21 f604 	lsr.w	r6, r1, r4
    3db4:	eb42 0106 	adc.w	r1, r2, r6
    3db8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3dbc:	bf08      	it	eq
    3dbe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3dc2:	bd70      	pop	{r4, r5, r6, pc}
    3dc4:	f1c4 040c 	rsb	r4, r4, #12
    3dc8:	f1c4 0520 	rsb	r5, r4, #32
    3dcc:	fa00 f304 	lsl.w	r3, r0, r4
    3dd0:	fa20 f005 	lsr.w	r0, r0, r5
    3dd4:	fa01 f204 	lsl.w	r2, r1, r4
    3dd8:	ea40 0002 	orr.w	r0, r0, r2
    3ddc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3de0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    3de4:	f141 0100 	adc.w	r1, r1, #0
    3de8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3dec:	bf08      	it	eq
    3dee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3df2:	bd70      	pop	{r4, r5, r6, pc}
    3df4:	f1c4 0520 	rsb	r5, r4, #32
    3df8:	fa00 f205 	lsl.w	r2, r0, r5
    3dfc:	ea4e 0e02 	orr.w	lr, lr, r2
    3e00:	fa20 f304 	lsr.w	r3, r0, r4
    3e04:	fa01 f205 	lsl.w	r2, r1, r5
    3e08:	ea43 0302 	orr.w	r3, r3, r2
    3e0c:	fa21 f004 	lsr.w	r0, r1, r4
    3e10:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3e14:	fa21 f204 	lsr.w	r2, r1, r4
    3e18:	ea20 0002 	bic.w	r0, r0, r2
    3e1c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    3e20:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3e24:	bf08      	it	eq
    3e26:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3e2a:	bd70      	pop	{r4, r5, r6, pc}
    3e2c:	f094 0f00 	teq	r4, #0
    3e30:	d10f      	bne.n	3e52 <__aeabi_dmul+0x1c2>
    3e32:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    3e36:	0040      	lsls	r0, r0, #1
    3e38:	eb41 0101 	adc.w	r1, r1, r1
    3e3c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3e40:	bf08      	it	eq
    3e42:	3c01      	subeq	r4, #1
    3e44:	d0f7      	beq.n	3e36 <__aeabi_dmul+0x1a6>
    3e46:	ea41 0106 	orr.w	r1, r1, r6
    3e4a:	f095 0f00 	teq	r5, #0
    3e4e:	bf18      	it	ne
    3e50:	4770      	bxne	lr
    3e52:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    3e56:	0052      	lsls	r2, r2, #1
    3e58:	eb43 0303 	adc.w	r3, r3, r3
    3e5c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    3e60:	bf08      	it	eq
    3e62:	3d01      	subeq	r5, #1
    3e64:	d0f7      	beq.n	3e56 <__aeabi_dmul+0x1c6>
    3e66:	ea43 0306 	orr.w	r3, r3, r6
    3e6a:	4770      	bx	lr
    3e6c:	ea94 0f0c 	teq	r4, ip
    3e70:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    3e74:	bf18      	it	ne
    3e76:	ea95 0f0c 	teqne	r5, ip
    3e7a:	d00c      	beq.n	3e96 <__aeabi_dmul+0x206>
    3e7c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3e80:	bf18      	it	ne
    3e82:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3e86:	d1d1      	bne.n	3e2c <__aeabi_dmul+0x19c>
    3e88:	ea81 0103 	eor.w	r1, r1, r3
    3e8c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3e90:	f04f 0000 	mov.w	r0, #0
    3e94:	bd70      	pop	{r4, r5, r6, pc}
    3e96:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3e9a:	bf06      	itte	eq
    3e9c:	4610      	moveq	r0, r2
    3e9e:	4619      	moveq	r1, r3
    3ea0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3ea4:	d019      	beq.n	3eda <__aeabi_dmul+0x24a>
    3ea6:	ea94 0f0c 	teq	r4, ip
    3eaa:	d102      	bne.n	3eb2 <__aeabi_dmul+0x222>
    3eac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    3eb0:	d113      	bne.n	3eda <__aeabi_dmul+0x24a>
    3eb2:	ea95 0f0c 	teq	r5, ip
    3eb6:	d105      	bne.n	3ec4 <__aeabi_dmul+0x234>
    3eb8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    3ebc:	bf1c      	itt	ne
    3ebe:	4610      	movne	r0, r2
    3ec0:	4619      	movne	r1, r3
    3ec2:	d10a      	bne.n	3eda <__aeabi_dmul+0x24a>
    3ec4:	ea81 0103 	eor.w	r1, r1, r3
    3ec8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3ecc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    3ed0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    3ed4:	f04f 0000 	mov.w	r0, #0
    3ed8:	bd70      	pop	{r4, r5, r6, pc}
    3eda:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    3ede:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    3ee2:	bd70      	pop	{r4, r5, r6, pc}

00003ee4 <__aeabi_ddiv>:
    3ee4:	b570      	push	{r4, r5, r6, lr}
    3ee6:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3eea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    3eee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    3ef2:	bf1d      	ittte	ne
    3ef4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    3ef8:	ea94 0f0c 	teqne	r4, ip
    3efc:	ea95 0f0c 	teqne	r5, ip
    3f00:	f000 f8a7 	bleq	4052 <__aeabi_ddiv+0x16e>
    3f04:	eba4 0405 	sub.w	r4, r4, r5
    3f08:	ea81 0e03 	eor.w	lr, r1, r3
    3f0c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    3f10:	ea4f 3101 	mov.w	r1, r1, lsl #12
    3f14:	f000 8088 	beq.w	4028 <__aeabi_ddiv+0x144>
    3f18:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3f1c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    3f20:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    3f24:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    3f28:	ea4f 2202 	mov.w	r2, r2, lsl #8
    3f2c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    3f30:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    3f34:	ea4f 2600 	mov.w	r6, r0, lsl #8
    3f38:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    3f3c:	429d      	cmp	r5, r3
    3f3e:	bf08      	it	eq
    3f40:	4296      	cmpeq	r6, r2
    3f42:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    3f46:	f504 7440 	add.w	r4, r4, #768	; 0x300
    3f4a:	d202      	bcs.n	3f52 <__aeabi_ddiv+0x6e>
    3f4c:	085b      	lsrs	r3, r3, #1
    3f4e:	ea4f 0232 	mov.w	r2, r2, rrx
    3f52:	1ab6      	subs	r6, r6, r2
    3f54:	eb65 0503 	sbc.w	r5, r5, r3
    3f58:	085b      	lsrs	r3, r3, #1
    3f5a:	ea4f 0232 	mov.w	r2, r2, rrx
    3f5e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    3f62:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    3f66:	ebb6 0e02 	subs.w	lr, r6, r2
    3f6a:	eb75 0e03 	sbcs.w	lr, r5, r3
    3f6e:	bf22      	ittt	cs
    3f70:	1ab6      	subcs	r6, r6, r2
    3f72:	4675      	movcs	r5, lr
    3f74:	ea40 000c 	orrcs.w	r0, r0, ip
    3f78:	085b      	lsrs	r3, r3, #1
    3f7a:	ea4f 0232 	mov.w	r2, r2, rrx
    3f7e:	ebb6 0e02 	subs.w	lr, r6, r2
    3f82:	eb75 0e03 	sbcs.w	lr, r5, r3
    3f86:	bf22      	ittt	cs
    3f88:	1ab6      	subcs	r6, r6, r2
    3f8a:	4675      	movcs	r5, lr
    3f8c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    3f90:	085b      	lsrs	r3, r3, #1
    3f92:	ea4f 0232 	mov.w	r2, r2, rrx
    3f96:	ebb6 0e02 	subs.w	lr, r6, r2
    3f9a:	eb75 0e03 	sbcs.w	lr, r5, r3
    3f9e:	bf22      	ittt	cs
    3fa0:	1ab6      	subcs	r6, r6, r2
    3fa2:	4675      	movcs	r5, lr
    3fa4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    3fa8:	085b      	lsrs	r3, r3, #1
    3faa:	ea4f 0232 	mov.w	r2, r2, rrx
    3fae:	ebb6 0e02 	subs.w	lr, r6, r2
    3fb2:	eb75 0e03 	sbcs.w	lr, r5, r3
    3fb6:	bf22      	ittt	cs
    3fb8:	1ab6      	subcs	r6, r6, r2
    3fba:	4675      	movcs	r5, lr
    3fbc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    3fc0:	ea55 0e06 	orrs.w	lr, r5, r6
    3fc4:	d018      	beq.n	3ff8 <__aeabi_ddiv+0x114>
    3fc6:	ea4f 1505 	mov.w	r5, r5, lsl #4
    3fca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    3fce:	ea4f 1606 	mov.w	r6, r6, lsl #4
    3fd2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3fd6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    3fda:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    3fde:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    3fe2:	d1c0      	bne.n	3f66 <__aeabi_ddiv+0x82>
    3fe4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3fe8:	d10b      	bne.n	4002 <__aeabi_ddiv+0x11e>
    3fea:	ea41 0100 	orr.w	r1, r1, r0
    3fee:	f04f 0000 	mov.w	r0, #0
    3ff2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    3ff6:	e7b6      	b.n	3f66 <__aeabi_ddiv+0x82>
    3ff8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3ffc:	bf04      	itt	eq
    3ffe:	4301      	orreq	r1, r0
    4000:	2000      	moveq	r0, #0
    4002:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    4006:	bf88      	it	hi
    4008:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    400c:	f63f aeaf 	bhi.w	3d6e <__aeabi_dmul+0xde>
    4010:	ebb5 0c03 	subs.w	ip, r5, r3
    4014:	bf04      	itt	eq
    4016:	ebb6 0c02 	subseq.w	ip, r6, r2
    401a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    401e:	f150 0000 	adcs.w	r0, r0, #0
    4022:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    4026:	bd70      	pop	{r4, r5, r6, pc}
    4028:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    402c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    4030:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    4034:	bfc2      	ittt	gt
    4036:	ebd4 050c 	rsbsgt	r5, r4, ip
    403a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    403e:	bd70      	popgt	{r4, r5, r6, pc}
    4040:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4044:	f04f 0e00 	mov.w	lr, #0
    4048:	3c01      	subs	r4, #1
    404a:	e690      	b.n	3d6e <__aeabi_dmul+0xde>
    404c:	ea45 0e06 	orr.w	lr, r5, r6
    4050:	e68d      	b.n	3d6e <__aeabi_dmul+0xde>
    4052:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    4056:	ea94 0f0c 	teq	r4, ip
    405a:	bf08      	it	eq
    405c:	ea95 0f0c 	teqeq	r5, ip
    4060:	f43f af3b 	beq.w	3eda <__aeabi_dmul+0x24a>
    4064:	ea94 0f0c 	teq	r4, ip
    4068:	d10a      	bne.n	4080 <__aeabi_ddiv+0x19c>
    406a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    406e:	f47f af34 	bne.w	3eda <__aeabi_dmul+0x24a>
    4072:	ea95 0f0c 	teq	r5, ip
    4076:	f47f af25 	bne.w	3ec4 <__aeabi_dmul+0x234>
    407a:	4610      	mov	r0, r2
    407c:	4619      	mov	r1, r3
    407e:	e72c      	b.n	3eda <__aeabi_dmul+0x24a>
    4080:	ea95 0f0c 	teq	r5, ip
    4084:	d106      	bne.n	4094 <__aeabi_ddiv+0x1b0>
    4086:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    408a:	f43f aefd 	beq.w	3e88 <__aeabi_dmul+0x1f8>
    408e:	4610      	mov	r0, r2
    4090:	4619      	mov	r1, r3
    4092:	e722      	b.n	3eda <__aeabi_dmul+0x24a>
    4094:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4098:	bf18      	it	ne
    409a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    409e:	f47f aec5 	bne.w	3e2c <__aeabi_dmul+0x19c>
    40a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    40a6:	f47f af0d 	bne.w	3ec4 <__aeabi_dmul+0x234>
    40aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    40ae:	f47f aeeb 	bne.w	3e88 <__aeabi_dmul+0x1f8>
    40b2:	e712      	b.n	3eda <__aeabi_dmul+0x24a>

000040b4 <__aeabi_d2uiz>:
    40b4:	004a      	lsls	r2, r1, #1
    40b6:	d211      	bcs.n	40dc <__aeabi_d2uiz+0x28>
    40b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    40bc:	d211      	bcs.n	40e2 <__aeabi_d2uiz+0x2e>
    40be:	d50d      	bpl.n	40dc <__aeabi_d2uiz+0x28>
    40c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    40c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    40c8:	d40e      	bmi.n	40e8 <__aeabi_d2uiz+0x34>
    40ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    40ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    40d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    40d6:	fa23 f002 	lsr.w	r0, r3, r2
    40da:	4770      	bx	lr
    40dc:	f04f 0000 	mov.w	r0, #0
    40e0:	4770      	bx	lr
    40e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    40e6:	d102      	bne.n	40ee <__aeabi_d2uiz+0x3a>
    40e8:	f04f 30ff 	mov.w	r0, #4294967295
    40ec:	4770      	bx	lr
    40ee:	f04f 0000 	mov.w	r0, #0
    40f2:	4770      	bx	lr

000040f4 <__aeabi_d2f>:
    40f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
    40f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    40fc:	bf24      	itt	cs
    40fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    4102:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    4106:	d90d      	bls.n	4124 <__aeabi_d2f+0x30>
    4108:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    410c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    4110:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    4114:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    4118:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    411c:	bf08      	it	eq
    411e:	f020 0001 	biceq.w	r0, r0, #1
    4122:	4770      	bx	lr
    4124:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    4128:	d121      	bne.n	416e <__aeabi_d2f+0x7a>
    412a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    412e:	bfbc      	itt	lt
    4130:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    4134:	4770      	bxlt	lr
    4136:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    413a:	ea4f 5252 	mov.w	r2, r2, lsr #21
    413e:	f1c2 0218 	rsb	r2, r2, #24
    4142:	f1c2 0c20 	rsb	ip, r2, #32
    4146:	fa10 f30c 	lsls.w	r3, r0, ip
    414a:	fa20 f002 	lsr.w	r0, r0, r2
    414e:	bf18      	it	ne
    4150:	f040 0001 	orrne.w	r0, r0, #1
    4154:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    4158:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    415c:	fa03 fc0c 	lsl.w	ip, r3, ip
    4160:	ea40 000c 	orr.w	r0, r0, ip
    4164:	fa23 f302 	lsr.w	r3, r3, r2
    4168:	ea4f 0343 	mov.w	r3, r3, lsl #1
    416c:	e7cc      	b.n	4108 <__aeabi_d2f+0x14>
    416e:	ea7f 5362 	mvns.w	r3, r2, asr #21
    4172:	d107      	bne.n	4184 <__aeabi_d2f+0x90>
    4174:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    4178:	bf1e      	ittt	ne
    417a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    417e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    4182:	4770      	bxne	lr
    4184:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    4188:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    418c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4190:	4770      	bx	lr
    4192:	bf00      	nop

00004194 <__aeabi_frsub>:
    4194:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    4198:	e002      	b.n	41a0 <__addsf3>
    419a:	bf00      	nop

0000419c <__aeabi_fsub>:
    419c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000041a0 <__addsf3>:
    41a0:	0042      	lsls	r2, r0, #1
    41a2:	bf1f      	itttt	ne
    41a4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    41a8:	ea92 0f03 	teqne	r2, r3
    41ac:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    41b0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    41b4:	d06a      	beq.n	428c <__addsf3+0xec>
    41b6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    41ba:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    41be:	bfc1      	itttt	gt
    41c0:	18d2      	addgt	r2, r2, r3
    41c2:	4041      	eorgt	r1, r0
    41c4:	4048      	eorgt	r0, r1
    41c6:	4041      	eorgt	r1, r0
    41c8:	bfb8      	it	lt
    41ca:	425b      	neglt	r3, r3
    41cc:	2b19      	cmp	r3, #25
    41ce:	bf88      	it	hi
    41d0:	4770      	bxhi	lr
    41d2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    41d6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    41da:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    41de:	bf18      	it	ne
    41e0:	4240      	negne	r0, r0
    41e2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    41e6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    41ea:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    41ee:	bf18      	it	ne
    41f0:	4249      	negne	r1, r1
    41f2:	ea92 0f03 	teq	r2, r3
    41f6:	d03f      	beq.n	4278 <__addsf3+0xd8>
    41f8:	f1a2 0201 	sub.w	r2, r2, #1
    41fc:	fa41 fc03 	asr.w	ip, r1, r3
    4200:	eb10 000c 	adds.w	r0, r0, ip
    4204:	f1c3 0320 	rsb	r3, r3, #32
    4208:	fa01 f103 	lsl.w	r1, r1, r3
    420c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    4210:	d502      	bpl.n	4218 <__addsf3+0x78>
    4212:	4249      	negs	r1, r1
    4214:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    4218:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    421c:	d313      	bcc.n	4246 <__addsf3+0xa6>
    421e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    4222:	d306      	bcc.n	4232 <__addsf3+0x92>
    4224:	0840      	lsrs	r0, r0, #1
    4226:	ea4f 0131 	mov.w	r1, r1, rrx
    422a:	f102 0201 	add.w	r2, r2, #1
    422e:	2afe      	cmp	r2, #254	; 0xfe
    4230:	d251      	bcs.n	42d6 <__addsf3+0x136>
    4232:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    4236:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    423a:	bf08      	it	eq
    423c:	f020 0001 	biceq.w	r0, r0, #1
    4240:	ea40 0003 	orr.w	r0, r0, r3
    4244:	4770      	bx	lr
    4246:	0049      	lsls	r1, r1, #1
    4248:	eb40 0000 	adc.w	r0, r0, r0
    424c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    4250:	f1a2 0201 	sub.w	r2, r2, #1
    4254:	d1ed      	bne.n	4232 <__addsf3+0x92>
    4256:	fab0 fc80 	clz	ip, r0
    425a:	f1ac 0c08 	sub.w	ip, ip, #8
    425e:	ebb2 020c 	subs.w	r2, r2, ip
    4262:	fa00 f00c 	lsl.w	r0, r0, ip
    4266:	bfaa      	itet	ge
    4268:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    426c:	4252      	neglt	r2, r2
    426e:	4318      	orrge	r0, r3
    4270:	bfbc      	itt	lt
    4272:	40d0      	lsrlt	r0, r2
    4274:	4318      	orrlt	r0, r3
    4276:	4770      	bx	lr
    4278:	f092 0f00 	teq	r2, #0
    427c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    4280:	bf06      	itte	eq
    4282:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    4286:	3201      	addeq	r2, #1
    4288:	3b01      	subne	r3, #1
    428a:	e7b5      	b.n	41f8 <__addsf3+0x58>
    428c:	ea4f 0341 	mov.w	r3, r1, lsl #1
    4290:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    4294:	bf18      	it	ne
    4296:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    429a:	d021      	beq.n	42e0 <__addsf3+0x140>
    429c:	ea92 0f03 	teq	r2, r3
    42a0:	d004      	beq.n	42ac <__addsf3+0x10c>
    42a2:	f092 0f00 	teq	r2, #0
    42a6:	bf08      	it	eq
    42a8:	4608      	moveq	r0, r1
    42aa:	4770      	bx	lr
    42ac:	ea90 0f01 	teq	r0, r1
    42b0:	bf1c      	itt	ne
    42b2:	2000      	movne	r0, #0
    42b4:	4770      	bxne	lr
    42b6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    42ba:	d104      	bne.n	42c6 <__addsf3+0x126>
    42bc:	0040      	lsls	r0, r0, #1
    42be:	bf28      	it	cs
    42c0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    42c4:	4770      	bx	lr
    42c6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    42ca:	bf3c      	itt	cc
    42cc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    42d0:	4770      	bxcc	lr
    42d2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    42d6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    42da:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    42de:	4770      	bx	lr
    42e0:	ea7f 6222 	mvns.w	r2, r2, asr #24
    42e4:	bf16      	itet	ne
    42e6:	4608      	movne	r0, r1
    42e8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    42ec:	4601      	movne	r1, r0
    42ee:	0242      	lsls	r2, r0, #9
    42f0:	bf06      	itte	eq
    42f2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    42f6:	ea90 0f01 	teqeq	r0, r1
    42fa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    42fe:	4770      	bx	lr

00004300 <__aeabi_ui2f>:
    4300:	f04f 0300 	mov.w	r3, #0
    4304:	e004      	b.n	4310 <__aeabi_i2f+0x8>
    4306:	bf00      	nop

00004308 <__aeabi_i2f>:
    4308:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    430c:	bf48      	it	mi
    430e:	4240      	negmi	r0, r0
    4310:	ea5f 0c00 	movs.w	ip, r0
    4314:	bf08      	it	eq
    4316:	4770      	bxeq	lr
    4318:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    431c:	4601      	mov	r1, r0
    431e:	f04f 0000 	mov.w	r0, #0
    4322:	e01c      	b.n	435e <__aeabi_l2f+0x2a>

00004324 <__aeabi_ul2f>:
    4324:	ea50 0201 	orrs.w	r2, r0, r1
    4328:	bf08      	it	eq
    432a:	4770      	bxeq	lr
    432c:	f04f 0300 	mov.w	r3, #0
    4330:	e00a      	b.n	4348 <__aeabi_l2f+0x14>
    4332:	bf00      	nop

00004334 <__aeabi_l2f>:
    4334:	ea50 0201 	orrs.w	r2, r0, r1
    4338:	bf08      	it	eq
    433a:	4770      	bxeq	lr
    433c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    4340:	d502      	bpl.n	4348 <__aeabi_l2f+0x14>
    4342:	4240      	negs	r0, r0
    4344:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    4348:	ea5f 0c01 	movs.w	ip, r1
    434c:	bf02      	ittt	eq
    434e:	4684      	moveq	ip, r0
    4350:	4601      	moveq	r1, r0
    4352:	2000      	moveq	r0, #0
    4354:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    4358:	bf08      	it	eq
    435a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    435e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    4362:	fabc f28c 	clz	r2, ip
    4366:	3a08      	subs	r2, #8
    4368:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    436c:	db10      	blt.n	4390 <__aeabi_l2f+0x5c>
    436e:	fa01 fc02 	lsl.w	ip, r1, r2
    4372:	4463      	add	r3, ip
    4374:	fa00 fc02 	lsl.w	ip, r0, r2
    4378:	f1c2 0220 	rsb	r2, r2, #32
    437c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    4380:	fa20 f202 	lsr.w	r2, r0, r2
    4384:	eb43 0002 	adc.w	r0, r3, r2
    4388:	bf08      	it	eq
    438a:	f020 0001 	biceq.w	r0, r0, #1
    438e:	4770      	bx	lr
    4390:	f102 0220 	add.w	r2, r2, #32
    4394:	fa01 fc02 	lsl.w	ip, r1, r2
    4398:	f1c2 0220 	rsb	r2, r2, #32
    439c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    43a0:	fa21 f202 	lsr.w	r2, r1, r2
    43a4:	eb43 0002 	adc.w	r0, r3, r2
    43a8:	bf08      	it	eq
    43aa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    43ae:	4770      	bx	lr

000043b0 <__aeabi_fmul>:
    43b0:	f04f 0cff 	mov.w	ip, #255	; 0xff
    43b4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    43b8:	bf1e      	ittt	ne
    43ba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    43be:	ea92 0f0c 	teqne	r2, ip
    43c2:	ea93 0f0c 	teqne	r3, ip
    43c6:	d06f      	beq.n	44a8 <__aeabi_fmul+0xf8>
    43c8:	441a      	add	r2, r3
    43ca:	ea80 0c01 	eor.w	ip, r0, r1
    43ce:	0240      	lsls	r0, r0, #9
    43d0:	bf18      	it	ne
    43d2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    43d6:	d01e      	beq.n	4416 <__aeabi_fmul+0x66>
    43d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    43dc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    43e0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    43e4:	fba0 3101 	umull	r3, r1, r0, r1
    43e8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    43ec:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    43f0:	bf3e      	ittt	cc
    43f2:	0049      	lslcc	r1, r1, #1
    43f4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    43f8:	005b      	lslcc	r3, r3, #1
    43fa:	ea40 0001 	orr.w	r0, r0, r1
    43fe:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    4402:	2afd      	cmp	r2, #253	; 0xfd
    4404:	d81d      	bhi.n	4442 <__aeabi_fmul+0x92>
    4406:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    440a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    440e:	bf08      	it	eq
    4410:	f020 0001 	biceq.w	r0, r0, #1
    4414:	4770      	bx	lr
    4416:	f090 0f00 	teq	r0, #0
    441a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    441e:	bf08      	it	eq
    4420:	0249      	lsleq	r1, r1, #9
    4422:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    4426:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    442a:	3a7f      	subs	r2, #127	; 0x7f
    442c:	bfc2      	ittt	gt
    442e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    4432:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    4436:	4770      	bxgt	lr
    4438:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    443c:	f04f 0300 	mov.w	r3, #0
    4440:	3a01      	subs	r2, #1
    4442:	dc5d      	bgt.n	4500 <__aeabi_fmul+0x150>
    4444:	f112 0f19 	cmn.w	r2, #25
    4448:	bfdc      	itt	le
    444a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    444e:	4770      	bxle	lr
    4450:	f1c2 0200 	rsb	r2, r2, #0
    4454:	0041      	lsls	r1, r0, #1
    4456:	fa21 f102 	lsr.w	r1, r1, r2
    445a:	f1c2 0220 	rsb	r2, r2, #32
    445e:	fa00 fc02 	lsl.w	ip, r0, r2
    4462:	ea5f 0031 	movs.w	r0, r1, rrx
    4466:	f140 0000 	adc.w	r0, r0, #0
    446a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    446e:	bf08      	it	eq
    4470:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    4474:	4770      	bx	lr
    4476:	f092 0f00 	teq	r2, #0
    447a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    447e:	bf02      	ittt	eq
    4480:	0040      	lsleq	r0, r0, #1
    4482:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    4486:	3a01      	subeq	r2, #1
    4488:	d0f9      	beq.n	447e <__aeabi_fmul+0xce>
    448a:	ea40 000c 	orr.w	r0, r0, ip
    448e:	f093 0f00 	teq	r3, #0
    4492:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    4496:	bf02      	ittt	eq
    4498:	0049      	lsleq	r1, r1, #1
    449a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    449e:	3b01      	subeq	r3, #1
    44a0:	d0f9      	beq.n	4496 <__aeabi_fmul+0xe6>
    44a2:	ea41 010c 	orr.w	r1, r1, ip
    44a6:	e78f      	b.n	43c8 <__aeabi_fmul+0x18>
    44a8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    44ac:	ea92 0f0c 	teq	r2, ip
    44b0:	bf18      	it	ne
    44b2:	ea93 0f0c 	teqne	r3, ip
    44b6:	d00a      	beq.n	44ce <__aeabi_fmul+0x11e>
    44b8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    44bc:	bf18      	it	ne
    44be:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    44c2:	d1d8      	bne.n	4476 <__aeabi_fmul+0xc6>
    44c4:	ea80 0001 	eor.w	r0, r0, r1
    44c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    44cc:	4770      	bx	lr
    44ce:	f090 0f00 	teq	r0, #0
    44d2:	bf17      	itett	ne
    44d4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    44d8:	4608      	moveq	r0, r1
    44da:	f091 0f00 	teqne	r1, #0
    44de:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    44e2:	d014      	beq.n	450e <__aeabi_fmul+0x15e>
    44e4:	ea92 0f0c 	teq	r2, ip
    44e8:	d101      	bne.n	44ee <__aeabi_fmul+0x13e>
    44ea:	0242      	lsls	r2, r0, #9
    44ec:	d10f      	bne.n	450e <__aeabi_fmul+0x15e>
    44ee:	ea93 0f0c 	teq	r3, ip
    44f2:	d103      	bne.n	44fc <__aeabi_fmul+0x14c>
    44f4:	024b      	lsls	r3, r1, #9
    44f6:	bf18      	it	ne
    44f8:	4608      	movne	r0, r1
    44fa:	d108      	bne.n	450e <__aeabi_fmul+0x15e>
    44fc:	ea80 0001 	eor.w	r0, r0, r1
    4500:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    4504:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    4508:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    450c:	4770      	bx	lr
    450e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    4512:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    4516:	4770      	bx	lr

00004518 <__aeabi_fdiv>:
    4518:	f04f 0cff 	mov.w	ip, #255	; 0xff
    451c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    4520:	bf1e      	ittt	ne
    4522:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    4526:	ea92 0f0c 	teqne	r2, ip
    452a:	ea93 0f0c 	teqne	r3, ip
    452e:	d069      	beq.n	4604 <__aeabi_fdiv+0xec>
    4530:	eba2 0203 	sub.w	r2, r2, r3
    4534:	ea80 0c01 	eor.w	ip, r0, r1
    4538:	0249      	lsls	r1, r1, #9
    453a:	ea4f 2040 	mov.w	r0, r0, lsl #9
    453e:	d037      	beq.n	45b0 <__aeabi_fdiv+0x98>
    4540:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4544:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    4548:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    454c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    4550:	428b      	cmp	r3, r1
    4552:	bf38      	it	cc
    4554:	005b      	lslcc	r3, r3, #1
    4556:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    455a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    455e:	428b      	cmp	r3, r1
    4560:	bf24      	itt	cs
    4562:	1a5b      	subcs	r3, r3, r1
    4564:	ea40 000c 	orrcs.w	r0, r0, ip
    4568:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    456c:	bf24      	itt	cs
    456e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    4572:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    4576:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    457a:	bf24      	itt	cs
    457c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    4580:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    4584:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    4588:	bf24      	itt	cs
    458a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    458e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    4592:	011b      	lsls	r3, r3, #4
    4594:	bf18      	it	ne
    4596:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    459a:	d1e0      	bne.n	455e <__aeabi_fdiv+0x46>
    459c:	2afd      	cmp	r2, #253	; 0xfd
    459e:	f63f af50 	bhi.w	4442 <__aeabi_fmul+0x92>
    45a2:	428b      	cmp	r3, r1
    45a4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    45a8:	bf08      	it	eq
    45aa:	f020 0001 	biceq.w	r0, r0, #1
    45ae:	4770      	bx	lr
    45b0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    45b4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    45b8:	327f      	adds	r2, #127	; 0x7f
    45ba:	bfc2      	ittt	gt
    45bc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    45c0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    45c4:	4770      	bxgt	lr
    45c6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    45ca:	f04f 0300 	mov.w	r3, #0
    45ce:	3a01      	subs	r2, #1
    45d0:	e737      	b.n	4442 <__aeabi_fmul+0x92>
    45d2:	f092 0f00 	teq	r2, #0
    45d6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    45da:	bf02      	ittt	eq
    45dc:	0040      	lsleq	r0, r0, #1
    45de:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    45e2:	3a01      	subeq	r2, #1
    45e4:	d0f9      	beq.n	45da <__aeabi_fdiv+0xc2>
    45e6:	ea40 000c 	orr.w	r0, r0, ip
    45ea:	f093 0f00 	teq	r3, #0
    45ee:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    45f2:	bf02      	ittt	eq
    45f4:	0049      	lsleq	r1, r1, #1
    45f6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    45fa:	3b01      	subeq	r3, #1
    45fc:	d0f9      	beq.n	45f2 <__aeabi_fdiv+0xda>
    45fe:	ea41 010c 	orr.w	r1, r1, ip
    4602:	e795      	b.n	4530 <__aeabi_fdiv+0x18>
    4604:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    4608:	ea92 0f0c 	teq	r2, ip
    460c:	d108      	bne.n	4620 <__aeabi_fdiv+0x108>
    460e:	0242      	lsls	r2, r0, #9
    4610:	f47f af7d 	bne.w	450e <__aeabi_fmul+0x15e>
    4614:	ea93 0f0c 	teq	r3, ip
    4618:	f47f af70 	bne.w	44fc <__aeabi_fmul+0x14c>
    461c:	4608      	mov	r0, r1
    461e:	e776      	b.n	450e <__aeabi_fmul+0x15e>
    4620:	ea93 0f0c 	teq	r3, ip
    4624:	d104      	bne.n	4630 <__aeabi_fdiv+0x118>
    4626:	024b      	lsls	r3, r1, #9
    4628:	f43f af4c 	beq.w	44c4 <__aeabi_fmul+0x114>
    462c:	4608      	mov	r0, r1
    462e:	e76e      	b.n	450e <__aeabi_fmul+0x15e>
    4630:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    4634:	bf18      	it	ne
    4636:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    463a:	d1ca      	bne.n	45d2 <__aeabi_fdiv+0xba>
    463c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    4640:	f47f af5c 	bne.w	44fc <__aeabi_fmul+0x14c>
    4644:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    4648:	f47f af3c 	bne.w	44c4 <__aeabi_fmul+0x114>
    464c:	e75f      	b.n	450e <__aeabi_fmul+0x15e>
    464e:	bf00      	nop

00004650 <__aeabi_f2uiz>:
    4650:	0042      	lsls	r2, r0, #1
    4652:	d20e      	bcs.n	4672 <__aeabi_f2uiz+0x22>
    4654:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    4658:	d30b      	bcc.n	4672 <__aeabi_f2uiz+0x22>
    465a:	f04f 039e 	mov.w	r3, #158	; 0x9e
    465e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    4662:	d409      	bmi.n	4678 <__aeabi_f2uiz+0x28>
    4664:	ea4f 2300 	mov.w	r3, r0, lsl #8
    4668:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    466c:	fa23 f002 	lsr.w	r0, r3, r2
    4670:	4770      	bx	lr
    4672:	f04f 0000 	mov.w	r0, #0
    4676:	4770      	bx	lr
    4678:	f112 0f61 	cmn.w	r2, #97	; 0x61
    467c:	d101      	bne.n	4682 <__aeabi_f2uiz+0x32>
    467e:	0242      	lsls	r2, r0, #9
    4680:	d102      	bne.n	4688 <__aeabi_f2uiz+0x38>
    4682:	f04f 30ff 	mov.w	r0, #4294967295
    4686:	4770      	bx	lr
    4688:	f04f 0000 	mov.w	r0, #0
    468c:	4770      	bx	lr
    468e:	bf00      	nop

00004690 <__libc_init_array>:
    4690:	b570      	push	{r4, r5, r6, lr}
    4692:	f64b 7630 	movw	r6, #48944	; 0xbf30
    4696:	f64b 7530 	movw	r5, #48944	; 0xbf30
    469a:	f2c0 0600 	movt	r6, #0
    469e:	f2c0 0500 	movt	r5, #0
    46a2:	1b76      	subs	r6, r6, r5
    46a4:	10b6      	asrs	r6, r6, #2
    46a6:	d006      	beq.n	46b6 <__libc_init_array+0x26>
    46a8:	2400      	movs	r4, #0
    46aa:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    46ae:	3401      	adds	r4, #1
    46b0:	4798      	blx	r3
    46b2:	42a6      	cmp	r6, r4
    46b4:	d8f9      	bhi.n	46aa <__libc_init_array+0x1a>
    46b6:	f64b 7530 	movw	r5, #48944	; 0xbf30
    46ba:	f64b 7634 	movw	r6, #48948	; 0xbf34
    46be:	f2c0 0500 	movt	r5, #0
    46c2:	f2c0 0600 	movt	r6, #0
    46c6:	1b76      	subs	r6, r6, r5
    46c8:	f007 fc26 	bl	bf18 <_init>
    46cc:	10b6      	asrs	r6, r6, #2
    46ce:	d006      	beq.n	46de <__libc_init_array+0x4e>
    46d0:	2400      	movs	r4, #0
    46d2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    46d6:	3401      	adds	r4, #1
    46d8:	4798      	blx	r3
    46da:	42a6      	cmp	r6, r4
    46dc:	d8f9      	bhi.n	46d2 <__libc_init_array+0x42>
    46de:	bd70      	pop	{r4, r5, r6, pc}

000046e0 <free>:
    46e0:	f240 0338 	movw	r3, #56	; 0x38
    46e4:	4601      	mov	r1, r0
    46e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    46ea:	6818      	ldr	r0, [r3, #0]
    46ec:	f004 bedc 	b.w	94a8 <_free_r>

000046f0 <malloc>:
    46f0:	f240 0338 	movw	r3, #56	; 0x38
    46f4:	4601      	mov	r1, r0
    46f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    46fa:	6818      	ldr	r0, [r3, #0]
    46fc:	f000 b800 	b.w	4700 <_malloc_r>

00004700 <_malloc_r>:
    4700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4704:	f101 040b 	add.w	r4, r1, #11
    4708:	2c16      	cmp	r4, #22
    470a:	b083      	sub	sp, #12
    470c:	4606      	mov	r6, r0
    470e:	d82f      	bhi.n	4770 <_malloc_r+0x70>
    4710:	2300      	movs	r3, #0
    4712:	2410      	movs	r4, #16
    4714:	428c      	cmp	r4, r1
    4716:	bf2c      	ite	cs
    4718:	4619      	movcs	r1, r3
    471a:	f043 0101 	orrcc.w	r1, r3, #1
    471e:	2900      	cmp	r1, #0
    4720:	d130      	bne.n	4784 <_malloc_r+0x84>
    4722:	4630      	mov	r0, r6
    4724:	f000 fbf0 	bl	4f08 <__malloc_lock>
    4728:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    472c:	d22e      	bcs.n	478c <_malloc_r+0x8c>
    472e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    4732:	f240 152c 	movw	r5, #300	; 0x12c
    4736:	f2c2 0500 	movt	r5, #8192	; 0x2000
    473a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    473e:	68d3      	ldr	r3, [r2, #12]
    4740:	4293      	cmp	r3, r2
    4742:	f000 8206 	beq.w	4b52 <_malloc_r+0x452>
    4746:	685a      	ldr	r2, [r3, #4]
    4748:	f103 0508 	add.w	r5, r3, #8
    474c:	68d9      	ldr	r1, [r3, #12]
    474e:	4630      	mov	r0, r6
    4750:	f022 0c03 	bic.w	ip, r2, #3
    4754:	689a      	ldr	r2, [r3, #8]
    4756:	4463      	add	r3, ip
    4758:	685c      	ldr	r4, [r3, #4]
    475a:	608a      	str	r2, [r1, #8]
    475c:	f044 0401 	orr.w	r4, r4, #1
    4760:	60d1      	str	r1, [r2, #12]
    4762:	605c      	str	r4, [r3, #4]
    4764:	f000 fbd2 	bl	4f0c <__malloc_unlock>
    4768:	4628      	mov	r0, r5
    476a:	b003      	add	sp, #12
    476c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4770:	f024 0407 	bic.w	r4, r4, #7
    4774:	0fe3      	lsrs	r3, r4, #31
    4776:	428c      	cmp	r4, r1
    4778:	bf2c      	ite	cs
    477a:	4619      	movcs	r1, r3
    477c:	f043 0101 	orrcc.w	r1, r3, #1
    4780:	2900      	cmp	r1, #0
    4782:	d0ce      	beq.n	4722 <_malloc_r+0x22>
    4784:	230c      	movs	r3, #12
    4786:	2500      	movs	r5, #0
    4788:	6033      	str	r3, [r6, #0]
    478a:	e7ed      	b.n	4768 <_malloc_r+0x68>
    478c:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    4790:	bf04      	itt	eq
    4792:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    4796:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    479a:	f040 8090 	bne.w	48be <_malloc_r+0x1be>
    479e:	f240 152c 	movw	r5, #300	; 0x12c
    47a2:	f2c2 0500 	movt	r5, #8192	; 0x2000
    47a6:	1828      	adds	r0, r5, r0
    47a8:	68c3      	ldr	r3, [r0, #12]
    47aa:	4298      	cmp	r0, r3
    47ac:	d106      	bne.n	47bc <_malloc_r+0xbc>
    47ae:	e00d      	b.n	47cc <_malloc_r+0xcc>
    47b0:	2a00      	cmp	r2, #0
    47b2:	f280 816f 	bge.w	4a94 <_malloc_r+0x394>
    47b6:	68db      	ldr	r3, [r3, #12]
    47b8:	4298      	cmp	r0, r3
    47ba:	d007      	beq.n	47cc <_malloc_r+0xcc>
    47bc:	6859      	ldr	r1, [r3, #4]
    47be:	f021 0103 	bic.w	r1, r1, #3
    47c2:	1b0a      	subs	r2, r1, r4
    47c4:	2a0f      	cmp	r2, #15
    47c6:	ddf3      	ble.n	47b0 <_malloc_r+0xb0>
    47c8:	f10e 3eff 	add.w	lr, lr, #4294967295
    47cc:	f10e 0e01 	add.w	lr, lr, #1
    47d0:	f240 172c 	movw	r7, #300	; 0x12c
    47d4:	f2c2 0700 	movt	r7, #8192	; 0x2000
    47d8:	f107 0108 	add.w	r1, r7, #8
    47dc:	688b      	ldr	r3, [r1, #8]
    47de:	4299      	cmp	r1, r3
    47e0:	bf08      	it	eq
    47e2:	687a      	ldreq	r2, [r7, #4]
    47e4:	d026      	beq.n	4834 <_malloc_r+0x134>
    47e6:	685a      	ldr	r2, [r3, #4]
    47e8:	f022 0c03 	bic.w	ip, r2, #3
    47ec:	ebc4 020c 	rsb	r2, r4, ip
    47f0:	2a0f      	cmp	r2, #15
    47f2:	f300 8194 	bgt.w	4b1e <_malloc_r+0x41e>
    47f6:	2a00      	cmp	r2, #0
    47f8:	60c9      	str	r1, [r1, #12]
    47fa:	6089      	str	r1, [r1, #8]
    47fc:	f280 8099 	bge.w	4932 <_malloc_r+0x232>
    4800:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    4804:	f080 8165 	bcs.w	4ad2 <_malloc_r+0x3d2>
    4808:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    480c:	f04f 0a01 	mov.w	sl, #1
    4810:	687a      	ldr	r2, [r7, #4]
    4812:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    4816:	ea4f 0cac 	mov.w	ip, ip, asr #2
    481a:	fa0a fc0c 	lsl.w	ip, sl, ip
    481e:	60d8      	str	r0, [r3, #12]
    4820:	f8d0 8008 	ldr.w	r8, [r0, #8]
    4824:	ea4c 0202 	orr.w	r2, ip, r2
    4828:	607a      	str	r2, [r7, #4]
    482a:	f8c3 8008 	str.w	r8, [r3, #8]
    482e:	f8c8 300c 	str.w	r3, [r8, #12]
    4832:	6083      	str	r3, [r0, #8]
    4834:	f04f 0c01 	mov.w	ip, #1
    4838:	ea4f 03ae 	mov.w	r3, lr, asr #2
    483c:	fa0c fc03 	lsl.w	ip, ip, r3
    4840:	4594      	cmp	ip, r2
    4842:	f200 8082 	bhi.w	494a <_malloc_r+0x24a>
    4846:	ea12 0f0c 	tst.w	r2, ip
    484a:	d108      	bne.n	485e <_malloc_r+0x15e>
    484c:	f02e 0e03 	bic.w	lr, lr, #3
    4850:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4854:	f10e 0e04 	add.w	lr, lr, #4
    4858:	ea12 0f0c 	tst.w	r2, ip
    485c:	d0f8      	beq.n	4850 <_malloc_r+0x150>
    485e:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    4862:	46f2      	mov	sl, lr
    4864:	46c8      	mov	r8, r9
    4866:	f8d8 300c 	ldr.w	r3, [r8, #12]
    486a:	4598      	cmp	r8, r3
    486c:	d107      	bne.n	487e <_malloc_r+0x17e>
    486e:	e168      	b.n	4b42 <_malloc_r+0x442>
    4870:	2a00      	cmp	r2, #0
    4872:	f280 8178 	bge.w	4b66 <_malloc_r+0x466>
    4876:	68db      	ldr	r3, [r3, #12]
    4878:	4598      	cmp	r8, r3
    487a:	f000 8162 	beq.w	4b42 <_malloc_r+0x442>
    487e:	6858      	ldr	r0, [r3, #4]
    4880:	f020 0003 	bic.w	r0, r0, #3
    4884:	1b02      	subs	r2, r0, r4
    4886:	2a0f      	cmp	r2, #15
    4888:	ddf2      	ble.n	4870 <_malloc_r+0x170>
    488a:	461d      	mov	r5, r3
    488c:	191f      	adds	r7, r3, r4
    488e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    4892:	f044 0e01 	orr.w	lr, r4, #1
    4896:	f855 4f08 	ldr.w	r4, [r5, #8]!
    489a:	4630      	mov	r0, r6
    489c:	50ba      	str	r2, [r7, r2]
    489e:	f042 0201 	orr.w	r2, r2, #1
    48a2:	f8c3 e004 	str.w	lr, [r3, #4]
    48a6:	f8cc 4008 	str.w	r4, [ip, #8]
    48aa:	f8c4 c00c 	str.w	ip, [r4, #12]
    48ae:	608f      	str	r7, [r1, #8]
    48b0:	60cf      	str	r7, [r1, #12]
    48b2:	607a      	str	r2, [r7, #4]
    48b4:	60b9      	str	r1, [r7, #8]
    48b6:	60f9      	str	r1, [r7, #12]
    48b8:	f000 fb28 	bl	4f0c <__malloc_unlock>
    48bc:	e754      	b.n	4768 <_malloc_r+0x68>
    48be:	f1be 0f04 	cmp.w	lr, #4
    48c2:	bf9e      	ittt	ls
    48c4:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    48c8:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    48cc:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    48d0:	f67f af65 	bls.w	479e <_malloc_r+0x9e>
    48d4:	f1be 0f14 	cmp.w	lr, #20
    48d8:	bf9c      	itt	ls
    48da:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    48de:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    48e2:	f67f af5c 	bls.w	479e <_malloc_r+0x9e>
    48e6:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    48ea:	bf9e      	ittt	ls
    48ec:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    48f0:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    48f4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    48f8:	f67f af51 	bls.w	479e <_malloc_r+0x9e>
    48fc:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    4900:	bf9e      	ittt	ls
    4902:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    4906:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    490a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    490e:	f67f af46 	bls.w	479e <_malloc_r+0x9e>
    4912:	f240 5354 	movw	r3, #1364	; 0x554
    4916:	459e      	cmp	lr, r3
    4918:	bf95      	itete	ls
    491a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    491e:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    4922:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    4926:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    492a:	bf98      	it	ls
    492c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4930:	e735      	b.n	479e <_malloc_r+0x9e>
    4932:	eb03 020c 	add.w	r2, r3, ip
    4936:	f103 0508 	add.w	r5, r3, #8
    493a:	4630      	mov	r0, r6
    493c:	6853      	ldr	r3, [r2, #4]
    493e:	f043 0301 	orr.w	r3, r3, #1
    4942:	6053      	str	r3, [r2, #4]
    4944:	f000 fae2 	bl	4f0c <__malloc_unlock>
    4948:	e70e      	b.n	4768 <_malloc_r+0x68>
    494a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    494e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    4952:	f023 0903 	bic.w	r9, r3, #3
    4956:	ebc4 0209 	rsb	r2, r4, r9
    495a:	454c      	cmp	r4, r9
    495c:	bf94      	ite	ls
    495e:	2300      	movls	r3, #0
    4960:	2301      	movhi	r3, #1
    4962:	2a0f      	cmp	r2, #15
    4964:	bfd8      	it	le
    4966:	f043 0301 	orrle.w	r3, r3, #1
    496a:	2b00      	cmp	r3, #0
    496c:	f000 80a1 	beq.w	4ab2 <_malloc_r+0x3b2>
    4970:	f240 5be0 	movw	fp, #1504	; 0x5e0
    4974:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    4978:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    497c:	f8db 3000 	ldr.w	r3, [fp]
    4980:	3310      	adds	r3, #16
    4982:	191b      	adds	r3, r3, r4
    4984:	f1b2 3fff 	cmp.w	r2, #4294967295
    4988:	d006      	beq.n	4998 <_malloc_r+0x298>
    498a:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    498e:	331f      	adds	r3, #31
    4990:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    4994:	f023 031f 	bic.w	r3, r3, #31
    4998:	4619      	mov	r1, r3
    499a:	4630      	mov	r0, r6
    499c:	9301      	str	r3, [sp, #4]
    499e:	f000 fb2d 	bl	4ffc <_sbrk_r>
    49a2:	9b01      	ldr	r3, [sp, #4]
    49a4:	f1b0 3fff 	cmp.w	r0, #4294967295
    49a8:	4682      	mov	sl, r0
    49aa:	f000 80f4 	beq.w	4b96 <_malloc_r+0x496>
    49ae:	eb08 0109 	add.w	r1, r8, r9
    49b2:	4281      	cmp	r1, r0
    49b4:	f200 80ec 	bhi.w	4b90 <_malloc_r+0x490>
    49b8:	f8db 2004 	ldr.w	r2, [fp, #4]
    49bc:	189a      	adds	r2, r3, r2
    49be:	4551      	cmp	r1, sl
    49c0:	f8cb 2004 	str.w	r2, [fp, #4]
    49c4:	f000 8145 	beq.w	4c52 <_malloc_r+0x552>
    49c8:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    49cc:	f240 102c 	movw	r0, #300	; 0x12c
    49d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    49d4:	f1b5 3fff 	cmp.w	r5, #4294967295
    49d8:	bf08      	it	eq
    49da:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    49de:	d003      	beq.n	49e8 <_malloc_r+0x2e8>
    49e0:	4452      	add	r2, sl
    49e2:	1a51      	subs	r1, r2, r1
    49e4:	f8cb 1004 	str.w	r1, [fp, #4]
    49e8:	f01a 0507 	ands.w	r5, sl, #7
    49ec:	4630      	mov	r0, r6
    49ee:	bf17      	itett	ne
    49f0:	f1c5 0508 	rsbne	r5, r5, #8
    49f4:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    49f8:	44aa      	addne	sl, r5
    49fa:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    49fe:	4453      	add	r3, sl
    4a00:	051b      	lsls	r3, r3, #20
    4a02:	0d1b      	lsrs	r3, r3, #20
    4a04:	1aed      	subs	r5, r5, r3
    4a06:	4629      	mov	r1, r5
    4a08:	f000 faf8 	bl	4ffc <_sbrk_r>
    4a0c:	f1b0 3fff 	cmp.w	r0, #4294967295
    4a10:	f000 812c 	beq.w	4c6c <_malloc_r+0x56c>
    4a14:	ebca 0100 	rsb	r1, sl, r0
    4a18:	1949      	adds	r1, r1, r5
    4a1a:	f041 0101 	orr.w	r1, r1, #1
    4a1e:	f8db 2004 	ldr.w	r2, [fp, #4]
    4a22:	f240 53e0 	movw	r3, #1504	; 0x5e0
    4a26:	f8c7 a008 	str.w	sl, [r7, #8]
    4a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a2e:	18aa      	adds	r2, r5, r2
    4a30:	45b8      	cmp	r8, r7
    4a32:	f8cb 2004 	str.w	r2, [fp, #4]
    4a36:	f8ca 1004 	str.w	r1, [sl, #4]
    4a3a:	d017      	beq.n	4a6c <_malloc_r+0x36c>
    4a3c:	f1b9 0f0f 	cmp.w	r9, #15
    4a40:	f240 80df 	bls.w	4c02 <_malloc_r+0x502>
    4a44:	f1a9 010c 	sub.w	r1, r9, #12
    4a48:	2505      	movs	r5, #5
    4a4a:	f021 0107 	bic.w	r1, r1, #7
    4a4e:	eb08 0001 	add.w	r0, r8, r1
    4a52:	290f      	cmp	r1, #15
    4a54:	6085      	str	r5, [r0, #8]
    4a56:	6045      	str	r5, [r0, #4]
    4a58:	f8d8 0004 	ldr.w	r0, [r8, #4]
    4a5c:	f000 0001 	and.w	r0, r0, #1
    4a60:	ea41 0000 	orr.w	r0, r1, r0
    4a64:	f8c8 0004 	str.w	r0, [r8, #4]
    4a68:	f200 80ac 	bhi.w	4bc4 <_malloc_r+0x4c4>
    4a6c:	46d0      	mov	r8, sl
    4a6e:	f240 53e0 	movw	r3, #1504	; 0x5e0
    4a72:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    4a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a7a:	428a      	cmp	r2, r1
    4a7c:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    4a80:	bf88      	it	hi
    4a82:	62da      	strhi	r2, [r3, #44]	; 0x2c
    4a84:	f240 53e0 	movw	r3, #1504	; 0x5e0
    4a88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a8c:	428a      	cmp	r2, r1
    4a8e:	bf88      	it	hi
    4a90:	631a      	strhi	r2, [r3, #48]	; 0x30
    4a92:	e082      	b.n	4b9a <_malloc_r+0x49a>
    4a94:	185c      	adds	r4, r3, r1
    4a96:	689a      	ldr	r2, [r3, #8]
    4a98:	68d9      	ldr	r1, [r3, #12]
    4a9a:	4630      	mov	r0, r6
    4a9c:	6866      	ldr	r6, [r4, #4]
    4a9e:	f103 0508 	add.w	r5, r3, #8
    4aa2:	608a      	str	r2, [r1, #8]
    4aa4:	f046 0301 	orr.w	r3, r6, #1
    4aa8:	60d1      	str	r1, [r2, #12]
    4aaa:	6063      	str	r3, [r4, #4]
    4aac:	f000 fa2e 	bl	4f0c <__malloc_unlock>
    4ab0:	e65a      	b.n	4768 <_malloc_r+0x68>
    4ab2:	eb08 0304 	add.w	r3, r8, r4
    4ab6:	f042 0201 	orr.w	r2, r2, #1
    4aba:	f044 0401 	orr.w	r4, r4, #1
    4abe:	4630      	mov	r0, r6
    4ac0:	f8c8 4004 	str.w	r4, [r8, #4]
    4ac4:	f108 0508 	add.w	r5, r8, #8
    4ac8:	605a      	str	r2, [r3, #4]
    4aca:	60bb      	str	r3, [r7, #8]
    4acc:	f000 fa1e 	bl	4f0c <__malloc_unlock>
    4ad0:	e64a      	b.n	4768 <_malloc_r+0x68>
    4ad2:	ea4f 225c 	mov.w	r2, ip, lsr #9
    4ad6:	2a04      	cmp	r2, #4
    4ad8:	d954      	bls.n	4b84 <_malloc_r+0x484>
    4ada:	2a14      	cmp	r2, #20
    4adc:	f200 8089 	bhi.w	4bf2 <_malloc_r+0x4f2>
    4ae0:	325b      	adds	r2, #91	; 0x5b
    4ae2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4ae6:	44a8      	add	r8, r5
    4ae8:	f240 172c 	movw	r7, #300	; 0x12c
    4aec:	f2c2 0700 	movt	r7, #8192	; 0x2000
    4af0:	f8d8 0008 	ldr.w	r0, [r8, #8]
    4af4:	4540      	cmp	r0, r8
    4af6:	d103      	bne.n	4b00 <_malloc_r+0x400>
    4af8:	e06f      	b.n	4bda <_malloc_r+0x4da>
    4afa:	6880      	ldr	r0, [r0, #8]
    4afc:	4580      	cmp	r8, r0
    4afe:	d004      	beq.n	4b0a <_malloc_r+0x40a>
    4b00:	6842      	ldr	r2, [r0, #4]
    4b02:	f022 0203 	bic.w	r2, r2, #3
    4b06:	4594      	cmp	ip, r2
    4b08:	d3f7      	bcc.n	4afa <_malloc_r+0x3fa>
    4b0a:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    4b0e:	f8c3 c00c 	str.w	ip, [r3, #12]
    4b12:	6098      	str	r0, [r3, #8]
    4b14:	687a      	ldr	r2, [r7, #4]
    4b16:	60c3      	str	r3, [r0, #12]
    4b18:	f8cc 3008 	str.w	r3, [ip, #8]
    4b1c:	e68a      	b.n	4834 <_malloc_r+0x134>
    4b1e:	191f      	adds	r7, r3, r4
    4b20:	4630      	mov	r0, r6
    4b22:	f044 0401 	orr.w	r4, r4, #1
    4b26:	60cf      	str	r7, [r1, #12]
    4b28:	605c      	str	r4, [r3, #4]
    4b2a:	f103 0508 	add.w	r5, r3, #8
    4b2e:	50ba      	str	r2, [r7, r2]
    4b30:	f042 0201 	orr.w	r2, r2, #1
    4b34:	608f      	str	r7, [r1, #8]
    4b36:	607a      	str	r2, [r7, #4]
    4b38:	60b9      	str	r1, [r7, #8]
    4b3a:	60f9      	str	r1, [r7, #12]
    4b3c:	f000 f9e6 	bl	4f0c <__malloc_unlock>
    4b40:	e612      	b.n	4768 <_malloc_r+0x68>
    4b42:	f10a 0a01 	add.w	sl, sl, #1
    4b46:	f01a 0f03 	tst.w	sl, #3
    4b4a:	d05f      	beq.n	4c0c <_malloc_r+0x50c>
    4b4c:	f103 0808 	add.w	r8, r3, #8
    4b50:	e689      	b.n	4866 <_malloc_r+0x166>
    4b52:	f103 0208 	add.w	r2, r3, #8
    4b56:	68d3      	ldr	r3, [r2, #12]
    4b58:	429a      	cmp	r2, r3
    4b5a:	bf08      	it	eq
    4b5c:	f10e 0e02 	addeq.w	lr, lr, #2
    4b60:	f43f ae36 	beq.w	47d0 <_malloc_r+0xd0>
    4b64:	e5ef      	b.n	4746 <_malloc_r+0x46>
    4b66:	461d      	mov	r5, r3
    4b68:	1819      	adds	r1, r3, r0
    4b6a:	68da      	ldr	r2, [r3, #12]
    4b6c:	4630      	mov	r0, r6
    4b6e:	f855 3f08 	ldr.w	r3, [r5, #8]!
    4b72:	684c      	ldr	r4, [r1, #4]
    4b74:	6093      	str	r3, [r2, #8]
    4b76:	f044 0401 	orr.w	r4, r4, #1
    4b7a:	60da      	str	r2, [r3, #12]
    4b7c:	604c      	str	r4, [r1, #4]
    4b7e:	f000 f9c5 	bl	4f0c <__malloc_unlock>
    4b82:	e5f1      	b.n	4768 <_malloc_r+0x68>
    4b84:	ea4f 129c 	mov.w	r2, ip, lsr #6
    4b88:	3238      	adds	r2, #56	; 0x38
    4b8a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4b8e:	e7aa      	b.n	4ae6 <_malloc_r+0x3e6>
    4b90:	45b8      	cmp	r8, r7
    4b92:	f43f af11 	beq.w	49b8 <_malloc_r+0x2b8>
    4b96:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4b9a:	f8d8 2004 	ldr.w	r2, [r8, #4]
    4b9e:	f022 0203 	bic.w	r2, r2, #3
    4ba2:	4294      	cmp	r4, r2
    4ba4:	bf94      	ite	ls
    4ba6:	2300      	movls	r3, #0
    4ba8:	2301      	movhi	r3, #1
    4baa:	1b12      	subs	r2, r2, r4
    4bac:	2a0f      	cmp	r2, #15
    4bae:	bfd8      	it	le
    4bb0:	f043 0301 	orrle.w	r3, r3, #1
    4bb4:	2b00      	cmp	r3, #0
    4bb6:	f43f af7c 	beq.w	4ab2 <_malloc_r+0x3b2>
    4bba:	4630      	mov	r0, r6
    4bbc:	2500      	movs	r5, #0
    4bbe:	f000 f9a5 	bl	4f0c <__malloc_unlock>
    4bc2:	e5d1      	b.n	4768 <_malloc_r+0x68>
    4bc4:	f108 0108 	add.w	r1, r8, #8
    4bc8:	4630      	mov	r0, r6
    4bca:	9301      	str	r3, [sp, #4]
    4bcc:	f004 fc6c 	bl	94a8 <_free_r>
    4bd0:	9b01      	ldr	r3, [sp, #4]
    4bd2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4bd6:	685a      	ldr	r2, [r3, #4]
    4bd8:	e749      	b.n	4a6e <_malloc_r+0x36e>
    4bda:	f04f 0a01 	mov.w	sl, #1
    4bde:	f8d7 8004 	ldr.w	r8, [r7, #4]
    4be2:	1092      	asrs	r2, r2, #2
    4be4:	4684      	mov	ip, r0
    4be6:	fa0a f202 	lsl.w	r2, sl, r2
    4bea:	ea48 0202 	orr.w	r2, r8, r2
    4bee:	607a      	str	r2, [r7, #4]
    4bf0:	e78d      	b.n	4b0e <_malloc_r+0x40e>
    4bf2:	2a54      	cmp	r2, #84	; 0x54
    4bf4:	d824      	bhi.n	4c40 <_malloc_r+0x540>
    4bf6:	ea4f 321c 	mov.w	r2, ip, lsr #12
    4bfa:	326e      	adds	r2, #110	; 0x6e
    4bfc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4c00:	e771      	b.n	4ae6 <_malloc_r+0x3e6>
    4c02:	2301      	movs	r3, #1
    4c04:	46d0      	mov	r8, sl
    4c06:	f8ca 3004 	str.w	r3, [sl, #4]
    4c0a:	e7c6      	b.n	4b9a <_malloc_r+0x49a>
    4c0c:	464a      	mov	r2, r9
    4c0e:	f01e 0f03 	tst.w	lr, #3
    4c12:	4613      	mov	r3, r2
    4c14:	f10e 3eff 	add.w	lr, lr, #4294967295
    4c18:	d033      	beq.n	4c82 <_malloc_r+0x582>
    4c1a:	f853 2908 	ldr.w	r2, [r3], #-8
    4c1e:	429a      	cmp	r2, r3
    4c20:	d0f5      	beq.n	4c0e <_malloc_r+0x50e>
    4c22:	687b      	ldr	r3, [r7, #4]
    4c24:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4c28:	459c      	cmp	ip, r3
    4c2a:	f63f ae8e 	bhi.w	494a <_malloc_r+0x24a>
    4c2e:	f1bc 0f00 	cmp.w	ip, #0
    4c32:	f43f ae8a 	beq.w	494a <_malloc_r+0x24a>
    4c36:	ea1c 0f03 	tst.w	ip, r3
    4c3a:	d027      	beq.n	4c8c <_malloc_r+0x58c>
    4c3c:	46d6      	mov	lr, sl
    4c3e:	e60e      	b.n	485e <_malloc_r+0x15e>
    4c40:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    4c44:	d815      	bhi.n	4c72 <_malloc_r+0x572>
    4c46:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    4c4a:	3277      	adds	r2, #119	; 0x77
    4c4c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4c50:	e749      	b.n	4ae6 <_malloc_r+0x3e6>
    4c52:	0508      	lsls	r0, r1, #20
    4c54:	0d00      	lsrs	r0, r0, #20
    4c56:	2800      	cmp	r0, #0
    4c58:	f47f aeb6 	bne.w	49c8 <_malloc_r+0x2c8>
    4c5c:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4c60:	444b      	add	r3, r9
    4c62:	f043 0301 	orr.w	r3, r3, #1
    4c66:	f8c8 3004 	str.w	r3, [r8, #4]
    4c6a:	e700      	b.n	4a6e <_malloc_r+0x36e>
    4c6c:	2101      	movs	r1, #1
    4c6e:	2500      	movs	r5, #0
    4c70:	e6d5      	b.n	4a1e <_malloc_r+0x31e>
    4c72:	f240 5054 	movw	r0, #1364	; 0x554
    4c76:	4282      	cmp	r2, r0
    4c78:	d90d      	bls.n	4c96 <_malloc_r+0x596>
    4c7a:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    4c7e:	227e      	movs	r2, #126	; 0x7e
    4c80:	e731      	b.n	4ae6 <_malloc_r+0x3e6>
    4c82:	687b      	ldr	r3, [r7, #4]
    4c84:	ea23 030c 	bic.w	r3, r3, ip
    4c88:	607b      	str	r3, [r7, #4]
    4c8a:	e7cb      	b.n	4c24 <_malloc_r+0x524>
    4c8c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4c90:	f10a 0a04 	add.w	sl, sl, #4
    4c94:	e7cf      	b.n	4c36 <_malloc_r+0x536>
    4c96:	ea4f 429c 	mov.w	r2, ip, lsr #18
    4c9a:	327c      	adds	r2, #124	; 0x7c
    4c9c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4ca0:	e721      	b.n	4ae6 <_malloc_r+0x3e6>
    4ca2:	bf00      	nop

00004ca4 <memcpy>:
    4ca4:	2a03      	cmp	r2, #3
    4ca6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    4caa:	d80b      	bhi.n	4cc4 <memcpy+0x20>
    4cac:	b13a      	cbz	r2, 4cbe <memcpy+0x1a>
    4cae:	2300      	movs	r3, #0
    4cb0:	f811 c003 	ldrb.w	ip, [r1, r3]
    4cb4:	f800 c003 	strb.w	ip, [r0, r3]
    4cb8:	3301      	adds	r3, #1
    4cba:	4293      	cmp	r3, r2
    4cbc:	d1f8      	bne.n	4cb0 <memcpy+0xc>
    4cbe:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    4cc2:	4770      	bx	lr
    4cc4:	1882      	adds	r2, r0, r2
    4cc6:	460c      	mov	r4, r1
    4cc8:	4603      	mov	r3, r0
    4cca:	e003      	b.n	4cd4 <memcpy+0x30>
    4ccc:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    4cd0:	f803 1c01 	strb.w	r1, [r3, #-1]
    4cd4:	f003 0603 	and.w	r6, r3, #3
    4cd8:	4619      	mov	r1, r3
    4cda:	46a4      	mov	ip, r4
    4cdc:	3301      	adds	r3, #1
    4cde:	3401      	adds	r4, #1
    4ce0:	2e00      	cmp	r6, #0
    4ce2:	d1f3      	bne.n	4ccc <memcpy+0x28>
    4ce4:	f01c 0403 	ands.w	r4, ip, #3
    4ce8:	4663      	mov	r3, ip
    4cea:	bf08      	it	eq
    4cec:	ebc1 0c02 	rsbeq	ip, r1, r2
    4cf0:	d068      	beq.n	4dc4 <memcpy+0x120>
    4cf2:	4265      	negs	r5, r4
    4cf4:	f1c4 0a04 	rsb	sl, r4, #4
    4cf8:	eb0c 0705 	add.w	r7, ip, r5
    4cfc:	4633      	mov	r3, r6
    4cfe:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    4d02:	f85c 6005 	ldr.w	r6, [ip, r5]
    4d06:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    4d0a:	1a55      	subs	r5, r2, r1
    4d0c:	e008      	b.n	4d20 <memcpy+0x7c>
    4d0e:	f857 4f04 	ldr.w	r4, [r7, #4]!
    4d12:	4626      	mov	r6, r4
    4d14:	fa04 f40a 	lsl.w	r4, r4, sl
    4d18:	ea49 0404 	orr.w	r4, r9, r4
    4d1c:	50cc      	str	r4, [r1, r3]
    4d1e:	3304      	adds	r3, #4
    4d20:	185c      	adds	r4, r3, r1
    4d22:	2d03      	cmp	r5, #3
    4d24:	fa26 f908 	lsr.w	r9, r6, r8
    4d28:	f1a5 0504 	sub.w	r5, r5, #4
    4d2c:	eb0c 0603 	add.w	r6, ip, r3
    4d30:	dced      	bgt.n	4d0e <memcpy+0x6a>
    4d32:	2300      	movs	r3, #0
    4d34:	e002      	b.n	4d3c <memcpy+0x98>
    4d36:	5cf1      	ldrb	r1, [r6, r3]
    4d38:	54e1      	strb	r1, [r4, r3]
    4d3a:	3301      	adds	r3, #1
    4d3c:	1919      	adds	r1, r3, r4
    4d3e:	4291      	cmp	r1, r2
    4d40:	d3f9      	bcc.n	4d36 <memcpy+0x92>
    4d42:	e7bc      	b.n	4cbe <memcpy+0x1a>
    4d44:	f853 4c40 	ldr.w	r4, [r3, #-64]
    4d48:	f841 4c40 	str.w	r4, [r1, #-64]
    4d4c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    4d50:	f841 4c3c 	str.w	r4, [r1, #-60]
    4d54:	f853 4c38 	ldr.w	r4, [r3, #-56]
    4d58:	f841 4c38 	str.w	r4, [r1, #-56]
    4d5c:	f853 4c34 	ldr.w	r4, [r3, #-52]
    4d60:	f841 4c34 	str.w	r4, [r1, #-52]
    4d64:	f853 4c30 	ldr.w	r4, [r3, #-48]
    4d68:	f841 4c30 	str.w	r4, [r1, #-48]
    4d6c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    4d70:	f841 4c2c 	str.w	r4, [r1, #-44]
    4d74:	f853 4c28 	ldr.w	r4, [r3, #-40]
    4d78:	f841 4c28 	str.w	r4, [r1, #-40]
    4d7c:	f853 4c24 	ldr.w	r4, [r3, #-36]
    4d80:	f841 4c24 	str.w	r4, [r1, #-36]
    4d84:	f853 4c20 	ldr.w	r4, [r3, #-32]
    4d88:	f841 4c20 	str.w	r4, [r1, #-32]
    4d8c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    4d90:	f841 4c1c 	str.w	r4, [r1, #-28]
    4d94:	f853 4c18 	ldr.w	r4, [r3, #-24]
    4d98:	f841 4c18 	str.w	r4, [r1, #-24]
    4d9c:	f853 4c14 	ldr.w	r4, [r3, #-20]
    4da0:	f841 4c14 	str.w	r4, [r1, #-20]
    4da4:	f853 4c10 	ldr.w	r4, [r3, #-16]
    4da8:	f841 4c10 	str.w	r4, [r1, #-16]
    4dac:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    4db0:	f841 4c0c 	str.w	r4, [r1, #-12]
    4db4:	f853 4c08 	ldr.w	r4, [r3, #-8]
    4db8:	f841 4c08 	str.w	r4, [r1, #-8]
    4dbc:	f853 4c04 	ldr.w	r4, [r3, #-4]
    4dc0:	f841 4c04 	str.w	r4, [r1, #-4]
    4dc4:	461c      	mov	r4, r3
    4dc6:	460d      	mov	r5, r1
    4dc8:	3340      	adds	r3, #64	; 0x40
    4dca:	3140      	adds	r1, #64	; 0x40
    4dcc:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    4dd0:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    4dd4:	dcb6      	bgt.n	4d44 <memcpy+0xa0>
    4dd6:	4621      	mov	r1, r4
    4dd8:	462b      	mov	r3, r5
    4dda:	1b54      	subs	r4, r2, r5
    4ddc:	e00f      	b.n	4dfe <memcpy+0x15a>
    4dde:	f851 5c10 	ldr.w	r5, [r1, #-16]
    4de2:	f843 5c10 	str.w	r5, [r3, #-16]
    4de6:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    4dea:	f843 5c0c 	str.w	r5, [r3, #-12]
    4dee:	f851 5c08 	ldr.w	r5, [r1, #-8]
    4df2:	f843 5c08 	str.w	r5, [r3, #-8]
    4df6:	f851 5c04 	ldr.w	r5, [r1, #-4]
    4dfa:	f843 5c04 	str.w	r5, [r3, #-4]
    4dfe:	2c0f      	cmp	r4, #15
    4e00:	460d      	mov	r5, r1
    4e02:	469c      	mov	ip, r3
    4e04:	f101 0110 	add.w	r1, r1, #16
    4e08:	f103 0310 	add.w	r3, r3, #16
    4e0c:	f1a4 0410 	sub.w	r4, r4, #16
    4e10:	dce5      	bgt.n	4dde <memcpy+0x13a>
    4e12:	ebcc 0102 	rsb	r1, ip, r2
    4e16:	2300      	movs	r3, #0
    4e18:	e003      	b.n	4e22 <memcpy+0x17e>
    4e1a:	58ec      	ldr	r4, [r5, r3]
    4e1c:	f84c 4003 	str.w	r4, [ip, r3]
    4e20:	3304      	adds	r3, #4
    4e22:	195e      	adds	r6, r3, r5
    4e24:	2903      	cmp	r1, #3
    4e26:	eb03 040c 	add.w	r4, r3, ip
    4e2a:	f1a1 0104 	sub.w	r1, r1, #4
    4e2e:	dcf4      	bgt.n	4e1a <memcpy+0x176>
    4e30:	e77f      	b.n	4d32 <memcpy+0x8e>
    4e32:	bf00      	nop

00004e34 <memset>:
    4e34:	2a03      	cmp	r2, #3
    4e36:	b2c9      	uxtb	r1, r1
    4e38:	b430      	push	{r4, r5}
    4e3a:	d807      	bhi.n	4e4c <memset+0x18>
    4e3c:	b122      	cbz	r2, 4e48 <memset+0x14>
    4e3e:	2300      	movs	r3, #0
    4e40:	54c1      	strb	r1, [r0, r3]
    4e42:	3301      	adds	r3, #1
    4e44:	4293      	cmp	r3, r2
    4e46:	d1fb      	bne.n	4e40 <memset+0xc>
    4e48:	bc30      	pop	{r4, r5}
    4e4a:	4770      	bx	lr
    4e4c:	eb00 0c02 	add.w	ip, r0, r2
    4e50:	4603      	mov	r3, r0
    4e52:	e001      	b.n	4e58 <memset+0x24>
    4e54:	f803 1c01 	strb.w	r1, [r3, #-1]
    4e58:	f003 0403 	and.w	r4, r3, #3
    4e5c:	461a      	mov	r2, r3
    4e5e:	3301      	adds	r3, #1
    4e60:	2c00      	cmp	r4, #0
    4e62:	d1f7      	bne.n	4e54 <memset+0x20>
    4e64:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    4e68:	ebc2 040c 	rsb	r4, r2, ip
    4e6c:	fb03 f301 	mul.w	r3, r3, r1
    4e70:	e01f      	b.n	4eb2 <memset+0x7e>
    4e72:	f842 3c40 	str.w	r3, [r2, #-64]
    4e76:	f842 3c3c 	str.w	r3, [r2, #-60]
    4e7a:	f842 3c38 	str.w	r3, [r2, #-56]
    4e7e:	f842 3c34 	str.w	r3, [r2, #-52]
    4e82:	f842 3c30 	str.w	r3, [r2, #-48]
    4e86:	f842 3c2c 	str.w	r3, [r2, #-44]
    4e8a:	f842 3c28 	str.w	r3, [r2, #-40]
    4e8e:	f842 3c24 	str.w	r3, [r2, #-36]
    4e92:	f842 3c20 	str.w	r3, [r2, #-32]
    4e96:	f842 3c1c 	str.w	r3, [r2, #-28]
    4e9a:	f842 3c18 	str.w	r3, [r2, #-24]
    4e9e:	f842 3c14 	str.w	r3, [r2, #-20]
    4ea2:	f842 3c10 	str.w	r3, [r2, #-16]
    4ea6:	f842 3c0c 	str.w	r3, [r2, #-12]
    4eaa:	f842 3c08 	str.w	r3, [r2, #-8]
    4eae:	f842 3c04 	str.w	r3, [r2, #-4]
    4eb2:	4615      	mov	r5, r2
    4eb4:	3240      	adds	r2, #64	; 0x40
    4eb6:	2c3f      	cmp	r4, #63	; 0x3f
    4eb8:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    4ebc:	dcd9      	bgt.n	4e72 <memset+0x3e>
    4ebe:	462a      	mov	r2, r5
    4ec0:	ebc5 040c 	rsb	r4, r5, ip
    4ec4:	e007      	b.n	4ed6 <memset+0xa2>
    4ec6:	f842 3c10 	str.w	r3, [r2, #-16]
    4eca:	f842 3c0c 	str.w	r3, [r2, #-12]
    4ece:	f842 3c08 	str.w	r3, [r2, #-8]
    4ed2:	f842 3c04 	str.w	r3, [r2, #-4]
    4ed6:	4615      	mov	r5, r2
    4ed8:	3210      	adds	r2, #16
    4eda:	2c0f      	cmp	r4, #15
    4edc:	f1a4 0410 	sub.w	r4, r4, #16
    4ee0:	dcf1      	bgt.n	4ec6 <memset+0x92>
    4ee2:	462a      	mov	r2, r5
    4ee4:	ebc5 050c 	rsb	r5, r5, ip
    4ee8:	e001      	b.n	4eee <memset+0xba>
    4eea:	f842 3c04 	str.w	r3, [r2, #-4]
    4eee:	4614      	mov	r4, r2
    4ef0:	3204      	adds	r2, #4
    4ef2:	2d03      	cmp	r5, #3
    4ef4:	f1a5 0504 	sub.w	r5, r5, #4
    4ef8:	dcf7      	bgt.n	4eea <memset+0xb6>
    4efa:	e001      	b.n	4f00 <memset+0xcc>
    4efc:	f804 1b01 	strb.w	r1, [r4], #1
    4f00:	4564      	cmp	r4, ip
    4f02:	d3fb      	bcc.n	4efc <memset+0xc8>
    4f04:	e7a0      	b.n	4e48 <memset+0x14>
    4f06:	bf00      	nop

00004f08 <__malloc_lock>:
    4f08:	4770      	bx	lr
    4f0a:	bf00      	nop

00004f0c <__malloc_unlock>:
    4f0c:	4770      	bx	lr
    4f0e:	bf00      	nop

00004f10 <printf>:
    4f10:	b40f      	push	{r0, r1, r2, r3}
    4f12:	f240 0338 	movw	r3, #56	; 0x38
    4f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f1a:	b510      	push	{r4, lr}
    4f1c:	681c      	ldr	r4, [r3, #0]
    4f1e:	b082      	sub	sp, #8
    4f20:	b124      	cbz	r4, 4f2c <printf+0x1c>
    4f22:	69a3      	ldr	r3, [r4, #24]
    4f24:	b913      	cbnz	r3, 4f2c <printf+0x1c>
    4f26:	4620      	mov	r0, r4
    4f28:	f004 fa3a 	bl	93a0 <__sinit>
    4f2c:	4620      	mov	r0, r4
    4f2e:	ac05      	add	r4, sp, #20
    4f30:	9a04      	ldr	r2, [sp, #16]
    4f32:	4623      	mov	r3, r4
    4f34:	6881      	ldr	r1, [r0, #8]
    4f36:	9401      	str	r4, [sp, #4]
    4f38:	f001 fbd0 	bl	66dc <_vfprintf_r>
    4f3c:	b002      	add	sp, #8
    4f3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4f42:	b004      	add	sp, #16
    4f44:	4770      	bx	lr
    4f46:	bf00      	nop

00004f48 <_printf_r>:
    4f48:	b40e      	push	{r1, r2, r3}
    4f4a:	b510      	push	{r4, lr}
    4f4c:	4604      	mov	r4, r0
    4f4e:	b083      	sub	sp, #12
    4f50:	b118      	cbz	r0, 4f5a <_printf_r+0x12>
    4f52:	6983      	ldr	r3, [r0, #24]
    4f54:	b90b      	cbnz	r3, 4f5a <_printf_r+0x12>
    4f56:	f004 fa23 	bl	93a0 <__sinit>
    4f5a:	4620      	mov	r0, r4
    4f5c:	ac06      	add	r4, sp, #24
    4f5e:	9a05      	ldr	r2, [sp, #20]
    4f60:	4623      	mov	r3, r4
    4f62:	6881      	ldr	r1, [r0, #8]
    4f64:	9401      	str	r4, [sp, #4]
    4f66:	f001 fbb9 	bl	66dc <_vfprintf_r>
    4f6a:	b003      	add	sp, #12
    4f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4f70:	b003      	add	sp, #12
    4f72:	4770      	bx	lr

00004f74 <_puts_r>:
    4f74:	b530      	push	{r4, r5, lr}
    4f76:	4604      	mov	r4, r0
    4f78:	b089      	sub	sp, #36	; 0x24
    4f7a:	4608      	mov	r0, r1
    4f7c:	460d      	mov	r5, r1
    4f7e:	f000 f89b 	bl	50b8 <strlen>
    4f82:	f64b 23fc 	movw	r3, #47868	; 0xbafc
    4f86:	9501      	str	r5, [sp, #4]
    4f88:	f2c0 0300 	movt	r3, #0
    4f8c:	9303      	str	r3, [sp, #12]
    4f8e:	9002      	str	r0, [sp, #8]
    4f90:	1c43      	adds	r3, r0, #1
    4f92:	9307      	str	r3, [sp, #28]
    4f94:	2301      	movs	r3, #1
    4f96:	9304      	str	r3, [sp, #16]
    4f98:	ab01      	add	r3, sp, #4
    4f9a:	9305      	str	r3, [sp, #20]
    4f9c:	2302      	movs	r3, #2
    4f9e:	9306      	str	r3, [sp, #24]
    4fa0:	b10c      	cbz	r4, 4fa6 <_puts_r+0x32>
    4fa2:	69a3      	ldr	r3, [r4, #24]
    4fa4:	b1eb      	cbz	r3, 4fe2 <_puts_r+0x6e>
    4fa6:	f240 0338 	movw	r3, #56	; 0x38
    4faa:	4620      	mov	r0, r4
    4fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fb0:	681b      	ldr	r3, [r3, #0]
    4fb2:	689b      	ldr	r3, [r3, #8]
    4fb4:	899a      	ldrh	r2, [r3, #12]
    4fb6:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    4fba:	bf01      	itttt	eq
    4fbc:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    4fc0:	819a      	strheq	r2, [r3, #12]
    4fc2:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    4fc4:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    4fc8:	68a1      	ldr	r1, [r4, #8]
    4fca:	bf08      	it	eq
    4fcc:	665a      	streq	r2, [r3, #100]	; 0x64
    4fce:	aa05      	add	r2, sp, #20
    4fd0:	f004 fb4a 	bl	9668 <__sfvwrite_r>
    4fd4:	2800      	cmp	r0, #0
    4fd6:	bf14      	ite	ne
    4fd8:	f04f 30ff 	movne.w	r0, #4294967295
    4fdc:	200a      	moveq	r0, #10
    4fde:	b009      	add	sp, #36	; 0x24
    4fe0:	bd30      	pop	{r4, r5, pc}
    4fe2:	4620      	mov	r0, r4
    4fe4:	f004 f9dc 	bl	93a0 <__sinit>
    4fe8:	e7dd      	b.n	4fa6 <_puts_r+0x32>
    4fea:	bf00      	nop

00004fec <puts>:
    4fec:	f240 0338 	movw	r3, #56	; 0x38
    4ff0:	4601      	mov	r1, r0
    4ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ff6:	6818      	ldr	r0, [r3, #0]
    4ff8:	e7bc      	b.n	4f74 <_puts_r>
    4ffa:	bf00      	nop

00004ffc <_sbrk_r>:
    4ffc:	b538      	push	{r3, r4, r5, lr}
    4ffe:	f240 7480 	movw	r4, #1920	; 0x780
    5002:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5006:	4605      	mov	r5, r0
    5008:	4608      	mov	r0, r1
    500a:	2300      	movs	r3, #0
    500c:	6023      	str	r3, [r4, #0]
    500e:	f7fc feeb 	bl	1de8 <_sbrk>
    5012:	f1b0 3fff 	cmp.w	r0, #4294967295
    5016:	d000      	beq.n	501a <_sbrk_r+0x1e>
    5018:	bd38      	pop	{r3, r4, r5, pc}
    501a:	6823      	ldr	r3, [r4, #0]
    501c:	2b00      	cmp	r3, #0
    501e:	d0fb      	beq.n	5018 <_sbrk_r+0x1c>
    5020:	602b      	str	r3, [r5, #0]
    5022:	bd38      	pop	{r3, r4, r5, pc}

00005024 <sprintf>:
    5024:	b40e      	push	{r1, r2, r3}
    5026:	f240 0338 	movw	r3, #56	; 0x38
    502a:	b530      	push	{r4, r5, lr}
    502c:	b09c      	sub	sp, #112	; 0x70
    502e:	ac1f      	add	r4, sp, #124	; 0x7c
    5030:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5034:	4605      	mov	r5, r0
    5036:	a901      	add	r1, sp, #4
    5038:	f854 2b04 	ldr.w	r2, [r4], #4
    503c:	f04f 3cff 	mov.w	ip, #4294967295
    5040:	6818      	ldr	r0, [r3, #0]
    5042:	f44f 7302 	mov.w	r3, #520	; 0x208
    5046:	f8ad 3010 	strh.w	r3, [sp, #16]
    504a:	4623      	mov	r3, r4
    504c:	9505      	str	r5, [sp, #20]
    504e:	9501      	str	r5, [sp, #4]
    5050:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    5054:	f8ad c012 	strh.w	ip, [sp, #18]
    5058:	9506      	str	r5, [sp, #24]
    505a:	9503      	str	r5, [sp, #12]
    505c:	941b      	str	r4, [sp, #108]	; 0x6c
    505e:	f000 f8e9 	bl	5234 <_svfprintf_r>
    5062:	9b01      	ldr	r3, [sp, #4]
    5064:	2200      	movs	r2, #0
    5066:	701a      	strb	r2, [r3, #0]
    5068:	b01c      	add	sp, #112	; 0x70
    506a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    506e:	b003      	add	sp, #12
    5070:	4770      	bx	lr
    5072:	bf00      	nop

00005074 <_sprintf_r>:
    5074:	b40c      	push	{r2, r3}
    5076:	460b      	mov	r3, r1
    5078:	b510      	push	{r4, lr}
    507a:	b09c      	sub	sp, #112	; 0x70
    507c:	ac1e      	add	r4, sp, #120	; 0x78
    507e:	a901      	add	r1, sp, #4
    5080:	9305      	str	r3, [sp, #20]
    5082:	f44f 7c02 	mov.w	ip, #520	; 0x208
    5086:	f854 2b04 	ldr.w	r2, [r4], #4
    508a:	9301      	str	r3, [sp, #4]
    508c:	f04f 33ff 	mov.w	r3, #4294967295
    5090:	f8ad 3012 	strh.w	r3, [sp, #18]
    5094:	4623      	mov	r3, r4
    5096:	941b      	str	r4, [sp, #108]	; 0x6c
    5098:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    509c:	f8ad c010 	strh.w	ip, [sp, #16]
    50a0:	9406      	str	r4, [sp, #24]
    50a2:	9403      	str	r4, [sp, #12]
    50a4:	f000 f8c6 	bl	5234 <_svfprintf_r>
    50a8:	9b01      	ldr	r3, [sp, #4]
    50aa:	2200      	movs	r2, #0
    50ac:	701a      	strb	r2, [r3, #0]
    50ae:	b01c      	add	sp, #112	; 0x70
    50b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    50b4:	b002      	add	sp, #8
    50b6:	4770      	bx	lr

000050b8 <strlen>:
    50b8:	f020 0103 	bic.w	r1, r0, #3
    50bc:	f010 0003 	ands.w	r0, r0, #3
    50c0:	f1c0 0000 	rsb	r0, r0, #0
    50c4:	f851 3b04 	ldr.w	r3, [r1], #4
    50c8:	f100 0c04 	add.w	ip, r0, #4
    50cc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    50d0:	f06f 0200 	mvn.w	r2, #0
    50d4:	bf1c      	itt	ne
    50d6:	fa22 f20c 	lsrne.w	r2, r2, ip
    50da:	4313      	orrne	r3, r2
    50dc:	f04f 0c01 	mov.w	ip, #1
    50e0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    50e4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    50e8:	eba3 020c 	sub.w	r2, r3, ip
    50ec:	ea22 0203 	bic.w	r2, r2, r3
    50f0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    50f4:	bf04      	itt	eq
    50f6:	f851 3b04 	ldreq.w	r3, [r1], #4
    50fa:	3004      	addeq	r0, #4
    50fc:	d0f4      	beq.n	50e8 <strlen+0x30>
    50fe:	f013 0fff 	tst.w	r3, #255	; 0xff
    5102:	bf1f      	itttt	ne
    5104:	3001      	addne	r0, #1
    5106:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    510a:	3001      	addne	r0, #1
    510c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    5110:	bf18      	it	ne
    5112:	3001      	addne	r0, #1
    5114:	4770      	bx	lr
    5116:	bf00      	nop

00005118 <__sprint_r>:
    5118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    511c:	b085      	sub	sp, #20
    511e:	4692      	mov	sl, r2
    5120:	460c      	mov	r4, r1
    5122:	9003      	str	r0, [sp, #12]
    5124:	6890      	ldr	r0, [r2, #8]
    5126:	6817      	ldr	r7, [r2, #0]
    5128:	2800      	cmp	r0, #0
    512a:	f000 8081 	beq.w	5230 <__sprint_r+0x118>
    512e:	f04f 0900 	mov.w	r9, #0
    5132:	680b      	ldr	r3, [r1, #0]
    5134:	464d      	mov	r5, r9
    5136:	2d00      	cmp	r5, #0
    5138:	d054      	beq.n	51e4 <__sprint_r+0xcc>
    513a:	68a6      	ldr	r6, [r4, #8]
    513c:	42b5      	cmp	r5, r6
    513e:	46b0      	mov	r8, r6
    5140:	bf3e      	ittt	cc
    5142:	4618      	movcc	r0, r3
    5144:	462e      	movcc	r6, r5
    5146:	46a8      	movcc	r8, r5
    5148:	d33c      	bcc.n	51c4 <__sprint_r+0xac>
    514a:	89a0      	ldrh	r0, [r4, #12]
    514c:	f410 6f90 	tst.w	r0, #1152	; 0x480
    5150:	bf08      	it	eq
    5152:	4618      	moveq	r0, r3
    5154:	d036      	beq.n	51c4 <__sprint_r+0xac>
    5156:	6962      	ldr	r2, [r4, #20]
    5158:	6921      	ldr	r1, [r4, #16]
    515a:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    515e:	1a5b      	subs	r3, r3, r1
    5160:	f103 0c01 	add.w	ip, r3, #1
    5164:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    5168:	44ac      	add	ip, r5
    516a:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    516e:	45e3      	cmp	fp, ip
    5170:	465a      	mov	r2, fp
    5172:	bf3c      	itt	cc
    5174:	46e3      	movcc	fp, ip
    5176:	465a      	movcc	r2, fp
    5178:	f410 6f80 	tst.w	r0, #1024	; 0x400
    517c:	d037      	beq.n	51ee <__sprint_r+0xd6>
    517e:	4611      	mov	r1, r2
    5180:	9803      	ldr	r0, [sp, #12]
    5182:	9301      	str	r3, [sp, #4]
    5184:	f7ff fabc 	bl	4700 <_malloc_r>
    5188:	9b01      	ldr	r3, [sp, #4]
    518a:	2800      	cmp	r0, #0
    518c:	d03b      	beq.n	5206 <__sprint_r+0xee>
    518e:	461a      	mov	r2, r3
    5190:	6921      	ldr	r1, [r4, #16]
    5192:	9301      	str	r3, [sp, #4]
    5194:	9002      	str	r0, [sp, #8]
    5196:	f7ff fd85 	bl	4ca4 <memcpy>
    519a:	89a2      	ldrh	r2, [r4, #12]
    519c:	9b01      	ldr	r3, [sp, #4]
    519e:	f8dd c008 	ldr.w	ip, [sp, #8]
    51a2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    51a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    51aa:	81a2      	strh	r2, [r4, #12]
    51ac:	462e      	mov	r6, r5
    51ae:	46a8      	mov	r8, r5
    51b0:	ebc3 020b 	rsb	r2, r3, fp
    51b4:	eb0c 0003 	add.w	r0, ip, r3
    51b8:	60a2      	str	r2, [r4, #8]
    51ba:	f8c4 c010 	str.w	ip, [r4, #16]
    51be:	6020      	str	r0, [r4, #0]
    51c0:	f8c4 b014 	str.w	fp, [r4, #20]
    51c4:	4642      	mov	r2, r8
    51c6:	4649      	mov	r1, r9
    51c8:	f004 fd1a 	bl	9c00 <memmove>
    51cc:	68a2      	ldr	r2, [r4, #8]
    51ce:	6823      	ldr	r3, [r4, #0]
    51d0:	1b96      	subs	r6, r2, r6
    51d2:	60a6      	str	r6, [r4, #8]
    51d4:	f8da 2008 	ldr.w	r2, [sl, #8]
    51d8:	4443      	add	r3, r8
    51da:	6023      	str	r3, [r4, #0]
    51dc:	1b55      	subs	r5, r2, r5
    51de:	f8ca 5008 	str.w	r5, [sl, #8]
    51e2:	b1fd      	cbz	r5, 5224 <__sprint_r+0x10c>
    51e4:	f8d7 9000 	ldr.w	r9, [r7]
    51e8:	687d      	ldr	r5, [r7, #4]
    51ea:	3708      	adds	r7, #8
    51ec:	e7a3      	b.n	5136 <__sprint_r+0x1e>
    51ee:	9803      	ldr	r0, [sp, #12]
    51f0:	9301      	str	r3, [sp, #4]
    51f2:	f005 fa0d 	bl	a610 <_realloc_r>
    51f6:	9b01      	ldr	r3, [sp, #4]
    51f8:	4684      	mov	ip, r0
    51fa:	2800      	cmp	r0, #0
    51fc:	d1d6      	bne.n	51ac <__sprint_r+0x94>
    51fe:	9803      	ldr	r0, [sp, #12]
    5200:	6921      	ldr	r1, [r4, #16]
    5202:	f004 f951 	bl	94a8 <_free_r>
    5206:	9a03      	ldr	r2, [sp, #12]
    5208:	230c      	movs	r3, #12
    520a:	f04f 30ff 	mov.w	r0, #4294967295
    520e:	6013      	str	r3, [r2, #0]
    5210:	2300      	movs	r3, #0
    5212:	89a2      	ldrh	r2, [r4, #12]
    5214:	f8ca 3004 	str.w	r3, [sl, #4]
    5218:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    521c:	f8ca 3008 	str.w	r3, [sl, #8]
    5220:	81a2      	strh	r2, [r4, #12]
    5222:	e002      	b.n	522a <__sprint_r+0x112>
    5224:	4628      	mov	r0, r5
    5226:	f8ca 5004 	str.w	r5, [sl, #4]
    522a:	b005      	add	sp, #20
    522c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5230:	6050      	str	r0, [r2, #4]
    5232:	e7fa      	b.n	522a <__sprint_r+0x112>

00005234 <_svfprintf_r>:
    5234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5238:	b0c5      	sub	sp, #276	; 0x114
    523a:	460e      	mov	r6, r1
    523c:	469a      	mov	sl, r3
    523e:	4615      	mov	r5, r2
    5240:	9009      	str	r0, [sp, #36]	; 0x24
    5242:	f004 fc01 	bl	9a48 <_localeconv_r>
    5246:	89b3      	ldrh	r3, [r6, #12]
    5248:	f013 0f80 	tst.w	r3, #128	; 0x80
    524c:	6800      	ldr	r0, [r0, #0]
    524e:	901b      	str	r0, [sp, #108]	; 0x6c
    5250:	d003      	beq.n	525a <_svfprintf_r+0x26>
    5252:	6933      	ldr	r3, [r6, #16]
    5254:	2b00      	cmp	r3, #0
    5256:	f001 808c 	beq.w	6372 <_svfprintf_r+0x113e>
    525a:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    525e:	46b3      	mov	fp, r6
    5260:	464c      	mov	r4, r9
    5262:	2200      	movs	r2, #0
    5264:	9210      	str	r2, [sp, #64]	; 0x40
    5266:	2300      	movs	r3, #0
    5268:	9218      	str	r2, [sp, #96]	; 0x60
    526a:	9217      	str	r2, [sp, #92]	; 0x5c
    526c:	921a      	str	r2, [sp, #104]	; 0x68
    526e:	920d      	str	r2, [sp, #52]	; 0x34
    5270:	aa2d      	add	r2, sp, #180	; 0xb4
    5272:	9319      	str	r3, [sp, #100]	; 0x64
    5274:	3228      	adds	r2, #40	; 0x28
    5276:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    527a:	9216      	str	r2, [sp, #88]	; 0x58
    527c:	9307      	str	r3, [sp, #28]
    527e:	2300      	movs	r3, #0
    5280:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    5284:	9338      	str	r3, [sp, #224]	; 0xe0
    5286:	9339      	str	r3, [sp, #228]	; 0xe4
    5288:	782b      	ldrb	r3, [r5, #0]
    528a:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    528e:	bf18      	it	ne
    5290:	2201      	movne	r2, #1
    5292:	2b00      	cmp	r3, #0
    5294:	bf0c      	ite	eq
    5296:	2200      	moveq	r2, #0
    5298:	f002 0201 	andne.w	r2, r2, #1
    529c:	b302      	cbz	r2, 52e0 <_svfprintf_r+0xac>
    529e:	462e      	mov	r6, r5
    52a0:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    52a4:	1e1a      	subs	r2, r3, #0
    52a6:	bf18      	it	ne
    52a8:	2201      	movne	r2, #1
    52aa:	2b25      	cmp	r3, #37	; 0x25
    52ac:	bf0c      	ite	eq
    52ae:	2200      	moveq	r2, #0
    52b0:	f002 0201 	andne.w	r2, r2, #1
    52b4:	2a00      	cmp	r2, #0
    52b6:	d1f3      	bne.n	52a0 <_svfprintf_r+0x6c>
    52b8:	1b77      	subs	r7, r6, r5
    52ba:	bf08      	it	eq
    52bc:	4635      	moveq	r5, r6
    52be:	d00f      	beq.n	52e0 <_svfprintf_r+0xac>
    52c0:	6067      	str	r7, [r4, #4]
    52c2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    52c4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    52c6:	3301      	adds	r3, #1
    52c8:	6025      	str	r5, [r4, #0]
    52ca:	19d2      	adds	r2, r2, r7
    52cc:	2b07      	cmp	r3, #7
    52ce:	9239      	str	r2, [sp, #228]	; 0xe4
    52d0:	9338      	str	r3, [sp, #224]	; 0xe0
    52d2:	dc79      	bgt.n	53c8 <_svfprintf_r+0x194>
    52d4:	3408      	adds	r4, #8
    52d6:	980d      	ldr	r0, [sp, #52]	; 0x34
    52d8:	4635      	mov	r5, r6
    52da:	19c0      	adds	r0, r0, r7
    52dc:	900d      	str	r0, [sp, #52]	; 0x34
    52de:	7833      	ldrb	r3, [r6, #0]
    52e0:	2b00      	cmp	r3, #0
    52e2:	f000 8737 	beq.w	6154 <_svfprintf_r+0xf20>
    52e6:	2100      	movs	r1, #0
    52e8:	f04f 0200 	mov.w	r2, #0
    52ec:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    52f0:	1c6b      	adds	r3, r5, #1
    52f2:	910c      	str	r1, [sp, #48]	; 0x30
    52f4:	f04f 38ff 	mov.w	r8, #4294967295
    52f8:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    52fc:	468a      	mov	sl, r1
    52fe:	786a      	ldrb	r2, [r5, #1]
    5300:	202b      	movs	r0, #43	; 0x2b
    5302:	f04f 0c20 	mov.w	ip, #32
    5306:	1c5d      	adds	r5, r3, #1
    5308:	f1a2 0320 	sub.w	r3, r2, #32
    530c:	2b58      	cmp	r3, #88	; 0x58
    530e:	f200 8219 	bhi.w	5744 <_svfprintf_r+0x510>
    5312:	e8df f013 	tbh	[pc, r3, lsl #1]
    5316:	0229      	.short	0x0229
    5318:	02170217 	.word	0x02170217
    531c:	02170235 	.word	0x02170235
    5320:	02170217 	.word	0x02170217
    5324:	02170217 	.word	0x02170217
    5328:	023c0217 	.word	0x023c0217
    532c:	02170248 	.word	0x02170248
    5330:	02cf02c8 	.word	0x02cf02c8
    5334:	02ef0217 	.word	0x02ef0217
    5338:	02f602f6 	.word	0x02f602f6
    533c:	02f602f6 	.word	0x02f602f6
    5340:	02f602f6 	.word	0x02f602f6
    5344:	02f602f6 	.word	0x02f602f6
    5348:	021702f6 	.word	0x021702f6
    534c:	02170217 	.word	0x02170217
    5350:	02170217 	.word	0x02170217
    5354:	02170217 	.word	0x02170217
    5358:	02170217 	.word	0x02170217
    535c:	024f0217 	.word	0x024f0217
    5360:	02170288 	.word	0x02170288
    5364:	02170288 	.word	0x02170288
    5368:	02170217 	.word	0x02170217
    536c:	02c10217 	.word	0x02c10217
    5370:	02170217 	.word	0x02170217
    5374:	021703ee 	.word	0x021703ee
    5378:	02170217 	.word	0x02170217
    537c:	02170217 	.word	0x02170217
    5380:	02170393 	.word	0x02170393
    5384:	03ad0217 	.word	0x03ad0217
    5388:	02170217 	.word	0x02170217
    538c:	02170217 	.word	0x02170217
    5390:	02170217 	.word	0x02170217
    5394:	02170217 	.word	0x02170217
    5398:	02170217 	.word	0x02170217
    539c:	03d803c7 	.word	0x03d803c7
    53a0:	02880288 	.word	0x02880288
    53a4:	030b0288 	.word	0x030b0288
    53a8:	021703d8 	.word	0x021703d8
    53ac:	030f0217 	.word	0x030f0217
    53b0:	03190217 	.word	0x03190217
    53b4:	033e0329 	.word	0x033e0329
    53b8:	0217038c 	.word	0x0217038c
    53bc:	02170359 	.word	0x02170359
    53c0:	02170384 	.word	0x02170384
    53c4:	00ea0217 	.word	0x00ea0217
    53c8:	9809      	ldr	r0, [sp, #36]	; 0x24
    53ca:	4659      	mov	r1, fp
    53cc:	aa37      	add	r2, sp, #220	; 0xdc
    53ce:	f7ff fea3 	bl	5118 <__sprint_r>
    53d2:	2800      	cmp	r0, #0
    53d4:	d17c      	bne.n	54d0 <_svfprintf_r+0x29c>
    53d6:	464c      	mov	r4, r9
    53d8:	e77d      	b.n	52d6 <_svfprintf_r+0xa2>
    53da:	9918      	ldr	r1, [sp, #96]	; 0x60
    53dc:	2901      	cmp	r1, #1
    53de:	f340 8452 	ble.w	5c86 <_svfprintf_r+0xa52>
    53e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
    53e4:	2301      	movs	r3, #1
    53e6:	6063      	str	r3, [r4, #4]
    53e8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    53ea:	6022      	str	r2, [r4, #0]
    53ec:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    53ee:	3301      	adds	r3, #1
    53f0:	9338      	str	r3, [sp, #224]	; 0xe0
    53f2:	3201      	adds	r2, #1
    53f4:	2b07      	cmp	r3, #7
    53f6:	9239      	str	r2, [sp, #228]	; 0xe4
    53f8:	f300 8596 	bgt.w	5f28 <_svfprintf_r+0xcf4>
    53fc:	3408      	adds	r4, #8
    53fe:	2301      	movs	r3, #1
    5400:	6063      	str	r3, [r4, #4]
    5402:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5404:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5406:	3301      	adds	r3, #1
    5408:	981b      	ldr	r0, [sp, #108]	; 0x6c
    540a:	3201      	adds	r2, #1
    540c:	2b07      	cmp	r3, #7
    540e:	9239      	str	r2, [sp, #228]	; 0xe4
    5410:	6020      	str	r0, [r4, #0]
    5412:	9338      	str	r3, [sp, #224]	; 0xe0
    5414:	f300 857d 	bgt.w	5f12 <_svfprintf_r+0xcde>
    5418:	3408      	adds	r4, #8
    541a:	9810      	ldr	r0, [sp, #64]	; 0x40
    541c:	2200      	movs	r2, #0
    541e:	2300      	movs	r3, #0
    5420:	9919      	ldr	r1, [sp, #100]	; 0x64
    5422:	f005 feb9 	bl	b198 <__aeabi_dcmpeq>
    5426:	2800      	cmp	r0, #0
    5428:	f040 8503 	bne.w	5e32 <_svfprintf_r+0xbfe>
    542c:	9918      	ldr	r1, [sp, #96]	; 0x60
    542e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5430:	1e4a      	subs	r2, r1, #1
    5432:	6062      	str	r2, [r4, #4]
    5434:	1c59      	adds	r1, r3, #1
    5436:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5438:	6021      	str	r1, [r4, #0]
    543a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    543c:	3301      	adds	r3, #1
    543e:	9338      	str	r3, [sp, #224]	; 0xe0
    5440:	188a      	adds	r2, r1, r2
    5442:	2b07      	cmp	r3, #7
    5444:	9239      	str	r2, [sp, #228]	; 0xe4
    5446:	f300 842f 	bgt.w	5ca8 <_svfprintf_r+0xa74>
    544a:	3408      	adds	r4, #8
    544c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    544e:	981a      	ldr	r0, [sp, #104]	; 0x68
    5450:	6062      	str	r2, [r4, #4]
    5452:	aa3e      	add	r2, sp, #248	; 0xf8
    5454:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5456:	6022      	str	r2, [r4, #0]
    5458:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    545a:	3301      	adds	r3, #1
    545c:	9338      	str	r3, [sp, #224]	; 0xe0
    545e:	1812      	adds	r2, r2, r0
    5460:	2b07      	cmp	r3, #7
    5462:	9239      	str	r2, [sp, #228]	; 0xe4
    5464:	f300 814f 	bgt.w	5706 <_svfprintf_r+0x4d2>
    5468:	f104 0308 	add.w	r3, r4, #8
    546c:	f01a 0f04 	tst.w	sl, #4
    5470:	f000 8156 	beq.w	5720 <_svfprintf_r+0x4ec>
    5474:	990c      	ldr	r1, [sp, #48]	; 0x30
    5476:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5478:	1a8e      	subs	r6, r1, r2
    547a:	2e00      	cmp	r6, #0
    547c:	f340 8150 	ble.w	5720 <_svfprintf_r+0x4ec>
    5480:	2e10      	cmp	r6, #16
    5482:	f64b 47b8 	movw	r7, #48312	; 0xbcb8
    5486:	bfd8      	it	le
    5488:	f2c0 0700 	movtle	r7, #0
    548c:	f340 83de 	ble.w	5c4c <_svfprintf_r+0xa18>
    5490:	2410      	movs	r4, #16
    5492:	f2c0 0700 	movt	r7, #0
    5496:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    549a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    549e:	e003      	b.n	54a8 <_svfprintf_r+0x274>
    54a0:	3e10      	subs	r6, #16
    54a2:	2e10      	cmp	r6, #16
    54a4:	f340 83d2 	ble.w	5c4c <_svfprintf_r+0xa18>
    54a8:	605c      	str	r4, [r3, #4]
    54aa:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    54ac:	9939      	ldr	r1, [sp, #228]	; 0xe4
    54ae:	3201      	adds	r2, #1
    54b0:	601f      	str	r7, [r3, #0]
    54b2:	3110      	adds	r1, #16
    54b4:	2a07      	cmp	r2, #7
    54b6:	9139      	str	r1, [sp, #228]	; 0xe4
    54b8:	f103 0308 	add.w	r3, r3, #8
    54bc:	9238      	str	r2, [sp, #224]	; 0xe0
    54be:	ddef      	ble.n	54a0 <_svfprintf_r+0x26c>
    54c0:	4650      	mov	r0, sl
    54c2:	4659      	mov	r1, fp
    54c4:	4642      	mov	r2, r8
    54c6:	f7ff fe27 	bl	5118 <__sprint_r>
    54ca:	464b      	mov	r3, r9
    54cc:	2800      	cmp	r0, #0
    54ce:	d0e7      	beq.n	54a0 <_svfprintf_r+0x26c>
    54d0:	465e      	mov	r6, fp
    54d2:	89b3      	ldrh	r3, [r6, #12]
    54d4:	980d      	ldr	r0, [sp, #52]	; 0x34
    54d6:	f013 0f40 	tst.w	r3, #64	; 0x40
    54da:	bf18      	it	ne
    54dc:	f04f 30ff 	movne.w	r0, #4294967295
    54e0:	900d      	str	r0, [sp, #52]	; 0x34
    54e2:	980d      	ldr	r0, [sp, #52]	; 0x34
    54e4:	b045      	add	sp, #276	; 0x114
    54e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    54ea:	f01a 0f20 	tst.w	sl, #32
    54ee:	f64b 40fc 	movw	r0, #48380	; 0xbcfc
    54f2:	f2c0 0000 	movt	r0, #0
    54f6:	9214      	str	r2, [sp, #80]	; 0x50
    54f8:	9017      	str	r0, [sp, #92]	; 0x5c
    54fa:	f000 82c3 	beq.w	5a84 <_svfprintf_r+0x850>
    54fe:	990a      	ldr	r1, [sp, #40]	; 0x28
    5500:	1dcb      	adds	r3, r1, #7
    5502:	f023 0307 	bic.w	r3, r3, #7
    5506:	f103 0208 	add.w	r2, r3, #8
    550a:	920a      	str	r2, [sp, #40]	; 0x28
    550c:	e9d3 6700 	ldrd	r6, r7, [r3]
    5510:	ea56 0107 	orrs.w	r1, r6, r7
    5514:	bf0c      	ite	eq
    5516:	2200      	moveq	r2, #0
    5518:	2201      	movne	r2, #1
    551a:	ea1a 0f02 	tst.w	sl, r2
    551e:	f040 84bc 	bne.w	5e9a <_svfprintf_r+0xc66>
    5522:	2302      	movs	r3, #2
    5524:	f04f 0100 	mov.w	r1, #0
    5528:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    552c:	f1b8 0f00 	cmp.w	r8, #0
    5530:	bfa8      	it	ge
    5532:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    5536:	f1b8 0f00 	cmp.w	r8, #0
    553a:	bf18      	it	ne
    553c:	f042 0201 	orrne.w	r2, r2, #1
    5540:	2a00      	cmp	r2, #0
    5542:	f000 8160 	beq.w	5806 <_svfprintf_r+0x5d2>
    5546:	2b01      	cmp	r3, #1
    5548:	f000 8434 	beq.w	5db4 <_svfprintf_r+0xb80>
    554c:	2b02      	cmp	r3, #2
    554e:	f000 8417 	beq.w	5d80 <_svfprintf_r+0xb4c>
    5552:	9916      	ldr	r1, [sp, #88]	; 0x58
    5554:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    5558:	9111      	str	r1, [sp, #68]	; 0x44
    555a:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    555e:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    5562:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    5566:	f006 0007 	and.w	r0, r6, #7
    556a:	4667      	mov	r7, ip
    556c:	4646      	mov	r6, r8
    556e:	3030      	adds	r0, #48	; 0x30
    5570:	ea56 0207 	orrs.w	r2, r6, r7
    5574:	f801 0d01 	strb.w	r0, [r1, #-1]!
    5578:	d1ef      	bne.n	555a <_svfprintf_r+0x326>
    557a:	f01a 0f01 	tst.w	sl, #1
    557e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    5582:	9111      	str	r1, [sp, #68]	; 0x44
    5584:	f040 84db 	bne.w	5f3e <_svfprintf_r+0xd0a>
    5588:	9b16      	ldr	r3, [sp, #88]	; 0x58
    558a:	1a5b      	subs	r3, r3, r1
    558c:	930e      	str	r3, [sp, #56]	; 0x38
    558e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5590:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    5594:	4543      	cmp	r3, r8
    5596:	bfb8      	it	lt
    5598:	4643      	movlt	r3, r8
    559a:	930b      	str	r3, [sp, #44]	; 0x2c
    559c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    55a0:	b113      	cbz	r3, 55a8 <_svfprintf_r+0x374>
    55a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    55a4:	3101      	adds	r1, #1
    55a6:	910b      	str	r1, [sp, #44]	; 0x2c
    55a8:	f01a 0202 	ands.w	r2, sl, #2
    55ac:	9213      	str	r2, [sp, #76]	; 0x4c
    55ae:	d002      	beq.n	55b6 <_svfprintf_r+0x382>
    55b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    55b2:	3302      	adds	r3, #2
    55b4:	930b      	str	r3, [sp, #44]	; 0x2c
    55b6:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    55ba:	9012      	str	r0, [sp, #72]	; 0x48
    55bc:	d138      	bne.n	5630 <_svfprintf_r+0x3fc>
    55be:	990c      	ldr	r1, [sp, #48]	; 0x30
    55c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    55c2:	1a8e      	subs	r6, r1, r2
    55c4:	2e00      	cmp	r6, #0
    55c6:	dd33      	ble.n	5630 <_svfprintf_r+0x3fc>
    55c8:	2e10      	cmp	r6, #16
    55ca:	f64b 47b8 	movw	r7, #48312	; 0xbcb8
    55ce:	bfd8      	it	le
    55d0:	f2c0 0700 	movtle	r7, #0
    55d4:	dd20      	ble.n	5618 <_svfprintf_r+0x3e4>
    55d6:	f04f 0810 	mov.w	r8, #16
    55da:	f2c0 0700 	movt	r7, #0
    55de:	e002      	b.n	55e6 <_svfprintf_r+0x3b2>
    55e0:	3e10      	subs	r6, #16
    55e2:	2e10      	cmp	r6, #16
    55e4:	dd18      	ble.n	5618 <_svfprintf_r+0x3e4>
    55e6:	f8c4 8004 	str.w	r8, [r4, #4]
    55ea:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    55ec:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    55ee:	3301      	adds	r3, #1
    55f0:	6027      	str	r7, [r4, #0]
    55f2:	3210      	adds	r2, #16
    55f4:	2b07      	cmp	r3, #7
    55f6:	9239      	str	r2, [sp, #228]	; 0xe4
    55f8:	f104 0408 	add.w	r4, r4, #8
    55fc:	9338      	str	r3, [sp, #224]	; 0xe0
    55fe:	ddef      	ble.n	55e0 <_svfprintf_r+0x3ac>
    5600:	9809      	ldr	r0, [sp, #36]	; 0x24
    5602:	4659      	mov	r1, fp
    5604:	aa37      	add	r2, sp, #220	; 0xdc
    5606:	464c      	mov	r4, r9
    5608:	f7ff fd86 	bl	5118 <__sprint_r>
    560c:	2800      	cmp	r0, #0
    560e:	f47f af5f 	bne.w	54d0 <_svfprintf_r+0x29c>
    5612:	3e10      	subs	r6, #16
    5614:	2e10      	cmp	r6, #16
    5616:	dce6      	bgt.n	55e6 <_svfprintf_r+0x3b2>
    5618:	6066      	str	r6, [r4, #4]
    561a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    561c:	6027      	str	r7, [r4, #0]
    561e:	1c5a      	adds	r2, r3, #1
    5620:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5622:	9238      	str	r2, [sp, #224]	; 0xe0
    5624:	199b      	adds	r3, r3, r6
    5626:	2a07      	cmp	r2, #7
    5628:	9339      	str	r3, [sp, #228]	; 0xe4
    562a:	f300 83f7 	bgt.w	5e1c <_svfprintf_r+0xbe8>
    562e:	3408      	adds	r4, #8
    5630:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5634:	b173      	cbz	r3, 5654 <_svfprintf_r+0x420>
    5636:	2301      	movs	r3, #1
    5638:	6063      	str	r3, [r4, #4]
    563a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    563c:	aa43      	add	r2, sp, #268	; 0x10c
    563e:	3203      	adds	r2, #3
    5640:	6022      	str	r2, [r4, #0]
    5642:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5644:	3301      	adds	r3, #1
    5646:	9338      	str	r3, [sp, #224]	; 0xe0
    5648:	3201      	adds	r2, #1
    564a:	2b07      	cmp	r3, #7
    564c:	9239      	str	r2, [sp, #228]	; 0xe4
    564e:	f300 8340 	bgt.w	5cd2 <_svfprintf_r+0xa9e>
    5652:	3408      	adds	r4, #8
    5654:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5656:	b16b      	cbz	r3, 5674 <_svfprintf_r+0x440>
    5658:	2302      	movs	r3, #2
    565a:	6063      	str	r3, [r4, #4]
    565c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    565e:	aa43      	add	r2, sp, #268	; 0x10c
    5660:	6022      	str	r2, [r4, #0]
    5662:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5664:	3301      	adds	r3, #1
    5666:	9338      	str	r3, [sp, #224]	; 0xe0
    5668:	3202      	adds	r2, #2
    566a:	2b07      	cmp	r3, #7
    566c:	9239      	str	r2, [sp, #228]	; 0xe4
    566e:	f300 833a 	bgt.w	5ce6 <_svfprintf_r+0xab2>
    5672:	3408      	adds	r4, #8
    5674:	9812      	ldr	r0, [sp, #72]	; 0x48
    5676:	2880      	cmp	r0, #128	; 0x80
    5678:	f000 82b2 	beq.w	5be0 <_svfprintf_r+0x9ac>
    567c:	9815      	ldr	r0, [sp, #84]	; 0x54
    567e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5680:	1ac6      	subs	r6, r0, r3
    5682:	2e00      	cmp	r6, #0
    5684:	dd2e      	ble.n	56e4 <_svfprintf_r+0x4b0>
    5686:	2e10      	cmp	r6, #16
    5688:	4fa7      	ldr	r7, [pc, #668]	; (5928 <_svfprintf_r+0x6f4>)
    568a:	bfc8      	it	gt
    568c:	f04f 0810 	movgt.w	r8, #16
    5690:	dc03      	bgt.n	569a <_svfprintf_r+0x466>
    5692:	e01b      	b.n	56cc <_svfprintf_r+0x498>
    5694:	3e10      	subs	r6, #16
    5696:	2e10      	cmp	r6, #16
    5698:	dd18      	ble.n	56cc <_svfprintf_r+0x498>
    569a:	f8c4 8004 	str.w	r8, [r4, #4]
    569e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    56a0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    56a2:	3301      	adds	r3, #1
    56a4:	6027      	str	r7, [r4, #0]
    56a6:	3210      	adds	r2, #16
    56a8:	2b07      	cmp	r3, #7
    56aa:	9239      	str	r2, [sp, #228]	; 0xe4
    56ac:	f104 0408 	add.w	r4, r4, #8
    56b0:	9338      	str	r3, [sp, #224]	; 0xe0
    56b2:	ddef      	ble.n	5694 <_svfprintf_r+0x460>
    56b4:	9809      	ldr	r0, [sp, #36]	; 0x24
    56b6:	4659      	mov	r1, fp
    56b8:	aa37      	add	r2, sp, #220	; 0xdc
    56ba:	464c      	mov	r4, r9
    56bc:	f7ff fd2c 	bl	5118 <__sprint_r>
    56c0:	2800      	cmp	r0, #0
    56c2:	f47f af05 	bne.w	54d0 <_svfprintf_r+0x29c>
    56c6:	3e10      	subs	r6, #16
    56c8:	2e10      	cmp	r6, #16
    56ca:	dce6      	bgt.n	569a <_svfprintf_r+0x466>
    56cc:	6066      	str	r6, [r4, #4]
    56ce:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    56d0:	6027      	str	r7, [r4, #0]
    56d2:	1c5a      	adds	r2, r3, #1
    56d4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    56d6:	9238      	str	r2, [sp, #224]	; 0xe0
    56d8:	199b      	adds	r3, r3, r6
    56da:	2a07      	cmp	r2, #7
    56dc:	9339      	str	r3, [sp, #228]	; 0xe4
    56de:	f300 82ee 	bgt.w	5cbe <_svfprintf_r+0xa8a>
    56e2:	3408      	adds	r4, #8
    56e4:	f41a 7f80 	tst.w	sl, #256	; 0x100
    56e8:	f040 8219 	bne.w	5b1e <_svfprintf_r+0x8ea>
    56ec:	990e      	ldr	r1, [sp, #56]	; 0x38
    56ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
    56f0:	6061      	str	r1, [r4, #4]
    56f2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    56f4:	6022      	str	r2, [r4, #0]
    56f6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    56f8:	3301      	adds	r3, #1
    56fa:	9338      	str	r3, [sp, #224]	; 0xe0
    56fc:	1852      	adds	r2, r2, r1
    56fe:	2b07      	cmp	r3, #7
    5700:	9239      	str	r2, [sp, #228]	; 0xe4
    5702:	f77f aeb1 	ble.w	5468 <_svfprintf_r+0x234>
    5706:	9809      	ldr	r0, [sp, #36]	; 0x24
    5708:	4659      	mov	r1, fp
    570a:	aa37      	add	r2, sp, #220	; 0xdc
    570c:	f7ff fd04 	bl	5118 <__sprint_r>
    5710:	2800      	cmp	r0, #0
    5712:	f47f aedd 	bne.w	54d0 <_svfprintf_r+0x29c>
    5716:	f01a 0f04 	tst.w	sl, #4
    571a:	464b      	mov	r3, r9
    571c:	f47f aeaa 	bne.w	5474 <_svfprintf_r+0x240>
    5720:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5722:	980d      	ldr	r0, [sp, #52]	; 0x34
    5724:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5726:	990c      	ldr	r1, [sp, #48]	; 0x30
    5728:	428a      	cmp	r2, r1
    572a:	bfac      	ite	ge
    572c:	1880      	addge	r0, r0, r2
    572e:	1840      	addlt	r0, r0, r1
    5730:	900d      	str	r0, [sp, #52]	; 0x34
    5732:	2b00      	cmp	r3, #0
    5734:	f040 829e 	bne.w	5c74 <_svfprintf_r+0xa40>
    5738:	2300      	movs	r3, #0
    573a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    573e:	9338      	str	r3, [sp, #224]	; 0xe0
    5740:	464c      	mov	r4, r9
    5742:	e5a1      	b.n	5288 <_svfprintf_r+0x54>
    5744:	9214      	str	r2, [sp, #80]	; 0x50
    5746:	2a00      	cmp	r2, #0
    5748:	f000 8504 	beq.w	6154 <_svfprintf_r+0xf20>
    574c:	2001      	movs	r0, #1
    574e:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    5752:	f04f 0100 	mov.w	r1, #0
    5756:	aa2d      	add	r2, sp, #180	; 0xb4
    5758:	900b      	str	r0, [sp, #44]	; 0x2c
    575a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    575e:	9211      	str	r2, [sp, #68]	; 0x44
    5760:	900e      	str	r0, [sp, #56]	; 0x38
    5762:	2100      	movs	r1, #0
    5764:	9115      	str	r1, [sp, #84]	; 0x54
    5766:	e71f      	b.n	55a8 <_svfprintf_r+0x374>
    5768:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    576c:	2b00      	cmp	r3, #0
    576e:	f040 840c 	bne.w	5f8a <_svfprintf_r+0xd56>
    5772:	990a      	ldr	r1, [sp, #40]	; 0x28
    5774:	462b      	mov	r3, r5
    5776:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    577a:	782a      	ldrb	r2, [r5, #0]
    577c:	910a      	str	r1, [sp, #40]	; 0x28
    577e:	e5c2      	b.n	5306 <_svfprintf_r+0xd2>
    5780:	990a      	ldr	r1, [sp, #40]	; 0x28
    5782:	f04a 0a01 	orr.w	sl, sl, #1
    5786:	782a      	ldrb	r2, [r5, #0]
    5788:	462b      	mov	r3, r5
    578a:	910a      	str	r1, [sp, #40]	; 0x28
    578c:	e5bb      	b.n	5306 <_svfprintf_r+0xd2>
    578e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5790:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5792:	681b      	ldr	r3, [r3, #0]
    5794:	1d11      	adds	r1, r2, #4
    5796:	2b00      	cmp	r3, #0
    5798:	930c      	str	r3, [sp, #48]	; 0x30
    579a:	f2c0 85b2 	blt.w	6302 <_svfprintf_r+0x10ce>
    579e:	782a      	ldrb	r2, [r5, #0]
    57a0:	462b      	mov	r3, r5
    57a2:	910a      	str	r1, [sp, #40]	; 0x28
    57a4:	e5af      	b.n	5306 <_svfprintf_r+0xd2>
    57a6:	990a      	ldr	r1, [sp, #40]	; 0x28
    57a8:	462b      	mov	r3, r5
    57aa:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    57ae:	782a      	ldrb	r2, [r5, #0]
    57b0:	910a      	str	r1, [sp, #40]	; 0x28
    57b2:	e5a8      	b.n	5306 <_svfprintf_r+0xd2>
    57b4:	f04a 0a10 	orr.w	sl, sl, #16
    57b8:	9214      	str	r2, [sp, #80]	; 0x50
    57ba:	f01a 0f20 	tst.w	sl, #32
    57be:	f000 8187 	beq.w	5ad0 <_svfprintf_r+0x89c>
    57c2:	980a      	ldr	r0, [sp, #40]	; 0x28
    57c4:	1dc3      	adds	r3, r0, #7
    57c6:	f023 0307 	bic.w	r3, r3, #7
    57ca:	f103 0108 	add.w	r1, r3, #8
    57ce:	910a      	str	r1, [sp, #40]	; 0x28
    57d0:	e9d3 6700 	ldrd	r6, r7, [r3]
    57d4:	2e00      	cmp	r6, #0
    57d6:	f177 0000 	sbcs.w	r0, r7, #0
    57da:	f2c0 8376 	blt.w	5eca <_svfprintf_r+0xc96>
    57de:	ea56 0107 	orrs.w	r1, r6, r7
    57e2:	f04f 0301 	mov.w	r3, #1
    57e6:	bf0c      	ite	eq
    57e8:	2200      	moveq	r2, #0
    57ea:	2201      	movne	r2, #1
    57ec:	f1b8 0f00 	cmp.w	r8, #0
    57f0:	bfa8      	it	ge
    57f2:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    57f6:	f1b8 0f00 	cmp.w	r8, #0
    57fa:	bf18      	it	ne
    57fc:	f042 0201 	orrne.w	r2, r2, #1
    5800:	2a00      	cmp	r2, #0
    5802:	f47f aea0 	bne.w	5546 <_svfprintf_r+0x312>
    5806:	2b00      	cmp	r3, #0
    5808:	f040 81e5 	bne.w	5bd6 <_svfprintf_r+0x9a2>
    580c:	f01a 0f01 	tst.w	sl, #1
    5810:	f000 81e1 	beq.w	5bd6 <_svfprintf_r+0x9a2>
    5814:	2330      	movs	r3, #48	; 0x30
    5816:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    581a:	ab2d      	add	r3, sp, #180	; 0xb4
    581c:	2001      	movs	r0, #1
    581e:	3327      	adds	r3, #39	; 0x27
    5820:	900e      	str	r0, [sp, #56]	; 0x38
    5822:	9311      	str	r3, [sp, #68]	; 0x44
    5824:	e6b3      	b.n	558e <_svfprintf_r+0x35a>
    5826:	f01a 0f08 	tst.w	sl, #8
    582a:	9214      	str	r2, [sp, #80]	; 0x50
    582c:	f000 83bf 	beq.w	5fae <_svfprintf_r+0xd7a>
    5830:	980a      	ldr	r0, [sp, #40]	; 0x28
    5832:	1dc3      	adds	r3, r0, #7
    5834:	f023 0307 	bic.w	r3, r3, #7
    5838:	f103 0108 	add.w	r1, r3, #8
    583c:	910a      	str	r1, [sp, #40]	; 0x28
    583e:	685e      	ldr	r6, [r3, #4]
    5840:	681f      	ldr	r7, [r3, #0]
    5842:	9619      	str	r6, [sp, #100]	; 0x64
    5844:	9710      	str	r7, [sp, #64]	; 0x40
    5846:	4638      	mov	r0, r7
    5848:	4631      	mov	r1, r6
    584a:	f005 f8bb 	bl	a9c4 <__isinfd>
    584e:	4603      	mov	r3, r0
    5850:	2800      	cmp	r0, #0
    5852:	f000 8493 	beq.w	617c <_svfprintf_r+0xf48>
    5856:	4638      	mov	r0, r7
    5858:	2200      	movs	r2, #0
    585a:	2300      	movs	r3, #0
    585c:	4631      	mov	r1, r6
    585e:	f005 fca5 	bl	b1ac <__aeabi_dcmplt>
    5862:	2800      	cmp	r0, #0
    5864:	f040 8415 	bne.w	6092 <_svfprintf_r+0xe5e>
    5868:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    586c:	2003      	movs	r0, #3
    586e:	f64b 42f0 	movw	r2, #48368	; 0xbcf0
    5872:	f64b 41ec 	movw	r1, #48364	; 0xbcec
    5876:	900b      	str	r0, [sp, #44]	; 0x2c
    5878:	9814      	ldr	r0, [sp, #80]	; 0x50
    587a:	f2c0 0100 	movt	r1, #0
    587e:	f2c0 0200 	movt	r2, #0
    5882:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    5886:	2847      	cmp	r0, #71	; 0x47
    5888:	bfd8      	it	le
    588a:	460a      	movle	r2, r1
    588c:	2103      	movs	r1, #3
    588e:	9211      	str	r2, [sp, #68]	; 0x44
    5890:	2200      	movs	r2, #0
    5892:	910e      	str	r1, [sp, #56]	; 0x38
    5894:	9215      	str	r2, [sp, #84]	; 0x54
    5896:	e683      	b.n	55a0 <_svfprintf_r+0x36c>
    5898:	990a      	ldr	r1, [sp, #40]	; 0x28
    589a:	f04a 0a08 	orr.w	sl, sl, #8
    589e:	782a      	ldrb	r2, [r5, #0]
    58a0:	462b      	mov	r3, r5
    58a2:	910a      	str	r1, [sp, #40]	; 0x28
    58a4:	e52f      	b.n	5306 <_svfprintf_r+0xd2>
    58a6:	990a      	ldr	r1, [sp, #40]	; 0x28
    58a8:	782a      	ldrb	r2, [r5, #0]
    58aa:	f04a 0a04 	orr.w	sl, sl, #4
    58ae:	462b      	mov	r3, r5
    58b0:	910a      	str	r1, [sp, #40]	; 0x28
    58b2:	e528      	b.n	5306 <_svfprintf_r+0xd2>
    58b4:	462b      	mov	r3, r5
    58b6:	f813 2b01 	ldrb.w	r2, [r3], #1
    58ba:	2a2a      	cmp	r2, #42	; 0x2a
    58bc:	f000 86cf 	beq.w	665e <_svfprintf_r+0x142a>
    58c0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    58c4:	2909      	cmp	r1, #9
    58c6:	bf88      	it	hi
    58c8:	f04f 0800 	movhi.w	r8, #0
    58cc:	d810      	bhi.n	58f0 <_svfprintf_r+0x6bc>
    58ce:	3502      	adds	r5, #2
    58d0:	f04f 0800 	mov.w	r8, #0
    58d4:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    58d8:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    58dc:	462b      	mov	r3, r5
    58de:	3501      	adds	r5, #1
    58e0:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    58e4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    58e8:	2909      	cmp	r1, #9
    58ea:	d9f3      	bls.n	58d4 <_svfprintf_r+0x6a0>
    58ec:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    58f0:	461d      	mov	r5, r3
    58f2:	e509      	b.n	5308 <_svfprintf_r+0xd4>
    58f4:	990a      	ldr	r1, [sp, #40]	; 0x28
    58f6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    58fa:	782a      	ldrb	r2, [r5, #0]
    58fc:	462b      	mov	r3, r5
    58fe:	910a      	str	r1, [sp, #40]	; 0x28
    5900:	e501      	b.n	5306 <_svfprintf_r+0xd2>
    5902:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5906:	2600      	movs	r6, #0
    5908:	462b      	mov	r3, r5
    590a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    590e:	f813 2b01 	ldrb.w	r2, [r3], #1
    5912:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    5916:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    591a:	461d      	mov	r5, r3
    591c:	2909      	cmp	r1, #9
    591e:	d9f3      	bls.n	5908 <_svfprintf_r+0x6d4>
    5920:	960c      	str	r6, [sp, #48]	; 0x30
    5922:	461d      	mov	r5, r3
    5924:	e4f0      	b.n	5308 <_svfprintf_r+0xd4>
    5926:	bf00      	nop
    5928:	0000bcc8 	.word	0x0000bcc8
    592c:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    5930:	990a      	ldr	r1, [sp, #40]	; 0x28
    5932:	e734      	b.n	579e <_svfprintf_r+0x56a>
    5934:	782a      	ldrb	r2, [r5, #0]
    5936:	2a6c      	cmp	r2, #108	; 0x6c
    5938:	f000 8418 	beq.w	616c <_svfprintf_r+0xf38>
    593c:	990a      	ldr	r1, [sp, #40]	; 0x28
    593e:	f04a 0a10 	orr.w	sl, sl, #16
    5942:	462b      	mov	r3, r5
    5944:	910a      	str	r1, [sp, #40]	; 0x28
    5946:	e4de      	b.n	5306 <_svfprintf_r+0xd2>
    5948:	f01a 0f20 	tst.w	sl, #32
    594c:	f000 8323 	beq.w	5f96 <_svfprintf_r+0xd62>
    5950:	990a      	ldr	r1, [sp, #40]	; 0x28
    5952:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5954:	680b      	ldr	r3, [r1, #0]
    5956:	4610      	mov	r0, r2
    5958:	ea4f 71e0 	mov.w	r1, r0, asr #31
    595c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    595e:	e9c3 0100 	strd	r0, r1, [r3]
    5962:	f102 0a04 	add.w	sl, r2, #4
    5966:	e48f      	b.n	5288 <_svfprintf_r+0x54>
    5968:	f01a 0320 	ands.w	r3, sl, #32
    596c:	9214      	str	r2, [sp, #80]	; 0x50
    596e:	f000 80c7 	beq.w	5b00 <_svfprintf_r+0x8cc>
    5972:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5974:	1dda      	adds	r2, r3, #7
    5976:	2300      	movs	r3, #0
    5978:	f022 0207 	bic.w	r2, r2, #7
    597c:	f102 0008 	add.w	r0, r2, #8
    5980:	900a      	str	r0, [sp, #40]	; 0x28
    5982:	e9d2 6700 	ldrd	r6, r7, [r2]
    5986:	ea56 0107 	orrs.w	r1, r6, r7
    598a:	bf0c      	ite	eq
    598c:	2200      	moveq	r2, #0
    598e:	2201      	movne	r2, #1
    5990:	e5c8      	b.n	5524 <_svfprintf_r+0x2f0>
    5992:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5994:	f64b 40fc 	movw	r0, #48380	; 0xbcfc
    5998:	990a      	ldr	r1, [sp, #40]	; 0x28
    599a:	2378      	movs	r3, #120	; 0x78
    599c:	f2c0 0000 	movt	r0, #0
    59a0:	9314      	str	r3, [sp, #80]	; 0x50
    59a2:	6816      	ldr	r6, [r2, #0]
    59a4:	3104      	adds	r1, #4
    59a6:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    59aa:	f04a 0a02 	orr.w	sl, sl, #2
    59ae:	2330      	movs	r3, #48	; 0x30
    59b0:	1e32      	subs	r2, r6, #0
    59b2:	bf18      	it	ne
    59b4:	2201      	movne	r2, #1
    59b6:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    59ba:	4636      	mov	r6, r6
    59bc:	f04f 0700 	mov.w	r7, #0
    59c0:	9017      	str	r0, [sp, #92]	; 0x5c
    59c2:	2302      	movs	r3, #2
    59c4:	910a      	str	r1, [sp, #40]	; 0x28
    59c6:	e5ad      	b.n	5524 <_svfprintf_r+0x2f0>
    59c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    59ca:	9214      	str	r2, [sp, #80]	; 0x50
    59cc:	f04f 0200 	mov.w	r2, #0
    59d0:	1d18      	adds	r0, r3, #4
    59d2:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    59d6:	681b      	ldr	r3, [r3, #0]
    59d8:	900a      	str	r0, [sp, #40]	; 0x28
    59da:	9311      	str	r3, [sp, #68]	; 0x44
    59dc:	2b00      	cmp	r3, #0
    59de:	f000 854d 	beq.w	647c <_svfprintf_r+0x1248>
    59e2:	f1b8 0f00 	cmp.w	r8, #0
    59e6:	9811      	ldr	r0, [sp, #68]	; 0x44
    59e8:	f2c0 852a 	blt.w	6440 <_svfprintf_r+0x120c>
    59ec:	2100      	movs	r1, #0
    59ee:	4642      	mov	r2, r8
    59f0:	f004 f8cc 	bl	9b8c <memchr>
    59f4:	4603      	mov	r3, r0
    59f6:	2800      	cmp	r0, #0
    59f8:	f000 856e 	beq.w	64d8 <_svfprintf_r+0x12a4>
    59fc:	9811      	ldr	r0, [sp, #68]	; 0x44
    59fe:	1a1b      	subs	r3, r3, r0
    5a00:	930e      	str	r3, [sp, #56]	; 0x38
    5a02:	4543      	cmp	r3, r8
    5a04:	f340 8482 	ble.w	630c <_svfprintf_r+0x10d8>
    5a08:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    5a0c:	2100      	movs	r1, #0
    5a0e:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    5a12:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5a16:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    5a1a:	9115      	str	r1, [sp, #84]	; 0x54
    5a1c:	e5c0      	b.n	55a0 <_svfprintf_r+0x36c>
    5a1e:	f01a 0f20 	tst.w	sl, #32
    5a22:	9214      	str	r2, [sp, #80]	; 0x50
    5a24:	d010      	beq.n	5a48 <_svfprintf_r+0x814>
    5a26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5a28:	1dda      	adds	r2, r3, #7
    5a2a:	2301      	movs	r3, #1
    5a2c:	e7a4      	b.n	5978 <_svfprintf_r+0x744>
    5a2e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a30:	f04a 0a20 	orr.w	sl, sl, #32
    5a34:	782a      	ldrb	r2, [r5, #0]
    5a36:	462b      	mov	r3, r5
    5a38:	910a      	str	r1, [sp, #40]	; 0x28
    5a3a:	e464      	b.n	5306 <_svfprintf_r+0xd2>
    5a3c:	f04a 0a10 	orr.w	sl, sl, #16
    5a40:	9214      	str	r2, [sp, #80]	; 0x50
    5a42:	f01a 0f20 	tst.w	sl, #32
    5a46:	d1ee      	bne.n	5a26 <_svfprintf_r+0x7f2>
    5a48:	f01a 0f10 	tst.w	sl, #16
    5a4c:	f040 8254 	bne.w	5ef8 <_svfprintf_r+0xcc4>
    5a50:	f01a 0f40 	tst.w	sl, #64	; 0x40
    5a54:	f000 8250 	beq.w	5ef8 <_svfprintf_r+0xcc4>
    5a58:	980a      	ldr	r0, [sp, #40]	; 0x28
    5a5a:	2301      	movs	r3, #1
    5a5c:	1d01      	adds	r1, r0, #4
    5a5e:	910a      	str	r1, [sp, #40]	; 0x28
    5a60:	8806      	ldrh	r6, [r0, #0]
    5a62:	1e32      	subs	r2, r6, #0
    5a64:	bf18      	it	ne
    5a66:	2201      	movne	r2, #1
    5a68:	4636      	mov	r6, r6
    5a6a:	f04f 0700 	mov.w	r7, #0
    5a6e:	e559      	b.n	5524 <_svfprintf_r+0x2f0>
    5a70:	f01a 0f20 	tst.w	sl, #32
    5a74:	9214      	str	r2, [sp, #80]	; 0x50
    5a76:	f64b 42d8 	movw	r2, #48344	; 0xbcd8
    5a7a:	f2c0 0200 	movt	r2, #0
    5a7e:	9217      	str	r2, [sp, #92]	; 0x5c
    5a80:	f47f ad3d 	bne.w	54fe <_svfprintf_r+0x2ca>
    5a84:	f01a 0f10 	tst.w	sl, #16
    5a88:	f040 822d 	bne.w	5ee6 <_svfprintf_r+0xcb2>
    5a8c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    5a90:	f000 8229 	beq.w	5ee6 <_svfprintf_r+0xcb2>
    5a94:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a96:	1d0a      	adds	r2, r1, #4
    5a98:	920a      	str	r2, [sp, #40]	; 0x28
    5a9a:	880e      	ldrh	r6, [r1, #0]
    5a9c:	4636      	mov	r6, r6
    5a9e:	f04f 0700 	mov.w	r7, #0
    5aa2:	e535      	b.n	5510 <_svfprintf_r+0x2dc>
    5aa4:	9214      	str	r2, [sp, #80]	; 0x50
    5aa6:	2001      	movs	r0, #1
    5aa8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5aaa:	f04f 0100 	mov.w	r1, #0
    5aae:	900b      	str	r0, [sp, #44]	; 0x2c
    5ab0:	900e      	str	r0, [sp, #56]	; 0x38
    5ab2:	6813      	ldr	r3, [r2, #0]
    5ab4:	3204      	adds	r2, #4
    5ab6:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    5aba:	920a      	str	r2, [sp, #40]	; 0x28
    5abc:	aa2d      	add	r2, sp, #180	; 0xb4
    5abe:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    5ac2:	9211      	str	r2, [sp, #68]	; 0x44
    5ac4:	e64d      	b.n	5762 <_svfprintf_r+0x52e>
    5ac6:	f01a 0f20 	tst.w	sl, #32
    5aca:	9214      	str	r2, [sp, #80]	; 0x50
    5acc:	f47f ae79 	bne.w	57c2 <_svfprintf_r+0x58e>
    5ad0:	f01a 0f10 	tst.w	sl, #16
    5ad4:	f040 81ed 	bne.w	5eb2 <_svfprintf_r+0xc7e>
    5ad8:	f01a 0f40 	tst.w	sl, #64	; 0x40
    5adc:	f000 81e9 	beq.w	5eb2 <_svfprintf_r+0xc7e>
    5ae0:	980a      	ldr	r0, [sp, #40]	; 0x28
    5ae2:	1d01      	adds	r1, r0, #4
    5ae4:	910a      	str	r1, [sp, #40]	; 0x28
    5ae6:	f9b0 6000 	ldrsh.w	r6, [r0]
    5aea:	4636      	mov	r6, r6
    5aec:	ea4f 77e6 	mov.w	r7, r6, asr #31
    5af0:	e670      	b.n	57d4 <_svfprintf_r+0x5a0>
    5af2:	f04a 0a10 	orr.w	sl, sl, #16
    5af6:	9214      	str	r2, [sp, #80]	; 0x50
    5af8:	f01a 0320 	ands.w	r3, sl, #32
    5afc:	f47f af39 	bne.w	5972 <_svfprintf_r+0x73e>
    5b00:	f01a 0210 	ands.w	r2, sl, #16
    5b04:	f000 825f 	beq.w	5fc6 <_svfprintf_r+0xd92>
    5b08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5b0a:	1d10      	adds	r0, r2, #4
    5b0c:	900a      	str	r0, [sp, #40]	; 0x28
    5b0e:	6816      	ldr	r6, [r2, #0]
    5b10:	1e32      	subs	r2, r6, #0
    5b12:	bf18      	it	ne
    5b14:	2201      	movne	r2, #1
    5b16:	4636      	mov	r6, r6
    5b18:	f04f 0700 	mov.w	r7, #0
    5b1c:	e502      	b.n	5524 <_svfprintf_r+0x2f0>
    5b1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
    5b20:	2b65      	cmp	r3, #101	; 0x65
    5b22:	f77f ac5a 	ble.w	53da <_svfprintf_r+0x1a6>
    5b26:	9810      	ldr	r0, [sp, #64]	; 0x40
    5b28:	2200      	movs	r2, #0
    5b2a:	2300      	movs	r3, #0
    5b2c:	9919      	ldr	r1, [sp, #100]	; 0x64
    5b2e:	f005 fb33 	bl	b198 <__aeabi_dcmpeq>
    5b32:	2800      	cmp	r0, #0
    5b34:	f000 80e1 	beq.w	5cfa <_svfprintf_r+0xac6>
    5b38:	2301      	movs	r3, #1
    5b3a:	6063      	str	r3, [r4, #4]
    5b3c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5b3e:	f64b 5318 	movw	r3, #48408	; 0xbd18
    5b42:	f2c0 0300 	movt	r3, #0
    5b46:	6023      	str	r3, [r4, #0]
    5b48:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5b4a:	3201      	adds	r2, #1
    5b4c:	9238      	str	r2, [sp, #224]	; 0xe0
    5b4e:	3301      	adds	r3, #1
    5b50:	2a07      	cmp	r2, #7
    5b52:	9339      	str	r3, [sp, #228]	; 0xe4
    5b54:	bfd8      	it	le
    5b56:	f104 0308 	addle.w	r3, r4, #8
    5b5a:	f300 829f 	bgt.w	609c <_svfprintf_r+0xe68>
    5b5e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    5b60:	9818      	ldr	r0, [sp, #96]	; 0x60
    5b62:	4282      	cmp	r2, r0
    5b64:	db03      	blt.n	5b6e <_svfprintf_r+0x93a>
    5b66:	f01a 0f01 	tst.w	sl, #1
    5b6a:	f43f ac7f 	beq.w	546c <_svfprintf_r+0x238>
    5b6e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5b70:	2201      	movs	r2, #1
    5b72:	605a      	str	r2, [r3, #4]
    5b74:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5b76:	6019      	str	r1, [r3, #0]
    5b78:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5b7a:	3201      	adds	r2, #1
    5b7c:	9238      	str	r2, [sp, #224]	; 0xe0
    5b7e:	3101      	adds	r1, #1
    5b80:	2a07      	cmp	r2, #7
    5b82:	9139      	str	r1, [sp, #228]	; 0xe4
    5b84:	f300 83eb 	bgt.w	635e <_svfprintf_r+0x112a>
    5b88:	3308      	adds	r3, #8
    5b8a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    5b8c:	1e56      	subs	r6, r2, #1
    5b8e:	2e00      	cmp	r6, #0
    5b90:	f77f ac6c 	ble.w	546c <_svfprintf_r+0x238>
    5b94:	2e10      	cmp	r6, #16
    5b96:	4fa0      	ldr	r7, [pc, #640]	; (5e18 <_svfprintf_r+0xbe4>)
    5b98:	f340 81e9 	ble.w	5f6e <_svfprintf_r+0xd3a>
    5b9c:	2410      	movs	r4, #16
    5b9e:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    5ba2:	e003      	b.n	5bac <_svfprintf_r+0x978>
    5ba4:	3e10      	subs	r6, #16
    5ba6:	2e10      	cmp	r6, #16
    5ba8:	f340 81e1 	ble.w	5f6e <_svfprintf_r+0xd3a>
    5bac:	605c      	str	r4, [r3, #4]
    5bae:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5bb0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5bb2:	3201      	adds	r2, #1
    5bb4:	601f      	str	r7, [r3, #0]
    5bb6:	3110      	adds	r1, #16
    5bb8:	2a07      	cmp	r2, #7
    5bba:	9139      	str	r1, [sp, #228]	; 0xe4
    5bbc:	f103 0308 	add.w	r3, r3, #8
    5bc0:	9238      	str	r2, [sp, #224]	; 0xe0
    5bc2:	ddef      	ble.n	5ba4 <_svfprintf_r+0x970>
    5bc4:	9809      	ldr	r0, [sp, #36]	; 0x24
    5bc6:	4659      	mov	r1, fp
    5bc8:	4642      	mov	r2, r8
    5bca:	f7ff faa5 	bl	5118 <__sprint_r>
    5bce:	464b      	mov	r3, r9
    5bd0:	2800      	cmp	r0, #0
    5bd2:	d0e7      	beq.n	5ba4 <_svfprintf_r+0x970>
    5bd4:	e47c      	b.n	54d0 <_svfprintf_r+0x29c>
    5bd6:	9916      	ldr	r1, [sp, #88]	; 0x58
    5bd8:	2200      	movs	r2, #0
    5bda:	920e      	str	r2, [sp, #56]	; 0x38
    5bdc:	9111      	str	r1, [sp, #68]	; 0x44
    5bde:	e4d6      	b.n	558e <_svfprintf_r+0x35a>
    5be0:	990c      	ldr	r1, [sp, #48]	; 0x30
    5be2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5be4:	1a8e      	subs	r6, r1, r2
    5be6:	2e00      	cmp	r6, #0
    5be8:	f77f ad48 	ble.w	567c <_svfprintf_r+0x448>
    5bec:	2e10      	cmp	r6, #16
    5bee:	4f8a      	ldr	r7, [pc, #552]	; (5e18 <_svfprintf_r+0xbe4>)
    5bf0:	bfc8      	it	gt
    5bf2:	f04f 0810 	movgt.w	r8, #16
    5bf6:	dc03      	bgt.n	5c00 <_svfprintf_r+0x9cc>
    5bf8:	e01b      	b.n	5c32 <_svfprintf_r+0x9fe>
    5bfa:	3e10      	subs	r6, #16
    5bfc:	2e10      	cmp	r6, #16
    5bfe:	dd18      	ble.n	5c32 <_svfprintf_r+0x9fe>
    5c00:	f8c4 8004 	str.w	r8, [r4, #4]
    5c04:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5c06:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5c08:	3301      	adds	r3, #1
    5c0a:	6027      	str	r7, [r4, #0]
    5c0c:	3210      	adds	r2, #16
    5c0e:	2b07      	cmp	r3, #7
    5c10:	9239      	str	r2, [sp, #228]	; 0xe4
    5c12:	f104 0408 	add.w	r4, r4, #8
    5c16:	9338      	str	r3, [sp, #224]	; 0xe0
    5c18:	ddef      	ble.n	5bfa <_svfprintf_r+0x9c6>
    5c1a:	9809      	ldr	r0, [sp, #36]	; 0x24
    5c1c:	4659      	mov	r1, fp
    5c1e:	aa37      	add	r2, sp, #220	; 0xdc
    5c20:	464c      	mov	r4, r9
    5c22:	f7ff fa79 	bl	5118 <__sprint_r>
    5c26:	2800      	cmp	r0, #0
    5c28:	f47f ac52 	bne.w	54d0 <_svfprintf_r+0x29c>
    5c2c:	3e10      	subs	r6, #16
    5c2e:	2e10      	cmp	r6, #16
    5c30:	dce6      	bgt.n	5c00 <_svfprintf_r+0x9cc>
    5c32:	6066      	str	r6, [r4, #4]
    5c34:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5c36:	6027      	str	r7, [r4, #0]
    5c38:	1c5a      	adds	r2, r3, #1
    5c3a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5c3c:	9238      	str	r2, [sp, #224]	; 0xe0
    5c3e:	199b      	adds	r3, r3, r6
    5c40:	2a07      	cmp	r2, #7
    5c42:	9339      	str	r3, [sp, #228]	; 0xe4
    5c44:	f300 8188 	bgt.w	5f58 <_svfprintf_r+0xd24>
    5c48:	3408      	adds	r4, #8
    5c4a:	e517      	b.n	567c <_svfprintf_r+0x448>
    5c4c:	605e      	str	r6, [r3, #4]
    5c4e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5c50:	601f      	str	r7, [r3, #0]
    5c52:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5c54:	3201      	adds	r2, #1
    5c56:	9238      	str	r2, [sp, #224]	; 0xe0
    5c58:	18f3      	adds	r3, r6, r3
    5c5a:	2a07      	cmp	r2, #7
    5c5c:	9339      	str	r3, [sp, #228]	; 0xe4
    5c5e:	f77f ad60 	ble.w	5722 <_svfprintf_r+0x4ee>
    5c62:	9809      	ldr	r0, [sp, #36]	; 0x24
    5c64:	4659      	mov	r1, fp
    5c66:	aa37      	add	r2, sp, #220	; 0xdc
    5c68:	f7ff fa56 	bl	5118 <__sprint_r>
    5c6c:	2800      	cmp	r0, #0
    5c6e:	f43f ad57 	beq.w	5720 <_svfprintf_r+0x4ec>
    5c72:	e42d      	b.n	54d0 <_svfprintf_r+0x29c>
    5c74:	9809      	ldr	r0, [sp, #36]	; 0x24
    5c76:	4659      	mov	r1, fp
    5c78:	aa37      	add	r2, sp, #220	; 0xdc
    5c7a:	f7ff fa4d 	bl	5118 <__sprint_r>
    5c7e:	2800      	cmp	r0, #0
    5c80:	f43f ad5a 	beq.w	5738 <_svfprintf_r+0x504>
    5c84:	e424      	b.n	54d0 <_svfprintf_r+0x29c>
    5c86:	f01a 0f01 	tst.w	sl, #1
    5c8a:	f47f abaa 	bne.w	53e2 <_svfprintf_r+0x1ae>
    5c8e:	2301      	movs	r3, #1
    5c90:	6063      	str	r3, [r4, #4]
    5c92:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5c94:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5c96:	3301      	adds	r3, #1
    5c98:	9911      	ldr	r1, [sp, #68]	; 0x44
    5c9a:	3201      	adds	r2, #1
    5c9c:	2b07      	cmp	r3, #7
    5c9e:	9239      	str	r2, [sp, #228]	; 0xe4
    5ca0:	6021      	str	r1, [r4, #0]
    5ca2:	9338      	str	r3, [sp, #224]	; 0xe0
    5ca4:	f77f abd1 	ble.w	544a <_svfprintf_r+0x216>
    5ca8:	9809      	ldr	r0, [sp, #36]	; 0x24
    5caa:	4659      	mov	r1, fp
    5cac:	aa37      	add	r2, sp, #220	; 0xdc
    5cae:	f7ff fa33 	bl	5118 <__sprint_r>
    5cb2:	2800      	cmp	r0, #0
    5cb4:	f47f ac0c 	bne.w	54d0 <_svfprintf_r+0x29c>
    5cb8:	464c      	mov	r4, r9
    5cba:	f7ff bbc7 	b.w	544c <_svfprintf_r+0x218>
    5cbe:	9809      	ldr	r0, [sp, #36]	; 0x24
    5cc0:	4659      	mov	r1, fp
    5cc2:	aa37      	add	r2, sp, #220	; 0xdc
    5cc4:	f7ff fa28 	bl	5118 <__sprint_r>
    5cc8:	2800      	cmp	r0, #0
    5cca:	f47f ac01 	bne.w	54d0 <_svfprintf_r+0x29c>
    5cce:	464c      	mov	r4, r9
    5cd0:	e508      	b.n	56e4 <_svfprintf_r+0x4b0>
    5cd2:	9809      	ldr	r0, [sp, #36]	; 0x24
    5cd4:	4659      	mov	r1, fp
    5cd6:	aa37      	add	r2, sp, #220	; 0xdc
    5cd8:	f7ff fa1e 	bl	5118 <__sprint_r>
    5cdc:	2800      	cmp	r0, #0
    5cde:	f47f abf7 	bne.w	54d0 <_svfprintf_r+0x29c>
    5ce2:	464c      	mov	r4, r9
    5ce4:	e4b6      	b.n	5654 <_svfprintf_r+0x420>
    5ce6:	9809      	ldr	r0, [sp, #36]	; 0x24
    5ce8:	4659      	mov	r1, fp
    5cea:	aa37      	add	r2, sp, #220	; 0xdc
    5cec:	f7ff fa14 	bl	5118 <__sprint_r>
    5cf0:	2800      	cmp	r0, #0
    5cf2:	f47f abed 	bne.w	54d0 <_svfprintf_r+0x29c>
    5cf6:	464c      	mov	r4, r9
    5cf8:	e4bc      	b.n	5674 <_svfprintf_r+0x440>
    5cfa:	9b42      	ldr	r3, [sp, #264]	; 0x108
    5cfc:	2b00      	cmp	r3, #0
    5cfe:	f340 81d9 	ble.w	60b4 <_svfprintf_r+0xe80>
    5d02:	9918      	ldr	r1, [sp, #96]	; 0x60
    5d04:	428b      	cmp	r3, r1
    5d06:	f2c0 816f 	blt.w	5fe8 <_svfprintf_r+0xdb4>
    5d0a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5d0c:	6061      	str	r1, [r4, #4]
    5d0e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5d10:	6022      	str	r2, [r4, #0]
    5d12:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5d14:	3301      	adds	r3, #1
    5d16:	9338      	str	r3, [sp, #224]	; 0xe0
    5d18:	1852      	adds	r2, r2, r1
    5d1a:	2b07      	cmp	r3, #7
    5d1c:	9239      	str	r2, [sp, #228]	; 0xe4
    5d1e:	bfd8      	it	le
    5d20:	f104 0308 	addle.w	r3, r4, #8
    5d24:	f300 83ba 	bgt.w	649c <_svfprintf_r+0x1268>
    5d28:	9c42      	ldr	r4, [sp, #264]	; 0x108
    5d2a:	9818      	ldr	r0, [sp, #96]	; 0x60
    5d2c:	1a24      	subs	r4, r4, r0
    5d2e:	2c00      	cmp	r4, #0
    5d30:	f340 819b 	ble.w	606a <_svfprintf_r+0xe36>
    5d34:	2c10      	cmp	r4, #16
    5d36:	4f38      	ldr	r7, [pc, #224]	; (5e18 <_svfprintf_r+0xbe4>)
    5d38:	f340 818b 	ble.w	6052 <_svfprintf_r+0xe1e>
    5d3c:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    5d40:	2610      	movs	r6, #16
    5d42:	46aa      	mov	sl, r5
    5d44:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    5d48:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5d4a:	e003      	b.n	5d54 <_svfprintf_r+0xb20>
    5d4c:	3c10      	subs	r4, #16
    5d4e:	2c10      	cmp	r4, #16
    5d50:	f340 817c 	ble.w	604c <_svfprintf_r+0xe18>
    5d54:	605e      	str	r6, [r3, #4]
    5d56:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5d58:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5d5a:	3201      	adds	r2, #1
    5d5c:	601f      	str	r7, [r3, #0]
    5d5e:	3110      	adds	r1, #16
    5d60:	2a07      	cmp	r2, #7
    5d62:	9139      	str	r1, [sp, #228]	; 0xe4
    5d64:	f103 0308 	add.w	r3, r3, #8
    5d68:	9238      	str	r2, [sp, #224]	; 0xe0
    5d6a:	ddef      	ble.n	5d4c <_svfprintf_r+0xb18>
    5d6c:	4628      	mov	r0, r5
    5d6e:	4659      	mov	r1, fp
    5d70:	4642      	mov	r2, r8
    5d72:	f7ff f9d1 	bl	5118 <__sprint_r>
    5d76:	464b      	mov	r3, r9
    5d78:	2800      	cmp	r0, #0
    5d7a:	d0e7      	beq.n	5d4c <_svfprintf_r+0xb18>
    5d7c:	f7ff bba8 	b.w	54d0 <_svfprintf_r+0x29c>
    5d80:	9816      	ldr	r0, [sp, #88]	; 0x58
    5d82:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    5d86:	4603      	mov	r3, r0
    5d88:	9011      	str	r0, [sp, #68]	; 0x44
    5d8a:	0931      	lsrs	r1, r6, #4
    5d8c:	f006 020f 	and.w	r2, r6, #15
    5d90:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    5d94:	0938      	lsrs	r0, r7, #4
    5d96:	f81c 2002 	ldrb.w	r2, [ip, r2]
    5d9a:	460e      	mov	r6, r1
    5d9c:	4607      	mov	r7, r0
    5d9e:	ea56 0107 	orrs.w	r1, r6, r7
    5da2:	f803 2d01 	strb.w	r2, [r3, #-1]!
    5da6:	d1f0      	bne.n	5d8a <_svfprintf_r+0xb56>
    5da8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5daa:	9311      	str	r3, [sp, #68]	; 0x44
    5dac:	1ad2      	subs	r2, r2, r3
    5dae:	920e      	str	r2, [sp, #56]	; 0x38
    5db0:	f7ff bbed 	b.w	558e <_svfprintf_r+0x35a>
    5db4:	2300      	movs	r3, #0
    5db6:	2209      	movs	r2, #9
    5db8:	42b2      	cmp	r2, r6
    5dba:	eb73 0007 	sbcs.w	r0, r3, r7
    5dbe:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5dc0:	bf3e      	ittt	cc
    5dc2:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    5dc6:	46a0      	movcc	r8, r4
    5dc8:	461c      	movcc	r4, r3
    5dca:	d21a      	bcs.n	5e02 <_svfprintf_r+0xbce>
    5dcc:	4630      	mov	r0, r6
    5dce:	4639      	mov	r1, r7
    5dd0:	220a      	movs	r2, #10
    5dd2:	2300      	movs	r3, #0
    5dd4:	f005 fa3a 	bl	b24c <__aeabi_uldivmod>
    5dd8:	4630      	mov	r0, r6
    5dda:	4639      	mov	r1, r7
    5ddc:	2300      	movs	r3, #0
    5dde:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    5de2:	220a      	movs	r2, #10
    5de4:	f804 cd01 	strb.w	ip, [r4, #-1]!
    5de8:	f005 fa30 	bl	b24c <__aeabi_uldivmod>
    5dec:	4606      	mov	r6, r0
    5dee:	460f      	mov	r7, r1
    5df0:	2009      	movs	r0, #9
    5df2:	2100      	movs	r1, #0
    5df4:	42b0      	cmp	r0, r6
    5df6:	41b9      	sbcs	r1, r7
    5df8:	d3e8      	bcc.n	5dcc <_svfprintf_r+0xb98>
    5dfa:	4623      	mov	r3, r4
    5dfc:	4644      	mov	r4, r8
    5dfe:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    5e02:	1e5a      	subs	r2, r3, #1
    5e04:	3630      	adds	r6, #48	; 0x30
    5e06:	9211      	str	r2, [sp, #68]	; 0x44
    5e08:	f803 6c01 	strb.w	r6, [r3, #-1]
    5e0c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5e0e:	1a9b      	subs	r3, r3, r2
    5e10:	930e      	str	r3, [sp, #56]	; 0x38
    5e12:	f7ff bbbc 	b.w	558e <_svfprintf_r+0x35a>
    5e16:	bf00      	nop
    5e18:	0000bcc8 	.word	0x0000bcc8
    5e1c:	9809      	ldr	r0, [sp, #36]	; 0x24
    5e1e:	4659      	mov	r1, fp
    5e20:	aa37      	add	r2, sp, #220	; 0xdc
    5e22:	f7ff f979 	bl	5118 <__sprint_r>
    5e26:	2800      	cmp	r0, #0
    5e28:	f47f ab52 	bne.w	54d0 <_svfprintf_r+0x29c>
    5e2c:	464c      	mov	r4, r9
    5e2e:	f7ff bbff 	b.w	5630 <_svfprintf_r+0x3fc>
    5e32:	9818      	ldr	r0, [sp, #96]	; 0x60
    5e34:	1e46      	subs	r6, r0, #1
    5e36:	2e00      	cmp	r6, #0
    5e38:	f77f ab08 	ble.w	544c <_svfprintf_r+0x218>
    5e3c:	2e10      	cmp	r6, #16
    5e3e:	4f9c      	ldr	r7, [pc, #624]	; (60b0 <_svfprintf_r+0xe7c>)
    5e40:	bfc8      	it	gt
    5e42:	f04f 0810 	movgt.w	r8, #16
    5e46:	dc03      	bgt.n	5e50 <_svfprintf_r+0xc1c>
    5e48:	e01b      	b.n	5e82 <_svfprintf_r+0xc4e>
    5e4a:	3e10      	subs	r6, #16
    5e4c:	2e10      	cmp	r6, #16
    5e4e:	dd18      	ble.n	5e82 <_svfprintf_r+0xc4e>
    5e50:	f8c4 8004 	str.w	r8, [r4, #4]
    5e54:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5e56:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5e58:	3301      	adds	r3, #1
    5e5a:	6027      	str	r7, [r4, #0]
    5e5c:	3210      	adds	r2, #16
    5e5e:	2b07      	cmp	r3, #7
    5e60:	9239      	str	r2, [sp, #228]	; 0xe4
    5e62:	f104 0408 	add.w	r4, r4, #8
    5e66:	9338      	str	r3, [sp, #224]	; 0xe0
    5e68:	ddef      	ble.n	5e4a <_svfprintf_r+0xc16>
    5e6a:	9809      	ldr	r0, [sp, #36]	; 0x24
    5e6c:	4659      	mov	r1, fp
    5e6e:	aa37      	add	r2, sp, #220	; 0xdc
    5e70:	464c      	mov	r4, r9
    5e72:	f7ff f951 	bl	5118 <__sprint_r>
    5e76:	2800      	cmp	r0, #0
    5e78:	f47f ab2a 	bne.w	54d0 <_svfprintf_r+0x29c>
    5e7c:	3e10      	subs	r6, #16
    5e7e:	2e10      	cmp	r6, #16
    5e80:	dce6      	bgt.n	5e50 <_svfprintf_r+0xc1c>
    5e82:	6066      	str	r6, [r4, #4]
    5e84:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5e86:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5e88:	3301      	adds	r3, #1
    5e8a:	6027      	str	r7, [r4, #0]
    5e8c:	1992      	adds	r2, r2, r6
    5e8e:	2b07      	cmp	r3, #7
    5e90:	9239      	str	r2, [sp, #228]	; 0xe4
    5e92:	9338      	str	r3, [sp, #224]	; 0xe0
    5e94:	f77f aad9 	ble.w	544a <_svfprintf_r+0x216>
    5e98:	e706      	b.n	5ca8 <_svfprintf_r+0xa74>
    5e9a:	9814      	ldr	r0, [sp, #80]	; 0x50
    5e9c:	2130      	movs	r1, #48	; 0x30
    5e9e:	f04a 0a02 	orr.w	sl, sl, #2
    5ea2:	2201      	movs	r2, #1
    5ea4:	2302      	movs	r3, #2
    5ea6:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    5eaa:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    5eae:	f7ff bb39 	b.w	5524 <_svfprintf_r+0x2f0>
    5eb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5eb4:	1d13      	adds	r3, r2, #4
    5eb6:	6816      	ldr	r6, [r2, #0]
    5eb8:	930a      	str	r3, [sp, #40]	; 0x28
    5eba:	4636      	mov	r6, r6
    5ebc:	ea4f 77e6 	mov.w	r7, r6, asr #31
    5ec0:	2e00      	cmp	r6, #0
    5ec2:	f177 0000 	sbcs.w	r0, r7, #0
    5ec6:	f6bf ac8a 	bge.w	57de <_svfprintf_r+0x5aa>
    5eca:	4276      	negs	r6, r6
    5ecc:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    5ed0:	232d      	movs	r3, #45	; 0x2d
    5ed2:	ea56 0207 	orrs.w	r2, r6, r7
    5ed6:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    5eda:	bf0c      	ite	eq
    5edc:	2200      	moveq	r2, #0
    5ede:	2201      	movne	r2, #1
    5ee0:	2301      	movs	r3, #1
    5ee2:	f7ff bb23 	b.w	552c <_svfprintf_r+0x2f8>
    5ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5ee8:	1d18      	adds	r0, r3, #4
    5eea:	681e      	ldr	r6, [r3, #0]
    5eec:	900a      	str	r0, [sp, #40]	; 0x28
    5eee:	4636      	mov	r6, r6
    5ef0:	f04f 0700 	mov.w	r7, #0
    5ef4:	f7ff bb0c 	b.w	5510 <_svfprintf_r+0x2dc>
    5ef8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5efa:	1d13      	adds	r3, r2, #4
    5efc:	6816      	ldr	r6, [r2, #0]
    5efe:	930a      	str	r3, [sp, #40]	; 0x28
    5f00:	2301      	movs	r3, #1
    5f02:	1e32      	subs	r2, r6, #0
    5f04:	bf18      	it	ne
    5f06:	2201      	movne	r2, #1
    5f08:	4636      	mov	r6, r6
    5f0a:	f04f 0700 	mov.w	r7, #0
    5f0e:	f7ff bb09 	b.w	5524 <_svfprintf_r+0x2f0>
    5f12:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f14:	4659      	mov	r1, fp
    5f16:	aa37      	add	r2, sp, #220	; 0xdc
    5f18:	f7ff f8fe 	bl	5118 <__sprint_r>
    5f1c:	2800      	cmp	r0, #0
    5f1e:	f47f aad7 	bne.w	54d0 <_svfprintf_r+0x29c>
    5f22:	464c      	mov	r4, r9
    5f24:	f7ff ba79 	b.w	541a <_svfprintf_r+0x1e6>
    5f28:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f2a:	4659      	mov	r1, fp
    5f2c:	aa37      	add	r2, sp, #220	; 0xdc
    5f2e:	f7ff f8f3 	bl	5118 <__sprint_r>
    5f32:	2800      	cmp	r0, #0
    5f34:	f47f aacc 	bne.w	54d0 <_svfprintf_r+0x29c>
    5f38:	464c      	mov	r4, r9
    5f3a:	f7ff ba60 	b.w	53fe <_svfprintf_r+0x1ca>
    5f3e:	2830      	cmp	r0, #48	; 0x30
    5f40:	f000 8296 	beq.w	6470 <_svfprintf_r+0x123c>
    5f44:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5f46:	2330      	movs	r3, #48	; 0x30
    5f48:	f802 3d01 	strb.w	r3, [r2, #-1]!
    5f4c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5f4e:	9211      	str	r2, [sp, #68]	; 0x44
    5f50:	1a9b      	subs	r3, r3, r2
    5f52:	930e      	str	r3, [sp, #56]	; 0x38
    5f54:	f7ff bb1b 	b.w	558e <_svfprintf_r+0x35a>
    5f58:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f5a:	4659      	mov	r1, fp
    5f5c:	aa37      	add	r2, sp, #220	; 0xdc
    5f5e:	f7ff f8db 	bl	5118 <__sprint_r>
    5f62:	2800      	cmp	r0, #0
    5f64:	f47f aab4 	bne.w	54d0 <_svfprintf_r+0x29c>
    5f68:	464c      	mov	r4, r9
    5f6a:	f7ff bb87 	b.w	567c <_svfprintf_r+0x448>
    5f6e:	605e      	str	r6, [r3, #4]
    5f70:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5f72:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5f74:	3201      	adds	r2, #1
    5f76:	601f      	str	r7, [r3, #0]
    5f78:	1989      	adds	r1, r1, r6
    5f7a:	2a07      	cmp	r2, #7
    5f7c:	9139      	str	r1, [sp, #228]	; 0xe4
    5f7e:	9238      	str	r2, [sp, #224]	; 0xe0
    5f80:	f73f abc1 	bgt.w	5706 <_svfprintf_r+0x4d2>
    5f84:	3308      	adds	r3, #8
    5f86:	f7ff ba71 	b.w	546c <_svfprintf_r+0x238>
    5f8a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f8c:	462b      	mov	r3, r5
    5f8e:	782a      	ldrb	r2, [r5, #0]
    5f90:	910a      	str	r1, [sp, #40]	; 0x28
    5f92:	f7ff b9b8 	b.w	5306 <_svfprintf_r+0xd2>
    5f96:	f01a 0f10 	tst.w	sl, #16
    5f9a:	f000 81cd 	beq.w	6338 <_svfprintf_r+0x1104>
    5f9e:	980a      	ldr	r0, [sp, #40]	; 0x28
    5fa0:	990d      	ldr	r1, [sp, #52]	; 0x34
    5fa2:	f100 0a04 	add.w	sl, r0, #4
    5fa6:	6803      	ldr	r3, [r0, #0]
    5fa8:	6019      	str	r1, [r3, #0]
    5faa:	f7ff b96d 	b.w	5288 <_svfprintf_r+0x54>
    5fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5fb0:	1dd3      	adds	r3, r2, #7
    5fb2:	f023 0307 	bic.w	r3, r3, #7
    5fb6:	f103 0008 	add.w	r0, r3, #8
    5fba:	900a      	str	r0, [sp, #40]	; 0x28
    5fbc:	685e      	ldr	r6, [r3, #4]
    5fbe:	681f      	ldr	r7, [r3, #0]
    5fc0:	9619      	str	r6, [sp, #100]	; 0x64
    5fc2:	9710      	str	r7, [sp, #64]	; 0x40
    5fc4:	e43f      	b.n	5846 <_svfprintf_r+0x612>
    5fc6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    5fca:	f000 81a9 	beq.w	6320 <_svfprintf_r+0x10ec>
    5fce:	990a      	ldr	r1, [sp, #40]	; 0x28
    5fd0:	4613      	mov	r3, r2
    5fd2:	1d0a      	adds	r2, r1, #4
    5fd4:	920a      	str	r2, [sp, #40]	; 0x28
    5fd6:	880e      	ldrh	r6, [r1, #0]
    5fd8:	1e32      	subs	r2, r6, #0
    5fda:	bf18      	it	ne
    5fdc:	2201      	movne	r2, #1
    5fde:	4636      	mov	r6, r6
    5fe0:	f04f 0700 	mov.w	r7, #0
    5fe4:	f7ff ba9e 	b.w	5524 <_svfprintf_r+0x2f0>
    5fe8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5fea:	6063      	str	r3, [r4, #4]
    5fec:	9938      	ldr	r1, [sp, #224]	; 0xe0
    5fee:	6022      	str	r2, [r4, #0]
    5ff0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5ff2:	3101      	adds	r1, #1
    5ff4:	9138      	str	r1, [sp, #224]	; 0xe0
    5ff6:	18d3      	adds	r3, r2, r3
    5ff8:	2907      	cmp	r1, #7
    5ffa:	9339      	str	r3, [sp, #228]	; 0xe4
    5ffc:	f300 8262 	bgt.w	64c4 <_svfprintf_r+0x1290>
    6000:	3408      	adds	r4, #8
    6002:	2301      	movs	r3, #1
    6004:	9e42      	ldr	r6, [sp, #264]	; 0x108
    6006:	6063      	str	r3, [r4, #4]
    6008:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    600a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    600c:	3301      	adds	r3, #1
    600e:	981b      	ldr	r0, [sp, #108]	; 0x6c
    6010:	3201      	adds	r2, #1
    6012:	2b07      	cmp	r3, #7
    6014:	9338      	str	r3, [sp, #224]	; 0xe0
    6016:	bfd8      	it	le
    6018:	f104 0308 	addle.w	r3, r4, #8
    601c:	6020      	str	r0, [r4, #0]
    601e:	9239      	str	r2, [sp, #228]	; 0xe4
    6020:	f300 8246 	bgt.w	64b0 <_svfprintf_r+0x127c>
    6024:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6026:	9911      	ldr	r1, [sp, #68]	; 0x44
    6028:	9818      	ldr	r0, [sp, #96]	; 0x60
    602a:	198e      	adds	r6, r1, r6
    602c:	601e      	str	r6, [r3, #0]
    602e:	1a81      	subs	r1, r0, r2
    6030:	6059      	str	r1, [r3, #4]
    6032:	9939      	ldr	r1, [sp, #228]	; 0xe4
    6034:	1a8a      	subs	r2, r1, r2
    6036:	9938      	ldr	r1, [sp, #224]	; 0xe0
    6038:	1812      	adds	r2, r2, r0
    603a:	9239      	str	r2, [sp, #228]	; 0xe4
    603c:	3101      	adds	r1, #1
    603e:	9138      	str	r1, [sp, #224]	; 0xe0
    6040:	2907      	cmp	r1, #7
    6042:	f73f ab60 	bgt.w	5706 <_svfprintf_r+0x4d2>
    6046:	3308      	adds	r3, #8
    6048:	f7ff ba10 	b.w	546c <_svfprintf_r+0x238>
    604c:	4655      	mov	r5, sl
    604e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    6052:	605c      	str	r4, [r3, #4]
    6054:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6056:	9939      	ldr	r1, [sp, #228]	; 0xe4
    6058:	3201      	adds	r2, #1
    605a:	601f      	str	r7, [r3, #0]
    605c:	1909      	adds	r1, r1, r4
    605e:	2a07      	cmp	r2, #7
    6060:	9139      	str	r1, [sp, #228]	; 0xe4
    6062:	9238      	str	r2, [sp, #224]	; 0xe0
    6064:	f300 827f 	bgt.w	6566 <_svfprintf_r+0x1332>
    6068:	3308      	adds	r3, #8
    606a:	f01a 0f01 	tst.w	sl, #1
    606e:	f43f a9fd 	beq.w	546c <_svfprintf_r+0x238>
    6072:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6074:	2201      	movs	r2, #1
    6076:	605a      	str	r2, [r3, #4]
    6078:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    607a:	6019      	str	r1, [r3, #0]
    607c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    607e:	3201      	adds	r2, #1
    6080:	9238      	str	r2, [sp, #224]	; 0xe0
    6082:	3101      	adds	r1, #1
    6084:	2a07      	cmp	r2, #7
    6086:	9139      	str	r1, [sp, #228]	; 0xe4
    6088:	f73f ab3d 	bgt.w	5706 <_svfprintf_r+0x4d2>
    608c:	3308      	adds	r3, #8
    608e:	f7ff b9ed 	b.w	546c <_svfprintf_r+0x238>
    6092:	232d      	movs	r3, #45	; 0x2d
    6094:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    6098:	f7ff bbe8 	b.w	586c <_svfprintf_r+0x638>
    609c:	9809      	ldr	r0, [sp, #36]	; 0x24
    609e:	4659      	mov	r1, fp
    60a0:	aa37      	add	r2, sp, #220	; 0xdc
    60a2:	f7ff f839 	bl	5118 <__sprint_r>
    60a6:	2800      	cmp	r0, #0
    60a8:	f47f aa12 	bne.w	54d0 <_svfprintf_r+0x29c>
    60ac:	464b      	mov	r3, r9
    60ae:	e556      	b.n	5b5e <_svfprintf_r+0x92a>
    60b0:	0000bcc8 	.word	0x0000bcc8
    60b4:	2301      	movs	r3, #1
    60b6:	6063      	str	r3, [r4, #4]
    60b8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    60ba:	f64b 5318 	movw	r3, #48408	; 0xbd18
    60be:	f2c0 0300 	movt	r3, #0
    60c2:	6023      	str	r3, [r4, #0]
    60c4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    60c6:	3201      	adds	r2, #1
    60c8:	9238      	str	r2, [sp, #224]	; 0xe0
    60ca:	3301      	adds	r3, #1
    60cc:	2a07      	cmp	r2, #7
    60ce:	9339      	str	r3, [sp, #228]	; 0xe4
    60d0:	bfd8      	it	le
    60d2:	f104 0308 	addle.w	r3, r4, #8
    60d6:	f300 8173 	bgt.w	63c0 <_svfprintf_r+0x118c>
    60da:	9a42      	ldr	r2, [sp, #264]	; 0x108
    60dc:	b92a      	cbnz	r2, 60ea <_svfprintf_r+0xeb6>
    60de:	9818      	ldr	r0, [sp, #96]	; 0x60
    60e0:	b918      	cbnz	r0, 60ea <_svfprintf_r+0xeb6>
    60e2:	f01a 0f01 	tst.w	sl, #1
    60e6:	f43f a9c1 	beq.w	546c <_svfprintf_r+0x238>
    60ea:	991b      	ldr	r1, [sp, #108]	; 0x6c
    60ec:	2201      	movs	r2, #1
    60ee:	605a      	str	r2, [r3, #4]
    60f0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    60f2:	6019      	str	r1, [r3, #0]
    60f4:	9939      	ldr	r1, [sp, #228]	; 0xe4
    60f6:	3201      	adds	r2, #1
    60f8:	9238      	str	r2, [sp, #224]	; 0xe0
    60fa:	3101      	adds	r1, #1
    60fc:	2a07      	cmp	r2, #7
    60fe:	9139      	str	r1, [sp, #228]	; 0xe4
    6100:	f300 8168 	bgt.w	63d4 <_svfprintf_r+0x11a0>
    6104:	3308      	adds	r3, #8
    6106:	9c42      	ldr	r4, [sp, #264]	; 0x108
    6108:	4264      	negs	r4, r4
    610a:	2c00      	cmp	r4, #0
    610c:	f340 8187 	ble.w	641e <_svfprintf_r+0x11ea>
    6110:	2c10      	cmp	r4, #16
    6112:	4f9e      	ldr	r7, [pc, #632]	; (638c <_svfprintf_r+0x1158>)
    6114:	f340 81a0 	ble.w	6458 <_svfprintf_r+0x1224>
    6118:	2610      	movs	r6, #16
    611a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    611e:	e003      	b.n	6128 <_svfprintf_r+0xef4>
    6120:	3c10      	subs	r4, #16
    6122:	2c10      	cmp	r4, #16
    6124:	f340 8198 	ble.w	6458 <_svfprintf_r+0x1224>
    6128:	605e      	str	r6, [r3, #4]
    612a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    612c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    612e:	3201      	adds	r2, #1
    6130:	601f      	str	r7, [r3, #0]
    6132:	3110      	adds	r1, #16
    6134:	2a07      	cmp	r2, #7
    6136:	9139      	str	r1, [sp, #228]	; 0xe4
    6138:	f103 0308 	add.w	r3, r3, #8
    613c:	9238      	str	r2, [sp, #224]	; 0xe0
    613e:	ddef      	ble.n	6120 <_svfprintf_r+0xeec>
    6140:	9809      	ldr	r0, [sp, #36]	; 0x24
    6142:	4659      	mov	r1, fp
    6144:	4642      	mov	r2, r8
    6146:	f7fe ffe7 	bl	5118 <__sprint_r>
    614a:	464b      	mov	r3, r9
    614c:	2800      	cmp	r0, #0
    614e:	d0e7      	beq.n	6120 <_svfprintf_r+0xeec>
    6150:	f7ff b9be 	b.w	54d0 <_svfprintf_r+0x29c>
    6154:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    6156:	465e      	mov	r6, fp
    6158:	2b00      	cmp	r3, #0
    615a:	f43f a9ba 	beq.w	54d2 <_svfprintf_r+0x29e>
    615e:	9809      	ldr	r0, [sp, #36]	; 0x24
    6160:	4659      	mov	r1, fp
    6162:	aa37      	add	r2, sp, #220	; 0xdc
    6164:	f7fe ffd8 	bl	5118 <__sprint_r>
    6168:	f7ff b9b3 	b.w	54d2 <_svfprintf_r+0x29e>
    616c:	990a      	ldr	r1, [sp, #40]	; 0x28
    616e:	f04a 0a20 	orr.w	sl, sl, #32
    6172:	786a      	ldrb	r2, [r5, #1]
    6174:	1c6b      	adds	r3, r5, #1
    6176:	910a      	str	r1, [sp, #40]	; 0x28
    6178:	f7ff b8c5 	b.w	5306 <_svfprintf_r+0xd2>
    617c:	4638      	mov	r0, r7
    617e:	4631      	mov	r1, r6
    6180:	9308      	str	r3, [sp, #32]
    6182:	f004 fc31 	bl	a9e8 <__isnand>
    6186:	9b08      	ldr	r3, [sp, #32]
    6188:	2800      	cmp	r0, #0
    618a:	f040 8101 	bne.w	6390 <_svfprintf_r+0x115c>
    618e:	f1b8 3fff 	cmp.w	r8, #4294967295
    6192:	bf08      	it	eq
    6194:	f108 0807 	addeq.w	r8, r8, #7
    6198:	d00e      	beq.n	61b8 <_svfprintf_r+0xf84>
    619a:	9a14      	ldr	r2, [sp, #80]	; 0x50
    619c:	2a67      	cmp	r2, #103	; 0x67
    619e:	bf14      	ite	ne
    61a0:	2300      	movne	r3, #0
    61a2:	2301      	moveq	r3, #1
    61a4:	2a47      	cmp	r2, #71	; 0x47
    61a6:	bf08      	it	eq
    61a8:	f043 0301 	orreq.w	r3, r3, #1
    61ac:	b123      	cbz	r3, 61b8 <_svfprintf_r+0xf84>
    61ae:	f1b8 0f00 	cmp.w	r8, #0
    61b2:	bf08      	it	eq
    61b4:	f04f 0801 	moveq.w	r8, #1
    61b8:	4633      	mov	r3, r6
    61ba:	463a      	mov	r2, r7
    61bc:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    61c0:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    61c4:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    61c6:	2b00      	cmp	r3, #0
    61c8:	f2c0 820a 	blt.w	65e0 <_svfprintf_r+0x13ac>
    61cc:	2300      	movs	r3, #0
    61ce:	9315      	str	r3, [sp, #84]	; 0x54
    61d0:	9914      	ldr	r1, [sp, #80]	; 0x50
    61d2:	2966      	cmp	r1, #102	; 0x66
    61d4:	bf14      	ite	ne
    61d6:	2300      	movne	r3, #0
    61d8:	2301      	moveq	r3, #1
    61da:	2946      	cmp	r1, #70	; 0x46
    61dc:	bf08      	it	eq
    61de:	f043 0301 	orreq.w	r3, r3, #1
    61e2:	9312      	str	r3, [sp, #72]	; 0x48
    61e4:	2b00      	cmp	r3, #0
    61e6:	f000 818a 	beq.w	64fe <_svfprintf_r+0x12ca>
    61ea:	2303      	movs	r3, #3
    61ec:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    61f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    61f2:	970e      	str	r7, [sp, #56]	; 0x38
    61f4:	960f      	str	r6, [sp, #60]	; 0x3c
    61f6:	9300      	str	r3, [sp, #0]
    61f8:	9809      	ldr	r0, [sp, #36]	; 0x24
    61fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    61fe:	9101      	str	r1, [sp, #4]
    6200:	a942      	add	r1, sp, #264	; 0x108
    6202:	9102      	str	r1, [sp, #8]
    6204:	a941      	add	r1, sp, #260	; 0x104
    6206:	9103      	str	r1, [sp, #12]
    6208:	a940      	add	r1, sp, #256	; 0x100
    620a:	9104      	str	r1, [sp, #16]
    620c:	f002 f80c 	bl	8228 <_dtoa_r>
    6210:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6212:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    6216:	bf18      	it	ne
    6218:	2301      	movne	r3, #1
    621a:	2a47      	cmp	r2, #71	; 0x47
    621c:	bf0c      	ite	eq
    621e:	2300      	moveq	r3, #0
    6220:	f003 0301 	andne.w	r3, r3, #1
    6224:	9011      	str	r0, [sp, #68]	; 0x44
    6226:	b92b      	cbnz	r3, 6234 <_svfprintf_r+0x1000>
    6228:	f01a 0f01 	tst.w	sl, #1
    622c:	bf08      	it	eq
    622e:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    6232:	d01a      	beq.n	626a <_svfprintf_r+0x1036>
    6234:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6236:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6238:	9912      	ldr	r1, [sp, #72]	; 0x48
    623a:	eb03 0c00 	add.w	ip, r3, r0
    623e:	b129      	cbz	r1, 624c <_svfprintf_r+0x1018>
    6240:	781b      	ldrb	r3, [r3, #0]
    6242:	2b30      	cmp	r3, #48	; 0x30
    6244:	f000 80d0 	beq.w	63e8 <_svfprintf_r+0x11b4>
    6248:	9b42      	ldr	r3, [sp, #264]	; 0x108
    624a:	449c      	add	ip, r3
    624c:	4638      	mov	r0, r7
    624e:	2200      	movs	r2, #0
    6250:	2300      	movs	r3, #0
    6252:	4631      	mov	r1, r6
    6254:	f8cd c020 	str.w	ip, [sp, #32]
    6258:	f004 ff9e 	bl	b198 <__aeabi_dcmpeq>
    625c:	f8dd c020 	ldr.w	ip, [sp, #32]
    6260:	2800      	cmp	r0, #0
    6262:	f000 8173 	beq.w	654c <_svfprintf_r+0x1318>
    6266:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    626a:	9814      	ldr	r0, [sp, #80]	; 0x50
    626c:	9911      	ldr	r1, [sp, #68]	; 0x44
    626e:	2867      	cmp	r0, #103	; 0x67
    6270:	bf14      	ite	ne
    6272:	2300      	movne	r3, #0
    6274:	2301      	moveq	r3, #1
    6276:	2847      	cmp	r0, #71	; 0x47
    6278:	bf08      	it	eq
    627a:	f043 0301 	orreq.w	r3, r3, #1
    627e:	ebc1 010c 	rsb	r1, r1, ip
    6282:	9118      	str	r1, [sp, #96]	; 0x60
    6284:	2b00      	cmp	r3, #0
    6286:	f000 814a 	beq.w	651e <_svfprintf_r+0x12ea>
    628a:	9a42      	ldr	r2, [sp, #264]	; 0x108
    628c:	f112 0f03 	cmn.w	r2, #3
    6290:	920e      	str	r2, [sp, #56]	; 0x38
    6292:	db02      	blt.n	629a <_svfprintf_r+0x1066>
    6294:	4590      	cmp	r8, r2
    6296:	f280 814b 	bge.w	6530 <_svfprintf_r+0x12fc>
    629a:	9b14      	ldr	r3, [sp, #80]	; 0x50
    629c:	3b02      	subs	r3, #2
    629e:	9314      	str	r3, [sp, #80]	; 0x50
    62a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    62a2:	9814      	ldr	r0, [sp, #80]	; 0x50
    62a4:	1e53      	subs	r3, r2, #1
    62a6:	9342      	str	r3, [sp, #264]	; 0x108
    62a8:	2b00      	cmp	r3, #0
    62aa:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    62ae:	f2c0 81d1 	blt.w	6654 <_svfprintf_r+0x1420>
    62b2:	222b      	movs	r2, #43	; 0x2b
    62b4:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    62b8:	2b09      	cmp	r3, #9
    62ba:	f300 8162 	bgt.w	6582 <_svfprintf_r+0x134e>
    62be:	a93f      	add	r1, sp, #252	; 0xfc
    62c0:	3330      	adds	r3, #48	; 0x30
    62c2:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    62c6:	2330      	movs	r3, #48	; 0x30
    62c8:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    62cc:	ab3e      	add	r3, sp, #248	; 0xf8
    62ce:	9a18      	ldr	r2, [sp, #96]	; 0x60
    62d0:	1acb      	subs	r3, r1, r3
    62d2:	9918      	ldr	r1, [sp, #96]	; 0x60
    62d4:	931a      	str	r3, [sp, #104]	; 0x68
    62d6:	1859      	adds	r1, r3, r1
    62d8:	2a01      	cmp	r2, #1
    62da:	910e      	str	r1, [sp, #56]	; 0x38
    62dc:	f340 81cc 	ble.w	6678 <_svfprintf_r+0x1444>
    62e0:	980e      	ldr	r0, [sp, #56]	; 0x38
    62e2:	3001      	adds	r0, #1
    62e4:	900e      	str	r0, [sp, #56]	; 0x38
    62e6:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    62ea:	910b      	str	r1, [sp, #44]	; 0x2c
    62ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
    62ee:	2b00      	cmp	r3, #0
    62f0:	f000 80fd 	beq.w	64ee <_svfprintf_r+0x12ba>
    62f4:	232d      	movs	r3, #45	; 0x2d
    62f6:	2000      	movs	r0, #0
    62f8:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    62fc:	9015      	str	r0, [sp, #84]	; 0x54
    62fe:	f7ff b950 	b.w	55a2 <_svfprintf_r+0x36e>
    6302:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6304:	425b      	negs	r3, r3
    6306:	930c      	str	r3, [sp, #48]	; 0x30
    6308:	f7ff bace 	b.w	58a8 <_svfprintf_r+0x674>
    630c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    630e:	2000      	movs	r0, #0
    6310:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6314:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    6318:	9015      	str	r0, [sp, #84]	; 0x54
    631a:	920b      	str	r2, [sp, #44]	; 0x2c
    631c:	f7ff b940 	b.w	55a0 <_svfprintf_r+0x36c>
    6320:	980a      	ldr	r0, [sp, #40]	; 0x28
    6322:	1d01      	adds	r1, r0, #4
    6324:	910a      	str	r1, [sp, #40]	; 0x28
    6326:	6806      	ldr	r6, [r0, #0]
    6328:	1e32      	subs	r2, r6, #0
    632a:	bf18      	it	ne
    632c:	2201      	movne	r2, #1
    632e:	4636      	mov	r6, r6
    6330:	f04f 0700 	mov.w	r7, #0
    6334:	f7ff b8f6 	b.w	5524 <_svfprintf_r+0x2f0>
    6338:	f01a 0f40 	tst.w	sl, #64	; 0x40
    633c:	bf17      	itett	ne
    633e:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    6340:	990a      	ldreq	r1, [sp, #40]	; 0x28
    6342:	980d      	ldrne	r0, [sp, #52]	; 0x34
    6344:	f102 0a04 	addne.w	sl, r2, #4
    6348:	bf11      	iteee	ne
    634a:	6813      	ldrne	r3, [r2, #0]
    634c:	f101 0a04 	addeq.w	sl, r1, #4
    6350:	680b      	ldreq	r3, [r1, #0]
    6352:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    6354:	bf14      	ite	ne
    6356:	8018      	strhne	r0, [r3, #0]
    6358:	601a      	streq	r2, [r3, #0]
    635a:	f7fe bf95 	b.w	5288 <_svfprintf_r+0x54>
    635e:	9809      	ldr	r0, [sp, #36]	; 0x24
    6360:	4659      	mov	r1, fp
    6362:	aa37      	add	r2, sp, #220	; 0xdc
    6364:	f7fe fed8 	bl	5118 <__sprint_r>
    6368:	2800      	cmp	r0, #0
    636a:	f47f a8b1 	bne.w	54d0 <_svfprintf_r+0x29c>
    636e:	464b      	mov	r3, r9
    6370:	e40b      	b.n	5b8a <_svfprintf_r+0x956>
    6372:	9809      	ldr	r0, [sp, #36]	; 0x24
    6374:	2140      	movs	r1, #64	; 0x40
    6376:	f7fe f9c3 	bl	4700 <_malloc_r>
    637a:	6030      	str	r0, [r6, #0]
    637c:	6130      	str	r0, [r6, #16]
    637e:	2800      	cmp	r0, #0
    6380:	f000 818d 	beq.w	669e <_svfprintf_r+0x146a>
    6384:	2340      	movs	r3, #64	; 0x40
    6386:	6173      	str	r3, [r6, #20]
    6388:	f7fe bf67 	b.w	525a <_svfprintf_r+0x26>
    638c:	0000bcc8 	.word	0x0000bcc8
    6390:	2003      	movs	r0, #3
    6392:	f64b 42f8 	movw	r2, #48376	; 0xbcf8
    6396:	f64b 41f4 	movw	r1, #48372	; 0xbcf4
    639a:	900b      	str	r0, [sp, #44]	; 0x2c
    639c:	9814      	ldr	r0, [sp, #80]	; 0x50
    639e:	f2c0 0100 	movt	r1, #0
    63a2:	f2c0 0200 	movt	r2, #0
    63a6:	9315      	str	r3, [sp, #84]	; 0x54
    63a8:	2847      	cmp	r0, #71	; 0x47
    63aa:	bfd8      	it	le
    63ac:	460a      	movle	r2, r1
    63ae:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    63b2:	2103      	movs	r1, #3
    63b4:	9211      	str	r2, [sp, #68]	; 0x44
    63b6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    63ba:	910e      	str	r1, [sp, #56]	; 0x38
    63bc:	f7ff b8f0 	b.w	55a0 <_svfprintf_r+0x36c>
    63c0:	9809      	ldr	r0, [sp, #36]	; 0x24
    63c2:	4659      	mov	r1, fp
    63c4:	aa37      	add	r2, sp, #220	; 0xdc
    63c6:	f7fe fea7 	bl	5118 <__sprint_r>
    63ca:	2800      	cmp	r0, #0
    63cc:	f47f a880 	bne.w	54d0 <_svfprintf_r+0x29c>
    63d0:	464b      	mov	r3, r9
    63d2:	e682      	b.n	60da <_svfprintf_r+0xea6>
    63d4:	9809      	ldr	r0, [sp, #36]	; 0x24
    63d6:	4659      	mov	r1, fp
    63d8:	aa37      	add	r2, sp, #220	; 0xdc
    63da:	f7fe fe9d 	bl	5118 <__sprint_r>
    63de:	2800      	cmp	r0, #0
    63e0:	f47f a876 	bne.w	54d0 <_svfprintf_r+0x29c>
    63e4:	464b      	mov	r3, r9
    63e6:	e68e      	b.n	6106 <_svfprintf_r+0xed2>
    63e8:	4638      	mov	r0, r7
    63ea:	2200      	movs	r2, #0
    63ec:	2300      	movs	r3, #0
    63ee:	4631      	mov	r1, r6
    63f0:	f8cd c020 	str.w	ip, [sp, #32]
    63f4:	f004 fed0 	bl	b198 <__aeabi_dcmpeq>
    63f8:	f8dd c020 	ldr.w	ip, [sp, #32]
    63fc:	2800      	cmp	r0, #0
    63fe:	f47f af23 	bne.w	6248 <_svfprintf_r+0x1014>
    6402:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6404:	f1c2 0301 	rsb	r3, r2, #1
    6408:	9342      	str	r3, [sp, #264]	; 0x108
    640a:	e71e      	b.n	624a <_svfprintf_r+0x1016>
    640c:	9809      	ldr	r0, [sp, #36]	; 0x24
    640e:	4659      	mov	r1, fp
    6410:	aa37      	add	r2, sp, #220	; 0xdc
    6412:	f7fe fe81 	bl	5118 <__sprint_r>
    6416:	2800      	cmp	r0, #0
    6418:	f47f a85a 	bne.w	54d0 <_svfprintf_r+0x29c>
    641c:	464b      	mov	r3, r9
    641e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6420:	9811      	ldr	r0, [sp, #68]	; 0x44
    6422:	605a      	str	r2, [r3, #4]
    6424:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6426:	9939      	ldr	r1, [sp, #228]	; 0xe4
    6428:	6018      	str	r0, [r3, #0]
    642a:	3201      	adds	r2, #1
    642c:	9818      	ldr	r0, [sp, #96]	; 0x60
    642e:	9238      	str	r2, [sp, #224]	; 0xe0
    6430:	1809      	adds	r1, r1, r0
    6432:	2a07      	cmp	r2, #7
    6434:	9139      	str	r1, [sp, #228]	; 0xe4
    6436:	f73f a966 	bgt.w	5706 <_svfprintf_r+0x4d2>
    643a:	3308      	adds	r3, #8
    643c:	f7ff b816 	b.w	546c <_svfprintf_r+0x238>
    6440:	2100      	movs	r1, #0
    6442:	9115      	str	r1, [sp, #84]	; 0x54
    6444:	f7fe fe38 	bl	50b8 <strlen>
    6448:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    644c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    6450:	900e      	str	r0, [sp, #56]	; 0x38
    6452:	920b      	str	r2, [sp, #44]	; 0x2c
    6454:	f7ff b8a4 	b.w	55a0 <_svfprintf_r+0x36c>
    6458:	605c      	str	r4, [r3, #4]
    645a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    645c:	601f      	str	r7, [r3, #0]
    645e:	1c51      	adds	r1, r2, #1
    6460:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    6462:	9138      	str	r1, [sp, #224]	; 0xe0
    6464:	1912      	adds	r2, r2, r4
    6466:	2907      	cmp	r1, #7
    6468:	9239      	str	r2, [sp, #228]	; 0xe4
    646a:	dccf      	bgt.n	640c <_svfprintf_r+0x11d8>
    646c:	3308      	adds	r3, #8
    646e:	e7d6      	b.n	641e <_svfprintf_r+0x11ea>
    6470:	9916      	ldr	r1, [sp, #88]	; 0x58
    6472:	9811      	ldr	r0, [sp, #68]	; 0x44
    6474:	1a08      	subs	r0, r1, r0
    6476:	900e      	str	r0, [sp, #56]	; 0x38
    6478:	f7ff b889 	b.w	558e <_svfprintf_r+0x35a>
    647c:	f1b8 0f06 	cmp.w	r8, #6
    6480:	bf34      	ite	cc
    6482:	4641      	movcc	r1, r8
    6484:	2106      	movcs	r1, #6
    6486:	f64b 5210 	movw	r2, #48400	; 0xbd10
    648a:	f2c0 0200 	movt	r2, #0
    648e:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    6492:	910e      	str	r1, [sp, #56]	; 0x38
    6494:	9211      	str	r2, [sp, #68]	; 0x44
    6496:	930b      	str	r3, [sp, #44]	; 0x2c
    6498:	f7ff b963 	b.w	5762 <_svfprintf_r+0x52e>
    649c:	9809      	ldr	r0, [sp, #36]	; 0x24
    649e:	4659      	mov	r1, fp
    64a0:	aa37      	add	r2, sp, #220	; 0xdc
    64a2:	f7fe fe39 	bl	5118 <__sprint_r>
    64a6:	2800      	cmp	r0, #0
    64a8:	f47f a812 	bne.w	54d0 <_svfprintf_r+0x29c>
    64ac:	464b      	mov	r3, r9
    64ae:	e43b      	b.n	5d28 <_svfprintf_r+0xaf4>
    64b0:	9809      	ldr	r0, [sp, #36]	; 0x24
    64b2:	4659      	mov	r1, fp
    64b4:	aa37      	add	r2, sp, #220	; 0xdc
    64b6:	f7fe fe2f 	bl	5118 <__sprint_r>
    64ba:	2800      	cmp	r0, #0
    64bc:	f47f a808 	bne.w	54d0 <_svfprintf_r+0x29c>
    64c0:	464b      	mov	r3, r9
    64c2:	e5af      	b.n	6024 <_svfprintf_r+0xdf0>
    64c4:	9809      	ldr	r0, [sp, #36]	; 0x24
    64c6:	4659      	mov	r1, fp
    64c8:	aa37      	add	r2, sp, #220	; 0xdc
    64ca:	f7fe fe25 	bl	5118 <__sprint_r>
    64ce:	2800      	cmp	r0, #0
    64d0:	f47e affe 	bne.w	54d0 <_svfprintf_r+0x29c>
    64d4:	464c      	mov	r4, r9
    64d6:	e594      	b.n	6002 <_svfprintf_r+0xdce>
    64d8:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    64dc:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    64e0:	9015      	str	r0, [sp, #84]	; 0x54
    64e2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    64e6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    64ea:	f7ff b859 	b.w	55a0 <_svfprintf_r+0x36c>
    64ee:	980e      	ldr	r0, [sp, #56]	; 0x38
    64f0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    64f4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    64f8:	900b      	str	r0, [sp, #44]	; 0x2c
    64fa:	f7ff b851 	b.w	55a0 <_svfprintf_r+0x36c>
    64fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6500:	2a65      	cmp	r2, #101	; 0x65
    6502:	bf14      	ite	ne
    6504:	2300      	movne	r3, #0
    6506:	2301      	moveq	r3, #1
    6508:	2a45      	cmp	r2, #69	; 0x45
    650a:	bf08      	it	eq
    650c:	f043 0301 	orreq.w	r3, r3, #1
    6510:	2b00      	cmp	r3, #0
    6512:	d032      	beq.n	657a <_svfprintf_r+0x1346>
    6514:	f108 0301 	add.w	r3, r8, #1
    6518:	930b      	str	r3, [sp, #44]	; 0x2c
    651a:	2302      	movs	r3, #2
    651c:	e668      	b.n	61f0 <_svfprintf_r+0xfbc>
    651e:	9814      	ldr	r0, [sp, #80]	; 0x50
    6520:	2865      	cmp	r0, #101	; 0x65
    6522:	dd62      	ble.n	65ea <_svfprintf_r+0x13b6>
    6524:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6526:	2a66      	cmp	r2, #102	; 0x66
    6528:	bf1c      	itt	ne
    652a:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    652c:	930e      	strne	r3, [sp, #56]	; 0x38
    652e:	d06f      	beq.n	6610 <_svfprintf_r+0x13dc>
    6530:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6532:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6534:	429a      	cmp	r2, r3
    6536:	dc5b      	bgt.n	65f0 <_svfprintf_r+0x13bc>
    6538:	f01a 0f01 	tst.w	sl, #1
    653c:	f040 8081 	bne.w	6642 <_svfprintf_r+0x140e>
    6540:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    6544:	2167      	movs	r1, #103	; 0x67
    6546:	900b      	str	r0, [sp, #44]	; 0x2c
    6548:	9114      	str	r1, [sp, #80]	; 0x50
    654a:	e6cf      	b.n	62ec <_svfprintf_r+0x10b8>
    654c:	9b40      	ldr	r3, [sp, #256]	; 0x100
    654e:	459c      	cmp	ip, r3
    6550:	bf98      	it	ls
    6552:	469c      	movls	ip, r3
    6554:	f67f ae89 	bls.w	626a <_svfprintf_r+0x1036>
    6558:	2230      	movs	r2, #48	; 0x30
    655a:	f803 2b01 	strb.w	r2, [r3], #1
    655e:	459c      	cmp	ip, r3
    6560:	9340      	str	r3, [sp, #256]	; 0x100
    6562:	d8fa      	bhi.n	655a <_svfprintf_r+0x1326>
    6564:	e681      	b.n	626a <_svfprintf_r+0x1036>
    6566:	9809      	ldr	r0, [sp, #36]	; 0x24
    6568:	4659      	mov	r1, fp
    656a:	aa37      	add	r2, sp, #220	; 0xdc
    656c:	f7fe fdd4 	bl	5118 <__sprint_r>
    6570:	2800      	cmp	r0, #0
    6572:	f47e afad 	bne.w	54d0 <_svfprintf_r+0x29c>
    6576:	464b      	mov	r3, r9
    6578:	e577      	b.n	606a <_svfprintf_r+0xe36>
    657a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    657e:	3302      	adds	r3, #2
    6580:	e636      	b.n	61f0 <_svfprintf_r+0xfbc>
    6582:	f246 6c67 	movw	ip, #26215	; 0x6667
    6586:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    658a:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    658e:	fb8c 2103 	smull	r2, r1, ip, r3
    6592:	17da      	asrs	r2, r3, #31
    6594:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    6598:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    659c:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    65a0:	4613      	mov	r3, r2
    65a2:	3130      	adds	r1, #48	; 0x30
    65a4:	2a09      	cmp	r2, #9
    65a6:	f800 1d01 	strb.w	r1, [r0, #-1]!
    65aa:	dcf0      	bgt.n	658e <_svfprintf_r+0x135a>
    65ac:	3330      	adds	r3, #48	; 0x30
    65ae:	1e42      	subs	r2, r0, #1
    65b0:	b2d9      	uxtb	r1, r3
    65b2:	f800 1c01 	strb.w	r1, [r0, #-1]
    65b6:	9b07      	ldr	r3, [sp, #28]
    65b8:	4293      	cmp	r3, r2
    65ba:	bf98      	it	ls
    65bc:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    65c0:	f67f ae84 	bls.w	62cc <_svfprintf_r+0x1098>
    65c4:	4602      	mov	r2, r0
    65c6:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    65ca:	e001      	b.n	65d0 <_svfprintf_r+0x139c>
    65cc:	f812 1b01 	ldrb.w	r1, [r2], #1
    65d0:	f803 1c01 	strb.w	r1, [r3, #-1]
    65d4:	4619      	mov	r1, r3
    65d6:	9807      	ldr	r0, [sp, #28]
    65d8:	3301      	adds	r3, #1
    65da:	4290      	cmp	r0, r2
    65dc:	d8f6      	bhi.n	65cc <_svfprintf_r+0x1398>
    65de:	e675      	b.n	62cc <_svfprintf_r+0x1098>
    65e0:	202d      	movs	r0, #45	; 0x2d
    65e2:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    65e6:	9015      	str	r0, [sp, #84]	; 0x54
    65e8:	e5f2      	b.n	61d0 <_svfprintf_r+0xf9c>
    65ea:	9942      	ldr	r1, [sp, #264]	; 0x108
    65ec:	910e      	str	r1, [sp, #56]	; 0x38
    65ee:	e657      	b.n	62a0 <_svfprintf_r+0x106c>
    65f0:	990e      	ldr	r1, [sp, #56]	; 0x38
    65f2:	9818      	ldr	r0, [sp, #96]	; 0x60
    65f4:	2900      	cmp	r1, #0
    65f6:	bfda      	itte	le
    65f8:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    65fa:	f1c2 0302 	rsble	r3, r2, #2
    65fe:	2301      	movgt	r3, #1
    6600:	181b      	adds	r3, r3, r0
    6602:	2167      	movs	r1, #103	; 0x67
    6604:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    6608:	930e      	str	r3, [sp, #56]	; 0x38
    660a:	9114      	str	r1, [sp, #80]	; 0x50
    660c:	920b      	str	r2, [sp, #44]	; 0x2c
    660e:	e66d      	b.n	62ec <_svfprintf_r+0x10b8>
    6610:	9842      	ldr	r0, [sp, #264]	; 0x108
    6612:	2800      	cmp	r0, #0
    6614:	900e      	str	r0, [sp, #56]	; 0x38
    6616:	dd38      	ble.n	668a <_svfprintf_r+0x1456>
    6618:	f1b8 0f00 	cmp.w	r8, #0
    661c:	d107      	bne.n	662e <_svfprintf_r+0x13fa>
    661e:	f01a 0f01 	tst.w	sl, #1
    6622:	bf04      	itt	eq
    6624:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    6628:	910b      	streq	r1, [sp, #44]	; 0x2c
    662a:	f43f ae5f 	beq.w	62ec <_svfprintf_r+0x10b8>
    662e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6630:	2066      	movs	r0, #102	; 0x66
    6632:	9014      	str	r0, [sp, #80]	; 0x50
    6634:	1c53      	adds	r3, r2, #1
    6636:	4443      	add	r3, r8
    6638:	930e      	str	r3, [sp, #56]	; 0x38
    663a:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    663e:	910b      	str	r1, [sp, #44]	; 0x2c
    6640:	e654      	b.n	62ec <_svfprintf_r+0x10b8>
    6642:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6644:	2367      	movs	r3, #103	; 0x67
    6646:	9314      	str	r3, [sp, #80]	; 0x50
    6648:	3201      	adds	r2, #1
    664a:	920e      	str	r2, [sp, #56]	; 0x38
    664c:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    6650:	900b      	str	r0, [sp, #44]	; 0x2c
    6652:	e64b      	b.n	62ec <_svfprintf_r+0x10b8>
    6654:	222d      	movs	r2, #45	; 0x2d
    6656:	425b      	negs	r3, r3
    6658:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    665c:	e62c      	b.n	62b8 <_svfprintf_r+0x1084>
    665e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6660:	781a      	ldrb	r2, [r3, #0]
    6662:	f8d1 8000 	ldr.w	r8, [r1]
    6666:	3104      	adds	r1, #4
    6668:	910a      	str	r1, [sp, #40]	; 0x28
    666a:	f1b8 0f00 	cmp.w	r8, #0
    666e:	bfb8      	it	lt
    6670:	f04f 38ff 	movlt.w	r8, #4294967295
    6674:	f7fe be47 	b.w	5306 <_svfprintf_r+0xd2>
    6678:	f01a 0f01 	tst.w	sl, #1
    667c:	bf04      	itt	eq
    667e:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    6682:	930b      	streq	r3, [sp, #44]	; 0x2c
    6684:	f43f ae32 	beq.w	62ec <_svfprintf_r+0x10b8>
    6688:	e62a      	b.n	62e0 <_svfprintf_r+0x10ac>
    668a:	f1b8 0f00 	cmp.w	r8, #0
    668e:	d10e      	bne.n	66ae <_svfprintf_r+0x147a>
    6690:	f01a 0f01 	tst.w	sl, #1
    6694:	d10b      	bne.n	66ae <_svfprintf_r+0x147a>
    6696:	2201      	movs	r2, #1
    6698:	920b      	str	r2, [sp, #44]	; 0x2c
    669a:	920e      	str	r2, [sp, #56]	; 0x38
    669c:	e626      	b.n	62ec <_svfprintf_r+0x10b8>
    669e:	9809      	ldr	r0, [sp, #36]	; 0x24
    66a0:	230c      	movs	r3, #12
    66a2:	f04f 31ff 	mov.w	r1, #4294967295
    66a6:	910d      	str	r1, [sp, #52]	; 0x34
    66a8:	6003      	str	r3, [r0, #0]
    66aa:	f7fe bf1a 	b.w	54e2 <_svfprintf_r+0x2ae>
    66ae:	f108 0302 	add.w	r3, r8, #2
    66b2:	2066      	movs	r0, #102	; 0x66
    66b4:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    66b8:	930e      	str	r3, [sp, #56]	; 0x38
    66ba:	9014      	str	r0, [sp, #80]	; 0x50
    66bc:	910b      	str	r1, [sp, #44]	; 0x2c
    66be:	e615      	b.n	62ec <_svfprintf_r+0x10b8>

000066c0 <__sprint_r>:
    66c0:	6893      	ldr	r3, [r2, #8]
    66c2:	b510      	push	{r4, lr}
    66c4:	4614      	mov	r4, r2
    66c6:	b913      	cbnz	r3, 66ce <__sprint_r+0xe>
    66c8:	6053      	str	r3, [r2, #4]
    66ca:	4618      	mov	r0, r3
    66cc:	bd10      	pop	{r4, pc}
    66ce:	f002 ffcb 	bl	9668 <__sfvwrite_r>
    66d2:	2300      	movs	r3, #0
    66d4:	6063      	str	r3, [r4, #4]
    66d6:	60a3      	str	r3, [r4, #8]
    66d8:	bd10      	pop	{r4, pc}
    66da:	bf00      	nop

000066dc <_vfprintf_r>:
    66dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    66e0:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    66e4:	b083      	sub	sp, #12
    66e6:	460e      	mov	r6, r1
    66e8:	4615      	mov	r5, r2
    66ea:	469a      	mov	sl, r3
    66ec:	4681      	mov	r9, r0
    66ee:	f003 f9ab 	bl	9a48 <_localeconv_r>
    66f2:	6800      	ldr	r0, [r0, #0]
    66f4:	901d      	str	r0, [sp, #116]	; 0x74
    66f6:	f1b9 0f00 	cmp.w	r9, #0
    66fa:	d004      	beq.n	6706 <_vfprintf_r+0x2a>
    66fc:	f8d9 3018 	ldr.w	r3, [r9, #24]
    6700:	2b00      	cmp	r3, #0
    6702:	f000 815a 	beq.w	69ba <_vfprintf_r+0x2de>
    6706:	f64b 534c 	movw	r3, #48460	; 0xbd4c
    670a:	f2c0 0300 	movt	r3, #0
    670e:	429e      	cmp	r6, r3
    6710:	bf08      	it	eq
    6712:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    6716:	d010      	beq.n	673a <_vfprintf_r+0x5e>
    6718:	f64b 536c 	movw	r3, #48492	; 0xbd6c
    671c:	f2c0 0300 	movt	r3, #0
    6720:	429e      	cmp	r6, r3
    6722:	bf08      	it	eq
    6724:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    6728:	d007      	beq.n	673a <_vfprintf_r+0x5e>
    672a:	f64b 538c 	movw	r3, #48524	; 0xbd8c
    672e:	f2c0 0300 	movt	r3, #0
    6732:	429e      	cmp	r6, r3
    6734:	bf08      	it	eq
    6736:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    673a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    673e:	fa1f f38c 	uxth.w	r3, ip
    6742:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    6746:	d109      	bne.n	675c <_vfprintf_r+0x80>
    6748:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    674c:	6e72      	ldr	r2, [r6, #100]	; 0x64
    674e:	f8a6 c00c 	strh.w	ip, [r6, #12]
    6752:	fa1f f38c 	uxth.w	r3, ip
    6756:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    675a:	6672      	str	r2, [r6, #100]	; 0x64
    675c:	f013 0f08 	tst.w	r3, #8
    6760:	f001 8301 	beq.w	7d66 <_vfprintf_r+0x168a>
    6764:	6932      	ldr	r2, [r6, #16]
    6766:	2a00      	cmp	r2, #0
    6768:	f001 82fd 	beq.w	7d66 <_vfprintf_r+0x168a>
    676c:	f003 031a 	and.w	r3, r3, #26
    6770:	2b0a      	cmp	r3, #10
    6772:	f000 80e0 	beq.w	6936 <_vfprintf_r+0x25a>
    6776:	2200      	movs	r2, #0
    6778:	9212      	str	r2, [sp, #72]	; 0x48
    677a:	921a      	str	r2, [sp, #104]	; 0x68
    677c:	2300      	movs	r3, #0
    677e:	921c      	str	r2, [sp, #112]	; 0x70
    6780:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6784:	9211      	str	r2, [sp, #68]	; 0x44
    6786:	3404      	adds	r4, #4
    6788:	9219      	str	r2, [sp, #100]	; 0x64
    678a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    678e:	931b      	str	r3, [sp, #108]	; 0x6c
    6790:	3204      	adds	r2, #4
    6792:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    6796:	3228      	adds	r2, #40	; 0x28
    6798:	3303      	adds	r3, #3
    679a:	9218      	str	r2, [sp, #96]	; 0x60
    679c:	9307      	str	r3, [sp, #28]
    679e:	2300      	movs	r3, #0
    67a0:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    67a4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    67a8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    67ac:	782b      	ldrb	r3, [r5, #0]
    67ae:	1e1a      	subs	r2, r3, #0
    67b0:	bf18      	it	ne
    67b2:	2201      	movne	r2, #1
    67b4:	2b25      	cmp	r3, #37	; 0x25
    67b6:	bf0c      	ite	eq
    67b8:	2200      	moveq	r2, #0
    67ba:	f002 0201 	andne.w	r2, r2, #1
    67be:	b332      	cbz	r2, 680e <_vfprintf_r+0x132>
    67c0:	462f      	mov	r7, r5
    67c2:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    67c6:	1e1a      	subs	r2, r3, #0
    67c8:	bf18      	it	ne
    67ca:	2201      	movne	r2, #1
    67cc:	2b25      	cmp	r3, #37	; 0x25
    67ce:	bf0c      	ite	eq
    67d0:	2200      	moveq	r2, #0
    67d2:	f002 0201 	andne.w	r2, r2, #1
    67d6:	2a00      	cmp	r2, #0
    67d8:	d1f3      	bne.n	67c2 <_vfprintf_r+0xe6>
    67da:	ebb7 0805 	subs.w	r8, r7, r5
    67de:	bf08      	it	eq
    67e0:	463d      	moveq	r5, r7
    67e2:	d014      	beq.n	680e <_vfprintf_r+0x132>
    67e4:	f8c4 8004 	str.w	r8, [r4, #4]
    67e8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    67ec:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    67f0:	3301      	adds	r3, #1
    67f2:	6025      	str	r5, [r4, #0]
    67f4:	2b07      	cmp	r3, #7
    67f6:	4442      	add	r2, r8
    67f8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    67fc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6800:	dc78      	bgt.n	68f4 <_vfprintf_r+0x218>
    6802:	3408      	adds	r4, #8
    6804:	9811      	ldr	r0, [sp, #68]	; 0x44
    6806:	463d      	mov	r5, r7
    6808:	4440      	add	r0, r8
    680a:	9011      	str	r0, [sp, #68]	; 0x44
    680c:	783b      	ldrb	r3, [r7, #0]
    680e:	2b00      	cmp	r3, #0
    6810:	d07c      	beq.n	690c <_vfprintf_r+0x230>
    6812:	1c6b      	adds	r3, r5, #1
    6814:	f04f 37ff 	mov.w	r7, #4294967295
    6818:	202b      	movs	r0, #43	; 0x2b
    681a:	f04f 0c20 	mov.w	ip, #32
    681e:	2100      	movs	r1, #0
    6820:	f04f 0200 	mov.w	r2, #0
    6824:	910f      	str	r1, [sp, #60]	; 0x3c
    6826:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    682a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    682e:	786a      	ldrb	r2, [r5, #1]
    6830:	910a      	str	r1, [sp, #40]	; 0x28
    6832:	1c5d      	adds	r5, r3, #1
    6834:	f1a2 0320 	sub.w	r3, r2, #32
    6838:	2b58      	cmp	r3, #88	; 0x58
    683a:	f200 8286 	bhi.w	6d4a <_vfprintf_r+0x66e>
    683e:	e8df f013 	tbh	[pc, r3, lsl #1]
    6842:	0298      	.short	0x0298
    6844:	02840284 	.word	0x02840284
    6848:	028402a4 	.word	0x028402a4
    684c:	02840284 	.word	0x02840284
    6850:	02840284 	.word	0x02840284
    6854:	02ad0284 	.word	0x02ad0284
    6858:	028402ba 	.word	0x028402ba
    685c:	02ca02c1 	.word	0x02ca02c1
    6860:	02e70284 	.word	0x02e70284
    6864:	02f002f0 	.word	0x02f002f0
    6868:	02f002f0 	.word	0x02f002f0
    686c:	02f002f0 	.word	0x02f002f0
    6870:	02f002f0 	.word	0x02f002f0
    6874:	028402f0 	.word	0x028402f0
    6878:	02840284 	.word	0x02840284
    687c:	02840284 	.word	0x02840284
    6880:	02840284 	.word	0x02840284
    6884:	02840284 	.word	0x02840284
    6888:	03040284 	.word	0x03040284
    688c:	02840326 	.word	0x02840326
    6890:	02840326 	.word	0x02840326
    6894:	02840284 	.word	0x02840284
    6898:	036a0284 	.word	0x036a0284
    689c:	02840284 	.word	0x02840284
    68a0:	02840481 	.word	0x02840481
    68a4:	02840284 	.word	0x02840284
    68a8:	02840284 	.word	0x02840284
    68ac:	02840414 	.word	0x02840414
    68b0:	042f0284 	.word	0x042f0284
    68b4:	02840284 	.word	0x02840284
    68b8:	02840284 	.word	0x02840284
    68bc:	02840284 	.word	0x02840284
    68c0:	02840284 	.word	0x02840284
    68c4:	02840284 	.word	0x02840284
    68c8:	0465044f 	.word	0x0465044f
    68cc:	03260326 	.word	0x03260326
    68d0:	03730326 	.word	0x03730326
    68d4:	02840465 	.word	0x02840465
    68d8:	03790284 	.word	0x03790284
    68dc:	03850284 	.word	0x03850284
    68e0:	03ad0396 	.word	0x03ad0396
    68e4:	0284040a 	.word	0x0284040a
    68e8:	028403cc 	.word	0x028403cc
    68ec:	028403f4 	.word	0x028403f4
    68f0:	00c00284 	.word	0x00c00284
    68f4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    68f8:	4648      	mov	r0, r9
    68fa:	4631      	mov	r1, r6
    68fc:	320c      	adds	r2, #12
    68fe:	f7ff fedf 	bl	66c0 <__sprint_r>
    6902:	b958      	cbnz	r0, 691c <_vfprintf_r+0x240>
    6904:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6908:	3404      	adds	r4, #4
    690a:	e77b      	b.n	6804 <_vfprintf_r+0x128>
    690c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6910:	2b00      	cmp	r3, #0
    6912:	f041 8192 	bne.w	7c3a <_vfprintf_r+0x155e>
    6916:	2300      	movs	r3, #0
    6918:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    691c:	89b3      	ldrh	r3, [r6, #12]
    691e:	f013 0f40 	tst.w	r3, #64	; 0x40
    6922:	d002      	beq.n	692a <_vfprintf_r+0x24e>
    6924:	f04f 30ff 	mov.w	r0, #4294967295
    6928:	9011      	str	r0, [sp, #68]	; 0x44
    692a:	9811      	ldr	r0, [sp, #68]	; 0x44
    692c:	b05f      	add	sp, #380	; 0x17c
    692e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    6932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6936:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    693a:	2b00      	cmp	r3, #0
    693c:	f6ff af1b 	blt.w	6776 <_vfprintf_r+0x9a>
    6940:	6a37      	ldr	r7, [r6, #32]
    6942:	f02c 0c02 	bic.w	ip, ip, #2
    6946:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    694a:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    694e:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    6952:	340c      	adds	r4, #12
    6954:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    6958:	462a      	mov	r2, r5
    695a:	4653      	mov	r3, sl
    695c:	4648      	mov	r0, r9
    695e:	4621      	mov	r1, r4
    6960:	ad1f      	add	r5, sp, #124	; 0x7c
    6962:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    6966:	2700      	movs	r7, #0
    6968:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    696c:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    6970:	f44f 6580 	mov.w	r5, #1024	; 0x400
    6974:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    6978:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    697c:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    6980:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    6984:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    6988:	f7ff fea8 	bl	66dc <_vfprintf_r>
    698c:	2800      	cmp	r0, #0
    698e:	9011      	str	r0, [sp, #68]	; 0x44
    6990:	db09      	blt.n	69a6 <_vfprintf_r+0x2ca>
    6992:	4621      	mov	r1, r4
    6994:	4648      	mov	r0, r9
    6996:	f002 fb93 	bl	90c0 <_fflush_r>
    699a:	9911      	ldr	r1, [sp, #68]	; 0x44
    699c:	42b8      	cmp	r0, r7
    699e:	bf18      	it	ne
    69a0:	f04f 31ff 	movne.w	r1, #4294967295
    69a4:	9111      	str	r1, [sp, #68]	; 0x44
    69a6:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    69aa:	f013 0f40 	tst.w	r3, #64	; 0x40
    69ae:	d0bc      	beq.n	692a <_vfprintf_r+0x24e>
    69b0:	89b3      	ldrh	r3, [r6, #12]
    69b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    69b6:	81b3      	strh	r3, [r6, #12]
    69b8:	e7b7      	b.n	692a <_vfprintf_r+0x24e>
    69ba:	4648      	mov	r0, r9
    69bc:	f002 fcf0 	bl	93a0 <__sinit>
    69c0:	e6a1      	b.n	6706 <_vfprintf_r+0x2a>
    69c2:	980a      	ldr	r0, [sp, #40]	; 0x28
    69c4:	f64b 4cfc 	movw	ip, #48380	; 0xbcfc
    69c8:	f2c0 0c00 	movt	ip, #0
    69cc:	9216      	str	r2, [sp, #88]	; 0x58
    69ce:	f010 0f20 	tst.w	r0, #32
    69d2:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    69d6:	f000 836e 	beq.w	70b6 <_vfprintf_r+0x9da>
    69da:	990b      	ldr	r1, [sp, #44]	; 0x2c
    69dc:	1dcb      	adds	r3, r1, #7
    69de:	f023 0307 	bic.w	r3, r3, #7
    69e2:	f103 0208 	add.w	r2, r3, #8
    69e6:	920b      	str	r2, [sp, #44]	; 0x2c
    69e8:	e9d3 ab00 	ldrd	sl, fp, [r3]
    69ec:	ea5a 020b 	orrs.w	r2, sl, fp
    69f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    69f2:	bf0c      	ite	eq
    69f4:	2200      	moveq	r2, #0
    69f6:	2201      	movne	r2, #1
    69f8:	4213      	tst	r3, r2
    69fa:	f040 866b 	bne.w	76d4 <_vfprintf_r+0xff8>
    69fe:	2302      	movs	r3, #2
    6a00:	f04f 0100 	mov.w	r1, #0
    6a04:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    6a08:	2f00      	cmp	r7, #0
    6a0a:	bfa2      	ittt	ge
    6a0c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    6a10:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    6a14:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    6a18:	2f00      	cmp	r7, #0
    6a1a:	bf18      	it	ne
    6a1c:	f042 0201 	orrne.w	r2, r2, #1
    6a20:	2a00      	cmp	r2, #0
    6a22:	f000 841e 	beq.w	7262 <_vfprintf_r+0xb86>
    6a26:	2b01      	cmp	r3, #1
    6a28:	f000 85de 	beq.w	75e8 <_vfprintf_r+0xf0c>
    6a2c:	2b02      	cmp	r3, #2
    6a2e:	f000 85c1 	beq.w	75b4 <_vfprintf_r+0xed8>
    6a32:	9918      	ldr	r1, [sp, #96]	; 0x60
    6a34:	9113      	str	r1, [sp, #76]	; 0x4c
    6a36:	ea4f 08da 	mov.w	r8, sl, lsr #3
    6a3a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    6a3e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    6a42:	f00a 0007 	and.w	r0, sl, #7
    6a46:	46e3      	mov	fp, ip
    6a48:	46c2      	mov	sl, r8
    6a4a:	3030      	adds	r0, #48	; 0x30
    6a4c:	ea5a 020b 	orrs.w	r2, sl, fp
    6a50:	f801 0d01 	strb.w	r0, [r1, #-1]!
    6a54:	d1ef      	bne.n	6a36 <_vfprintf_r+0x35a>
    6a56:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6a5a:	9113      	str	r1, [sp, #76]	; 0x4c
    6a5c:	f01c 0f01 	tst.w	ip, #1
    6a60:	f040 868c 	bne.w	777c <_vfprintf_r+0x10a0>
    6a64:	9818      	ldr	r0, [sp, #96]	; 0x60
    6a66:	1a40      	subs	r0, r0, r1
    6a68:	9010      	str	r0, [sp, #64]	; 0x40
    6a6a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6a6e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6a70:	9717      	str	r7, [sp, #92]	; 0x5c
    6a72:	42ba      	cmp	r2, r7
    6a74:	bfb8      	it	lt
    6a76:	463a      	movlt	r2, r7
    6a78:	920c      	str	r2, [sp, #48]	; 0x30
    6a7a:	b113      	cbz	r3, 6a82 <_vfprintf_r+0x3a6>
    6a7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6a7e:	3201      	adds	r2, #1
    6a80:	920c      	str	r2, [sp, #48]	; 0x30
    6a82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6a84:	980a      	ldr	r0, [sp, #40]	; 0x28
    6a86:	f013 0302 	ands.w	r3, r3, #2
    6a8a:	9315      	str	r3, [sp, #84]	; 0x54
    6a8c:	bf1e      	ittt	ne
    6a8e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    6a92:	f10c 0c02 	addne.w	ip, ip, #2
    6a96:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    6a9a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    6a9e:	9014      	str	r0, [sp, #80]	; 0x50
    6aa0:	d14d      	bne.n	6b3e <_vfprintf_r+0x462>
    6aa2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6aa4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6aa6:	1a8f      	subs	r7, r1, r2
    6aa8:	2f00      	cmp	r7, #0
    6aaa:	dd48      	ble.n	6b3e <_vfprintf_r+0x462>
    6aac:	2f10      	cmp	r7, #16
    6aae:	f64b 581c 	movw	r8, #48412	; 0xbd1c
    6ab2:	bfd8      	it	le
    6ab4:	f2c0 0800 	movtle	r8, #0
    6ab8:	dd30      	ble.n	6b1c <_vfprintf_r+0x440>
    6aba:	f2c0 0800 	movt	r8, #0
    6abe:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    6ac2:	4643      	mov	r3, r8
    6ac4:	f04f 0a10 	mov.w	sl, #16
    6ac8:	46a8      	mov	r8, r5
    6aca:	f10b 0b0c 	add.w	fp, fp, #12
    6ace:	461d      	mov	r5, r3
    6ad0:	e002      	b.n	6ad8 <_vfprintf_r+0x3fc>
    6ad2:	3f10      	subs	r7, #16
    6ad4:	2f10      	cmp	r7, #16
    6ad6:	dd1e      	ble.n	6b16 <_vfprintf_r+0x43a>
    6ad8:	f8c4 a004 	str.w	sl, [r4, #4]
    6adc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6ae0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6ae4:	3301      	adds	r3, #1
    6ae6:	6025      	str	r5, [r4, #0]
    6ae8:	3210      	adds	r2, #16
    6aea:	2b07      	cmp	r3, #7
    6aec:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6af0:	f104 0408 	add.w	r4, r4, #8
    6af4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6af8:	ddeb      	ble.n	6ad2 <_vfprintf_r+0x3f6>
    6afa:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6afe:	4648      	mov	r0, r9
    6b00:	4631      	mov	r1, r6
    6b02:	465a      	mov	r2, fp
    6b04:	3404      	adds	r4, #4
    6b06:	f7ff fddb 	bl	66c0 <__sprint_r>
    6b0a:	2800      	cmp	r0, #0
    6b0c:	f47f af06 	bne.w	691c <_vfprintf_r+0x240>
    6b10:	3f10      	subs	r7, #16
    6b12:	2f10      	cmp	r7, #16
    6b14:	dce0      	bgt.n	6ad8 <_vfprintf_r+0x3fc>
    6b16:	462b      	mov	r3, r5
    6b18:	4645      	mov	r5, r8
    6b1a:	4698      	mov	r8, r3
    6b1c:	6067      	str	r7, [r4, #4]
    6b1e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6b22:	f8c4 8000 	str.w	r8, [r4]
    6b26:	1c5a      	adds	r2, r3, #1
    6b28:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6b2c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6b30:	19db      	adds	r3, r3, r7
    6b32:	2a07      	cmp	r2, #7
    6b34:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6b38:	f300 858a 	bgt.w	7650 <_vfprintf_r+0xf74>
    6b3c:	3408      	adds	r4, #8
    6b3e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6b42:	b19b      	cbz	r3, 6b6c <_vfprintf_r+0x490>
    6b44:	2301      	movs	r3, #1
    6b46:	6063      	str	r3, [r4, #4]
    6b48:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6b4c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    6b50:	3207      	adds	r2, #7
    6b52:	6022      	str	r2, [r4, #0]
    6b54:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6b58:	3301      	adds	r3, #1
    6b5a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6b5e:	3201      	adds	r2, #1
    6b60:	2b07      	cmp	r3, #7
    6b62:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6b66:	f300 84b6 	bgt.w	74d6 <_vfprintf_r+0xdfa>
    6b6a:	3408      	adds	r4, #8
    6b6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    6b6e:	b19b      	cbz	r3, 6b98 <_vfprintf_r+0x4bc>
    6b70:	2302      	movs	r3, #2
    6b72:	6063      	str	r3, [r4, #4]
    6b74:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6b78:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    6b7c:	3204      	adds	r2, #4
    6b7e:	6022      	str	r2, [r4, #0]
    6b80:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6b84:	3301      	adds	r3, #1
    6b86:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6b8a:	3202      	adds	r2, #2
    6b8c:	2b07      	cmp	r3, #7
    6b8e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6b92:	f300 84af 	bgt.w	74f4 <_vfprintf_r+0xe18>
    6b96:	3408      	adds	r4, #8
    6b98:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    6b9c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    6ba0:	f000 8376 	beq.w	7290 <_vfprintf_r+0xbb4>
    6ba4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    6ba6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6ba8:	1a9f      	subs	r7, r3, r2
    6baa:	2f00      	cmp	r7, #0
    6bac:	dd43      	ble.n	6c36 <_vfprintf_r+0x55a>
    6bae:	2f10      	cmp	r7, #16
    6bb0:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 7740 <_vfprintf_r+0x1064>
    6bb4:	dd2e      	ble.n	6c14 <_vfprintf_r+0x538>
    6bb6:	4643      	mov	r3, r8
    6bb8:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    6bbc:	46a8      	mov	r8, r5
    6bbe:	f04f 0a10 	mov.w	sl, #16
    6bc2:	f10b 0b0c 	add.w	fp, fp, #12
    6bc6:	461d      	mov	r5, r3
    6bc8:	e002      	b.n	6bd0 <_vfprintf_r+0x4f4>
    6bca:	3f10      	subs	r7, #16
    6bcc:	2f10      	cmp	r7, #16
    6bce:	dd1e      	ble.n	6c0e <_vfprintf_r+0x532>
    6bd0:	f8c4 a004 	str.w	sl, [r4, #4]
    6bd4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6bd8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6bdc:	3301      	adds	r3, #1
    6bde:	6025      	str	r5, [r4, #0]
    6be0:	3210      	adds	r2, #16
    6be2:	2b07      	cmp	r3, #7
    6be4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6be8:	f104 0408 	add.w	r4, r4, #8
    6bec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6bf0:	ddeb      	ble.n	6bca <_vfprintf_r+0x4ee>
    6bf2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6bf6:	4648      	mov	r0, r9
    6bf8:	4631      	mov	r1, r6
    6bfa:	465a      	mov	r2, fp
    6bfc:	3404      	adds	r4, #4
    6bfe:	f7ff fd5f 	bl	66c0 <__sprint_r>
    6c02:	2800      	cmp	r0, #0
    6c04:	f47f ae8a 	bne.w	691c <_vfprintf_r+0x240>
    6c08:	3f10      	subs	r7, #16
    6c0a:	2f10      	cmp	r7, #16
    6c0c:	dce0      	bgt.n	6bd0 <_vfprintf_r+0x4f4>
    6c0e:	462b      	mov	r3, r5
    6c10:	4645      	mov	r5, r8
    6c12:	4698      	mov	r8, r3
    6c14:	6067      	str	r7, [r4, #4]
    6c16:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6c1a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6c1e:	3301      	adds	r3, #1
    6c20:	f8c4 8000 	str.w	r8, [r4]
    6c24:	19d2      	adds	r2, r2, r7
    6c26:	2b07      	cmp	r3, #7
    6c28:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6c2c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6c30:	f300 8442 	bgt.w	74b8 <_vfprintf_r+0xddc>
    6c34:	3408      	adds	r4, #8
    6c36:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6c3a:	f41c 7f80 	tst.w	ip, #256	; 0x100
    6c3e:	f040 829d 	bne.w	717c <_vfprintf_r+0xaa0>
    6c42:	9810      	ldr	r0, [sp, #64]	; 0x40
    6c44:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6c46:	6060      	str	r0, [r4, #4]
    6c48:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6c4c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6c50:	3301      	adds	r3, #1
    6c52:	6021      	str	r1, [r4, #0]
    6c54:	1812      	adds	r2, r2, r0
    6c56:	2b07      	cmp	r3, #7
    6c58:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6c5c:	bfd8      	it	le
    6c5e:	f104 0308 	addle.w	r3, r4, #8
    6c62:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6c66:	f300 839b 	bgt.w	73a0 <_vfprintf_r+0xcc4>
    6c6a:	990a      	ldr	r1, [sp, #40]	; 0x28
    6c6c:	f011 0f04 	tst.w	r1, #4
    6c70:	d055      	beq.n	6d1e <_vfprintf_r+0x642>
    6c72:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6c74:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    6c78:	ebcc 0702 	rsb	r7, ip, r2
    6c7c:	2f00      	cmp	r7, #0
    6c7e:	dd4e      	ble.n	6d1e <_vfprintf_r+0x642>
    6c80:	2f10      	cmp	r7, #16
    6c82:	f64b 581c 	movw	r8, #48412	; 0xbd1c
    6c86:	bfd8      	it	le
    6c88:	f2c0 0800 	movtle	r8, #0
    6c8c:	dd2e      	ble.n	6cec <_vfprintf_r+0x610>
    6c8e:	f2c0 0800 	movt	r8, #0
    6c92:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    6c96:	4642      	mov	r2, r8
    6c98:	2410      	movs	r4, #16
    6c9a:	46a8      	mov	r8, r5
    6c9c:	f10a 0a0c 	add.w	sl, sl, #12
    6ca0:	4615      	mov	r5, r2
    6ca2:	e002      	b.n	6caa <_vfprintf_r+0x5ce>
    6ca4:	3f10      	subs	r7, #16
    6ca6:	2f10      	cmp	r7, #16
    6ca8:	dd1d      	ble.n	6ce6 <_vfprintf_r+0x60a>
    6caa:	605c      	str	r4, [r3, #4]
    6cac:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6cb0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6cb4:	3201      	adds	r2, #1
    6cb6:	601d      	str	r5, [r3, #0]
    6cb8:	3110      	adds	r1, #16
    6cba:	2a07      	cmp	r2, #7
    6cbc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6cc0:	f103 0308 	add.w	r3, r3, #8
    6cc4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6cc8:	ddec      	ble.n	6ca4 <_vfprintf_r+0x5c8>
    6cca:	4648      	mov	r0, r9
    6ccc:	4631      	mov	r1, r6
    6cce:	4652      	mov	r2, sl
    6cd0:	f7ff fcf6 	bl	66c0 <__sprint_r>
    6cd4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6cd8:	3304      	adds	r3, #4
    6cda:	2800      	cmp	r0, #0
    6cdc:	f47f ae1e 	bne.w	691c <_vfprintf_r+0x240>
    6ce0:	3f10      	subs	r7, #16
    6ce2:	2f10      	cmp	r7, #16
    6ce4:	dce1      	bgt.n	6caa <_vfprintf_r+0x5ce>
    6ce6:	462a      	mov	r2, r5
    6ce8:	4645      	mov	r5, r8
    6cea:	4690      	mov	r8, r2
    6cec:	605f      	str	r7, [r3, #4]
    6cee:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6cf2:	f8c3 8000 	str.w	r8, [r3]
    6cf6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6cfa:	3201      	adds	r2, #1
    6cfc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6d00:	18fb      	adds	r3, r7, r3
    6d02:	2a07      	cmp	r2, #7
    6d04:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6d08:	dd0b      	ble.n	6d22 <_vfprintf_r+0x646>
    6d0a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6d0e:	4648      	mov	r0, r9
    6d10:	4631      	mov	r1, r6
    6d12:	320c      	adds	r2, #12
    6d14:	f7ff fcd4 	bl	66c0 <__sprint_r>
    6d18:	2800      	cmp	r0, #0
    6d1a:	f47f adff 	bne.w	691c <_vfprintf_r+0x240>
    6d1e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6d22:	9811      	ldr	r0, [sp, #68]	; 0x44
    6d24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6d26:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6d28:	428a      	cmp	r2, r1
    6d2a:	bfac      	ite	ge
    6d2c:	1880      	addge	r0, r0, r2
    6d2e:	1840      	addlt	r0, r0, r1
    6d30:	9011      	str	r0, [sp, #68]	; 0x44
    6d32:	2b00      	cmp	r3, #0
    6d34:	f040 8342 	bne.w	73bc <_vfprintf_r+0xce0>
    6d38:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6d3c:	2300      	movs	r3, #0
    6d3e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    6d42:	3404      	adds	r4, #4
    6d44:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6d48:	e530      	b.n	67ac <_vfprintf_r+0xd0>
    6d4a:	9216      	str	r2, [sp, #88]	; 0x58
    6d4c:	2a00      	cmp	r2, #0
    6d4e:	f43f addd 	beq.w	690c <_vfprintf_r+0x230>
    6d52:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    6d56:	2301      	movs	r3, #1
    6d58:	f04f 0c00 	mov.w	ip, #0
    6d5c:	3004      	adds	r0, #4
    6d5e:	930c      	str	r3, [sp, #48]	; 0x30
    6d60:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    6d64:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    6d68:	9013      	str	r0, [sp, #76]	; 0x4c
    6d6a:	9310      	str	r3, [sp, #64]	; 0x40
    6d6c:	2100      	movs	r1, #0
    6d6e:	9117      	str	r1, [sp, #92]	; 0x5c
    6d70:	e687      	b.n	6a82 <_vfprintf_r+0x3a6>
    6d72:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6d76:	2b00      	cmp	r3, #0
    6d78:	f040 852b 	bne.w	77d2 <_vfprintf_r+0x10f6>
    6d7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6d7e:	462b      	mov	r3, r5
    6d80:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    6d84:	782a      	ldrb	r2, [r5, #0]
    6d86:	910b      	str	r1, [sp, #44]	; 0x2c
    6d88:	e553      	b.n	6832 <_vfprintf_r+0x156>
    6d8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6d8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6d8e:	f043 0301 	orr.w	r3, r3, #1
    6d92:	930a      	str	r3, [sp, #40]	; 0x28
    6d94:	462b      	mov	r3, r5
    6d96:	782a      	ldrb	r2, [r5, #0]
    6d98:	910b      	str	r1, [sp, #44]	; 0x2c
    6d9a:	e54a      	b.n	6832 <_vfprintf_r+0x156>
    6d9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6d9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6da0:	6809      	ldr	r1, [r1, #0]
    6da2:	910f      	str	r1, [sp, #60]	; 0x3c
    6da4:	1d11      	adds	r1, r2, #4
    6da6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6da8:	2b00      	cmp	r3, #0
    6daa:	f2c0 8780 	blt.w	7cae <_vfprintf_r+0x15d2>
    6dae:	782a      	ldrb	r2, [r5, #0]
    6db0:	462b      	mov	r3, r5
    6db2:	910b      	str	r1, [sp, #44]	; 0x2c
    6db4:	e53d      	b.n	6832 <_vfprintf_r+0x156>
    6db6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6db8:	462b      	mov	r3, r5
    6dba:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    6dbe:	782a      	ldrb	r2, [r5, #0]
    6dc0:	910b      	str	r1, [sp, #44]	; 0x2c
    6dc2:	e536      	b.n	6832 <_vfprintf_r+0x156>
    6dc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6dc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6dc8:	f043 0304 	orr.w	r3, r3, #4
    6dcc:	930a      	str	r3, [sp, #40]	; 0x28
    6dce:	462b      	mov	r3, r5
    6dd0:	782a      	ldrb	r2, [r5, #0]
    6dd2:	910b      	str	r1, [sp, #44]	; 0x2c
    6dd4:	e52d      	b.n	6832 <_vfprintf_r+0x156>
    6dd6:	462b      	mov	r3, r5
    6dd8:	f813 2b01 	ldrb.w	r2, [r3], #1
    6ddc:	2a2a      	cmp	r2, #42	; 0x2a
    6dde:	f001 80cd 	beq.w	7f7c <_vfprintf_r+0x18a0>
    6de2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6de6:	2909      	cmp	r1, #9
    6de8:	f201 8037 	bhi.w	7e5a <_vfprintf_r+0x177e>
    6dec:	3502      	adds	r5, #2
    6dee:	2700      	movs	r7, #0
    6df0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    6df4:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    6df8:	462b      	mov	r3, r5
    6dfa:	3501      	adds	r5, #1
    6dfc:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    6e00:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6e04:	2909      	cmp	r1, #9
    6e06:	d9f3      	bls.n	6df0 <_vfprintf_r+0x714>
    6e08:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    6e0c:	461d      	mov	r5, r3
    6e0e:	e511      	b.n	6834 <_vfprintf_r+0x158>
    6e10:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6e12:	462b      	mov	r3, r5
    6e14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6e16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    6e1a:	920a      	str	r2, [sp, #40]	; 0x28
    6e1c:	782a      	ldrb	r2, [r5, #0]
    6e1e:	910b      	str	r1, [sp, #44]	; 0x2c
    6e20:	e507      	b.n	6832 <_vfprintf_r+0x156>
    6e22:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6e26:	f04f 0800 	mov.w	r8, #0
    6e2a:	462b      	mov	r3, r5
    6e2c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    6e30:	f813 2b01 	ldrb.w	r2, [r3], #1
    6e34:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    6e38:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6e3c:	461d      	mov	r5, r3
    6e3e:	2909      	cmp	r1, #9
    6e40:	d9f3      	bls.n	6e2a <_vfprintf_r+0x74e>
    6e42:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    6e46:	461d      	mov	r5, r3
    6e48:	e4f4      	b.n	6834 <_vfprintf_r+0x158>
    6e4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6e4c:	9216      	str	r2, [sp, #88]	; 0x58
    6e4e:	f043 0310 	orr.w	r3, r3, #16
    6e52:	930a      	str	r3, [sp, #40]	; 0x28
    6e54:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6e58:	f01c 0f20 	tst.w	ip, #32
    6e5c:	f000 815d 	beq.w	711a <_vfprintf_r+0xa3e>
    6e60:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6e62:	1dc3      	adds	r3, r0, #7
    6e64:	f023 0307 	bic.w	r3, r3, #7
    6e68:	f103 0108 	add.w	r1, r3, #8
    6e6c:	910b      	str	r1, [sp, #44]	; 0x2c
    6e6e:	e9d3 ab00 	ldrd	sl, fp, [r3]
    6e72:	f1ba 0f00 	cmp.w	sl, #0
    6e76:	f17b 0200 	sbcs.w	r2, fp, #0
    6e7a:	f2c0 849b 	blt.w	77b4 <_vfprintf_r+0x10d8>
    6e7e:	ea5a 030b 	orrs.w	r3, sl, fp
    6e82:	f04f 0301 	mov.w	r3, #1
    6e86:	bf0c      	ite	eq
    6e88:	2200      	moveq	r2, #0
    6e8a:	2201      	movne	r2, #1
    6e8c:	e5bc      	b.n	6a08 <_vfprintf_r+0x32c>
    6e8e:	980a      	ldr	r0, [sp, #40]	; 0x28
    6e90:	9216      	str	r2, [sp, #88]	; 0x58
    6e92:	f010 0f08 	tst.w	r0, #8
    6e96:	f000 84ed 	beq.w	7874 <_vfprintf_r+0x1198>
    6e9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6e9c:	1dcb      	adds	r3, r1, #7
    6e9e:	f023 0307 	bic.w	r3, r3, #7
    6ea2:	f103 0208 	add.w	r2, r3, #8
    6ea6:	920b      	str	r2, [sp, #44]	; 0x2c
    6ea8:	f8d3 8004 	ldr.w	r8, [r3, #4]
    6eac:	f8d3 a000 	ldr.w	sl, [r3]
    6eb0:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    6eb4:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    6eb8:	4650      	mov	r0, sl
    6eba:	4641      	mov	r1, r8
    6ebc:	f003 fd82 	bl	a9c4 <__isinfd>
    6ec0:	4683      	mov	fp, r0
    6ec2:	2800      	cmp	r0, #0
    6ec4:	f000 8599 	beq.w	79fa <_vfprintf_r+0x131e>
    6ec8:	4650      	mov	r0, sl
    6eca:	2200      	movs	r2, #0
    6ecc:	2300      	movs	r3, #0
    6ece:	4641      	mov	r1, r8
    6ed0:	f004 f96c 	bl	b1ac <__aeabi_dcmplt>
    6ed4:	2800      	cmp	r0, #0
    6ed6:	f040 850b 	bne.w	78f0 <_vfprintf_r+0x1214>
    6eda:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6ede:	f64b 41f0 	movw	r1, #48368	; 0xbcf0
    6ee2:	f64b 42ec 	movw	r2, #48364	; 0xbcec
    6ee6:	9816      	ldr	r0, [sp, #88]	; 0x58
    6ee8:	f2c0 0100 	movt	r1, #0
    6eec:	f2c0 0200 	movt	r2, #0
    6ef0:	f04f 0c03 	mov.w	ip, #3
    6ef4:	2847      	cmp	r0, #71	; 0x47
    6ef6:	bfd8      	it	le
    6ef8:	4611      	movle	r1, r2
    6efa:	9113      	str	r1, [sp, #76]	; 0x4c
    6efc:	990a      	ldr	r1, [sp, #40]	; 0x28
    6efe:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    6f02:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    6f06:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    6f0a:	910a      	str	r1, [sp, #40]	; 0x28
    6f0c:	f04f 0c00 	mov.w	ip, #0
    6f10:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    6f14:	e5b1      	b.n	6a7a <_vfprintf_r+0x39e>
    6f16:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6f18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6f1a:	f043 0308 	orr.w	r3, r3, #8
    6f1e:	930a      	str	r3, [sp, #40]	; 0x28
    6f20:	462b      	mov	r3, r5
    6f22:	782a      	ldrb	r2, [r5, #0]
    6f24:	910b      	str	r1, [sp, #44]	; 0x2c
    6f26:	e484      	b.n	6832 <_vfprintf_r+0x156>
    6f28:	990a      	ldr	r1, [sp, #40]	; 0x28
    6f2a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    6f2e:	910a      	str	r1, [sp, #40]	; 0x28
    6f30:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6f32:	e73c      	b.n	6dae <_vfprintf_r+0x6d2>
    6f34:	782a      	ldrb	r2, [r5, #0]
    6f36:	2a6c      	cmp	r2, #108	; 0x6c
    6f38:	f000 8555 	beq.w	79e6 <_vfprintf_r+0x130a>
    6f3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6f3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6f40:	910b      	str	r1, [sp, #44]	; 0x2c
    6f42:	f043 0310 	orr.w	r3, r3, #16
    6f46:	930a      	str	r3, [sp, #40]	; 0x28
    6f48:	462b      	mov	r3, r5
    6f4a:	e472      	b.n	6832 <_vfprintf_r+0x156>
    6f4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6f4e:	f012 0f20 	tst.w	r2, #32
    6f52:	f000 8482 	beq.w	785a <_vfprintf_r+0x117e>
    6f56:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6f58:	9a11      	ldr	r2, [sp, #68]	; 0x44
    6f5a:	6803      	ldr	r3, [r0, #0]
    6f5c:	4610      	mov	r0, r2
    6f5e:	ea4f 71e0 	mov.w	r1, r0, asr #31
    6f62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6f64:	e9c3 0100 	strd	r0, r1, [r3]
    6f68:	f102 0a04 	add.w	sl, r2, #4
    6f6c:	e41e      	b.n	67ac <_vfprintf_r+0xd0>
    6f6e:	9216      	str	r2, [sp, #88]	; 0x58
    6f70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6f72:	f012 0320 	ands.w	r3, r2, #32
    6f76:	f000 80ef 	beq.w	7158 <_vfprintf_r+0xa7c>
    6f7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6f7c:	1dda      	adds	r2, r3, #7
    6f7e:	2300      	movs	r3, #0
    6f80:	f022 0207 	bic.w	r2, r2, #7
    6f84:	f102 0c08 	add.w	ip, r2, #8
    6f88:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    6f8c:	e9d2 ab00 	ldrd	sl, fp, [r2]
    6f90:	ea5a 000b 	orrs.w	r0, sl, fp
    6f94:	bf0c      	ite	eq
    6f96:	2200      	moveq	r2, #0
    6f98:	2201      	movne	r2, #1
    6f9a:	e531      	b.n	6a00 <_vfprintf_r+0x324>
    6f9c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6f9e:	2178      	movs	r1, #120	; 0x78
    6fa0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6fa4:	9116      	str	r1, [sp, #88]	; 0x58
    6fa6:	6803      	ldr	r3, [r0, #0]
    6fa8:	f64b 40fc 	movw	r0, #48380	; 0xbcfc
    6fac:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    6fb0:	2130      	movs	r1, #48	; 0x30
    6fb2:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    6fb6:	f04c 0c02 	orr.w	ip, ip, #2
    6fba:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6fbc:	1e1a      	subs	r2, r3, #0
    6fbe:	bf18      	it	ne
    6fc0:	2201      	movne	r2, #1
    6fc2:	f2c0 0000 	movt	r0, #0
    6fc6:	469a      	mov	sl, r3
    6fc8:	f04f 0b00 	mov.w	fp, #0
    6fcc:	3104      	adds	r1, #4
    6fce:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    6fd2:	9019      	str	r0, [sp, #100]	; 0x64
    6fd4:	2302      	movs	r3, #2
    6fd6:	910b      	str	r1, [sp, #44]	; 0x2c
    6fd8:	e512      	b.n	6a00 <_vfprintf_r+0x324>
    6fda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6fdc:	9216      	str	r2, [sp, #88]	; 0x58
    6fde:	f04f 0200 	mov.w	r2, #0
    6fe2:	1d18      	adds	r0, r3, #4
    6fe4:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    6fe8:	681b      	ldr	r3, [r3, #0]
    6fea:	900b      	str	r0, [sp, #44]	; 0x2c
    6fec:	9313      	str	r3, [sp, #76]	; 0x4c
    6fee:	2b00      	cmp	r3, #0
    6ff0:	f000 86c6 	beq.w	7d80 <_vfprintf_r+0x16a4>
    6ff4:	2f00      	cmp	r7, #0
    6ff6:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6ff8:	f2c0 868f 	blt.w	7d1a <_vfprintf_r+0x163e>
    6ffc:	2100      	movs	r1, #0
    6ffe:	463a      	mov	r2, r7
    7000:	f002 fdc4 	bl	9b8c <memchr>
    7004:	4603      	mov	r3, r0
    7006:	2800      	cmp	r0, #0
    7008:	f000 86f5 	beq.w	7df6 <_vfprintf_r+0x171a>
    700c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    700e:	1a1b      	subs	r3, r3, r0
    7010:	9310      	str	r3, [sp, #64]	; 0x40
    7012:	42bb      	cmp	r3, r7
    7014:	f340 85be 	ble.w	7b94 <_vfprintf_r+0x14b8>
    7018:	9710      	str	r7, [sp, #64]	; 0x40
    701a:	2100      	movs	r1, #0
    701c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    7020:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7024:	970c      	str	r7, [sp, #48]	; 0x30
    7026:	9117      	str	r1, [sp, #92]	; 0x5c
    7028:	e527      	b.n	6a7a <_vfprintf_r+0x39e>
    702a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    702e:	9216      	str	r2, [sp, #88]	; 0x58
    7030:	f01c 0f20 	tst.w	ip, #32
    7034:	d023      	beq.n	707e <_vfprintf_r+0x9a2>
    7036:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7038:	2301      	movs	r3, #1
    703a:	1dc2      	adds	r2, r0, #7
    703c:	f022 0207 	bic.w	r2, r2, #7
    7040:	f102 0108 	add.w	r1, r2, #8
    7044:	910b      	str	r1, [sp, #44]	; 0x2c
    7046:	e9d2 ab00 	ldrd	sl, fp, [r2]
    704a:	ea5a 020b 	orrs.w	r2, sl, fp
    704e:	bf0c      	ite	eq
    7050:	2200      	moveq	r2, #0
    7052:	2201      	movne	r2, #1
    7054:	e4d4      	b.n	6a00 <_vfprintf_r+0x324>
    7056:	990a      	ldr	r1, [sp, #40]	; 0x28
    7058:	462b      	mov	r3, r5
    705a:	f041 0120 	orr.w	r1, r1, #32
    705e:	910a      	str	r1, [sp, #40]	; 0x28
    7060:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7062:	782a      	ldrb	r2, [r5, #0]
    7064:	910b      	str	r1, [sp, #44]	; 0x2c
    7066:	f7ff bbe4 	b.w	6832 <_vfprintf_r+0x156>
    706a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    706c:	9216      	str	r2, [sp, #88]	; 0x58
    706e:	f043 0310 	orr.w	r3, r3, #16
    7072:	930a      	str	r3, [sp, #40]	; 0x28
    7074:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7078:	f01c 0f20 	tst.w	ip, #32
    707c:	d1db      	bne.n	7036 <_vfprintf_r+0x95a>
    707e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7080:	f013 0f10 	tst.w	r3, #16
    7084:	f000 83d5 	beq.w	7832 <_vfprintf_r+0x1156>
    7088:	980b      	ldr	r0, [sp, #44]	; 0x2c
    708a:	2301      	movs	r3, #1
    708c:	1d02      	adds	r2, r0, #4
    708e:	920b      	str	r2, [sp, #44]	; 0x2c
    7090:	6801      	ldr	r1, [r0, #0]
    7092:	1e0a      	subs	r2, r1, #0
    7094:	bf18      	it	ne
    7096:	2201      	movne	r2, #1
    7098:	468a      	mov	sl, r1
    709a:	f04f 0b00 	mov.w	fp, #0
    709e:	e4af      	b.n	6a00 <_vfprintf_r+0x324>
    70a0:	980a      	ldr	r0, [sp, #40]	; 0x28
    70a2:	9216      	str	r2, [sp, #88]	; 0x58
    70a4:	f64b 42d8 	movw	r2, #48344	; 0xbcd8
    70a8:	f010 0f20 	tst.w	r0, #32
    70ac:	f2c0 0200 	movt	r2, #0
    70b0:	9219      	str	r2, [sp, #100]	; 0x64
    70b2:	f47f ac92 	bne.w	69da <_vfprintf_r+0x2fe>
    70b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    70b8:	f013 0f10 	tst.w	r3, #16
    70bc:	f040 831a 	bne.w	76f4 <_vfprintf_r+0x1018>
    70c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    70c2:	f012 0f40 	tst.w	r2, #64	; 0x40
    70c6:	f000 8315 	beq.w	76f4 <_vfprintf_r+0x1018>
    70ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    70cc:	f103 0c04 	add.w	ip, r3, #4
    70d0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    70d4:	f8b3 a000 	ldrh.w	sl, [r3]
    70d8:	46d2      	mov	sl, sl
    70da:	f04f 0b00 	mov.w	fp, #0
    70de:	e485      	b.n	69ec <_vfprintf_r+0x310>
    70e0:	9216      	str	r2, [sp, #88]	; 0x58
    70e2:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    70e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    70e8:	f04f 0c01 	mov.w	ip, #1
    70ec:	f04f 0000 	mov.w	r0, #0
    70f0:	3104      	adds	r1, #4
    70f2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    70f6:	6813      	ldr	r3, [r2, #0]
    70f8:	3204      	adds	r2, #4
    70fa:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    70fe:	920b      	str	r2, [sp, #44]	; 0x2c
    7100:	9113      	str	r1, [sp, #76]	; 0x4c
    7102:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    7106:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    710a:	e62f      	b.n	6d6c <_vfprintf_r+0x690>
    710c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7110:	9216      	str	r2, [sp, #88]	; 0x58
    7112:	f01c 0f20 	tst.w	ip, #32
    7116:	f47f aea3 	bne.w	6e60 <_vfprintf_r+0x784>
    711a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    711c:	f012 0f10 	tst.w	r2, #16
    7120:	f040 82f1 	bne.w	7706 <_vfprintf_r+0x102a>
    7124:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7126:	f012 0f40 	tst.w	r2, #64	; 0x40
    712a:	f000 82ec 	beq.w	7706 <_vfprintf_r+0x102a>
    712e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7130:	f103 0c04 	add.w	ip, r3, #4
    7134:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    7138:	f9b3 a000 	ldrsh.w	sl, [r3]
    713c:	46d2      	mov	sl, sl
    713e:	ea4f 7bea 	mov.w	fp, sl, asr #31
    7142:	e696      	b.n	6e72 <_vfprintf_r+0x796>
    7144:	990a      	ldr	r1, [sp, #40]	; 0x28
    7146:	9216      	str	r2, [sp, #88]	; 0x58
    7148:	f041 0110 	orr.w	r1, r1, #16
    714c:	910a      	str	r1, [sp, #40]	; 0x28
    714e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7150:	f012 0320 	ands.w	r3, r2, #32
    7154:	f47f af11 	bne.w	6f7a <_vfprintf_r+0x89e>
    7158:	990a      	ldr	r1, [sp, #40]	; 0x28
    715a:	f011 0210 	ands.w	r2, r1, #16
    715e:	f000 8354 	beq.w	780a <_vfprintf_r+0x112e>
    7162:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7164:	f102 0c04 	add.w	ip, r2, #4
    7168:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    716c:	6811      	ldr	r1, [r2, #0]
    716e:	1e0a      	subs	r2, r1, #0
    7170:	bf18      	it	ne
    7172:	2201      	movne	r2, #1
    7174:	468a      	mov	sl, r1
    7176:	f04f 0b00 	mov.w	fp, #0
    717a:	e441      	b.n	6a00 <_vfprintf_r+0x324>
    717c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    717e:	2a65      	cmp	r2, #101	; 0x65
    7180:	f340 8128 	ble.w	73d4 <_vfprintf_r+0xcf8>
    7184:	9812      	ldr	r0, [sp, #72]	; 0x48
    7186:	2200      	movs	r2, #0
    7188:	2300      	movs	r3, #0
    718a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    718c:	f004 f804 	bl	b198 <__aeabi_dcmpeq>
    7190:	2800      	cmp	r0, #0
    7192:	f000 81be 	beq.w	7512 <_vfprintf_r+0xe36>
    7196:	2301      	movs	r3, #1
    7198:	6063      	str	r3, [r4, #4]
    719a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    719e:	f64b 5318 	movw	r3, #48408	; 0xbd18
    71a2:	f2c0 0300 	movt	r3, #0
    71a6:	6023      	str	r3, [r4, #0]
    71a8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    71ac:	3201      	adds	r2, #1
    71ae:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    71b2:	3301      	adds	r3, #1
    71b4:	2a07      	cmp	r2, #7
    71b6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    71ba:	bfd8      	it	le
    71bc:	f104 0308 	addle.w	r3, r4, #8
    71c0:	f300 839b 	bgt.w	78fa <_vfprintf_r+0x121e>
    71c4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    71c8:	981a      	ldr	r0, [sp, #104]	; 0x68
    71ca:	4282      	cmp	r2, r0
    71cc:	db04      	blt.n	71d8 <_vfprintf_r+0xafc>
    71ce:	990a      	ldr	r1, [sp, #40]	; 0x28
    71d0:	f011 0f01 	tst.w	r1, #1
    71d4:	f43f ad49 	beq.w	6c6a <_vfprintf_r+0x58e>
    71d8:	2201      	movs	r2, #1
    71da:	605a      	str	r2, [r3, #4]
    71dc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    71e0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    71e4:	3201      	adds	r2, #1
    71e6:	981d      	ldr	r0, [sp, #116]	; 0x74
    71e8:	3101      	adds	r1, #1
    71ea:	2a07      	cmp	r2, #7
    71ec:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    71f0:	6018      	str	r0, [r3, #0]
    71f2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    71f6:	f300 855f 	bgt.w	7cb8 <_vfprintf_r+0x15dc>
    71fa:	3308      	adds	r3, #8
    71fc:	991a      	ldr	r1, [sp, #104]	; 0x68
    71fe:	1e4f      	subs	r7, r1, #1
    7200:	2f00      	cmp	r7, #0
    7202:	f77f ad32 	ble.w	6c6a <_vfprintf_r+0x58e>
    7206:	2f10      	cmp	r7, #16
    7208:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 7740 <_vfprintf_r+0x1064>
    720c:	f340 82ea 	ble.w	77e4 <_vfprintf_r+0x1108>
    7210:	4642      	mov	r2, r8
    7212:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    7216:	46a8      	mov	r8, r5
    7218:	2410      	movs	r4, #16
    721a:	f10a 0a0c 	add.w	sl, sl, #12
    721e:	4615      	mov	r5, r2
    7220:	e003      	b.n	722a <_vfprintf_r+0xb4e>
    7222:	3f10      	subs	r7, #16
    7224:	2f10      	cmp	r7, #16
    7226:	f340 82da 	ble.w	77de <_vfprintf_r+0x1102>
    722a:	605c      	str	r4, [r3, #4]
    722c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7230:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7234:	3201      	adds	r2, #1
    7236:	601d      	str	r5, [r3, #0]
    7238:	3110      	adds	r1, #16
    723a:	2a07      	cmp	r2, #7
    723c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7240:	f103 0308 	add.w	r3, r3, #8
    7244:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7248:	ddeb      	ble.n	7222 <_vfprintf_r+0xb46>
    724a:	4648      	mov	r0, r9
    724c:	4631      	mov	r1, r6
    724e:	4652      	mov	r2, sl
    7250:	f7ff fa36 	bl	66c0 <__sprint_r>
    7254:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7258:	3304      	adds	r3, #4
    725a:	2800      	cmp	r0, #0
    725c:	d0e1      	beq.n	7222 <_vfprintf_r+0xb46>
    725e:	f7ff bb5d 	b.w	691c <_vfprintf_r+0x240>
    7262:	b97b      	cbnz	r3, 7284 <_vfprintf_r+0xba8>
    7264:	990a      	ldr	r1, [sp, #40]	; 0x28
    7266:	f011 0f01 	tst.w	r1, #1
    726a:	d00b      	beq.n	7284 <_vfprintf_r+0xba8>
    726c:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    7270:	2330      	movs	r3, #48	; 0x30
    7272:	3204      	adds	r2, #4
    7274:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    7278:	3227      	adds	r2, #39	; 0x27
    727a:	2301      	movs	r3, #1
    727c:	9213      	str	r2, [sp, #76]	; 0x4c
    727e:	9310      	str	r3, [sp, #64]	; 0x40
    7280:	f7ff bbf3 	b.w	6a6a <_vfprintf_r+0x38e>
    7284:	9818      	ldr	r0, [sp, #96]	; 0x60
    7286:	2100      	movs	r1, #0
    7288:	9110      	str	r1, [sp, #64]	; 0x40
    728a:	9013      	str	r0, [sp, #76]	; 0x4c
    728c:	f7ff bbed 	b.w	6a6a <_vfprintf_r+0x38e>
    7290:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7292:	990c      	ldr	r1, [sp, #48]	; 0x30
    7294:	1a47      	subs	r7, r0, r1
    7296:	2f00      	cmp	r7, #0
    7298:	f77f ac84 	ble.w	6ba4 <_vfprintf_r+0x4c8>
    729c:	2f10      	cmp	r7, #16
    729e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 7740 <_vfprintf_r+0x1064>
    72a2:	dd2e      	ble.n	7302 <_vfprintf_r+0xc26>
    72a4:	4643      	mov	r3, r8
    72a6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    72aa:	46a8      	mov	r8, r5
    72ac:	f04f 0a10 	mov.w	sl, #16
    72b0:	f10b 0b0c 	add.w	fp, fp, #12
    72b4:	461d      	mov	r5, r3
    72b6:	e002      	b.n	72be <_vfprintf_r+0xbe2>
    72b8:	3f10      	subs	r7, #16
    72ba:	2f10      	cmp	r7, #16
    72bc:	dd1e      	ble.n	72fc <_vfprintf_r+0xc20>
    72be:	f8c4 a004 	str.w	sl, [r4, #4]
    72c2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    72c6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    72ca:	3301      	adds	r3, #1
    72cc:	6025      	str	r5, [r4, #0]
    72ce:	3210      	adds	r2, #16
    72d0:	2b07      	cmp	r3, #7
    72d2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    72d6:	f104 0408 	add.w	r4, r4, #8
    72da:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    72de:	ddeb      	ble.n	72b8 <_vfprintf_r+0xbdc>
    72e0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    72e4:	4648      	mov	r0, r9
    72e6:	4631      	mov	r1, r6
    72e8:	465a      	mov	r2, fp
    72ea:	3404      	adds	r4, #4
    72ec:	f7ff f9e8 	bl	66c0 <__sprint_r>
    72f0:	2800      	cmp	r0, #0
    72f2:	f47f ab13 	bne.w	691c <_vfprintf_r+0x240>
    72f6:	3f10      	subs	r7, #16
    72f8:	2f10      	cmp	r7, #16
    72fa:	dce0      	bgt.n	72be <_vfprintf_r+0xbe2>
    72fc:	462b      	mov	r3, r5
    72fe:	4645      	mov	r5, r8
    7300:	4698      	mov	r8, r3
    7302:	6067      	str	r7, [r4, #4]
    7304:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7308:	f8c4 8000 	str.w	r8, [r4]
    730c:	1c5a      	adds	r2, r3, #1
    730e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    7312:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7316:	19db      	adds	r3, r3, r7
    7318:	2a07      	cmp	r2, #7
    731a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    731e:	f300 823a 	bgt.w	7796 <_vfprintf_r+0x10ba>
    7322:	3408      	adds	r4, #8
    7324:	e43e      	b.n	6ba4 <_vfprintf_r+0x4c8>
    7326:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7328:	6063      	str	r3, [r4, #4]
    732a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    732e:	6021      	str	r1, [r4, #0]
    7330:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7334:	3201      	adds	r2, #1
    7336:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    733a:	18cb      	adds	r3, r1, r3
    733c:	2a07      	cmp	r2, #7
    733e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    7342:	f300 8549 	bgt.w	7dd8 <_vfprintf_r+0x16fc>
    7346:	3408      	adds	r4, #8
    7348:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    734a:	2301      	movs	r3, #1
    734c:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    7350:	6063      	str	r3, [r4, #4]
    7352:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7356:	6022      	str	r2, [r4, #0]
    7358:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    735c:	3301      	adds	r3, #1
    735e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7362:	3201      	adds	r2, #1
    7364:	2b07      	cmp	r3, #7
    7366:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    736a:	bfd8      	it	le
    736c:	f104 0308 	addle.w	r3, r4, #8
    7370:	f300 8523 	bgt.w	7dba <_vfprintf_r+0x16de>
    7374:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7376:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    737a:	19c7      	adds	r7, r0, r7
    737c:	981a      	ldr	r0, [sp, #104]	; 0x68
    737e:	601f      	str	r7, [r3, #0]
    7380:	1a81      	subs	r1, r0, r2
    7382:	6059      	str	r1, [r3, #4]
    7384:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7388:	1a8a      	subs	r2, r1, r2
    738a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    738e:	1812      	adds	r2, r2, r0
    7390:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7394:	3101      	adds	r1, #1
    7396:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    739a:	2907      	cmp	r1, #7
    739c:	f340 8232 	ble.w	7804 <_vfprintf_r+0x1128>
    73a0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    73a4:	4648      	mov	r0, r9
    73a6:	4631      	mov	r1, r6
    73a8:	320c      	adds	r2, #12
    73aa:	f7ff f989 	bl	66c0 <__sprint_r>
    73ae:	2800      	cmp	r0, #0
    73b0:	f47f aab4 	bne.w	691c <_vfprintf_r+0x240>
    73b4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    73b8:	3304      	adds	r3, #4
    73ba:	e456      	b.n	6c6a <_vfprintf_r+0x58e>
    73bc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    73c0:	4648      	mov	r0, r9
    73c2:	4631      	mov	r1, r6
    73c4:	320c      	adds	r2, #12
    73c6:	f7ff f97b 	bl	66c0 <__sprint_r>
    73ca:	2800      	cmp	r0, #0
    73cc:	f43f acb4 	beq.w	6d38 <_vfprintf_r+0x65c>
    73d0:	f7ff baa4 	b.w	691c <_vfprintf_r+0x240>
    73d4:	991a      	ldr	r1, [sp, #104]	; 0x68
    73d6:	2901      	cmp	r1, #1
    73d8:	dd4c      	ble.n	7474 <_vfprintf_r+0xd98>
    73da:	2301      	movs	r3, #1
    73dc:	6063      	str	r3, [r4, #4]
    73de:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    73e2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    73e6:	3301      	adds	r3, #1
    73e8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    73ea:	3201      	adds	r2, #1
    73ec:	2b07      	cmp	r3, #7
    73ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    73f2:	6020      	str	r0, [r4, #0]
    73f4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    73f8:	f300 81b2 	bgt.w	7760 <_vfprintf_r+0x1084>
    73fc:	3408      	adds	r4, #8
    73fe:	2301      	movs	r3, #1
    7400:	6063      	str	r3, [r4, #4]
    7402:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7406:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    740a:	3301      	adds	r3, #1
    740c:	991d      	ldr	r1, [sp, #116]	; 0x74
    740e:	3201      	adds	r2, #1
    7410:	2b07      	cmp	r3, #7
    7412:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7416:	6021      	str	r1, [r4, #0]
    7418:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    741c:	f300 8192 	bgt.w	7744 <_vfprintf_r+0x1068>
    7420:	3408      	adds	r4, #8
    7422:	9812      	ldr	r0, [sp, #72]	; 0x48
    7424:	2200      	movs	r2, #0
    7426:	2300      	movs	r3, #0
    7428:	991b      	ldr	r1, [sp, #108]	; 0x6c
    742a:	f003 feb5 	bl	b198 <__aeabi_dcmpeq>
    742e:	2800      	cmp	r0, #0
    7430:	f040 811d 	bne.w	766e <_vfprintf_r+0xf92>
    7434:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    7436:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7438:	1e5a      	subs	r2, r3, #1
    743a:	6062      	str	r2, [r4, #4]
    743c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7440:	1c41      	adds	r1, r0, #1
    7442:	6021      	str	r1, [r4, #0]
    7444:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7448:	3301      	adds	r3, #1
    744a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    744e:	188a      	adds	r2, r1, r2
    7450:	2b07      	cmp	r3, #7
    7452:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7456:	dc21      	bgt.n	749c <_vfprintf_r+0xdc0>
    7458:	3408      	adds	r4, #8
    745a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    745c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    7460:	981c      	ldr	r0, [sp, #112]	; 0x70
    7462:	6022      	str	r2, [r4, #0]
    7464:	6063      	str	r3, [r4, #4]
    7466:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    746a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    746e:	3301      	adds	r3, #1
    7470:	f7ff bbf0 	b.w	6c54 <_vfprintf_r+0x578>
    7474:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7476:	f012 0f01 	tst.w	r2, #1
    747a:	d1ae      	bne.n	73da <_vfprintf_r+0xcfe>
    747c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    747e:	2301      	movs	r3, #1
    7480:	6063      	str	r3, [r4, #4]
    7482:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7486:	6022      	str	r2, [r4, #0]
    7488:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    748c:	3301      	adds	r3, #1
    748e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7492:	3201      	adds	r2, #1
    7494:	2b07      	cmp	r3, #7
    7496:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    749a:	dddd      	ble.n	7458 <_vfprintf_r+0xd7c>
    749c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    74a0:	4648      	mov	r0, r9
    74a2:	4631      	mov	r1, r6
    74a4:	320c      	adds	r2, #12
    74a6:	f7ff f90b 	bl	66c0 <__sprint_r>
    74aa:	2800      	cmp	r0, #0
    74ac:	f47f aa36 	bne.w	691c <_vfprintf_r+0x240>
    74b0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    74b4:	3404      	adds	r4, #4
    74b6:	e7d0      	b.n	745a <_vfprintf_r+0xd7e>
    74b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    74bc:	4648      	mov	r0, r9
    74be:	4631      	mov	r1, r6
    74c0:	320c      	adds	r2, #12
    74c2:	f7ff f8fd 	bl	66c0 <__sprint_r>
    74c6:	2800      	cmp	r0, #0
    74c8:	f47f aa28 	bne.w	691c <_vfprintf_r+0x240>
    74cc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    74d0:	3404      	adds	r4, #4
    74d2:	f7ff bbb0 	b.w	6c36 <_vfprintf_r+0x55a>
    74d6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    74da:	4648      	mov	r0, r9
    74dc:	4631      	mov	r1, r6
    74de:	320c      	adds	r2, #12
    74e0:	f7ff f8ee 	bl	66c0 <__sprint_r>
    74e4:	2800      	cmp	r0, #0
    74e6:	f47f aa19 	bne.w	691c <_vfprintf_r+0x240>
    74ea:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    74ee:	3404      	adds	r4, #4
    74f0:	f7ff bb3c 	b.w	6b6c <_vfprintf_r+0x490>
    74f4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    74f8:	4648      	mov	r0, r9
    74fa:	4631      	mov	r1, r6
    74fc:	320c      	adds	r2, #12
    74fe:	f7ff f8df 	bl	66c0 <__sprint_r>
    7502:	2800      	cmp	r0, #0
    7504:	f47f aa0a 	bne.w	691c <_vfprintf_r+0x240>
    7508:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    750c:	3404      	adds	r4, #4
    750e:	f7ff bb43 	b.w	6b98 <_vfprintf_r+0x4bc>
    7512:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    7516:	2b00      	cmp	r3, #0
    7518:	f340 81fd 	ble.w	7916 <_vfprintf_r+0x123a>
    751c:	991a      	ldr	r1, [sp, #104]	; 0x68
    751e:	428b      	cmp	r3, r1
    7520:	f6ff af01 	blt.w	7326 <_vfprintf_r+0xc4a>
    7524:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7526:	6061      	str	r1, [r4, #4]
    7528:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    752c:	6022      	str	r2, [r4, #0]
    752e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7532:	3301      	adds	r3, #1
    7534:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7538:	1852      	adds	r2, r2, r1
    753a:	2b07      	cmp	r3, #7
    753c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7540:	bfd8      	it	le
    7542:	f104 0308 	addle.w	r3, r4, #8
    7546:	f300 8429 	bgt.w	7d9c <_vfprintf_r+0x16c0>
    754a:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    754e:	981a      	ldr	r0, [sp, #104]	; 0x68
    7550:	1a24      	subs	r4, r4, r0
    7552:	2c00      	cmp	r4, #0
    7554:	f340 81b3 	ble.w	78be <_vfprintf_r+0x11e2>
    7558:	2c10      	cmp	r4, #16
    755a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 7740 <_vfprintf_r+0x1064>
    755e:	f340 819d 	ble.w	789c <_vfprintf_r+0x11c0>
    7562:	4642      	mov	r2, r8
    7564:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    7568:	46a8      	mov	r8, r5
    756a:	2710      	movs	r7, #16
    756c:	f10a 0a0c 	add.w	sl, sl, #12
    7570:	4615      	mov	r5, r2
    7572:	e003      	b.n	757c <_vfprintf_r+0xea0>
    7574:	3c10      	subs	r4, #16
    7576:	2c10      	cmp	r4, #16
    7578:	f340 818d 	ble.w	7896 <_vfprintf_r+0x11ba>
    757c:	605f      	str	r7, [r3, #4]
    757e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7582:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7586:	3201      	adds	r2, #1
    7588:	601d      	str	r5, [r3, #0]
    758a:	3110      	adds	r1, #16
    758c:	2a07      	cmp	r2, #7
    758e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7592:	f103 0308 	add.w	r3, r3, #8
    7596:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    759a:	ddeb      	ble.n	7574 <_vfprintf_r+0xe98>
    759c:	4648      	mov	r0, r9
    759e:	4631      	mov	r1, r6
    75a0:	4652      	mov	r2, sl
    75a2:	f7ff f88d 	bl	66c0 <__sprint_r>
    75a6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    75aa:	3304      	adds	r3, #4
    75ac:	2800      	cmp	r0, #0
    75ae:	d0e1      	beq.n	7574 <_vfprintf_r+0xe98>
    75b0:	f7ff b9b4 	b.w	691c <_vfprintf_r+0x240>
    75b4:	9a18      	ldr	r2, [sp, #96]	; 0x60
    75b6:	9819      	ldr	r0, [sp, #100]	; 0x64
    75b8:	4613      	mov	r3, r2
    75ba:	9213      	str	r2, [sp, #76]	; 0x4c
    75bc:	f00a 020f 	and.w	r2, sl, #15
    75c0:	ea4f 111a 	mov.w	r1, sl, lsr #4
    75c4:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    75c8:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    75cc:	5c82      	ldrb	r2, [r0, r2]
    75ce:	468a      	mov	sl, r1
    75d0:	46e3      	mov	fp, ip
    75d2:	ea5a 0c0b 	orrs.w	ip, sl, fp
    75d6:	f803 2d01 	strb.w	r2, [r3, #-1]!
    75da:	d1ef      	bne.n	75bc <_vfprintf_r+0xee0>
    75dc:	9818      	ldr	r0, [sp, #96]	; 0x60
    75de:	9313      	str	r3, [sp, #76]	; 0x4c
    75e0:	1ac0      	subs	r0, r0, r3
    75e2:	9010      	str	r0, [sp, #64]	; 0x40
    75e4:	f7ff ba41 	b.w	6a6a <_vfprintf_r+0x38e>
    75e8:	2209      	movs	r2, #9
    75ea:	2300      	movs	r3, #0
    75ec:	4552      	cmp	r2, sl
    75ee:	eb73 000b 	sbcs.w	r0, r3, fp
    75f2:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    75f6:	d21f      	bcs.n	7638 <_vfprintf_r+0xf5c>
    75f8:	4623      	mov	r3, r4
    75fa:	4644      	mov	r4, r8
    75fc:	46b8      	mov	r8, r7
    75fe:	461f      	mov	r7, r3
    7600:	4650      	mov	r0, sl
    7602:	4659      	mov	r1, fp
    7604:	220a      	movs	r2, #10
    7606:	2300      	movs	r3, #0
    7608:	f003 fe20 	bl	b24c <__aeabi_uldivmod>
    760c:	2300      	movs	r3, #0
    760e:	4650      	mov	r0, sl
    7610:	4659      	mov	r1, fp
    7612:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    7616:	220a      	movs	r2, #10
    7618:	f804 cd01 	strb.w	ip, [r4, #-1]!
    761c:	f003 fe16 	bl	b24c <__aeabi_uldivmod>
    7620:	2209      	movs	r2, #9
    7622:	2300      	movs	r3, #0
    7624:	4682      	mov	sl, r0
    7626:	468b      	mov	fp, r1
    7628:	4552      	cmp	r2, sl
    762a:	eb73 030b 	sbcs.w	r3, r3, fp
    762e:	d3e7      	bcc.n	7600 <_vfprintf_r+0xf24>
    7630:	463b      	mov	r3, r7
    7632:	4647      	mov	r7, r8
    7634:	46a0      	mov	r8, r4
    7636:	461c      	mov	r4, r3
    7638:	f108 30ff 	add.w	r0, r8, #4294967295
    763c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    7640:	9013      	str	r0, [sp, #76]	; 0x4c
    7642:	f808 ac01 	strb.w	sl, [r8, #-1]
    7646:	9918      	ldr	r1, [sp, #96]	; 0x60
    7648:	1a09      	subs	r1, r1, r0
    764a:	9110      	str	r1, [sp, #64]	; 0x40
    764c:	f7ff ba0d 	b.w	6a6a <_vfprintf_r+0x38e>
    7650:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7654:	4648      	mov	r0, r9
    7656:	4631      	mov	r1, r6
    7658:	320c      	adds	r2, #12
    765a:	f7ff f831 	bl	66c0 <__sprint_r>
    765e:	2800      	cmp	r0, #0
    7660:	f47f a95c 	bne.w	691c <_vfprintf_r+0x240>
    7664:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7668:	3404      	adds	r4, #4
    766a:	f7ff ba68 	b.w	6b3e <_vfprintf_r+0x462>
    766e:	991a      	ldr	r1, [sp, #104]	; 0x68
    7670:	1e4f      	subs	r7, r1, #1
    7672:	2f00      	cmp	r7, #0
    7674:	f77f aef1 	ble.w	745a <_vfprintf_r+0xd7e>
    7678:	2f10      	cmp	r7, #16
    767a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 7740 <_vfprintf_r+0x1064>
    767e:	dd4e      	ble.n	771e <_vfprintf_r+0x1042>
    7680:	4643      	mov	r3, r8
    7682:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    7686:	46a8      	mov	r8, r5
    7688:	f04f 0a10 	mov.w	sl, #16
    768c:	f10b 0b0c 	add.w	fp, fp, #12
    7690:	461d      	mov	r5, r3
    7692:	e002      	b.n	769a <_vfprintf_r+0xfbe>
    7694:	3f10      	subs	r7, #16
    7696:	2f10      	cmp	r7, #16
    7698:	dd3e      	ble.n	7718 <_vfprintf_r+0x103c>
    769a:	f8c4 a004 	str.w	sl, [r4, #4]
    769e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    76a2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    76a6:	3301      	adds	r3, #1
    76a8:	6025      	str	r5, [r4, #0]
    76aa:	3210      	adds	r2, #16
    76ac:	2b07      	cmp	r3, #7
    76ae:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    76b2:	f104 0408 	add.w	r4, r4, #8
    76b6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    76ba:	ddeb      	ble.n	7694 <_vfprintf_r+0xfb8>
    76bc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    76c0:	4648      	mov	r0, r9
    76c2:	4631      	mov	r1, r6
    76c4:	465a      	mov	r2, fp
    76c6:	3404      	adds	r4, #4
    76c8:	f7fe fffa 	bl	66c0 <__sprint_r>
    76cc:	2800      	cmp	r0, #0
    76ce:	d0e1      	beq.n	7694 <_vfprintf_r+0xfb8>
    76d0:	f7ff b924 	b.w	691c <_vfprintf_r+0x240>
    76d4:	9816      	ldr	r0, [sp, #88]	; 0x58
    76d6:	2130      	movs	r1, #48	; 0x30
    76d8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    76dc:	2201      	movs	r2, #1
    76de:	2302      	movs	r3, #2
    76e0:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    76e4:	f04c 0c02 	orr.w	ip, ip, #2
    76e8:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    76ec:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    76f0:	f7ff b986 	b.w	6a00 <_vfprintf_r+0x324>
    76f4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    76f6:	1d01      	adds	r1, r0, #4
    76f8:	6803      	ldr	r3, [r0, #0]
    76fa:	910b      	str	r1, [sp, #44]	; 0x2c
    76fc:	469a      	mov	sl, r3
    76fe:	f04f 0b00 	mov.w	fp, #0
    7702:	f7ff b973 	b.w	69ec <_vfprintf_r+0x310>
    7706:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7708:	1d01      	adds	r1, r0, #4
    770a:	6803      	ldr	r3, [r0, #0]
    770c:	910b      	str	r1, [sp, #44]	; 0x2c
    770e:	469a      	mov	sl, r3
    7710:	ea4f 7bea 	mov.w	fp, sl, asr #31
    7714:	f7ff bbad 	b.w	6e72 <_vfprintf_r+0x796>
    7718:	462b      	mov	r3, r5
    771a:	4645      	mov	r5, r8
    771c:	4698      	mov	r8, r3
    771e:	6067      	str	r7, [r4, #4]
    7720:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7724:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7728:	3301      	adds	r3, #1
    772a:	f8c4 8000 	str.w	r8, [r4]
    772e:	19d2      	adds	r2, r2, r7
    7730:	2b07      	cmp	r3, #7
    7732:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7736:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    773a:	f77f ae8d 	ble.w	7458 <_vfprintf_r+0xd7c>
    773e:	e6ad      	b.n	749c <_vfprintf_r+0xdc0>
    7740:	0000bd2c 	.word	0x0000bd2c
    7744:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7748:	4648      	mov	r0, r9
    774a:	4631      	mov	r1, r6
    774c:	320c      	adds	r2, #12
    774e:	f7fe ffb7 	bl	66c0 <__sprint_r>
    7752:	2800      	cmp	r0, #0
    7754:	f47f a8e2 	bne.w	691c <_vfprintf_r+0x240>
    7758:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    775c:	3404      	adds	r4, #4
    775e:	e660      	b.n	7422 <_vfprintf_r+0xd46>
    7760:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7764:	4648      	mov	r0, r9
    7766:	4631      	mov	r1, r6
    7768:	320c      	adds	r2, #12
    776a:	f7fe ffa9 	bl	66c0 <__sprint_r>
    776e:	2800      	cmp	r0, #0
    7770:	f47f a8d4 	bne.w	691c <_vfprintf_r+0x240>
    7774:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7778:	3404      	adds	r4, #4
    777a:	e640      	b.n	73fe <_vfprintf_r+0xd22>
    777c:	2830      	cmp	r0, #48	; 0x30
    777e:	f000 82ec 	beq.w	7d5a <_vfprintf_r+0x167e>
    7782:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7784:	2330      	movs	r3, #48	; 0x30
    7786:	f800 3d01 	strb.w	r3, [r0, #-1]!
    778a:	9918      	ldr	r1, [sp, #96]	; 0x60
    778c:	9013      	str	r0, [sp, #76]	; 0x4c
    778e:	1a09      	subs	r1, r1, r0
    7790:	9110      	str	r1, [sp, #64]	; 0x40
    7792:	f7ff b96a 	b.w	6a6a <_vfprintf_r+0x38e>
    7796:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    779a:	4648      	mov	r0, r9
    779c:	4631      	mov	r1, r6
    779e:	320c      	adds	r2, #12
    77a0:	f7fe ff8e 	bl	66c0 <__sprint_r>
    77a4:	2800      	cmp	r0, #0
    77a6:	f47f a8b9 	bne.w	691c <_vfprintf_r+0x240>
    77aa:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    77ae:	3404      	adds	r4, #4
    77b0:	f7ff b9f8 	b.w	6ba4 <_vfprintf_r+0x4c8>
    77b4:	f1da 0a00 	rsbs	sl, sl, #0
    77b8:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    77bc:	232d      	movs	r3, #45	; 0x2d
    77be:	ea5a 0c0b 	orrs.w	ip, sl, fp
    77c2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    77c6:	bf0c      	ite	eq
    77c8:	2200      	moveq	r2, #0
    77ca:	2201      	movne	r2, #1
    77cc:	2301      	movs	r3, #1
    77ce:	f7ff b91b 	b.w	6a08 <_vfprintf_r+0x32c>
    77d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    77d4:	462b      	mov	r3, r5
    77d6:	782a      	ldrb	r2, [r5, #0]
    77d8:	910b      	str	r1, [sp, #44]	; 0x2c
    77da:	f7ff b82a 	b.w	6832 <_vfprintf_r+0x156>
    77de:	462a      	mov	r2, r5
    77e0:	4645      	mov	r5, r8
    77e2:	4690      	mov	r8, r2
    77e4:	605f      	str	r7, [r3, #4]
    77e6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    77ea:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    77ee:	3201      	adds	r2, #1
    77f0:	f8c3 8000 	str.w	r8, [r3]
    77f4:	19c9      	adds	r1, r1, r7
    77f6:	2a07      	cmp	r2, #7
    77f8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    77fc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7800:	f73f adce 	bgt.w	73a0 <_vfprintf_r+0xcc4>
    7804:	3308      	adds	r3, #8
    7806:	f7ff ba30 	b.w	6c6a <_vfprintf_r+0x58e>
    780a:	980a      	ldr	r0, [sp, #40]	; 0x28
    780c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    7810:	f000 81ed 	beq.w	7bee <_vfprintf_r+0x1512>
    7814:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7816:	4613      	mov	r3, r2
    7818:	1d0a      	adds	r2, r1, #4
    781a:	920b      	str	r2, [sp, #44]	; 0x2c
    781c:	f8b1 a000 	ldrh.w	sl, [r1]
    7820:	f1ba 0200 	subs.w	r2, sl, #0
    7824:	bf18      	it	ne
    7826:	2201      	movne	r2, #1
    7828:	46d2      	mov	sl, sl
    782a:	f04f 0b00 	mov.w	fp, #0
    782e:	f7ff b8e7 	b.w	6a00 <_vfprintf_r+0x324>
    7832:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7834:	f013 0f40 	tst.w	r3, #64	; 0x40
    7838:	f000 81cc 	beq.w	7bd4 <_vfprintf_r+0x14f8>
    783c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    783e:	2301      	movs	r3, #1
    7840:	1d01      	adds	r1, r0, #4
    7842:	910b      	str	r1, [sp, #44]	; 0x2c
    7844:	f8b0 a000 	ldrh.w	sl, [r0]
    7848:	f1ba 0200 	subs.w	r2, sl, #0
    784c:	bf18      	it	ne
    784e:	2201      	movne	r2, #1
    7850:	46d2      	mov	sl, sl
    7852:	f04f 0b00 	mov.w	fp, #0
    7856:	f7ff b8d3 	b.w	6a00 <_vfprintf_r+0x324>
    785a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    785c:	f013 0f10 	tst.w	r3, #16
    7860:	f000 81a4 	beq.w	7bac <_vfprintf_r+0x14d0>
    7864:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7866:	9911      	ldr	r1, [sp, #68]	; 0x44
    7868:	f100 0a04 	add.w	sl, r0, #4
    786c:	6803      	ldr	r3, [r0, #0]
    786e:	6019      	str	r1, [r3, #0]
    7870:	f7fe bf9c 	b.w	67ac <_vfprintf_r+0xd0>
    7874:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7876:	1dc3      	adds	r3, r0, #7
    7878:	f023 0307 	bic.w	r3, r3, #7
    787c:	f103 0108 	add.w	r1, r3, #8
    7880:	910b      	str	r1, [sp, #44]	; 0x2c
    7882:	f8d3 8004 	ldr.w	r8, [r3, #4]
    7886:	f8d3 a000 	ldr.w	sl, [r3]
    788a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    788e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    7892:	f7ff bb11 	b.w	6eb8 <_vfprintf_r+0x7dc>
    7896:	462a      	mov	r2, r5
    7898:	4645      	mov	r5, r8
    789a:	4690      	mov	r8, r2
    789c:	605c      	str	r4, [r3, #4]
    789e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    78a2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    78a6:	3201      	adds	r2, #1
    78a8:	f8c3 8000 	str.w	r8, [r3]
    78ac:	1909      	adds	r1, r1, r4
    78ae:	2a07      	cmp	r2, #7
    78b0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    78b4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    78b8:	f300 82ea 	bgt.w	7e90 <_vfprintf_r+0x17b4>
    78bc:	3308      	adds	r3, #8
    78be:	990a      	ldr	r1, [sp, #40]	; 0x28
    78c0:	f011 0f01 	tst.w	r1, #1
    78c4:	f43f a9d1 	beq.w	6c6a <_vfprintf_r+0x58e>
    78c8:	2201      	movs	r2, #1
    78ca:	605a      	str	r2, [r3, #4]
    78cc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    78d0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    78d4:	3201      	adds	r2, #1
    78d6:	981d      	ldr	r0, [sp, #116]	; 0x74
    78d8:	3101      	adds	r1, #1
    78da:	2a07      	cmp	r2, #7
    78dc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    78e0:	6018      	str	r0, [r3, #0]
    78e2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    78e6:	f73f ad5b 	bgt.w	73a0 <_vfprintf_r+0xcc4>
    78ea:	3308      	adds	r3, #8
    78ec:	f7ff b9bd 	b.w	6c6a <_vfprintf_r+0x58e>
    78f0:	232d      	movs	r3, #45	; 0x2d
    78f2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    78f6:	f7ff baf2 	b.w	6ede <_vfprintf_r+0x802>
    78fa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    78fe:	4648      	mov	r0, r9
    7900:	4631      	mov	r1, r6
    7902:	320c      	adds	r2, #12
    7904:	f7fe fedc 	bl	66c0 <__sprint_r>
    7908:	2800      	cmp	r0, #0
    790a:	f47f a807 	bne.w	691c <_vfprintf_r+0x240>
    790e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7912:	3304      	adds	r3, #4
    7914:	e456      	b.n	71c4 <_vfprintf_r+0xae8>
    7916:	2301      	movs	r3, #1
    7918:	6063      	str	r3, [r4, #4]
    791a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    791e:	f64b 5318 	movw	r3, #48408	; 0xbd18
    7922:	f2c0 0300 	movt	r3, #0
    7926:	6023      	str	r3, [r4, #0]
    7928:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    792c:	3201      	adds	r2, #1
    792e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7932:	3301      	adds	r3, #1
    7934:	2a07      	cmp	r2, #7
    7936:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    793a:	bfd8      	it	le
    793c:	f104 0308 	addle.w	r3, r4, #8
    7940:	f300 8187 	bgt.w	7c52 <_vfprintf_r+0x1576>
    7944:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    7948:	b93a      	cbnz	r2, 795a <_vfprintf_r+0x127e>
    794a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    794c:	b92a      	cbnz	r2, 795a <_vfprintf_r+0x127e>
    794e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7952:	f01c 0f01 	tst.w	ip, #1
    7956:	f43f a988 	beq.w	6c6a <_vfprintf_r+0x58e>
    795a:	2201      	movs	r2, #1
    795c:	605a      	str	r2, [r3, #4]
    795e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7962:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7966:	3201      	adds	r2, #1
    7968:	981d      	ldr	r0, [sp, #116]	; 0x74
    796a:	3101      	adds	r1, #1
    796c:	2a07      	cmp	r2, #7
    796e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7972:	6018      	str	r0, [r3, #0]
    7974:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7978:	f300 8179 	bgt.w	7c6e <_vfprintf_r+0x1592>
    797c:	3308      	adds	r3, #8
    797e:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    7982:	427f      	negs	r7, r7
    7984:	2f00      	cmp	r7, #0
    7986:	f340 81b3 	ble.w	7cf0 <_vfprintf_r+0x1614>
    798a:	2f10      	cmp	r7, #16
    798c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 7fe0 <_vfprintf_r+0x1904>
    7990:	f340 81d2 	ble.w	7d38 <_vfprintf_r+0x165c>
    7994:	4642      	mov	r2, r8
    7996:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    799a:	46a8      	mov	r8, r5
    799c:	2410      	movs	r4, #16
    799e:	f10a 0a0c 	add.w	sl, sl, #12
    79a2:	4615      	mov	r5, r2
    79a4:	e003      	b.n	79ae <_vfprintf_r+0x12d2>
    79a6:	3f10      	subs	r7, #16
    79a8:	2f10      	cmp	r7, #16
    79aa:	f340 81c2 	ble.w	7d32 <_vfprintf_r+0x1656>
    79ae:	605c      	str	r4, [r3, #4]
    79b0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    79b4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    79b8:	3201      	adds	r2, #1
    79ba:	601d      	str	r5, [r3, #0]
    79bc:	3110      	adds	r1, #16
    79be:	2a07      	cmp	r2, #7
    79c0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    79c4:	f103 0308 	add.w	r3, r3, #8
    79c8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    79cc:	ddeb      	ble.n	79a6 <_vfprintf_r+0x12ca>
    79ce:	4648      	mov	r0, r9
    79d0:	4631      	mov	r1, r6
    79d2:	4652      	mov	r2, sl
    79d4:	f7fe fe74 	bl	66c0 <__sprint_r>
    79d8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    79dc:	3304      	adds	r3, #4
    79de:	2800      	cmp	r0, #0
    79e0:	d0e1      	beq.n	79a6 <_vfprintf_r+0x12ca>
    79e2:	f7fe bf9b 	b.w	691c <_vfprintf_r+0x240>
    79e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    79e8:	1c6b      	adds	r3, r5, #1
    79ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    79ec:	f042 0220 	orr.w	r2, r2, #32
    79f0:	920a      	str	r2, [sp, #40]	; 0x28
    79f2:	786a      	ldrb	r2, [r5, #1]
    79f4:	910b      	str	r1, [sp, #44]	; 0x2c
    79f6:	f7fe bf1c 	b.w	6832 <_vfprintf_r+0x156>
    79fa:	4650      	mov	r0, sl
    79fc:	4641      	mov	r1, r8
    79fe:	f002 fff3 	bl	a9e8 <__isnand>
    7a02:	2800      	cmp	r0, #0
    7a04:	f040 80ff 	bne.w	7c06 <_vfprintf_r+0x152a>
    7a08:	f1b7 3fff 	cmp.w	r7, #4294967295
    7a0c:	f000 8251 	beq.w	7eb2 <_vfprintf_r+0x17d6>
    7a10:	9816      	ldr	r0, [sp, #88]	; 0x58
    7a12:	2867      	cmp	r0, #103	; 0x67
    7a14:	bf14      	ite	ne
    7a16:	2300      	movne	r3, #0
    7a18:	2301      	moveq	r3, #1
    7a1a:	2847      	cmp	r0, #71	; 0x47
    7a1c:	bf08      	it	eq
    7a1e:	f043 0301 	orreq.w	r3, r3, #1
    7a22:	b113      	cbz	r3, 7a2a <_vfprintf_r+0x134e>
    7a24:	2f00      	cmp	r7, #0
    7a26:	bf08      	it	eq
    7a28:	2701      	moveq	r7, #1
    7a2a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    7a2e:	4643      	mov	r3, r8
    7a30:	4652      	mov	r2, sl
    7a32:	990a      	ldr	r1, [sp, #40]	; 0x28
    7a34:	e9c0 2300 	strd	r2, r3, [r0]
    7a38:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    7a3c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    7a40:	910a      	str	r1, [sp, #40]	; 0x28
    7a42:	2b00      	cmp	r3, #0
    7a44:	f2c0 8264 	blt.w	7f10 <_vfprintf_r+0x1834>
    7a48:	2100      	movs	r1, #0
    7a4a:	9117      	str	r1, [sp, #92]	; 0x5c
    7a4c:	9816      	ldr	r0, [sp, #88]	; 0x58
    7a4e:	2866      	cmp	r0, #102	; 0x66
    7a50:	bf14      	ite	ne
    7a52:	2300      	movne	r3, #0
    7a54:	2301      	moveq	r3, #1
    7a56:	2846      	cmp	r0, #70	; 0x46
    7a58:	bf08      	it	eq
    7a5a:	f043 0301 	orreq.w	r3, r3, #1
    7a5e:	9310      	str	r3, [sp, #64]	; 0x40
    7a60:	2b00      	cmp	r3, #0
    7a62:	f000 81d1 	beq.w	7e08 <_vfprintf_r+0x172c>
    7a66:	46bc      	mov	ip, r7
    7a68:	2303      	movs	r3, #3
    7a6a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    7a6e:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    7a72:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    7a76:	4648      	mov	r0, r9
    7a78:	9300      	str	r3, [sp, #0]
    7a7a:	9102      	str	r1, [sp, #8]
    7a7c:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    7a80:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7a84:	310c      	adds	r1, #12
    7a86:	f8cd c004 	str.w	ip, [sp, #4]
    7a8a:	9103      	str	r1, [sp, #12]
    7a8c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    7a90:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    7a94:	9104      	str	r1, [sp, #16]
    7a96:	f000 fbc7 	bl	8228 <_dtoa_r>
    7a9a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7a9c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    7aa0:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    7aa4:	bf18      	it	ne
    7aa6:	2301      	movne	r3, #1
    7aa8:	2a47      	cmp	r2, #71	; 0x47
    7aaa:	bf0c      	ite	eq
    7aac:	2300      	moveq	r3, #0
    7aae:	f003 0301 	andne.w	r3, r3, #1
    7ab2:	9013      	str	r0, [sp, #76]	; 0x4c
    7ab4:	b933      	cbnz	r3, 7ac4 <_vfprintf_r+0x13e8>
    7ab6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7ab8:	f013 0f01 	tst.w	r3, #1
    7abc:	bf08      	it	eq
    7abe:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    7ac2:	d016      	beq.n	7af2 <_vfprintf_r+0x1416>
    7ac4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7ac6:	9910      	ldr	r1, [sp, #64]	; 0x40
    7ac8:	eb00 0b0c 	add.w	fp, r0, ip
    7acc:	b131      	cbz	r1, 7adc <_vfprintf_r+0x1400>
    7ace:	7803      	ldrb	r3, [r0, #0]
    7ad0:	2b30      	cmp	r3, #48	; 0x30
    7ad2:	f000 80da 	beq.w	7c8a <_vfprintf_r+0x15ae>
    7ad6:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    7ada:	449b      	add	fp, r3
    7adc:	4650      	mov	r0, sl
    7ade:	2200      	movs	r2, #0
    7ae0:	2300      	movs	r3, #0
    7ae2:	4641      	mov	r1, r8
    7ae4:	f003 fb58 	bl	b198 <__aeabi_dcmpeq>
    7ae8:	2800      	cmp	r0, #0
    7aea:	f000 81c2 	beq.w	7e72 <_vfprintf_r+0x1796>
    7aee:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    7af2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7af4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7af6:	2a67      	cmp	r2, #103	; 0x67
    7af8:	bf14      	ite	ne
    7afa:	2300      	movne	r3, #0
    7afc:	2301      	moveq	r3, #1
    7afe:	2a47      	cmp	r2, #71	; 0x47
    7b00:	bf08      	it	eq
    7b02:	f043 0301 	orreq.w	r3, r3, #1
    7b06:	ebc0 000b 	rsb	r0, r0, fp
    7b0a:	901a      	str	r0, [sp, #104]	; 0x68
    7b0c:	2b00      	cmp	r3, #0
    7b0e:	f000 818a 	beq.w	7e26 <_vfprintf_r+0x174a>
    7b12:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    7b16:	f111 0f03 	cmn.w	r1, #3
    7b1a:	9110      	str	r1, [sp, #64]	; 0x40
    7b1c:	db02      	blt.n	7b24 <_vfprintf_r+0x1448>
    7b1e:	428f      	cmp	r7, r1
    7b20:	f280 818c 	bge.w	7e3c <_vfprintf_r+0x1760>
    7b24:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7b26:	3a02      	subs	r2, #2
    7b28:	9216      	str	r2, [sp, #88]	; 0x58
    7b2a:	9910      	ldr	r1, [sp, #64]	; 0x40
    7b2c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7b2e:	1e4b      	subs	r3, r1, #1
    7b30:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    7b34:	2b00      	cmp	r3, #0
    7b36:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    7b3a:	f2c0 8234 	blt.w	7fa6 <_vfprintf_r+0x18ca>
    7b3e:	222b      	movs	r2, #43	; 0x2b
    7b40:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    7b44:	2b09      	cmp	r3, #9
    7b46:	f300 81b6 	bgt.w	7eb6 <_vfprintf_r+0x17da>
    7b4a:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    7b4e:	3330      	adds	r3, #48	; 0x30
    7b50:	3204      	adds	r2, #4
    7b52:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    7b56:	2330      	movs	r3, #48	; 0x30
    7b58:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    7b5c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    7b60:	981a      	ldr	r0, [sp, #104]	; 0x68
    7b62:	991a      	ldr	r1, [sp, #104]	; 0x68
    7b64:	1ad3      	subs	r3, r2, r3
    7b66:	1818      	adds	r0, r3, r0
    7b68:	931c      	str	r3, [sp, #112]	; 0x70
    7b6a:	2901      	cmp	r1, #1
    7b6c:	9010      	str	r0, [sp, #64]	; 0x40
    7b6e:	f340 8210 	ble.w	7f92 <_vfprintf_r+0x18b6>
    7b72:	9810      	ldr	r0, [sp, #64]	; 0x40
    7b74:	3001      	adds	r0, #1
    7b76:	9010      	str	r0, [sp, #64]	; 0x40
    7b78:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    7b7c:	910c      	str	r1, [sp, #48]	; 0x30
    7b7e:	9817      	ldr	r0, [sp, #92]	; 0x5c
    7b80:	2800      	cmp	r0, #0
    7b82:	f000 816e 	beq.w	7e62 <_vfprintf_r+0x1786>
    7b86:	232d      	movs	r3, #45	; 0x2d
    7b88:	2100      	movs	r1, #0
    7b8a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    7b8e:	9117      	str	r1, [sp, #92]	; 0x5c
    7b90:	f7fe bf74 	b.w	6a7c <_vfprintf_r+0x3a0>
    7b94:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7b96:	f04f 0c00 	mov.w	ip, #0
    7b9a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7b9e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    7ba2:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    7ba6:	920c      	str	r2, [sp, #48]	; 0x30
    7ba8:	f7fe bf67 	b.w	6a7a <_vfprintf_r+0x39e>
    7bac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7bae:	f012 0f40 	tst.w	r2, #64	; 0x40
    7bb2:	bf17      	itett	ne
    7bb4:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    7bb6:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    7bb8:	9911      	ldrne	r1, [sp, #68]	; 0x44
    7bba:	f100 0a04 	addne.w	sl, r0, #4
    7bbe:	bf11      	iteee	ne
    7bc0:	6803      	ldrne	r3, [r0, #0]
    7bc2:	f102 0a04 	addeq.w	sl, r2, #4
    7bc6:	6813      	ldreq	r3, [r2, #0]
    7bc8:	9811      	ldreq	r0, [sp, #68]	; 0x44
    7bca:	bf14      	ite	ne
    7bcc:	8019      	strhne	r1, [r3, #0]
    7bce:	6018      	streq	r0, [r3, #0]
    7bd0:	f7fe bdec 	b.w	67ac <_vfprintf_r+0xd0>
    7bd4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7bd6:	1d13      	adds	r3, r2, #4
    7bd8:	930b      	str	r3, [sp, #44]	; 0x2c
    7bda:	6811      	ldr	r1, [r2, #0]
    7bdc:	2301      	movs	r3, #1
    7bde:	1e0a      	subs	r2, r1, #0
    7be0:	bf18      	it	ne
    7be2:	2201      	movne	r2, #1
    7be4:	468a      	mov	sl, r1
    7be6:	f04f 0b00 	mov.w	fp, #0
    7bea:	f7fe bf09 	b.w	6a00 <_vfprintf_r+0x324>
    7bee:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7bf0:	1d02      	adds	r2, r0, #4
    7bf2:	920b      	str	r2, [sp, #44]	; 0x2c
    7bf4:	6801      	ldr	r1, [r0, #0]
    7bf6:	1e0a      	subs	r2, r1, #0
    7bf8:	bf18      	it	ne
    7bfa:	2201      	movne	r2, #1
    7bfc:	468a      	mov	sl, r1
    7bfe:	f04f 0b00 	mov.w	fp, #0
    7c02:	f7fe befd 	b.w	6a00 <_vfprintf_r+0x324>
    7c06:	f64b 42f8 	movw	r2, #48376	; 0xbcf8
    7c0a:	f64b 43f4 	movw	r3, #48372	; 0xbcf4
    7c0e:	9916      	ldr	r1, [sp, #88]	; 0x58
    7c10:	f2c0 0300 	movt	r3, #0
    7c14:	f2c0 0200 	movt	r2, #0
    7c18:	2003      	movs	r0, #3
    7c1a:	2947      	cmp	r1, #71	; 0x47
    7c1c:	bfd8      	it	le
    7c1e:	461a      	movle	r2, r3
    7c20:	9213      	str	r2, [sp, #76]	; 0x4c
    7c22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7c24:	900c      	str	r0, [sp, #48]	; 0x30
    7c26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    7c2a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    7c2e:	920a      	str	r2, [sp, #40]	; 0x28
    7c30:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7c34:	9010      	str	r0, [sp, #64]	; 0x40
    7c36:	f7fe bf20 	b.w	6a7a <_vfprintf_r+0x39e>
    7c3a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7c3e:	4648      	mov	r0, r9
    7c40:	4631      	mov	r1, r6
    7c42:	320c      	adds	r2, #12
    7c44:	f7fe fd3c 	bl	66c0 <__sprint_r>
    7c48:	2800      	cmp	r0, #0
    7c4a:	f47e ae67 	bne.w	691c <_vfprintf_r+0x240>
    7c4e:	f7fe be62 	b.w	6916 <_vfprintf_r+0x23a>
    7c52:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7c56:	4648      	mov	r0, r9
    7c58:	4631      	mov	r1, r6
    7c5a:	320c      	adds	r2, #12
    7c5c:	f7fe fd30 	bl	66c0 <__sprint_r>
    7c60:	2800      	cmp	r0, #0
    7c62:	f47e ae5b 	bne.w	691c <_vfprintf_r+0x240>
    7c66:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7c6a:	3304      	adds	r3, #4
    7c6c:	e66a      	b.n	7944 <_vfprintf_r+0x1268>
    7c6e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7c72:	4648      	mov	r0, r9
    7c74:	4631      	mov	r1, r6
    7c76:	320c      	adds	r2, #12
    7c78:	f7fe fd22 	bl	66c0 <__sprint_r>
    7c7c:	2800      	cmp	r0, #0
    7c7e:	f47e ae4d 	bne.w	691c <_vfprintf_r+0x240>
    7c82:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7c86:	3304      	adds	r3, #4
    7c88:	e679      	b.n	797e <_vfprintf_r+0x12a2>
    7c8a:	4650      	mov	r0, sl
    7c8c:	2200      	movs	r2, #0
    7c8e:	2300      	movs	r3, #0
    7c90:	4641      	mov	r1, r8
    7c92:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    7c96:	f003 fa7f 	bl	b198 <__aeabi_dcmpeq>
    7c9a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    7c9e:	2800      	cmp	r0, #0
    7ca0:	f47f af19 	bne.w	7ad6 <_vfprintf_r+0x13fa>
    7ca4:	f1cc 0301 	rsb	r3, ip, #1
    7ca8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    7cac:	e715      	b.n	7ada <_vfprintf_r+0x13fe>
    7cae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7cb0:	4252      	negs	r2, r2
    7cb2:	920f      	str	r2, [sp, #60]	; 0x3c
    7cb4:	f7ff b887 	b.w	6dc6 <_vfprintf_r+0x6ea>
    7cb8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7cbc:	4648      	mov	r0, r9
    7cbe:	4631      	mov	r1, r6
    7cc0:	320c      	adds	r2, #12
    7cc2:	f7fe fcfd 	bl	66c0 <__sprint_r>
    7cc6:	2800      	cmp	r0, #0
    7cc8:	f47e ae28 	bne.w	691c <_vfprintf_r+0x240>
    7ccc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7cd0:	3304      	adds	r3, #4
    7cd2:	f7ff ba93 	b.w	71fc <_vfprintf_r+0xb20>
    7cd6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7cda:	4648      	mov	r0, r9
    7cdc:	4631      	mov	r1, r6
    7cde:	320c      	adds	r2, #12
    7ce0:	f7fe fcee 	bl	66c0 <__sprint_r>
    7ce4:	2800      	cmp	r0, #0
    7ce6:	f47e ae19 	bne.w	691c <_vfprintf_r+0x240>
    7cea:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7cee:	3304      	adds	r3, #4
    7cf0:	991a      	ldr	r1, [sp, #104]	; 0x68
    7cf2:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7cf4:	6059      	str	r1, [r3, #4]
    7cf6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7cfa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7cfe:	6018      	str	r0, [r3, #0]
    7d00:	3201      	adds	r2, #1
    7d02:	981a      	ldr	r0, [sp, #104]	; 0x68
    7d04:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7d08:	1809      	adds	r1, r1, r0
    7d0a:	2a07      	cmp	r2, #7
    7d0c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7d10:	f73f ab46 	bgt.w	73a0 <_vfprintf_r+0xcc4>
    7d14:	3308      	adds	r3, #8
    7d16:	f7fe bfa8 	b.w	6c6a <_vfprintf_r+0x58e>
    7d1a:	2100      	movs	r1, #0
    7d1c:	9117      	str	r1, [sp, #92]	; 0x5c
    7d1e:	f7fd f9cb 	bl	50b8 <strlen>
    7d22:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7d26:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    7d2a:	9010      	str	r0, [sp, #64]	; 0x40
    7d2c:	920c      	str	r2, [sp, #48]	; 0x30
    7d2e:	f7fe bea4 	b.w	6a7a <_vfprintf_r+0x39e>
    7d32:	462a      	mov	r2, r5
    7d34:	4645      	mov	r5, r8
    7d36:	4690      	mov	r8, r2
    7d38:	605f      	str	r7, [r3, #4]
    7d3a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7d3e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7d42:	3201      	adds	r2, #1
    7d44:	f8c3 8000 	str.w	r8, [r3]
    7d48:	19c9      	adds	r1, r1, r7
    7d4a:	2a07      	cmp	r2, #7
    7d4c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7d50:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7d54:	dcbf      	bgt.n	7cd6 <_vfprintf_r+0x15fa>
    7d56:	3308      	adds	r3, #8
    7d58:	e7ca      	b.n	7cf0 <_vfprintf_r+0x1614>
    7d5a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    7d5c:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7d5e:	1a51      	subs	r1, r2, r1
    7d60:	9110      	str	r1, [sp, #64]	; 0x40
    7d62:	f7fe be82 	b.w	6a6a <_vfprintf_r+0x38e>
    7d66:	4648      	mov	r0, r9
    7d68:	4631      	mov	r1, r6
    7d6a:	f000 f949 	bl	8000 <__swsetup_r>
    7d6e:	2800      	cmp	r0, #0
    7d70:	f47e add8 	bne.w	6924 <_vfprintf_r+0x248>
    7d74:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    7d78:	fa1f f38c 	uxth.w	r3, ip
    7d7c:	f7fe bcf6 	b.w	676c <_vfprintf_r+0x90>
    7d80:	2f06      	cmp	r7, #6
    7d82:	bf28      	it	cs
    7d84:	2706      	movcs	r7, #6
    7d86:	f64b 5110 	movw	r1, #48400	; 0xbd10
    7d8a:	f2c0 0100 	movt	r1, #0
    7d8e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    7d92:	9710      	str	r7, [sp, #64]	; 0x40
    7d94:	9113      	str	r1, [sp, #76]	; 0x4c
    7d96:	920c      	str	r2, [sp, #48]	; 0x30
    7d98:	f7fe bfe8 	b.w	6d6c <_vfprintf_r+0x690>
    7d9c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7da0:	4648      	mov	r0, r9
    7da2:	4631      	mov	r1, r6
    7da4:	320c      	adds	r2, #12
    7da6:	f7fe fc8b 	bl	66c0 <__sprint_r>
    7daa:	2800      	cmp	r0, #0
    7dac:	f47e adb6 	bne.w	691c <_vfprintf_r+0x240>
    7db0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7db4:	3304      	adds	r3, #4
    7db6:	f7ff bbc8 	b.w	754a <_vfprintf_r+0xe6e>
    7dba:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7dbe:	4648      	mov	r0, r9
    7dc0:	4631      	mov	r1, r6
    7dc2:	320c      	adds	r2, #12
    7dc4:	f7fe fc7c 	bl	66c0 <__sprint_r>
    7dc8:	2800      	cmp	r0, #0
    7dca:	f47e ada7 	bne.w	691c <_vfprintf_r+0x240>
    7dce:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7dd2:	3304      	adds	r3, #4
    7dd4:	f7ff bace 	b.w	7374 <_vfprintf_r+0xc98>
    7dd8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7ddc:	4648      	mov	r0, r9
    7dde:	4631      	mov	r1, r6
    7de0:	320c      	adds	r2, #12
    7de2:	f7fe fc6d 	bl	66c0 <__sprint_r>
    7de6:	2800      	cmp	r0, #0
    7de8:	f47e ad98 	bne.w	691c <_vfprintf_r+0x240>
    7dec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7df0:	3404      	adds	r4, #4
    7df2:	f7ff baa9 	b.w	7348 <_vfprintf_r+0xc6c>
    7df6:	9710      	str	r7, [sp, #64]	; 0x40
    7df8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    7dfc:	9017      	str	r0, [sp, #92]	; 0x5c
    7dfe:	970c      	str	r7, [sp, #48]	; 0x30
    7e00:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7e04:	f7fe be39 	b.w	6a7a <_vfprintf_r+0x39e>
    7e08:	9916      	ldr	r1, [sp, #88]	; 0x58
    7e0a:	2965      	cmp	r1, #101	; 0x65
    7e0c:	bf14      	ite	ne
    7e0e:	2300      	movne	r3, #0
    7e10:	2301      	moveq	r3, #1
    7e12:	2945      	cmp	r1, #69	; 0x45
    7e14:	bf08      	it	eq
    7e16:	f043 0301 	orreq.w	r3, r3, #1
    7e1a:	2b00      	cmp	r3, #0
    7e1c:	d046      	beq.n	7eac <_vfprintf_r+0x17d0>
    7e1e:	f107 0c01 	add.w	ip, r7, #1
    7e22:	2302      	movs	r3, #2
    7e24:	e621      	b.n	7a6a <_vfprintf_r+0x138e>
    7e26:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7e28:	2b65      	cmp	r3, #101	; 0x65
    7e2a:	dd76      	ble.n	7f1a <_vfprintf_r+0x183e>
    7e2c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7e2e:	2a66      	cmp	r2, #102	; 0x66
    7e30:	bf1c      	itt	ne
    7e32:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    7e36:	9310      	strne	r3, [sp, #64]	; 0x40
    7e38:	f000 8083 	beq.w	7f42 <_vfprintf_r+0x1866>
    7e3c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    7e3e:	9810      	ldr	r0, [sp, #64]	; 0x40
    7e40:	4283      	cmp	r3, r0
    7e42:	dc6e      	bgt.n	7f22 <_vfprintf_r+0x1846>
    7e44:	990a      	ldr	r1, [sp, #40]	; 0x28
    7e46:	f011 0f01 	tst.w	r1, #1
    7e4a:	f040 808e 	bne.w	7f6a <_vfprintf_r+0x188e>
    7e4e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    7e52:	2367      	movs	r3, #103	; 0x67
    7e54:	920c      	str	r2, [sp, #48]	; 0x30
    7e56:	9316      	str	r3, [sp, #88]	; 0x58
    7e58:	e691      	b.n	7b7e <_vfprintf_r+0x14a2>
    7e5a:	2700      	movs	r7, #0
    7e5c:	461d      	mov	r5, r3
    7e5e:	f7fe bce9 	b.w	6834 <_vfprintf_r+0x158>
    7e62:	9910      	ldr	r1, [sp, #64]	; 0x40
    7e64:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7e68:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    7e6c:	910c      	str	r1, [sp, #48]	; 0x30
    7e6e:	f7fe be04 	b.w	6a7a <_vfprintf_r+0x39e>
    7e72:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    7e76:	459b      	cmp	fp, r3
    7e78:	bf98      	it	ls
    7e7a:	469b      	movls	fp, r3
    7e7c:	f67f ae39 	bls.w	7af2 <_vfprintf_r+0x1416>
    7e80:	2230      	movs	r2, #48	; 0x30
    7e82:	f803 2b01 	strb.w	r2, [r3], #1
    7e86:	459b      	cmp	fp, r3
    7e88:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    7e8c:	d8f9      	bhi.n	7e82 <_vfprintf_r+0x17a6>
    7e8e:	e630      	b.n	7af2 <_vfprintf_r+0x1416>
    7e90:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7e94:	4648      	mov	r0, r9
    7e96:	4631      	mov	r1, r6
    7e98:	320c      	adds	r2, #12
    7e9a:	f7fe fc11 	bl	66c0 <__sprint_r>
    7e9e:	2800      	cmp	r0, #0
    7ea0:	f47e ad3c 	bne.w	691c <_vfprintf_r+0x240>
    7ea4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7ea8:	3304      	adds	r3, #4
    7eaa:	e508      	b.n	78be <_vfprintf_r+0x11e2>
    7eac:	46bc      	mov	ip, r7
    7eae:	3302      	adds	r3, #2
    7eb0:	e5db      	b.n	7a6a <_vfprintf_r+0x138e>
    7eb2:	3707      	adds	r7, #7
    7eb4:	e5b9      	b.n	7a2a <_vfprintf_r+0x134e>
    7eb6:	f246 6c67 	movw	ip, #26215	; 0x6667
    7eba:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    7ebe:	3103      	adds	r1, #3
    7ec0:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    7ec4:	fb8c 2003 	smull	r2, r0, ip, r3
    7ec8:	17da      	asrs	r2, r3, #31
    7eca:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    7ece:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    7ed2:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    7ed6:	4613      	mov	r3, r2
    7ed8:	3030      	adds	r0, #48	; 0x30
    7eda:	2a09      	cmp	r2, #9
    7edc:	f801 0d01 	strb.w	r0, [r1, #-1]!
    7ee0:	dcf0      	bgt.n	7ec4 <_vfprintf_r+0x17e8>
    7ee2:	3330      	adds	r3, #48	; 0x30
    7ee4:	1e48      	subs	r0, r1, #1
    7ee6:	b2da      	uxtb	r2, r3
    7ee8:	f801 2c01 	strb.w	r2, [r1, #-1]
    7eec:	9b07      	ldr	r3, [sp, #28]
    7eee:	4283      	cmp	r3, r0
    7ef0:	d96a      	bls.n	7fc8 <_vfprintf_r+0x18ec>
    7ef2:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    7ef6:	3303      	adds	r3, #3
    7ef8:	e001      	b.n	7efe <_vfprintf_r+0x1822>
    7efa:	f811 2b01 	ldrb.w	r2, [r1], #1
    7efe:	f803 2c01 	strb.w	r2, [r3, #-1]
    7f02:	461a      	mov	r2, r3
    7f04:	f8dd c01c 	ldr.w	ip, [sp, #28]
    7f08:	3301      	adds	r3, #1
    7f0a:	458c      	cmp	ip, r1
    7f0c:	d8f5      	bhi.n	7efa <_vfprintf_r+0x181e>
    7f0e:	e625      	b.n	7b5c <_vfprintf_r+0x1480>
    7f10:	222d      	movs	r2, #45	; 0x2d
    7f12:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    7f16:	9217      	str	r2, [sp, #92]	; 0x5c
    7f18:	e598      	b.n	7a4c <_vfprintf_r+0x1370>
    7f1a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    7f1e:	9010      	str	r0, [sp, #64]	; 0x40
    7f20:	e603      	b.n	7b2a <_vfprintf_r+0x144e>
    7f22:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7f24:	991a      	ldr	r1, [sp, #104]	; 0x68
    7f26:	2b00      	cmp	r3, #0
    7f28:	bfda      	itte	le
    7f2a:	9810      	ldrle	r0, [sp, #64]	; 0x40
    7f2c:	f1c0 0302 	rsble	r3, r0, #2
    7f30:	2301      	movgt	r3, #1
    7f32:	185b      	adds	r3, r3, r1
    7f34:	2267      	movs	r2, #103	; 0x67
    7f36:	9310      	str	r3, [sp, #64]	; 0x40
    7f38:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    7f3c:	9216      	str	r2, [sp, #88]	; 0x58
    7f3e:	930c      	str	r3, [sp, #48]	; 0x30
    7f40:	e61d      	b.n	7b7e <_vfprintf_r+0x14a2>
    7f42:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    7f46:	2800      	cmp	r0, #0
    7f48:	9010      	str	r0, [sp, #64]	; 0x40
    7f4a:	dd31      	ble.n	7fb0 <_vfprintf_r+0x18d4>
    7f4c:	b91f      	cbnz	r7, 7f56 <_vfprintf_r+0x187a>
    7f4e:	990a      	ldr	r1, [sp, #40]	; 0x28
    7f50:	f011 0f01 	tst.w	r1, #1
    7f54:	d00e      	beq.n	7f74 <_vfprintf_r+0x1898>
    7f56:	9810      	ldr	r0, [sp, #64]	; 0x40
    7f58:	2166      	movs	r1, #102	; 0x66
    7f5a:	9116      	str	r1, [sp, #88]	; 0x58
    7f5c:	1c43      	adds	r3, r0, #1
    7f5e:	19db      	adds	r3, r3, r7
    7f60:	9310      	str	r3, [sp, #64]	; 0x40
    7f62:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    7f66:	920c      	str	r2, [sp, #48]	; 0x30
    7f68:	e609      	b.n	7b7e <_vfprintf_r+0x14a2>
    7f6a:	9810      	ldr	r0, [sp, #64]	; 0x40
    7f6c:	2167      	movs	r1, #103	; 0x67
    7f6e:	9116      	str	r1, [sp, #88]	; 0x58
    7f70:	3001      	adds	r0, #1
    7f72:	9010      	str	r0, [sp, #64]	; 0x40
    7f74:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    7f78:	920c      	str	r2, [sp, #48]	; 0x30
    7f7a:	e600      	b.n	7b7e <_vfprintf_r+0x14a2>
    7f7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7f7e:	781a      	ldrb	r2, [r3, #0]
    7f80:	680f      	ldr	r7, [r1, #0]
    7f82:	3104      	adds	r1, #4
    7f84:	910b      	str	r1, [sp, #44]	; 0x2c
    7f86:	2f00      	cmp	r7, #0
    7f88:	bfb8      	it	lt
    7f8a:	f04f 37ff 	movlt.w	r7, #4294967295
    7f8e:	f7fe bc50 	b.w	6832 <_vfprintf_r+0x156>
    7f92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7f94:	f012 0f01 	tst.w	r2, #1
    7f98:	bf04      	itt	eq
    7f9a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    7f9e:	930c      	streq	r3, [sp, #48]	; 0x30
    7fa0:	f43f aded 	beq.w	7b7e <_vfprintf_r+0x14a2>
    7fa4:	e5e5      	b.n	7b72 <_vfprintf_r+0x1496>
    7fa6:	222d      	movs	r2, #45	; 0x2d
    7fa8:	425b      	negs	r3, r3
    7faa:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    7fae:	e5c9      	b.n	7b44 <_vfprintf_r+0x1468>
    7fb0:	b977      	cbnz	r7, 7fd0 <_vfprintf_r+0x18f4>
    7fb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7fb4:	f013 0f01 	tst.w	r3, #1
    7fb8:	d10a      	bne.n	7fd0 <_vfprintf_r+0x18f4>
    7fba:	f04f 0c01 	mov.w	ip, #1
    7fbe:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    7fc2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    7fc6:	e5da      	b.n	7b7e <_vfprintf_r+0x14a2>
    7fc8:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    7fcc:	3202      	adds	r2, #2
    7fce:	e5c5      	b.n	7b5c <_vfprintf_r+0x1480>
    7fd0:	3702      	adds	r7, #2
    7fd2:	2166      	movs	r1, #102	; 0x66
    7fd4:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    7fd8:	9710      	str	r7, [sp, #64]	; 0x40
    7fda:	9116      	str	r1, [sp, #88]	; 0x58
    7fdc:	920c      	str	r2, [sp, #48]	; 0x30
    7fde:	e5ce      	b.n	7b7e <_vfprintf_r+0x14a2>
    7fe0:	0000bd2c 	.word	0x0000bd2c

00007fe4 <vfprintf>:
    7fe4:	b410      	push	{r4}
    7fe6:	f240 0438 	movw	r4, #56	; 0x38
    7fea:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7fee:	468c      	mov	ip, r1
    7ff0:	4613      	mov	r3, r2
    7ff2:	4601      	mov	r1, r0
    7ff4:	4662      	mov	r2, ip
    7ff6:	6820      	ldr	r0, [r4, #0]
    7ff8:	bc10      	pop	{r4}
    7ffa:	f7fe bb6f 	b.w	66dc <_vfprintf_r>
    7ffe:	bf00      	nop

00008000 <__swsetup_r>:
    8000:	b570      	push	{r4, r5, r6, lr}
    8002:	f240 0538 	movw	r5, #56	; 0x38
    8006:	f2c2 0500 	movt	r5, #8192	; 0x2000
    800a:	4606      	mov	r6, r0
    800c:	460c      	mov	r4, r1
    800e:	6828      	ldr	r0, [r5, #0]
    8010:	b110      	cbz	r0, 8018 <__swsetup_r+0x18>
    8012:	6983      	ldr	r3, [r0, #24]
    8014:	2b00      	cmp	r3, #0
    8016:	d036      	beq.n	8086 <__swsetup_r+0x86>
    8018:	f64b 534c 	movw	r3, #48460	; 0xbd4c
    801c:	f2c0 0300 	movt	r3, #0
    8020:	429c      	cmp	r4, r3
    8022:	d038      	beq.n	8096 <__swsetup_r+0x96>
    8024:	f64b 536c 	movw	r3, #48492	; 0xbd6c
    8028:	f2c0 0300 	movt	r3, #0
    802c:	429c      	cmp	r4, r3
    802e:	d041      	beq.n	80b4 <__swsetup_r+0xb4>
    8030:	f64b 538c 	movw	r3, #48524	; 0xbd8c
    8034:	f2c0 0300 	movt	r3, #0
    8038:	429c      	cmp	r4, r3
    803a:	bf04      	itt	eq
    803c:	682b      	ldreq	r3, [r5, #0]
    803e:	68dc      	ldreq	r4, [r3, #12]
    8040:	89a2      	ldrh	r2, [r4, #12]
    8042:	4611      	mov	r1, r2
    8044:	b293      	uxth	r3, r2
    8046:	f013 0f08 	tst.w	r3, #8
    804a:	4618      	mov	r0, r3
    804c:	bf18      	it	ne
    804e:	6922      	ldrne	r2, [r4, #16]
    8050:	d033      	beq.n	80ba <__swsetup_r+0xba>
    8052:	b31a      	cbz	r2, 809c <__swsetup_r+0x9c>
    8054:	f013 0101 	ands.w	r1, r3, #1
    8058:	d007      	beq.n	806a <__swsetup_r+0x6a>
    805a:	6963      	ldr	r3, [r4, #20]
    805c:	2100      	movs	r1, #0
    805e:	60a1      	str	r1, [r4, #8]
    8060:	425b      	negs	r3, r3
    8062:	61a3      	str	r3, [r4, #24]
    8064:	b142      	cbz	r2, 8078 <__swsetup_r+0x78>
    8066:	2000      	movs	r0, #0
    8068:	bd70      	pop	{r4, r5, r6, pc}
    806a:	f013 0f02 	tst.w	r3, #2
    806e:	bf08      	it	eq
    8070:	6961      	ldreq	r1, [r4, #20]
    8072:	60a1      	str	r1, [r4, #8]
    8074:	2a00      	cmp	r2, #0
    8076:	d1f6      	bne.n	8066 <__swsetup_r+0x66>
    8078:	89a3      	ldrh	r3, [r4, #12]
    807a:	f013 0f80 	tst.w	r3, #128	; 0x80
    807e:	d0f2      	beq.n	8066 <__swsetup_r+0x66>
    8080:	f04f 30ff 	mov.w	r0, #4294967295
    8084:	bd70      	pop	{r4, r5, r6, pc}
    8086:	f001 f98b 	bl	93a0 <__sinit>
    808a:	f64b 534c 	movw	r3, #48460	; 0xbd4c
    808e:	f2c0 0300 	movt	r3, #0
    8092:	429c      	cmp	r4, r3
    8094:	d1c6      	bne.n	8024 <__swsetup_r+0x24>
    8096:	682b      	ldr	r3, [r5, #0]
    8098:	685c      	ldr	r4, [r3, #4]
    809a:	e7d1      	b.n	8040 <__swsetup_r+0x40>
    809c:	f403 7120 	and.w	r1, r3, #640	; 0x280
    80a0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    80a4:	d0d6      	beq.n	8054 <__swsetup_r+0x54>
    80a6:	4630      	mov	r0, r6
    80a8:	4621      	mov	r1, r4
    80aa:	f001 fd01 	bl	9ab0 <__smakebuf_r>
    80ae:	89a3      	ldrh	r3, [r4, #12]
    80b0:	6922      	ldr	r2, [r4, #16]
    80b2:	e7cf      	b.n	8054 <__swsetup_r+0x54>
    80b4:	682b      	ldr	r3, [r5, #0]
    80b6:	689c      	ldr	r4, [r3, #8]
    80b8:	e7c2      	b.n	8040 <__swsetup_r+0x40>
    80ba:	f013 0f10 	tst.w	r3, #16
    80be:	d0df      	beq.n	8080 <__swsetup_r+0x80>
    80c0:	f013 0f04 	tst.w	r3, #4
    80c4:	bf08      	it	eq
    80c6:	6922      	ldreq	r2, [r4, #16]
    80c8:	d017      	beq.n	80fa <__swsetup_r+0xfa>
    80ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
    80cc:	b151      	cbz	r1, 80e4 <__swsetup_r+0xe4>
    80ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
    80d2:	4299      	cmp	r1, r3
    80d4:	d003      	beq.n	80de <__swsetup_r+0xde>
    80d6:	4630      	mov	r0, r6
    80d8:	f001 f9e6 	bl	94a8 <_free_r>
    80dc:	89a2      	ldrh	r2, [r4, #12]
    80de:	b290      	uxth	r0, r2
    80e0:	2300      	movs	r3, #0
    80e2:	6363      	str	r3, [r4, #52]	; 0x34
    80e4:	6922      	ldr	r2, [r4, #16]
    80e6:	f64f 71db 	movw	r1, #65499	; 0xffdb
    80ea:	f2c0 0100 	movt	r1, #0
    80ee:	2300      	movs	r3, #0
    80f0:	ea00 0101 	and.w	r1, r0, r1
    80f4:	6063      	str	r3, [r4, #4]
    80f6:	81a1      	strh	r1, [r4, #12]
    80f8:	6022      	str	r2, [r4, #0]
    80fa:	f041 0308 	orr.w	r3, r1, #8
    80fe:	81a3      	strh	r3, [r4, #12]
    8100:	b29b      	uxth	r3, r3
    8102:	e7a6      	b.n	8052 <__swsetup_r+0x52>
    8104:	0000      	lsls	r0, r0, #0
	...

00008108 <quorem>:
    8108:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    810c:	6903      	ldr	r3, [r0, #16]
    810e:	690e      	ldr	r6, [r1, #16]
    8110:	4682      	mov	sl, r0
    8112:	4689      	mov	r9, r1
    8114:	429e      	cmp	r6, r3
    8116:	f300 8083 	bgt.w	8220 <quorem+0x118>
    811a:	1cf2      	adds	r2, r6, #3
    811c:	f101 0514 	add.w	r5, r1, #20
    8120:	f100 0414 	add.w	r4, r0, #20
    8124:	3e01      	subs	r6, #1
    8126:	0092      	lsls	r2, r2, #2
    8128:	188b      	adds	r3, r1, r2
    812a:	1812      	adds	r2, r2, r0
    812c:	f103 0804 	add.w	r8, r3, #4
    8130:	6859      	ldr	r1, [r3, #4]
    8132:	6850      	ldr	r0, [r2, #4]
    8134:	3101      	adds	r1, #1
    8136:	f002 fe9b 	bl	ae70 <__aeabi_uidiv>
    813a:	4607      	mov	r7, r0
    813c:	2800      	cmp	r0, #0
    813e:	d039      	beq.n	81b4 <quorem+0xac>
    8140:	2300      	movs	r3, #0
    8142:	469c      	mov	ip, r3
    8144:	461a      	mov	r2, r3
    8146:	58e9      	ldr	r1, [r5, r3]
    8148:	58e0      	ldr	r0, [r4, r3]
    814a:	fa1f fe81 	uxth.w	lr, r1
    814e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    8152:	b281      	uxth	r1, r0
    8154:	fb0e ce07 	mla	lr, lr, r7, ip
    8158:	1851      	adds	r1, r2, r1
    815a:	fb0b fc07 	mul.w	ip, fp, r7
    815e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    8162:	fa1f fe8e 	uxth.w	lr, lr
    8166:	ebce 0101 	rsb	r1, lr, r1
    816a:	fa1f f28c 	uxth.w	r2, ip
    816e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    8172:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    8176:	fa1f fe81 	uxth.w	lr, r1
    817a:	eb02 4221 	add.w	r2, r2, r1, asr #16
    817e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    8182:	50e1      	str	r1, [r4, r3]
    8184:	3304      	adds	r3, #4
    8186:	1412      	asrs	r2, r2, #16
    8188:	1959      	adds	r1, r3, r5
    818a:	4588      	cmp	r8, r1
    818c:	d2db      	bcs.n	8146 <quorem+0x3e>
    818e:	1d32      	adds	r2, r6, #4
    8190:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    8194:	6859      	ldr	r1, [r3, #4]
    8196:	b969      	cbnz	r1, 81b4 <quorem+0xac>
    8198:	429c      	cmp	r4, r3
    819a:	d209      	bcs.n	81b0 <quorem+0xa8>
    819c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    81a0:	b112      	cbz	r2, 81a8 <quorem+0xa0>
    81a2:	e005      	b.n	81b0 <quorem+0xa8>
    81a4:	681a      	ldr	r2, [r3, #0]
    81a6:	b91a      	cbnz	r2, 81b0 <quorem+0xa8>
    81a8:	3b04      	subs	r3, #4
    81aa:	3e01      	subs	r6, #1
    81ac:	429c      	cmp	r4, r3
    81ae:	d3f9      	bcc.n	81a4 <quorem+0x9c>
    81b0:	f8ca 6010 	str.w	r6, [sl, #16]
    81b4:	4649      	mov	r1, r9
    81b6:	4650      	mov	r0, sl
    81b8:	f001 fdd0 	bl	9d5c <__mcmp>
    81bc:	2800      	cmp	r0, #0
    81be:	db2c      	blt.n	821a <quorem+0x112>
    81c0:	2300      	movs	r3, #0
    81c2:	3701      	adds	r7, #1
    81c4:	469c      	mov	ip, r3
    81c6:	58ea      	ldr	r2, [r5, r3]
    81c8:	58e0      	ldr	r0, [r4, r3]
    81ca:	b291      	uxth	r1, r2
    81cc:	0c12      	lsrs	r2, r2, #16
    81ce:	fa1f f980 	uxth.w	r9, r0
    81d2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    81d6:	ebc1 0109 	rsb	r1, r1, r9
    81da:	4461      	add	r1, ip
    81dc:	eb02 4221 	add.w	r2, r2, r1, asr #16
    81e0:	b289      	uxth	r1, r1
    81e2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    81e6:	50e1      	str	r1, [r4, r3]
    81e8:	3304      	adds	r3, #4
    81ea:	ea4f 4c22 	mov.w	ip, r2, asr #16
    81ee:	195a      	adds	r2, r3, r5
    81f0:	4590      	cmp	r8, r2
    81f2:	d2e8      	bcs.n	81c6 <quorem+0xbe>
    81f4:	1d32      	adds	r2, r6, #4
    81f6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    81fa:	6859      	ldr	r1, [r3, #4]
    81fc:	b969      	cbnz	r1, 821a <quorem+0x112>
    81fe:	429c      	cmp	r4, r3
    8200:	d209      	bcs.n	8216 <quorem+0x10e>
    8202:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    8206:	b112      	cbz	r2, 820e <quorem+0x106>
    8208:	e005      	b.n	8216 <quorem+0x10e>
    820a:	681a      	ldr	r2, [r3, #0]
    820c:	b91a      	cbnz	r2, 8216 <quorem+0x10e>
    820e:	3b04      	subs	r3, #4
    8210:	3e01      	subs	r6, #1
    8212:	429c      	cmp	r4, r3
    8214:	d3f9      	bcc.n	820a <quorem+0x102>
    8216:	f8ca 6010 	str.w	r6, [sl, #16]
    821a:	4638      	mov	r0, r7
    821c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8220:	2000      	movs	r0, #0
    8222:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8226:	bf00      	nop

00008228 <_dtoa_r>:
    8228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    822c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    822e:	b0a1      	sub	sp, #132	; 0x84
    8230:	4604      	mov	r4, r0
    8232:	4690      	mov	r8, r2
    8234:	4699      	mov	r9, r3
    8236:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    8238:	2e00      	cmp	r6, #0
    823a:	f000 8423 	beq.w	8a84 <_dtoa_r+0x85c>
    823e:	6832      	ldr	r2, [r6, #0]
    8240:	b182      	cbz	r2, 8264 <_dtoa_r+0x3c>
    8242:	6a61      	ldr	r1, [r4, #36]	; 0x24
    8244:	f04f 0c01 	mov.w	ip, #1
    8248:	6876      	ldr	r6, [r6, #4]
    824a:	4620      	mov	r0, r4
    824c:	680b      	ldr	r3, [r1, #0]
    824e:	6056      	str	r6, [r2, #4]
    8250:	684a      	ldr	r2, [r1, #4]
    8252:	4619      	mov	r1, r3
    8254:	fa0c f202 	lsl.w	r2, ip, r2
    8258:	609a      	str	r2, [r3, #8]
    825a:	f001 feb9 	bl	9fd0 <_Bfree>
    825e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8260:	2200      	movs	r2, #0
    8262:	601a      	str	r2, [r3, #0]
    8264:	f1b9 0600 	subs.w	r6, r9, #0
    8268:	db38      	blt.n	82dc <_dtoa_r+0xb4>
    826a:	2300      	movs	r3, #0
    826c:	602b      	str	r3, [r5, #0]
    826e:	f240 0300 	movw	r3, #0
    8272:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    8276:	461a      	mov	r2, r3
    8278:	ea06 0303 	and.w	r3, r6, r3
    827c:	4293      	cmp	r3, r2
    827e:	d017      	beq.n	82b0 <_dtoa_r+0x88>
    8280:	2200      	movs	r2, #0
    8282:	2300      	movs	r3, #0
    8284:	4640      	mov	r0, r8
    8286:	4649      	mov	r1, r9
    8288:	e9cd 8906 	strd	r8, r9, [sp, #24]
    828c:	f002 ff84 	bl	b198 <__aeabi_dcmpeq>
    8290:	2800      	cmp	r0, #0
    8292:	d029      	beq.n	82e8 <_dtoa_r+0xc0>
    8294:	982c      	ldr	r0, [sp, #176]	; 0xb0
    8296:	2301      	movs	r3, #1
    8298:	992e      	ldr	r1, [sp, #184]	; 0xb8
    829a:	6003      	str	r3, [r0, #0]
    829c:	2900      	cmp	r1, #0
    829e:	f000 80d0 	beq.w	8442 <_dtoa_r+0x21a>
    82a2:	4b79      	ldr	r3, [pc, #484]	; (8488 <_dtoa_r+0x260>)
    82a4:	1e58      	subs	r0, r3, #1
    82a6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    82a8:	6013      	str	r3, [r2, #0]
    82aa:	b021      	add	sp, #132	; 0x84
    82ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    82b0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    82b2:	f242 730f 	movw	r3, #9999	; 0x270f
    82b6:	6003      	str	r3, [r0, #0]
    82b8:	f1b8 0f00 	cmp.w	r8, #0
    82bc:	f000 8095 	beq.w	83ea <_dtoa_r+0x1c2>
    82c0:	f64b 5048 	movw	r0, #48456	; 0xbd48
    82c4:	f2c0 0000 	movt	r0, #0
    82c8:	992e      	ldr	r1, [sp, #184]	; 0xb8
    82ca:	2900      	cmp	r1, #0
    82cc:	d0ed      	beq.n	82aa <_dtoa_r+0x82>
    82ce:	78c2      	ldrb	r2, [r0, #3]
    82d0:	1cc3      	adds	r3, r0, #3
    82d2:	2a00      	cmp	r2, #0
    82d4:	d0e7      	beq.n	82a6 <_dtoa_r+0x7e>
    82d6:	f100 0308 	add.w	r3, r0, #8
    82da:	e7e4      	b.n	82a6 <_dtoa_r+0x7e>
    82dc:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    82e0:	2301      	movs	r3, #1
    82e2:	46b1      	mov	r9, r6
    82e4:	602b      	str	r3, [r5, #0]
    82e6:	e7c2      	b.n	826e <_dtoa_r+0x46>
    82e8:	4620      	mov	r0, r4
    82ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    82ee:	a91e      	add	r1, sp, #120	; 0x78
    82f0:	9100      	str	r1, [sp, #0]
    82f2:	a91f      	add	r1, sp, #124	; 0x7c
    82f4:	9101      	str	r1, [sp, #4]
    82f6:	f001 febd 	bl	a074 <__d2b>
    82fa:	f3c6 550a 	ubfx	r5, r6, #20, #11
    82fe:	4683      	mov	fp, r0
    8300:	2d00      	cmp	r5, #0
    8302:	d07e      	beq.n	8402 <_dtoa_r+0x1da>
    8304:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8308:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    830c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    830e:	3d07      	subs	r5, #7
    8310:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    8314:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    8318:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    831c:	2300      	movs	r3, #0
    831e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    8322:	9319      	str	r3, [sp, #100]	; 0x64
    8324:	f240 0300 	movw	r3, #0
    8328:	2200      	movs	r2, #0
    832a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    832e:	f7fb fafb 	bl	3928 <__aeabi_dsub>
    8332:	a34f      	add	r3, pc, #316	; (adr r3, 8470 <_dtoa_r+0x248>)
    8334:	e9d3 2300 	ldrd	r2, r3, [r3]
    8338:	f7fb fcaa 	bl	3c90 <__aeabi_dmul>
    833c:	a34e      	add	r3, pc, #312	; (adr r3, 8478 <_dtoa_r+0x250>)
    833e:	e9d3 2300 	ldrd	r2, r3, [r3]
    8342:	f7fb faf3 	bl	392c <__adddf3>
    8346:	e9cd 0108 	strd	r0, r1, [sp, #32]
    834a:	4628      	mov	r0, r5
    834c:	f7fb fc3a 	bl	3bc4 <__aeabi_i2d>
    8350:	a34b      	add	r3, pc, #300	; (adr r3, 8480 <_dtoa_r+0x258>)
    8352:	e9d3 2300 	ldrd	r2, r3, [r3]
    8356:	f7fb fc9b 	bl	3c90 <__aeabi_dmul>
    835a:	4602      	mov	r2, r0
    835c:	460b      	mov	r3, r1
    835e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    8362:	f7fb fae3 	bl	392c <__adddf3>
    8366:	e9cd 0108 	strd	r0, r1, [sp, #32]
    836a:	f002 ff47 	bl	b1fc <__aeabi_d2iz>
    836e:	2200      	movs	r2, #0
    8370:	2300      	movs	r3, #0
    8372:	4606      	mov	r6, r0
    8374:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    8378:	f002 ff18 	bl	b1ac <__aeabi_dcmplt>
    837c:	b140      	cbz	r0, 8390 <_dtoa_r+0x168>
    837e:	4630      	mov	r0, r6
    8380:	f7fb fc20 	bl	3bc4 <__aeabi_i2d>
    8384:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    8388:	f002 ff06 	bl	b198 <__aeabi_dcmpeq>
    838c:	b900      	cbnz	r0, 8390 <_dtoa_r+0x168>
    838e:	3e01      	subs	r6, #1
    8390:	2e16      	cmp	r6, #22
    8392:	d95b      	bls.n	844c <_dtoa_r+0x224>
    8394:	2301      	movs	r3, #1
    8396:	9318      	str	r3, [sp, #96]	; 0x60
    8398:	3f01      	subs	r7, #1
    839a:	ebb7 0a05 	subs.w	sl, r7, r5
    839e:	bf42      	ittt	mi
    83a0:	f1ca 0a00 	rsbmi	sl, sl, #0
    83a4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    83a8:	f04f 0a00 	movmi.w	sl, #0
    83ac:	d401      	bmi.n	83b2 <_dtoa_r+0x18a>
    83ae:	2200      	movs	r2, #0
    83b0:	920f      	str	r2, [sp, #60]	; 0x3c
    83b2:	2e00      	cmp	r6, #0
    83b4:	f2c0 8371 	blt.w	8a9a <_dtoa_r+0x872>
    83b8:	44b2      	add	sl, r6
    83ba:	2300      	movs	r3, #0
    83bc:	9617      	str	r6, [sp, #92]	; 0x5c
    83be:	9315      	str	r3, [sp, #84]	; 0x54
    83c0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    83c2:	2b09      	cmp	r3, #9
    83c4:	d862      	bhi.n	848c <_dtoa_r+0x264>
    83c6:	2b05      	cmp	r3, #5
    83c8:	f340 8677 	ble.w	90ba <_dtoa_r+0xe92>
    83cc:	982a      	ldr	r0, [sp, #168]	; 0xa8
    83ce:	2700      	movs	r7, #0
    83d0:	3804      	subs	r0, #4
    83d2:	902a      	str	r0, [sp, #168]	; 0xa8
    83d4:	992a      	ldr	r1, [sp, #168]	; 0xa8
    83d6:	1e8b      	subs	r3, r1, #2
    83d8:	2b03      	cmp	r3, #3
    83da:	f200 83dd 	bhi.w	8b98 <_dtoa_r+0x970>
    83de:	e8df f013 	tbh	[pc, r3, lsl #1]
    83e2:	03a5      	.short	0x03a5
    83e4:	03d503d8 	.word	0x03d503d8
    83e8:	03c4      	.short	0x03c4
    83ea:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    83ee:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    83f2:	2e00      	cmp	r6, #0
    83f4:	f47f af64 	bne.w	82c0 <_dtoa_r+0x98>
    83f8:	f64b 503c 	movw	r0, #48444	; 0xbd3c
    83fc:	f2c0 0000 	movt	r0, #0
    8400:	e762      	b.n	82c8 <_dtoa_r+0xa0>
    8402:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    8404:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    8406:	18fb      	adds	r3, r7, r3
    8408:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    840c:	1c9d      	adds	r5, r3, #2
    840e:	2d20      	cmp	r5, #32
    8410:	bfdc      	itt	le
    8412:	f1c5 0020 	rsble	r0, r5, #32
    8416:	fa08 f000 	lslle.w	r0, r8, r0
    841a:	dd08      	ble.n	842e <_dtoa_r+0x206>
    841c:	3b1e      	subs	r3, #30
    841e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    8422:	fa16 f202 	lsls.w	r2, r6, r2
    8426:	fa28 f303 	lsr.w	r3, r8, r3
    842a:	ea42 0003 	orr.w	r0, r2, r3
    842e:	f7fb fbb9 	bl	3ba4 <__aeabi_ui2d>
    8432:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    8436:	2201      	movs	r2, #1
    8438:	3d03      	subs	r5, #3
    843a:	9219      	str	r2, [sp, #100]	; 0x64
    843c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    8440:	e770      	b.n	8324 <_dtoa_r+0xfc>
    8442:	f64b 5018 	movw	r0, #48408	; 0xbd18
    8446:	f2c0 0000 	movt	r0, #0
    844a:	e72e      	b.n	82aa <_dtoa_r+0x82>
    844c:	f64b 53f0 	movw	r3, #48624	; 0xbdf0
    8450:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8454:	f2c0 0300 	movt	r3, #0
    8458:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    845c:	e9d3 2300 	ldrd	r2, r3, [r3]
    8460:	f002 fea4 	bl	b1ac <__aeabi_dcmplt>
    8464:	2800      	cmp	r0, #0
    8466:	f040 8320 	bne.w	8aaa <_dtoa_r+0x882>
    846a:	9018      	str	r0, [sp, #96]	; 0x60
    846c:	e794      	b.n	8398 <_dtoa_r+0x170>
    846e:	bf00      	nop
    8470:	636f4361 	.word	0x636f4361
    8474:	3fd287a7 	.word	0x3fd287a7
    8478:	8b60c8b3 	.word	0x8b60c8b3
    847c:	3fc68a28 	.word	0x3fc68a28
    8480:	509f79fb 	.word	0x509f79fb
    8484:	3fd34413 	.word	0x3fd34413
    8488:	0000bd19 	.word	0x0000bd19
    848c:	2300      	movs	r3, #0
    848e:	f04f 30ff 	mov.w	r0, #4294967295
    8492:	461f      	mov	r7, r3
    8494:	2101      	movs	r1, #1
    8496:	932a      	str	r3, [sp, #168]	; 0xa8
    8498:	9011      	str	r0, [sp, #68]	; 0x44
    849a:	9116      	str	r1, [sp, #88]	; 0x58
    849c:	9008      	str	r0, [sp, #32]
    849e:	932b      	str	r3, [sp, #172]	; 0xac
    84a0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    84a2:	2300      	movs	r3, #0
    84a4:	606b      	str	r3, [r5, #4]
    84a6:	4620      	mov	r0, r4
    84a8:	6869      	ldr	r1, [r5, #4]
    84aa:	f001 fdad 	bl	a008 <_Balloc>
    84ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
    84b0:	6028      	str	r0, [r5, #0]
    84b2:	681b      	ldr	r3, [r3, #0]
    84b4:	9310      	str	r3, [sp, #64]	; 0x40
    84b6:	2f00      	cmp	r7, #0
    84b8:	f000 815b 	beq.w	8772 <_dtoa_r+0x54a>
    84bc:	2e00      	cmp	r6, #0
    84be:	f340 842a 	ble.w	8d16 <_dtoa_r+0xaee>
    84c2:	f64b 53f0 	movw	r3, #48624	; 0xbdf0
    84c6:	f006 020f 	and.w	r2, r6, #15
    84ca:	f2c0 0300 	movt	r3, #0
    84ce:	1135      	asrs	r5, r6, #4
    84d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    84d4:	f015 0f10 	tst.w	r5, #16
    84d8:	e9d3 0100 	ldrd	r0, r1, [r3]
    84dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    84e0:	f000 82e7 	beq.w	8ab2 <_dtoa_r+0x88a>
    84e4:	f64b 63c8 	movw	r3, #48840	; 0xbec8
    84e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    84ec:	f2c0 0300 	movt	r3, #0
    84f0:	f005 050f 	and.w	r5, r5, #15
    84f4:	f04f 0803 	mov.w	r8, #3
    84f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    84fc:	f7fb fcf2 	bl	3ee4 <__aeabi_ddiv>
    8500:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    8504:	b1bd      	cbz	r5, 8536 <_dtoa_r+0x30e>
    8506:	f64b 67c8 	movw	r7, #48840	; 0xbec8
    850a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    850e:	f2c0 0700 	movt	r7, #0
    8512:	f015 0f01 	tst.w	r5, #1
    8516:	4610      	mov	r0, r2
    8518:	4619      	mov	r1, r3
    851a:	d007      	beq.n	852c <_dtoa_r+0x304>
    851c:	e9d7 2300 	ldrd	r2, r3, [r7]
    8520:	f108 0801 	add.w	r8, r8, #1
    8524:	f7fb fbb4 	bl	3c90 <__aeabi_dmul>
    8528:	4602      	mov	r2, r0
    852a:	460b      	mov	r3, r1
    852c:	3708      	adds	r7, #8
    852e:	106d      	asrs	r5, r5, #1
    8530:	d1ef      	bne.n	8512 <_dtoa_r+0x2ea>
    8532:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    8536:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    853a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    853e:	f7fb fcd1 	bl	3ee4 <__aeabi_ddiv>
    8542:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8546:	9918      	ldr	r1, [sp, #96]	; 0x60
    8548:	2900      	cmp	r1, #0
    854a:	f000 80de 	beq.w	870a <_dtoa_r+0x4e2>
    854e:	f240 0300 	movw	r3, #0
    8552:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8556:	2200      	movs	r2, #0
    8558:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    855c:	f04f 0500 	mov.w	r5, #0
    8560:	f002 fe24 	bl	b1ac <__aeabi_dcmplt>
    8564:	b108      	cbz	r0, 856a <_dtoa_r+0x342>
    8566:	f04f 0501 	mov.w	r5, #1
    856a:	9a08      	ldr	r2, [sp, #32]
    856c:	2a00      	cmp	r2, #0
    856e:	bfd4      	ite	le
    8570:	2500      	movle	r5, #0
    8572:	f005 0501 	andgt.w	r5, r5, #1
    8576:	2d00      	cmp	r5, #0
    8578:	f000 80c7 	beq.w	870a <_dtoa_r+0x4e2>
    857c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    857e:	2b00      	cmp	r3, #0
    8580:	f340 80f5 	ble.w	876e <_dtoa_r+0x546>
    8584:	f240 0300 	movw	r3, #0
    8588:	2200      	movs	r2, #0
    858a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    858e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8592:	f7fb fb7d 	bl	3c90 <__aeabi_dmul>
    8596:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    859a:	f108 0001 	add.w	r0, r8, #1
    859e:	1e71      	subs	r1, r6, #1
    85a0:	9112      	str	r1, [sp, #72]	; 0x48
    85a2:	f7fb fb0f 	bl	3bc4 <__aeabi_i2d>
    85a6:	4602      	mov	r2, r0
    85a8:	460b      	mov	r3, r1
    85aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    85ae:	f7fb fb6f 	bl	3c90 <__aeabi_dmul>
    85b2:	f240 0300 	movw	r3, #0
    85b6:	2200      	movs	r2, #0
    85b8:	f2c4 031c 	movt	r3, #16412	; 0x401c
    85bc:	f7fb f9b6 	bl	392c <__adddf3>
    85c0:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    85c4:	4680      	mov	r8, r0
    85c6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    85ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
    85cc:	2b00      	cmp	r3, #0
    85ce:	f000 83ad 	beq.w	8d2c <_dtoa_r+0xb04>
    85d2:	f64b 53f0 	movw	r3, #48624	; 0xbdf0
    85d6:	f240 0100 	movw	r1, #0
    85da:	f2c0 0300 	movt	r3, #0
    85de:	2000      	movs	r0, #0
    85e0:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    85e4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    85e8:	f8cd c00c 	str.w	ip, [sp, #12]
    85ec:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    85f0:	f7fb fc78 	bl	3ee4 <__aeabi_ddiv>
    85f4:	4642      	mov	r2, r8
    85f6:	464b      	mov	r3, r9
    85f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    85fa:	f7fb f995 	bl	3928 <__aeabi_dsub>
    85fe:	4680      	mov	r8, r0
    8600:	4689      	mov	r9, r1
    8602:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8606:	f002 fdf9 	bl	b1fc <__aeabi_d2iz>
    860a:	4607      	mov	r7, r0
    860c:	f7fb fada 	bl	3bc4 <__aeabi_i2d>
    8610:	4602      	mov	r2, r0
    8612:	460b      	mov	r3, r1
    8614:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8618:	f7fb f986 	bl	3928 <__aeabi_dsub>
    861c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    8620:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8624:	4640      	mov	r0, r8
    8626:	f805 3b01 	strb.w	r3, [r5], #1
    862a:	4649      	mov	r1, r9
    862c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8630:	f002 fdda 	bl	b1e8 <__aeabi_dcmpgt>
    8634:	2800      	cmp	r0, #0
    8636:	f040 8213 	bne.w	8a60 <_dtoa_r+0x838>
    863a:	f240 0100 	movw	r1, #0
    863e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8642:	2000      	movs	r0, #0
    8644:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    8648:	f7fb f96e 	bl	3928 <__aeabi_dsub>
    864c:	4602      	mov	r2, r0
    864e:	460b      	mov	r3, r1
    8650:	4640      	mov	r0, r8
    8652:	4649      	mov	r1, r9
    8654:	f002 fdc8 	bl	b1e8 <__aeabi_dcmpgt>
    8658:	f8dd c00c 	ldr.w	ip, [sp, #12]
    865c:	2800      	cmp	r0, #0
    865e:	f040 83e7 	bne.w	8e30 <_dtoa_r+0xc08>
    8662:	f1bc 0f01 	cmp.w	ip, #1
    8666:	f340 8082 	ble.w	876e <_dtoa_r+0x546>
    866a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    866e:	2701      	movs	r7, #1
    8670:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    8674:	961d      	str	r6, [sp, #116]	; 0x74
    8676:	4666      	mov	r6, ip
    8678:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    867c:	940c      	str	r4, [sp, #48]	; 0x30
    867e:	e010      	b.n	86a2 <_dtoa_r+0x47a>
    8680:	f240 0100 	movw	r1, #0
    8684:	2000      	movs	r0, #0
    8686:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    868a:	f7fb f94d 	bl	3928 <__aeabi_dsub>
    868e:	4642      	mov	r2, r8
    8690:	464b      	mov	r3, r9
    8692:	f002 fd8b 	bl	b1ac <__aeabi_dcmplt>
    8696:	2800      	cmp	r0, #0
    8698:	f040 83c7 	bne.w	8e2a <_dtoa_r+0xc02>
    869c:	42b7      	cmp	r7, r6
    869e:	f280 848b 	bge.w	8fb8 <_dtoa_r+0xd90>
    86a2:	f240 0300 	movw	r3, #0
    86a6:	4640      	mov	r0, r8
    86a8:	4649      	mov	r1, r9
    86aa:	2200      	movs	r2, #0
    86ac:	f2c4 0324 	movt	r3, #16420	; 0x4024
    86b0:	3501      	adds	r5, #1
    86b2:	f7fb faed 	bl	3c90 <__aeabi_dmul>
    86b6:	f240 0300 	movw	r3, #0
    86ba:	2200      	movs	r2, #0
    86bc:	f2c4 0324 	movt	r3, #16420	; 0x4024
    86c0:	4680      	mov	r8, r0
    86c2:	4689      	mov	r9, r1
    86c4:	4650      	mov	r0, sl
    86c6:	4659      	mov	r1, fp
    86c8:	f7fb fae2 	bl	3c90 <__aeabi_dmul>
    86cc:	468b      	mov	fp, r1
    86ce:	4682      	mov	sl, r0
    86d0:	f002 fd94 	bl	b1fc <__aeabi_d2iz>
    86d4:	4604      	mov	r4, r0
    86d6:	f7fb fa75 	bl	3bc4 <__aeabi_i2d>
    86da:	3430      	adds	r4, #48	; 0x30
    86dc:	4602      	mov	r2, r0
    86de:	460b      	mov	r3, r1
    86e0:	4650      	mov	r0, sl
    86e2:	4659      	mov	r1, fp
    86e4:	f7fb f920 	bl	3928 <__aeabi_dsub>
    86e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
    86ea:	464b      	mov	r3, r9
    86ec:	55d4      	strb	r4, [r2, r7]
    86ee:	4642      	mov	r2, r8
    86f0:	3701      	adds	r7, #1
    86f2:	4682      	mov	sl, r0
    86f4:	468b      	mov	fp, r1
    86f6:	f002 fd59 	bl	b1ac <__aeabi_dcmplt>
    86fa:	4652      	mov	r2, sl
    86fc:	465b      	mov	r3, fp
    86fe:	2800      	cmp	r0, #0
    8700:	d0be      	beq.n	8680 <_dtoa_r+0x458>
    8702:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    8706:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8708:	e1aa      	b.n	8a60 <_dtoa_r+0x838>
    870a:	4640      	mov	r0, r8
    870c:	f7fb fa5a 	bl	3bc4 <__aeabi_i2d>
    8710:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8714:	f7fb fabc 	bl	3c90 <__aeabi_dmul>
    8718:	f240 0300 	movw	r3, #0
    871c:	2200      	movs	r2, #0
    871e:	f2c4 031c 	movt	r3, #16412	; 0x401c
    8722:	f7fb f903 	bl	392c <__adddf3>
    8726:	9a08      	ldr	r2, [sp, #32]
    8728:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    872c:	4680      	mov	r8, r0
    872e:	46a9      	mov	r9, r5
    8730:	2a00      	cmp	r2, #0
    8732:	f040 82ec 	bne.w	8d0e <_dtoa_r+0xae6>
    8736:	f240 0300 	movw	r3, #0
    873a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    873e:	2200      	movs	r2, #0
    8740:	f2c4 0314 	movt	r3, #16404	; 0x4014
    8744:	f7fb f8f0 	bl	3928 <__aeabi_dsub>
    8748:	4642      	mov	r2, r8
    874a:	462b      	mov	r3, r5
    874c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8750:	f002 fd4a 	bl	b1e8 <__aeabi_dcmpgt>
    8754:	2800      	cmp	r0, #0
    8756:	f040 824a 	bne.w	8bee <_dtoa_r+0x9c6>
    875a:	4642      	mov	r2, r8
    875c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8760:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    8764:	f002 fd22 	bl	b1ac <__aeabi_dcmplt>
    8768:	2800      	cmp	r0, #0
    876a:	f040 81d5 	bne.w	8b18 <_dtoa_r+0x8f0>
    876e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    8772:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    8774:	ea6f 0703 	mvn.w	r7, r3
    8778:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    877c:	2e0e      	cmp	r6, #14
    877e:	bfcc      	ite	gt
    8780:	2700      	movgt	r7, #0
    8782:	f007 0701 	andle.w	r7, r7, #1
    8786:	2f00      	cmp	r7, #0
    8788:	f000 80b7 	beq.w	88fa <_dtoa_r+0x6d2>
    878c:	982b      	ldr	r0, [sp, #172]	; 0xac
    878e:	f64b 53f0 	movw	r3, #48624	; 0xbdf0
    8792:	f2c0 0300 	movt	r3, #0
    8796:	9908      	ldr	r1, [sp, #32]
    8798:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    879c:	0fc2      	lsrs	r2, r0, #31
    879e:	2900      	cmp	r1, #0
    87a0:	bfcc      	ite	gt
    87a2:	2200      	movgt	r2, #0
    87a4:	f002 0201 	andle.w	r2, r2, #1
    87a8:	e9d3 0100 	ldrd	r0, r1, [r3]
    87ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
    87b0:	2a00      	cmp	r2, #0
    87b2:	f040 81a0 	bne.w	8af6 <_dtoa_r+0x8ce>
    87b6:	4602      	mov	r2, r0
    87b8:	460b      	mov	r3, r1
    87ba:	4640      	mov	r0, r8
    87bc:	4649      	mov	r1, r9
    87be:	f7fb fb91 	bl	3ee4 <__aeabi_ddiv>
    87c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    87c4:	f002 fd1a 	bl	b1fc <__aeabi_d2iz>
    87c8:	4682      	mov	sl, r0
    87ca:	f7fb f9fb 	bl	3bc4 <__aeabi_i2d>
    87ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    87d2:	f7fb fa5d 	bl	3c90 <__aeabi_dmul>
    87d6:	4602      	mov	r2, r0
    87d8:	460b      	mov	r3, r1
    87da:	4640      	mov	r0, r8
    87dc:	4649      	mov	r1, r9
    87de:	f7fb f8a3 	bl	3928 <__aeabi_dsub>
    87e2:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    87e6:	f805 3b01 	strb.w	r3, [r5], #1
    87ea:	9a08      	ldr	r2, [sp, #32]
    87ec:	2a01      	cmp	r2, #1
    87ee:	4680      	mov	r8, r0
    87f0:	4689      	mov	r9, r1
    87f2:	d052      	beq.n	889a <_dtoa_r+0x672>
    87f4:	f240 0300 	movw	r3, #0
    87f8:	2200      	movs	r2, #0
    87fa:	f2c4 0324 	movt	r3, #16420	; 0x4024
    87fe:	f7fb fa47 	bl	3c90 <__aeabi_dmul>
    8802:	2200      	movs	r2, #0
    8804:	2300      	movs	r3, #0
    8806:	e9cd 0106 	strd	r0, r1, [sp, #24]
    880a:	f002 fcc5 	bl	b198 <__aeabi_dcmpeq>
    880e:	2800      	cmp	r0, #0
    8810:	f040 81eb 	bne.w	8bea <_dtoa_r+0x9c2>
    8814:	9810      	ldr	r0, [sp, #64]	; 0x40
    8816:	f04f 0801 	mov.w	r8, #1
    881a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    881e:	46a3      	mov	fp, r4
    8820:	1c87      	adds	r7, r0, #2
    8822:	960f      	str	r6, [sp, #60]	; 0x3c
    8824:	f8dd 9020 	ldr.w	r9, [sp, #32]
    8828:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    882c:	e00a      	b.n	8844 <_dtoa_r+0x61c>
    882e:	f7fb fa2f 	bl	3c90 <__aeabi_dmul>
    8832:	2200      	movs	r2, #0
    8834:	2300      	movs	r3, #0
    8836:	4604      	mov	r4, r0
    8838:	460d      	mov	r5, r1
    883a:	f002 fcad 	bl	b198 <__aeabi_dcmpeq>
    883e:	2800      	cmp	r0, #0
    8840:	f040 81ce 	bne.w	8be0 <_dtoa_r+0x9b8>
    8844:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    8848:	4620      	mov	r0, r4
    884a:	4629      	mov	r1, r5
    884c:	f108 0801 	add.w	r8, r8, #1
    8850:	f7fb fb48 	bl	3ee4 <__aeabi_ddiv>
    8854:	463e      	mov	r6, r7
    8856:	f002 fcd1 	bl	b1fc <__aeabi_d2iz>
    885a:	4682      	mov	sl, r0
    885c:	f7fb f9b2 	bl	3bc4 <__aeabi_i2d>
    8860:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    8864:	f7fb fa14 	bl	3c90 <__aeabi_dmul>
    8868:	4602      	mov	r2, r0
    886a:	460b      	mov	r3, r1
    886c:	4620      	mov	r0, r4
    886e:	4629      	mov	r1, r5
    8870:	f7fb f85a 	bl	3928 <__aeabi_dsub>
    8874:	2200      	movs	r2, #0
    8876:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    887a:	f807 cc01 	strb.w	ip, [r7, #-1]
    887e:	3701      	adds	r7, #1
    8880:	45c1      	cmp	r9, r8
    8882:	f240 0300 	movw	r3, #0
    8886:	f2c4 0324 	movt	r3, #16420	; 0x4024
    888a:	d1d0      	bne.n	882e <_dtoa_r+0x606>
    888c:	4635      	mov	r5, r6
    888e:	465c      	mov	r4, fp
    8890:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    8892:	4680      	mov	r8, r0
    8894:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    8898:	4689      	mov	r9, r1
    889a:	4642      	mov	r2, r8
    889c:	464b      	mov	r3, r9
    889e:	4640      	mov	r0, r8
    88a0:	4649      	mov	r1, r9
    88a2:	f7fb f843 	bl	392c <__adddf3>
    88a6:	4680      	mov	r8, r0
    88a8:	4689      	mov	r9, r1
    88aa:	4642      	mov	r2, r8
    88ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    88b0:	464b      	mov	r3, r9
    88b2:	f002 fc7b 	bl	b1ac <__aeabi_dcmplt>
    88b6:	b960      	cbnz	r0, 88d2 <_dtoa_r+0x6aa>
    88b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    88bc:	4642      	mov	r2, r8
    88be:	464b      	mov	r3, r9
    88c0:	f002 fc6a 	bl	b198 <__aeabi_dcmpeq>
    88c4:	2800      	cmp	r0, #0
    88c6:	f000 8190 	beq.w	8bea <_dtoa_r+0x9c2>
    88ca:	f01a 0f01 	tst.w	sl, #1
    88ce:	f000 818c 	beq.w	8bea <_dtoa_r+0x9c2>
    88d2:	9910      	ldr	r1, [sp, #64]	; 0x40
    88d4:	e000      	b.n	88d8 <_dtoa_r+0x6b0>
    88d6:	461d      	mov	r5, r3
    88d8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    88dc:	1e6b      	subs	r3, r5, #1
    88de:	2a39      	cmp	r2, #57	; 0x39
    88e0:	f040 8367 	bne.w	8fb2 <_dtoa_r+0xd8a>
    88e4:	428b      	cmp	r3, r1
    88e6:	d1f6      	bne.n	88d6 <_dtoa_r+0x6ae>
    88e8:	9910      	ldr	r1, [sp, #64]	; 0x40
    88ea:	2330      	movs	r3, #48	; 0x30
    88ec:	3601      	adds	r6, #1
    88ee:	2231      	movs	r2, #49	; 0x31
    88f0:	700b      	strb	r3, [r1, #0]
    88f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    88f4:	701a      	strb	r2, [r3, #0]
    88f6:	9612      	str	r6, [sp, #72]	; 0x48
    88f8:	e0b2      	b.n	8a60 <_dtoa_r+0x838>
    88fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
    88fc:	2a00      	cmp	r2, #0
    88fe:	f040 80df 	bne.w	8ac0 <_dtoa_r+0x898>
    8902:	9f15      	ldr	r7, [sp, #84]	; 0x54
    8904:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8906:	920c      	str	r2, [sp, #48]	; 0x30
    8908:	2d00      	cmp	r5, #0
    890a:	bfd4      	ite	le
    890c:	2300      	movle	r3, #0
    890e:	2301      	movgt	r3, #1
    8910:	f1ba 0f00 	cmp.w	sl, #0
    8914:	bfd4      	ite	le
    8916:	2300      	movle	r3, #0
    8918:	f003 0301 	andgt.w	r3, r3, #1
    891c:	b14b      	cbz	r3, 8932 <_dtoa_r+0x70a>
    891e:	45aa      	cmp	sl, r5
    8920:	bfb4      	ite	lt
    8922:	4653      	movlt	r3, sl
    8924:	462b      	movge	r3, r5
    8926:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8928:	ebc3 0a0a 	rsb	sl, r3, sl
    892c:	1aed      	subs	r5, r5, r3
    892e:	1ac0      	subs	r0, r0, r3
    8930:	900f      	str	r0, [sp, #60]	; 0x3c
    8932:	9915      	ldr	r1, [sp, #84]	; 0x54
    8934:	2900      	cmp	r1, #0
    8936:	dd1c      	ble.n	8972 <_dtoa_r+0x74a>
    8938:	9a16      	ldr	r2, [sp, #88]	; 0x58
    893a:	2a00      	cmp	r2, #0
    893c:	f000 82e9 	beq.w	8f12 <_dtoa_r+0xcea>
    8940:	2f00      	cmp	r7, #0
    8942:	dd12      	ble.n	896a <_dtoa_r+0x742>
    8944:	990c      	ldr	r1, [sp, #48]	; 0x30
    8946:	463a      	mov	r2, r7
    8948:	4620      	mov	r0, r4
    894a:	f001 fdbd 	bl	a4c8 <__pow5mult>
    894e:	465a      	mov	r2, fp
    8950:	900c      	str	r0, [sp, #48]	; 0x30
    8952:	4620      	mov	r0, r4
    8954:	990c      	ldr	r1, [sp, #48]	; 0x30
    8956:	f001 fccf 	bl	a2f8 <__multiply>
    895a:	4659      	mov	r1, fp
    895c:	4603      	mov	r3, r0
    895e:	4620      	mov	r0, r4
    8960:	9303      	str	r3, [sp, #12]
    8962:	f001 fb35 	bl	9fd0 <_Bfree>
    8966:	9b03      	ldr	r3, [sp, #12]
    8968:	469b      	mov	fp, r3
    896a:	9b15      	ldr	r3, [sp, #84]	; 0x54
    896c:	1bda      	subs	r2, r3, r7
    896e:	f040 8311 	bne.w	8f94 <_dtoa_r+0xd6c>
    8972:	2101      	movs	r1, #1
    8974:	4620      	mov	r0, r4
    8976:	f001 fd59 	bl	a42c <__i2b>
    897a:	9006      	str	r0, [sp, #24]
    897c:	9817      	ldr	r0, [sp, #92]	; 0x5c
    897e:	2800      	cmp	r0, #0
    8980:	dd05      	ble.n	898e <_dtoa_r+0x766>
    8982:	9906      	ldr	r1, [sp, #24]
    8984:	4620      	mov	r0, r4
    8986:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    8988:	f001 fd9e 	bl	a4c8 <__pow5mult>
    898c:	9006      	str	r0, [sp, #24]
    898e:	992a      	ldr	r1, [sp, #168]	; 0xa8
    8990:	2901      	cmp	r1, #1
    8992:	f340 810a 	ble.w	8baa <_dtoa_r+0x982>
    8996:	2700      	movs	r7, #0
    8998:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    899a:	2b00      	cmp	r3, #0
    899c:	f040 8261 	bne.w	8e62 <_dtoa_r+0xc3a>
    89a0:	2301      	movs	r3, #1
    89a2:	4453      	add	r3, sl
    89a4:	f013 031f 	ands.w	r3, r3, #31
    89a8:	f040 812a 	bne.w	8c00 <_dtoa_r+0x9d8>
    89ac:	231c      	movs	r3, #28
    89ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    89b0:	449a      	add	sl, r3
    89b2:	18ed      	adds	r5, r5, r3
    89b4:	18d2      	adds	r2, r2, r3
    89b6:	920f      	str	r2, [sp, #60]	; 0x3c
    89b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    89ba:	2b00      	cmp	r3, #0
    89bc:	dd05      	ble.n	89ca <_dtoa_r+0x7a2>
    89be:	4659      	mov	r1, fp
    89c0:	461a      	mov	r2, r3
    89c2:	4620      	mov	r0, r4
    89c4:	f001 fc3a 	bl	a23c <__lshift>
    89c8:	4683      	mov	fp, r0
    89ca:	f1ba 0f00 	cmp.w	sl, #0
    89ce:	dd05      	ble.n	89dc <_dtoa_r+0x7b4>
    89d0:	9906      	ldr	r1, [sp, #24]
    89d2:	4652      	mov	r2, sl
    89d4:	4620      	mov	r0, r4
    89d6:	f001 fc31 	bl	a23c <__lshift>
    89da:	9006      	str	r0, [sp, #24]
    89dc:	9818      	ldr	r0, [sp, #96]	; 0x60
    89de:	2800      	cmp	r0, #0
    89e0:	f040 8229 	bne.w	8e36 <_dtoa_r+0xc0e>
    89e4:	982a      	ldr	r0, [sp, #168]	; 0xa8
    89e6:	9908      	ldr	r1, [sp, #32]
    89e8:	2802      	cmp	r0, #2
    89ea:	bfd4      	ite	le
    89ec:	2300      	movle	r3, #0
    89ee:	2301      	movgt	r3, #1
    89f0:	2900      	cmp	r1, #0
    89f2:	bfcc      	ite	gt
    89f4:	2300      	movgt	r3, #0
    89f6:	f003 0301 	andle.w	r3, r3, #1
    89fa:	2b00      	cmp	r3, #0
    89fc:	f000 810c 	beq.w	8c18 <_dtoa_r+0x9f0>
    8a00:	2900      	cmp	r1, #0
    8a02:	f040 808c 	bne.w	8b1e <_dtoa_r+0x8f6>
    8a06:	2205      	movs	r2, #5
    8a08:	9906      	ldr	r1, [sp, #24]
    8a0a:	9b08      	ldr	r3, [sp, #32]
    8a0c:	4620      	mov	r0, r4
    8a0e:	f001 fd17 	bl	a440 <__multadd>
    8a12:	9006      	str	r0, [sp, #24]
    8a14:	4658      	mov	r0, fp
    8a16:	9906      	ldr	r1, [sp, #24]
    8a18:	f001 f9a0 	bl	9d5c <__mcmp>
    8a1c:	2800      	cmp	r0, #0
    8a1e:	dd7e      	ble.n	8b1e <_dtoa_r+0x8f6>
    8a20:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8a22:	3601      	adds	r6, #1
    8a24:	2700      	movs	r7, #0
    8a26:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8a2a:	2331      	movs	r3, #49	; 0x31
    8a2c:	f805 3b01 	strb.w	r3, [r5], #1
    8a30:	9906      	ldr	r1, [sp, #24]
    8a32:	4620      	mov	r0, r4
    8a34:	f001 facc 	bl	9fd0 <_Bfree>
    8a38:	f1ba 0f00 	cmp.w	sl, #0
    8a3c:	f000 80d5 	beq.w	8bea <_dtoa_r+0x9c2>
    8a40:	1e3b      	subs	r3, r7, #0
    8a42:	bf18      	it	ne
    8a44:	2301      	movne	r3, #1
    8a46:	4557      	cmp	r7, sl
    8a48:	bf0c      	ite	eq
    8a4a:	2300      	moveq	r3, #0
    8a4c:	f003 0301 	andne.w	r3, r3, #1
    8a50:	2b00      	cmp	r3, #0
    8a52:	f040 80d0 	bne.w	8bf6 <_dtoa_r+0x9ce>
    8a56:	4651      	mov	r1, sl
    8a58:	4620      	mov	r0, r4
    8a5a:	f001 fab9 	bl	9fd0 <_Bfree>
    8a5e:	9612      	str	r6, [sp, #72]	; 0x48
    8a60:	4620      	mov	r0, r4
    8a62:	4659      	mov	r1, fp
    8a64:	f001 fab4 	bl	9fd0 <_Bfree>
    8a68:	9a12      	ldr	r2, [sp, #72]	; 0x48
    8a6a:	1c53      	adds	r3, r2, #1
    8a6c:	2200      	movs	r2, #0
    8a6e:	702a      	strb	r2, [r5, #0]
    8a70:	982c      	ldr	r0, [sp, #176]	; 0xb0
    8a72:	992e      	ldr	r1, [sp, #184]	; 0xb8
    8a74:	6003      	str	r3, [r0, #0]
    8a76:	2900      	cmp	r1, #0
    8a78:	f000 81d4 	beq.w	8e24 <_dtoa_r+0xbfc>
    8a7c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    8a7e:	9810      	ldr	r0, [sp, #64]	; 0x40
    8a80:	6015      	str	r5, [r2, #0]
    8a82:	e412      	b.n	82aa <_dtoa_r+0x82>
    8a84:	2010      	movs	r0, #16
    8a86:	f7fb fe33 	bl	46f0 <malloc>
    8a8a:	60c6      	str	r6, [r0, #12]
    8a8c:	6046      	str	r6, [r0, #4]
    8a8e:	6086      	str	r6, [r0, #8]
    8a90:	6006      	str	r6, [r0, #0]
    8a92:	4606      	mov	r6, r0
    8a94:	6260      	str	r0, [r4, #36]	; 0x24
    8a96:	f7ff bbd2 	b.w	823e <_dtoa_r+0x16>
    8a9a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8a9c:	4271      	negs	r1, r6
    8a9e:	2200      	movs	r2, #0
    8aa0:	9115      	str	r1, [sp, #84]	; 0x54
    8aa2:	1b80      	subs	r0, r0, r6
    8aa4:	9217      	str	r2, [sp, #92]	; 0x5c
    8aa6:	900f      	str	r0, [sp, #60]	; 0x3c
    8aa8:	e48a      	b.n	83c0 <_dtoa_r+0x198>
    8aaa:	2100      	movs	r1, #0
    8aac:	3e01      	subs	r6, #1
    8aae:	9118      	str	r1, [sp, #96]	; 0x60
    8ab0:	e472      	b.n	8398 <_dtoa_r+0x170>
    8ab2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    8ab6:	f04f 0802 	mov.w	r8, #2
    8aba:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    8abe:	e521      	b.n	8504 <_dtoa_r+0x2dc>
    8ac0:	982a      	ldr	r0, [sp, #168]	; 0xa8
    8ac2:	2801      	cmp	r0, #1
    8ac4:	f340 826c 	ble.w	8fa0 <_dtoa_r+0xd78>
    8ac8:	9a08      	ldr	r2, [sp, #32]
    8aca:	9815      	ldr	r0, [sp, #84]	; 0x54
    8acc:	1e53      	subs	r3, r2, #1
    8ace:	4298      	cmp	r0, r3
    8ad0:	f2c0 8258 	blt.w	8f84 <_dtoa_r+0xd5c>
    8ad4:	1ac7      	subs	r7, r0, r3
    8ad6:	9b08      	ldr	r3, [sp, #32]
    8ad8:	2b00      	cmp	r3, #0
    8ada:	bfa8      	it	ge
    8adc:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    8ade:	f2c0 8273 	blt.w	8fc8 <_dtoa_r+0xda0>
    8ae2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8ae4:	4620      	mov	r0, r4
    8ae6:	2101      	movs	r1, #1
    8ae8:	449a      	add	sl, r3
    8aea:	18d2      	adds	r2, r2, r3
    8aec:	920f      	str	r2, [sp, #60]	; 0x3c
    8aee:	f001 fc9d 	bl	a42c <__i2b>
    8af2:	900c      	str	r0, [sp, #48]	; 0x30
    8af4:	e708      	b.n	8908 <_dtoa_r+0x6e0>
    8af6:	9b08      	ldr	r3, [sp, #32]
    8af8:	b973      	cbnz	r3, 8b18 <_dtoa_r+0x8f0>
    8afa:	f240 0300 	movw	r3, #0
    8afe:	2200      	movs	r2, #0
    8b00:	f2c4 0314 	movt	r3, #16404	; 0x4014
    8b04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    8b08:	f7fb f8c2 	bl	3c90 <__aeabi_dmul>
    8b0c:	4642      	mov	r2, r8
    8b0e:	464b      	mov	r3, r9
    8b10:	f002 fb60 	bl	b1d4 <__aeabi_dcmpge>
    8b14:	2800      	cmp	r0, #0
    8b16:	d06a      	beq.n	8bee <_dtoa_r+0x9c6>
    8b18:	2200      	movs	r2, #0
    8b1a:	9206      	str	r2, [sp, #24]
    8b1c:	920c      	str	r2, [sp, #48]	; 0x30
    8b1e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    8b20:	2700      	movs	r7, #0
    8b22:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8b26:	43de      	mvns	r6, r3
    8b28:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8b2a:	e781      	b.n	8a30 <_dtoa_r+0x808>
    8b2c:	2100      	movs	r1, #0
    8b2e:	9116      	str	r1, [sp, #88]	; 0x58
    8b30:	982b      	ldr	r0, [sp, #172]	; 0xac
    8b32:	2800      	cmp	r0, #0
    8b34:	f340 819f 	ble.w	8e76 <_dtoa_r+0xc4e>
    8b38:	982b      	ldr	r0, [sp, #172]	; 0xac
    8b3a:	4601      	mov	r1, r0
    8b3c:	9011      	str	r0, [sp, #68]	; 0x44
    8b3e:	9008      	str	r0, [sp, #32]
    8b40:	6a65      	ldr	r5, [r4, #36]	; 0x24
    8b42:	2200      	movs	r2, #0
    8b44:	2917      	cmp	r1, #23
    8b46:	606a      	str	r2, [r5, #4]
    8b48:	f240 82ab 	bls.w	90a2 <_dtoa_r+0xe7a>
    8b4c:	2304      	movs	r3, #4
    8b4e:	005b      	lsls	r3, r3, #1
    8b50:	3201      	adds	r2, #1
    8b52:	f103 0014 	add.w	r0, r3, #20
    8b56:	4288      	cmp	r0, r1
    8b58:	d9f9      	bls.n	8b4e <_dtoa_r+0x926>
    8b5a:	9b08      	ldr	r3, [sp, #32]
    8b5c:	606a      	str	r2, [r5, #4]
    8b5e:	2b0e      	cmp	r3, #14
    8b60:	bf8c      	ite	hi
    8b62:	2700      	movhi	r7, #0
    8b64:	f007 0701 	andls.w	r7, r7, #1
    8b68:	e49d      	b.n	84a6 <_dtoa_r+0x27e>
    8b6a:	2201      	movs	r2, #1
    8b6c:	9216      	str	r2, [sp, #88]	; 0x58
    8b6e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    8b70:	18f3      	adds	r3, r6, r3
    8b72:	9311      	str	r3, [sp, #68]	; 0x44
    8b74:	1c59      	adds	r1, r3, #1
    8b76:	2900      	cmp	r1, #0
    8b78:	bfc8      	it	gt
    8b7a:	9108      	strgt	r1, [sp, #32]
    8b7c:	dce0      	bgt.n	8b40 <_dtoa_r+0x918>
    8b7e:	290e      	cmp	r1, #14
    8b80:	bf8c      	ite	hi
    8b82:	2700      	movhi	r7, #0
    8b84:	f007 0701 	andls.w	r7, r7, #1
    8b88:	9108      	str	r1, [sp, #32]
    8b8a:	e489      	b.n	84a0 <_dtoa_r+0x278>
    8b8c:	2301      	movs	r3, #1
    8b8e:	9316      	str	r3, [sp, #88]	; 0x58
    8b90:	e7ce      	b.n	8b30 <_dtoa_r+0x908>
    8b92:	2200      	movs	r2, #0
    8b94:	9216      	str	r2, [sp, #88]	; 0x58
    8b96:	e7ea      	b.n	8b6e <_dtoa_r+0x946>
    8b98:	f04f 33ff 	mov.w	r3, #4294967295
    8b9c:	2700      	movs	r7, #0
    8b9e:	2001      	movs	r0, #1
    8ba0:	9311      	str	r3, [sp, #68]	; 0x44
    8ba2:	9016      	str	r0, [sp, #88]	; 0x58
    8ba4:	9308      	str	r3, [sp, #32]
    8ba6:	972b      	str	r7, [sp, #172]	; 0xac
    8ba8:	e47a      	b.n	84a0 <_dtoa_r+0x278>
    8baa:	f1b8 0f00 	cmp.w	r8, #0
    8bae:	f47f aef2 	bne.w	8996 <_dtoa_r+0x76e>
    8bb2:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    8bb6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    8bba:	2b00      	cmp	r3, #0
    8bbc:	f47f aeeb 	bne.w	8996 <_dtoa_r+0x76e>
    8bc0:	f240 0300 	movw	r3, #0
    8bc4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    8bc8:	ea09 0303 	and.w	r3, r9, r3
    8bcc:	2b00      	cmp	r3, #0
    8bce:	f43f aee2 	beq.w	8996 <_dtoa_r+0x76e>
    8bd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8bd4:	f10a 0a01 	add.w	sl, sl, #1
    8bd8:	2701      	movs	r7, #1
    8bda:	3201      	adds	r2, #1
    8bdc:	920f      	str	r2, [sp, #60]	; 0x3c
    8bde:	e6db      	b.n	8998 <_dtoa_r+0x770>
    8be0:	4635      	mov	r5, r6
    8be2:	465c      	mov	r4, fp
    8be4:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    8be6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    8bea:	9612      	str	r6, [sp, #72]	; 0x48
    8bec:	e738      	b.n	8a60 <_dtoa_r+0x838>
    8bee:	2000      	movs	r0, #0
    8bf0:	9006      	str	r0, [sp, #24]
    8bf2:	900c      	str	r0, [sp, #48]	; 0x30
    8bf4:	e714      	b.n	8a20 <_dtoa_r+0x7f8>
    8bf6:	4639      	mov	r1, r7
    8bf8:	4620      	mov	r0, r4
    8bfa:	f001 f9e9 	bl	9fd0 <_Bfree>
    8bfe:	e72a      	b.n	8a56 <_dtoa_r+0x82e>
    8c00:	f1c3 0320 	rsb	r3, r3, #32
    8c04:	2b04      	cmp	r3, #4
    8c06:	f340 8254 	ble.w	90b2 <_dtoa_r+0xe8a>
    8c0a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8c0c:	3b04      	subs	r3, #4
    8c0e:	449a      	add	sl, r3
    8c10:	18ed      	adds	r5, r5, r3
    8c12:	18c9      	adds	r1, r1, r3
    8c14:	910f      	str	r1, [sp, #60]	; 0x3c
    8c16:	e6cf      	b.n	89b8 <_dtoa_r+0x790>
    8c18:	9916      	ldr	r1, [sp, #88]	; 0x58
    8c1a:	2900      	cmp	r1, #0
    8c1c:	f000 8131 	beq.w	8e82 <_dtoa_r+0xc5a>
    8c20:	2d00      	cmp	r5, #0
    8c22:	dd05      	ble.n	8c30 <_dtoa_r+0xa08>
    8c24:	990c      	ldr	r1, [sp, #48]	; 0x30
    8c26:	462a      	mov	r2, r5
    8c28:	4620      	mov	r0, r4
    8c2a:	f001 fb07 	bl	a23c <__lshift>
    8c2e:	900c      	str	r0, [sp, #48]	; 0x30
    8c30:	2f00      	cmp	r7, #0
    8c32:	f040 81ea 	bne.w	900a <_dtoa_r+0xde2>
    8c36:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8c3a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8c3c:	2301      	movs	r3, #1
    8c3e:	f008 0001 	and.w	r0, r8, #1
    8c42:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    8c44:	9011      	str	r0, [sp, #68]	; 0x44
    8c46:	950f      	str	r5, [sp, #60]	; 0x3c
    8c48:	461d      	mov	r5, r3
    8c4a:	960c      	str	r6, [sp, #48]	; 0x30
    8c4c:	9906      	ldr	r1, [sp, #24]
    8c4e:	4658      	mov	r0, fp
    8c50:	f7ff fa5a 	bl	8108 <quorem>
    8c54:	4639      	mov	r1, r7
    8c56:	3030      	adds	r0, #48	; 0x30
    8c58:	900b      	str	r0, [sp, #44]	; 0x2c
    8c5a:	4658      	mov	r0, fp
    8c5c:	f001 f87e 	bl	9d5c <__mcmp>
    8c60:	9906      	ldr	r1, [sp, #24]
    8c62:	4652      	mov	r2, sl
    8c64:	4606      	mov	r6, r0
    8c66:	4620      	mov	r0, r4
    8c68:	f001 fa6c 	bl	a144 <__mdiff>
    8c6c:	68c3      	ldr	r3, [r0, #12]
    8c6e:	4680      	mov	r8, r0
    8c70:	2b00      	cmp	r3, #0
    8c72:	d03d      	beq.n	8cf0 <_dtoa_r+0xac8>
    8c74:	f04f 0901 	mov.w	r9, #1
    8c78:	4641      	mov	r1, r8
    8c7a:	4620      	mov	r0, r4
    8c7c:	f001 f9a8 	bl	9fd0 <_Bfree>
    8c80:	992a      	ldr	r1, [sp, #168]	; 0xa8
    8c82:	ea59 0101 	orrs.w	r1, r9, r1
    8c86:	d103      	bne.n	8c90 <_dtoa_r+0xa68>
    8c88:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8c8a:	2a00      	cmp	r2, #0
    8c8c:	f000 81eb 	beq.w	9066 <_dtoa_r+0xe3e>
    8c90:	2e00      	cmp	r6, #0
    8c92:	f2c0 819e 	blt.w	8fd2 <_dtoa_r+0xdaa>
    8c96:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    8c98:	4332      	orrs	r2, r6
    8c9a:	d103      	bne.n	8ca4 <_dtoa_r+0xa7c>
    8c9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8c9e:	2b00      	cmp	r3, #0
    8ca0:	f000 8197 	beq.w	8fd2 <_dtoa_r+0xdaa>
    8ca4:	f1b9 0f00 	cmp.w	r9, #0
    8ca8:	f300 81ce 	bgt.w	9048 <_dtoa_r+0xe20>
    8cac:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8cae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8cb0:	f801 2b01 	strb.w	r2, [r1], #1
    8cb4:	9b08      	ldr	r3, [sp, #32]
    8cb6:	910f      	str	r1, [sp, #60]	; 0x3c
    8cb8:	429d      	cmp	r5, r3
    8cba:	f000 81c2 	beq.w	9042 <_dtoa_r+0xe1a>
    8cbe:	4659      	mov	r1, fp
    8cc0:	220a      	movs	r2, #10
    8cc2:	2300      	movs	r3, #0
    8cc4:	4620      	mov	r0, r4
    8cc6:	f001 fbbb 	bl	a440 <__multadd>
    8cca:	4557      	cmp	r7, sl
    8ccc:	4639      	mov	r1, r7
    8cce:	4683      	mov	fp, r0
    8cd0:	d014      	beq.n	8cfc <_dtoa_r+0xad4>
    8cd2:	220a      	movs	r2, #10
    8cd4:	2300      	movs	r3, #0
    8cd6:	4620      	mov	r0, r4
    8cd8:	3501      	adds	r5, #1
    8cda:	f001 fbb1 	bl	a440 <__multadd>
    8cde:	4651      	mov	r1, sl
    8ce0:	220a      	movs	r2, #10
    8ce2:	2300      	movs	r3, #0
    8ce4:	4607      	mov	r7, r0
    8ce6:	4620      	mov	r0, r4
    8ce8:	f001 fbaa 	bl	a440 <__multadd>
    8cec:	4682      	mov	sl, r0
    8cee:	e7ad      	b.n	8c4c <_dtoa_r+0xa24>
    8cf0:	4658      	mov	r0, fp
    8cf2:	4641      	mov	r1, r8
    8cf4:	f001 f832 	bl	9d5c <__mcmp>
    8cf8:	4681      	mov	r9, r0
    8cfa:	e7bd      	b.n	8c78 <_dtoa_r+0xa50>
    8cfc:	4620      	mov	r0, r4
    8cfe:	220a      	movs	r2, #10
    8d00:	2300      	movs	r3, #0
    8d02:	3501      	adds	r5, #1
    8d04:	f001 fb9c 	bl	a440 <__multadd>
    8d08:	4607      	mov	r7, r0
    8d0a:	4682      	mov	sl, r0
    8d0c:	e79e      	b.n	8c4c <_dtoa_r+0xa24>
    8d0e:	9612      	str	r6, [sp, #72]	; 0x48
    8d10:	f8dd c020 	ldr.w	ip, [sp, #32]
    8d14:	e459      	b.n	85ca <_dtoa_r+0x3a2>
    8d16:	4275      	negs	r5, r6
    8d18:	2d00      	cmp	r5, #0
    8d1a:	f040 8101 	bne.w	8f20 <_dtoa_r+0xcf8>
    8d1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8d22:	f04f 0802 	mov.w	r8, #2
    8d26:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8d2a:	e40c      	b.n	8546 <_dtoa_r+0x31e>
    8d2c:	f64b 51f0 	movw	r1, #48624	; 0xbdf0
    8d30:	4642      	mov	r2, r8
    8d32:	f2c0 0100 	movt	r1, #0
    8d36:	464b      	mov	r3, r9
    8d38:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    8d3c:	f8cd c00c 	str.w	ip, [sp, #12]
    8d40:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8d42:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    8d46:	f7fa ffa3 	bl	3c90 <__aeabi_dmul>
    8d4a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    8d4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8d52:	f002 fa53 	bl	b1fc <__aeabi_d2iz>
    8d56:	4607      	mov	r7, r0
    8d58:	f7fa ff34 	bl	3bc4 <__aeabi_i2d>
    8d5c:	460b      	mov	r3, r1
    8d5e:	4602      	mov	r2, r0
    8d60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8d64:	f7fa fde0 	bl	3928 <__aeabi_dsub>
    8d68:	f107 0330 	add.w	r3, r7, #48	; 0x30
    8d6c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8d70:	f805 3b01 	strb.w	r3, [r5], #1
    8d74:	f8dd c00c 	ldr.w	ip, [sp, #12]
    8d78:	f1bc 0f01 	cmp.w	ip, #1
    8d7c:	d029      	beq.n	8dd2 <_dtoa_r+0xbaa>
    8d7e:	46d1      	mov	r9, sl
    8d80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8d84:	46b2      	mov	sl, r6
    8d86:	9e10      	ldr	r6, [sp, #64]	; 0x40
    8d88:	951c      	str	r5, [sp, #112]	; 0x70
    8d8a:	2701      	movs	r7, #1
    8d8c:	4665      	mov	r5, ip
    8d8e:	46a0      	mov	r8, r4
    8d90:	f240 0300 	movw	r3, #0
    8d94:	2200      	movs	r2, #0
    8d96:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8d9a:	f7fa ff79 	bl	3c90 <__aeabi_dmul>
    8d9e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8da2:	f002 fa2b 	bl	b1fc <__aeabi_d2iz>
    8da6:	4604      	mov	r4, r0
    8da8:	f7fa ff0c 	bl	3bc4 <__aeabi_i2d>
    8dac:	3430      	adds	r4, #48	; 0x30
    8dae:	4602      	mov	r2, r0
    8db0:	460b      	mov	r3, r1
    8db2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8db6:	f7fa fdb7 	bl	3928 <__aeabi_dsub>
    8dba:	55f4      	strb	r4, [r6, r7]
    8dbc:	3701      	adds	r7, #1
    8dbe:	42af      	cmp	r7, r5
    8dc0:	d1e6      	bne.n	8d90 <_dtoa_r+0xb68>
    8dc2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    8dc4:	3f01      	subs	r7, #1
    8dc6:	4656      	mov	r6, sl
    8dc8:	4644      	mov	r4, r8
    8dca:	46ca      	mov	sl, r9
    8dcc:	19ed      	adds	r5, r5, r7
    8dce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8dd2:	f240 0300 	movw	r3, #0
    8dd6:	2200      	movs	r2, #0
    8dd8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    8ddc:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    8de0:	f7fa fda4 	bl	392c <__adddf3>
    8de4:	4602      	mov	r2, r0
    8de6:	460b      	mov	r3, r1
    8de8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8dec:	f002 f9fc 	bl	b1e8 <__aeabi_dcmpgt>
    8df0:	b9f0      	cbnz	r0, 8e30 <_dtoa_r+0xc08>
    8df2:	f240 0100 	movw	r1, #0
    8df6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    8dfa:	2000      	movs	r0, #0
    8dfc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    8e00:	f7fa fd92 	bl	3928 <__aeabi_dsub>
    8e04:	4602      	mov	r2, r0
    8e06:	460b      	mov	r3, r1
    8e08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8e0c:	f002 f9ce 	bl	b1ac <__aeabi_dcmplt>
    8e10:	2800      	cmp	r0, #0
    8e12:	f43f acac 	beq.w	876e <_dtoa_r+0x546>
    8e16:	462b      	mov	r3, r5
    8e18:	461d      	mov	r5, r3
    8e1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    8e1e:	2a30      	cmp	r2, #48	; 0x30
    8e20:	d0fa      	beq.n	8e18 <_dtoa_r+0xbf0>
    8e22:	e61d      	b.n	8a60 <_dtoa_r+0x838>
    8e24:	9810      	ldr	r0, [sp, #64]	; 0x40
    8e26:	f7ff ba40 	b.w	82aa <_dtoa_r+0x82>
    8e2a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    8e2e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8e30:	9e12      	ldr	r6, [sp, #72]	; 0x48
    8e32:	9910      	ldr	r1, [sp, #64]	; 0x40
    8e34:	e550      	b.n	88d8 <_dtoa_r+0x6b0>
    8e36:	4658      	mov	r0, fp
    8e38:	9906      	ldr	r1, [sp, #24]
    8e3a:	f000 ff8f 	bl	9d5c <__mcmp>
    8e3e:	2800      	cmp	r0, #0
    8e40:	f6bf add0 	bge.w	89e4 <_dtoa_r+0x7bc>
    8e44:	4659      	mov	r1, fp
    8e46:	4620      	mov	r0, r4
    8e48:	220a      	movs	r2, #10
    8e4a:	2300      	movs	r3, #0
    8e4c:	f001 faf8 	bl	a440 <__multadd>
    8e50:	9916      	ldr	r1, [sp, #88]	; 0x58
    8e52:	3e01      	subs	r6, #1
    8e54:	4683      	mov	fp, r0
    8e56:	2900      	cmp	r1, #0
    8e58:	f040 8119 	bne.w	908e <_dtoa_r+0xe66>
    8e5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8e5e:	9208      	str	r2, [sp, #32]
    8e60:	e5c0      	b.n	89e4 <_dtoa_r+0x7bc>
    8e62:	9806      	ldr	r0, [sp, #24]
    8e64:	6903      	ldr	r3, [r0, #16]
    8e66:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    8e6a:	6918      	ldr	r0, [r3, #16]
    8e6c:	f000 ff24 	bl	9cb8 <__hi0bits>
    8e70:	f1c0 0320 	rsb	r3, r0, #32
    8e74:	e595      	b.n	89a2 <_dtoa_r+0x77a>
    8e76:	2101      	movs	r1, #1
    8e78:	9111      	str	r1, [sp, #68]	; 0x44
    8e7a:	9108      	str	r1, [sp, #32]
    8e7c:	912b      	str	r1, [sp, #172]	; 0xac
    8e7e:	f7ff bb0f 	b.w	84a0 <_dtoa_r+0x278>
    8e82:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8e84:	46b1      	mov	r9, r6
    8e86:	9f16      	ldr	r7, [sp, #88]	; 0x58
    8e88:	46aa      	mov	sl, r5
    8e8a:	f8dd 8018 	ldr.w	r8, [sp, #24]
    8e8e:	9e08      	ldr	r6, [sp, #32]
    8e90:	e002      	b.n	8e98 <_dtoa_r+0xc70>
    8e92:	f001 fad5 	bl	a440 <__multadd>
    8e96:	4683      	mov	fp, r0
    8e98:	4641      	mov	r1, r8
    8e9a:	4658      	mov	r0, fp
    8e9c:	f7ff f934 	bl	8108 <quorem>
    8ea0:	3501      	adds	r5, #1
    8ea2:	220a      	movs	r2, #10
    8ea4:	2300      	movs	r3, #0
    8ea6:	4659      	mov	r1, fp
    8ea8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    8eac:	f80a c007 	strb.w	ip, [sl, r7]
    8eb0:	3701      	adds	r7, #1
    8eb2:	4620      	mov	r0, r4
    8eb4:	42be      	cmp	r6, r7
    8eb6:	dcec      	bgt.n	8e92 <_dtoa_r+0xc6a>
    8eb8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8ebc:	464e      	mov	r6, r9
    8ebe:	2700      	movs	r7, #0
    8ec0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    8ec4:	4659      	mov	r1, fp
    8ec6:	2201      	movs	r2, #1
    8ec8:	4620      	mov	r0, r4
    8eca:	f001 f9b7 	bl	a23c <__lshift>
    8ece:	9906      	ldr	r1, [sp, #24]
    8ed0:	4683      	mov	fp, r0
    8ed2:	f000 ff43 	bl	9d5c <__mcmp>
    8ed6:	2800      	cmp	r0, #0
    8ed8:	dd0f      	ble.n	8efa <_dtoa_r+0xcd2>
    8eda:	9910      	ldr	r1, [sp, #64]	; 0x40
    8edc:	e000      	b.n	8ee0 <_dtoa_r+0xcb8>
    8ede:	461d      	mov	r5, r3
    8ee0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    8ee4:	1e6b      	subs	r3, r5, #1
    8ee6:	2a39      	cmp	r2, #57	; 0x39
    8ee8:	f040 808c 	bne.w	9004 <_dtoa_r+0xddc>
    8eec:	428b      	cmp	r3, r1
    8eee:	d1f6      	bne.n	8ede <_dtoa_r+0xcb6>
    8ef0:	9910      	ldr	r1, [sp, #64]	; 0x40
    8ef2:	2331      	movs	r3, #49	; 0x31
    8ef4:	3601      	adds	r6, #1
    8ef6:	700b      	strb	r3, [r1, #0]
    8ef8:	e59a      	b.n	8a30 <_dtoa_r+0x808>
    8efa:	d103      	bne.n	8f04 <_dtoa_r+0xcdc>
    8efc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8efe:	f010 0f01 	tst.w	r0, #1
    8f02:	d1ea      	bne.n	8eda <_dtoa_r+0xcb2>
    8f04:	462b      	mov	r3, r5
    8f06:	461d      	mov	r5, r3
    8f08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    8f0c:	2a30      	cmp	r2, #48	; 0x30
    8f0e:	d0fa      	beq.n	8f06 <_dtoa_r+0xcde>
    8f10:	e58e      	b.n	8a30 <_dtoa_r+0x808>
    8f12:	4659      	mov	r1, fp
    8f14:	9a15      	ldr	r2, [sp, #84]	; 0x54
    8f16:	4620      	mov	r0, r4
    8f18:	f001 fad6 	bl	a4c8 <__pow5mult>
    8f1c:	4683      	mov	fp, r0
    8f1e:	e528      	b.n	8972 <_dtoa_r+0x74a>
    8f20:	f005 030f 	and.w	r3, r5, #15
    8f24:	f64b 52f0 	movw	r2, #48624	; 0xbdf0
    8f28:	f2c0 0200 	movt	r2, #0
    8f2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8f30:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    8f34:	e9d3 2300 	ldrd	r2, r3, [r3]
    8f38:	f7fa feaa 	bl	3c90 <__aeabi_dmul>
    8f3c:	112d      	asrs	r5, r5, #4
    8f3e:	bf08      	it	eq
    8f40:	f04f 0802 	moveq.w	r8, #2
    8f44:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8f48:	f43f aafd 	beq.w	8546 <_dtoa_r+0x31e>
    8f4c:	f64b 67c8 	movw	r7, #48840	; 0xbec8
    8f50:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8f54:	f04f 0802 	mov.w	r8, #2
    8f58:	f2c0 0700 	movt	r7, #0
    8f5c:	f015 0f01 	tst.w	r5, #1
    8f60:	4610      	mov	r0, r2
    8f62:	4619      	mov	r1, r3
    8f64:	d007      	beq.n	8f76 <_dtoa_r+0xd4e>
    8f66:	e9d7 2300 	ldrd	r2, r3, [r7]
    8f6a:	f108 0801 	add.w	r8, r8, #1
    8f6e:	f7fa fe8f 	bl	3c90 <__aeabi_dmul>
    8f72:	4602      	mov	r2, r0
    8f74:	460b      	mov	r3, r1
    8f76:	3708      	adds	r7, #8
    8f78:	106d      	asrs	r5, r5, #1
    8f7a:	d1ef      	bne.n	8f5c <_dtoa_r+0xd34>
    8f7c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    8f80:	f7ff bae1 	b.w	8546 <_dtoa_r+0x31e>
    8f84:	9915      	ldr	r1, [sp, #84]	; 0x54
    8f86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    8f88:	1a5b      	subs	r3, r3, r1
    8f8a:	18c9      	adds	r1, r1, r3
    8f8c:	18d2      	adds	r2, r2, r3
    8f8e:	9115      	str	r1, [sp, #84]	; 0x54
    8f90:	9217      	str	r2, [sp, #92]	; 0x5c
    8f92:	e5a0      	b.n	8ad6 <_dtoa_r+0x8ae>
    8f94:	4659      	mov	r1, fp
    8f96:	4620      	mov	r0, r4
    8f98:	f001 fa96 	bl	a4c8 <__pow5mult>
    8f9c:	4683      	mov	fp, r0
    8f9e:	e4e8      	b.n	8972 <_dtoa_r+0x74a>
    8fa0:	9919      	ldr	r1, [sp, #100]	; 0x64
    8fa2:	2900      	cmp	r1, #0
    8fa4:	d047      	beq.n	9036 <_dtoa_r+0xe0e>
    8fa6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    8faa:	9f15      	ldr	r7, [sp, #84]	; 0x54
    8fac:	3303      	adds	r3, #3
    8fae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8fb0:	e597      	b.n	8ae2 <_dtoa_r+0x8ba>
    8fb2:	3201      	adds	r2, #1
    8fb4:	b2d2      	uxtb	r2, r2
    8fb6:	e49d      	b.n	88f4 <_dtoa_r+0x6cc>
    8fb8:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    8fbc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    8fc0:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    8fc2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8fc4:	f7ff bbd3 	b.w	876e <_dtoa_r+0x546>
    8fc8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8fca:	2300      	movs	r3, #0
    8fcc:	9808      	ldr	r0, [sp, #32]
    8fce:	1a0d      	subs	r5, r1, r0
    8fd0:	e587      	b.n	8ae2 <_dtoa_r+0x8ba>
    8fd2:	f1b9 0f00 	cmp.w	r9, #0
    8fd6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8fd8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    8fda:	dd0f      	ble.n	8ffc <_dtoa_r+0xdd4>
    8fdc:	4659      	mov	r1, fp
    8fde:	2201      	movs	r2, #1
    8fe0:	4620      	mov	r0, r4
    8fe2:	f001 f92b 	bl	a23c <__lshift>
    8fe6:	9906      	ldr	r1, [sp, #24]
    8fe8:	4683      	mov	fp, r0
    8fea:	f000 feb7 	bl	9d5c <__mcmp>
    8fee:	2800      	cmp	r0, #0
    8ff0:	dd47      	ble.n	9082 <_dtoa_r+0xe5a>
    8ff2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8ff4:	2939      	cmp	r1, #57	; 0x39
    8ff6:	d031      	beq.n	905c <_dtoa_r+0xe34>
    8ff8:	3101      	adds	r1, #1
    8ffa:	910b      	str	r1, [sp, #44]	; 0x2c
    8ffc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8ffe:	f805 2b01 	strb.w	r2, [r5], #1
    9002:	e515      	b.n	8a30 <_dtoa_r+0x808>
    9004:	3201      	adds	r2, #1
    9006:	701a      	strb	r2, [r3, #0]
    9008:	e512      	b.n	8a30 <_dtoa_r+0x808>
    900a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    900c:	4620      	mov	r0, r4
    900e:	6851      	ldr	r1, [r2, #4]
    9010:	f000 fffa 	bl	a008 <_Balloc>
    9014:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9016:	f103 010c 	add.w	r1, r3, #12
    901a:	691a      	ldr	r2, [r3, #16]
    901c:	3202      	adds	r2, #2
    901e:	0092      	lsls	r2, r2, #2
    9020:	4605      	mov	r5, r0
    9022:	300c      	adds	r0, #12
    9024:	f7fb fe3e 	bl	4ca4 <memcpy>
    9028:	4620      	mov	r0, r4
    902a:	4629      	mov	r1, r5
    902c:	2201      	movs	r2, #1
    902e:	f001 f905 	bl	a23c <__lshift>
    9032:	4682      	mov	sl, r0
    9034:	e601      	b.n	8c3a <_dtoa_r+0xa12>
    9036:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    9038:	9f15      	ldr	r7, [sp, #84]	; 0x54
    903a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    903c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    9040:	e54f      	b.n	8ae2 <_dtoa_r+0x8ba>
    9042:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    9044:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    9046:	e73d      	b.n	8ec4 <_dtoa_r+0xc9c>
    9048:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    904a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    904c:	2b39      	cmp	r3, #57	; 0x39
    904e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    9050:	d004      	beq.n	905c <_dtoa_r+0xe34>
    9052:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9054:	1c43      	adds	r3, r0, #1
    9056:	f805 3b01 	strb.w	r3, [r5], #1
    905a:	e4e9      	b.n	8a30 <_dtoa_r+0x808>
    905c:	2339      	movs	r3, #57	; 0x39
    905e:	f805 3b01 	strb.w	r3, [r5], #1
    9062:	9910      	ldr	r1, [sp, #64]	; 0x40
    9064:	e73c      	b.n	8ee0 <_dtoa_r+0xcb8>
    9066:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9068:	4633      	mov	r3, r6
    906a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    906c:	2839      	cmp	r0, #57	; 0x39
    906e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    9070:	d0f4      	beq.n	905c <_dtoa_r+0xe34>
    9072:	2b00      	cmp	r3, #0
    9074:	dd01      	ble.n	907a <_dtoa_r+0xe52>
    9076:	3001      	adds	r0, #1
    9078:	900b      	str	r0, [sp, #44]	; 0x2c
    907a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    907c:	f805 1b01 	strb.w	r1, [r5], #1
    9080:	e4d6      	b.n	8a30 <_dtoa_r+0x808>
    9082:	d1bb      	bne.n	8ffc <_dtoa_r+0xdd4>
    9084:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9086:	f010 0f01 	tst.w	r0, #1
    908a:	d0b7      	beq.n	8ffc <_dtoa_r+0xdd4>
    908c:	e7b1      	b.n	8ff2 <_dtoa_r+0xdca>
    908e:	2300      	movs	r3, #0
    9090:	990c      	ldr	r1, [sp, #48]	; 0x30
    9092:	4620      	mov	r0, r4
    9094:	220a      	movs	r2, #10
    9096:	f001 f9d3 	bl	a440 <__multadd>
    909a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    909c:	9308      	str	r3, [sp, #32]
    909e:	900c      	str	r0, [sp, #48]	; 0x30
    90a0:	e4a0      	b.n	89e4 <_dtoa_r+0x7bc>
    90a2:	9908      	ldr	r1, [sp, #32]
    90a4:	290e      	cmp	r1, #14
    90a6:	bf8c      	ite	hi
    90a8:	2700      	movhi	r7, #0
    90aa:	f007 0701 	andls.w	r7, r7, #1
    90ae:	f7ff b9fa 	b.w	84a6 <_dtoa_r+0x27e>
    90b2:	f43f ac81 	beq.w	89b8 <_dtoa_r+0x790>
    90b6:	331c      	adds	r3, #28
    90b8:	e479      	b.n	89ae <_dtoa_r+0x786>
    90ba:	2701      	movs	r7, #1
    90bc:	f7ff b98a 	b.w	83d4 <_dtoa_r+0x1ac>

000090c0 <_fflush_r>:
    90c0:	690b      	ldr	r3, [r1, #16]
    90c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    90c6:	460c      	mov	r4, r1
    90c8:	4680      	mov	r8, r0
    90ca:	2b00      	cmp	r3, #0
    90cc:	d071      	beq.n	91b2 <_fflush_r+0xf2>
    90ce:	b110      	cbz	r0, 90d6 <_fflush_r+0x16>
    90d0:	6983      	ldr	r3, [r0, #24]
    90d2:	2b00      	cmp	r3, #0
    90d4:	d078      	beq.n	91c8 <_fflush_r+0x108>
    90d6:	f64b 534c 	movw	r3, #48460	; 0xbd4c
    90da:	f2c0 0300 	movt	r3, #0
    90de:	429c      	cmp	r4, r3
    90e0:	bf08      	it	eq
    90e2:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    90e6:	d010      	beq.n	910a <_fflush_r+0x4a>
    90e8:	f64b 536c 	movw	r3, #48492	; 0xbd6c
    90ec:	f2c0 0300 	movt	r3, #0
    90f0:	429c      	cmp	r4, r3
    90f2:	bf08      	it	eq
    90f4:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    90f8:	d007      	beq.n	910a <_fflush_r+0x4a>
    90fa:	f64b 538c 	movw	r3, #48524	; 0xbd8c
    90fe:	f2c0 0300 	movt	r3, #0
    9102:	429c      	cmp	r4, r3
    9104:	bf08      	it	eq
    9106:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    910a:	89a3      	ldrh	r3, [r4, #12]
    910c:	b21a      	sxth	r2, r3
    910e:	f012 0f08 	tst.w	r2, #8
    9112:	d135      	bne.n	9180 <_fflush_r+0xc0>
    9114:	6862      	ldr	r2, [r4, #4]
    9116:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    911a:	81a3      	strh	r3, [r4, #12]
    911c:	2a00      	cmp	r2, #0
    911e:	dd5e      	ble.n	91de <_fflush_r+0x11e>
    9120:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    9122:	2e00      	cmp	r6, #0
    9124:	d045      	beq.n	91b2 <_fflush_r+0xf2>
    9126:	b29b      	uxth	r3, r3
    9128:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    912c:	bf18      	it	ne
    912e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    9130:	d059      	beq.n	91e6 <_fflush_r+0x126>
    9132:	f013 0f04 	tst.w	r3, #4
    9136:	d14a      	bne.n	91ce <_fflush_r+0x10e>
    9138:	2300      	movs	r3, #0
    913a:	4640      	mov	r0, r8
    913c:	6a21      	ldr	r1, [r4, #32]
    913e:	462a      	mov	r2, r5
    9140:	47b0      	blx	r6
    9142:	4285      	cmp	r5, r0
    9144:	d138      	bne.n	91b8 <_fflush_r+0xf8>
    9146:	89a1      	ldrh	r1, [r4, #12]
    9148:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    914c:	6922      	ldr	r2, [r4, #16]
    914e:	f2c0 0300 	movt	r3, #0
    9152:	ea01 0303 	and.w	r3, r1, r3
    9156:	2100      	movs	r1, #0
    9158:	6061      	str	r1, [r4, #4]
    915a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    915e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    9160:	81a3      	strh	r3, [r4, #12]
    9162:	6022      	str	r2, [r4, #0]
    9164:	bf18      	it	ne
    9166:	6565      	strne	r5, [r4, #84]	; 0x54
    9168:	b319      	cbz	r1, 91b2 <_fflush_r+0xf2>
    916a:	f104 0344 	add.w	r3, r4, #68	; 0x44
    916e:	4299      	cmp	r1, r3
    9170:	d002      	beq.n	9178 <_fflush_r+0xb8>
    9172:	4640      	mov	r0, r8
    9174:	f000 f998 	bl	94a8 <_free_r>
    9178:	2000      	movs	r0, #0
    917a:	6360      	str	r0, [r4, #52]	; 0x34
    917c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9180:	6926      	ldr	r6, [r4, #16]
    9182:	b1b6      	cbz	r6, 91b2 <_fflush_r+0xf2>
    9184:	6825      	ldr	r5, [r4, #0]
    9186:	6026      	str	r6, [r4, #0]
    9188:	1bad      	subs	r5, r5, r6
    918a:	f012 0f03 	tst.w	r2, #3
    918e:	bf0c      	ite	eq
    9190:	6963      	ldreq	r3, [r4, #20]
    9192:	2300      	movne	r3, #0
    9194:	60a3      	str	r3, [r4, #8]
    9196:	e00a      	b.n	91ae <_fflush_r+0xee>
    9198:	4632      	mov	r2, r6
    919a:	462b      	mov	r3, r5
    919c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    919e:	4640      	mov	r0, r8
    91a0:	6a21      	ldr	r1, [r4, #32]
    91a2:	47b8      	blx	r7
    91a4:	2800      	cmp	r0, #0
    91a6:	ebc0 0505 	rsb	r5, r0, r5
    91aa:	4406      	add	r6, r0
    91ac:	dd04      	ble.n	91b8 <_fflush_r+0xf8>
    91ae:	2d00      	cmp	r5, #0
    91b0:	dcf2      	bgt.n	9198 <_fflush_r+0xd8>
    91b2:	2000      	movs	r0, #0
    91b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    91b8:	89a3      	ldrh	r3, [r4, #12]
    91ba:	f04f 30ff 	mov.w	r0, #4294967295
    91be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    91c2:	81a3      	strh	r3, [r4, #12]
    91c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    91c8:	f000 f8ea 	bl	93a0 <__sinit>
    91cc:	e783      	b.n	90d6 <_fflush_r+0x16>
    91ce:	6862      	ldr	r2, [r4, #4]
    91d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    91d2:	1aad      	subs	r5, r5, r2
    91d4:	2b00      	cmp	r3, #0
    91d6:	d0af      	beq.n	9138 <_fflush_r+0x78>
    91d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
    91da:	1aed      	subs	r5, r5, r3
    91dc:	e7ac      	b.n	9138 <_fflush_r+0x78>
    91de:	6c22      	ldr	r2, [r4, #64]	; 0x40
    91e0:	2a00      	cmp	r2, #0
    91e2:	dc9d      	bgt.n	9120 <_fflush_r+0x60>
    91e4:	e7e5      	b.n	91b2 <_fflush_r+0xf2>
    91e6:	2301      	movs	r3, #1
    91e8:	4640      	mov	r0, r8
    91ea:	6a21      	ldr	r1, [r4, #32]
    91ec:	47b0      	blx	r6
    91ee:	f1b0 3fff 	cmp.w	r0, #4294967295
    91f2:	4605      	mov	r5, r0
    91f4:	d002      	beq.n	91fc <_fflush_r+0x13c>
    91f6:	89a3      	ldrh	r3, [r4, #12]
    91f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    91fa:	e79a      	b.n	9132 <_fflush_r+0x72>
    91fc:	f8d8 3000 	ldr.w	r3, [r8]
    9200:	2b1d      	cmp	r3, #29
    9202:	d0d6      	beq.n	91b2 <_fflush_r+0xf2>
    9204:	89a3      	ldrh	r3, [r4, #12]
    9206:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    920a:	81a3      	strh	r3, [r4, #12]
    920c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00009210 <fflush>:
    9210:	4601      	mov	r1, r0
    9212:	b128      	cbz	r0, 9220 <fflush+0x10>
    9214:	f240 0338 	movw	r3, #56	; 0x38
    9218:	f2c2 0300 	movt	r3, #8192	; 0x2000
    921c:	6818      	ldr	r0, [r3, #0]
    921e:	e74f      	b.n	90c0 <_fflush_r>
    9220:	f64b 43b0 	movw	r3, #48304	; 0xbcb0
    9224:	f249 01c1 	movw	r1, #37057	; 0x90c1
    9228:	f2c0 0300 	movt	r3, #0
    922c:	f2c0 0100 	movt	r1, #0
    9230:	6818      	ldr	r0, [r3, #0]
    9232:	f000 bbb3 	b.w	999c <_fwalk_reent>
    9236:	bf00      	nop

00009238 <__sfp_lock_acquire>:
    9238:	4770      	bx	lr
    923a:	bf00      	nop

0000923c <__sfp_lock_release>:
    923c:	4770      	bx	lr
    923e:	bf00      	nop

00009240 <__sinit_lock_acquire>:
    9240:	4770      	bx	lr
    9242:	bf00      	nop

00009244 <__sinit_lock_release>:
    9244:	4770      	bx	lr
    9246:	bf00      	nop

00009248 <__fp_lock>:
    9248:	2000      	movs	r0, #0
    924a:	4770      	bx	lr

0000924c <__fp_unlock>:
    924c:	2000      	movs	r0, #0
    924e:	4770      	bx	lr

00009250 <__fp_unlock_all>:
    9250:	f240 0338 	movw	r3, #56	; 0x38
    9254:	f249 214d 	movw	r1, #37453	; 0x924d
    9258:	f2c2 0300 	movt	r3, #8192	; 0x2000
    925c:	f2c0 0100 	movt	r1, #0
    9260:	6818      	ldr	r0, [r3, #0]
    9262:	f000 bbc5 	b.w	99f0 <_fwalk>
    9266:	bf00      	nop

00009268 <__fp_lock_all>:
    9268:	f240 0338 	movw	r3, #56	; 0x38
    926c:	f249 2149 	movw	r1, #37449	; 0x9249
    9270:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9274:	f2c0 0100 	movt	r1, #0
    9278:	6818      	ldr	r0, [r3, #0]
    927a:	f000 bbb9 	b.w	99f0 <_fwalk>
    927e:	bf00      	nop

00009280 <_cleanup_r>:
    9280:	f64a 51b1 	movw	r1, #44465	; 0xadb1
    9284:	f2c0 0100 	movt	r1, #0
    9288:	f000 bbb2 	b.w	99f0 <_fwalk>

0000928c <_cleanup>:
    928c:	f64b 43b0 	movw	r3, #48304	; 0xbcb0
    9290:	f2c0 0300 	movt	r3, #0
    9294:	6818      	ldr	r0, [r3, #0]
    9296:	e7f3      	b.n	9280 <_cleanup_r>

00009298 <std>:
    9298:	b510      	push	{r4, lr}
    929a:	4604      	mov	r4, r0
    929c:	2300      	movs	r3, #0
    929e:	305c      	adds	r0, #92	; 0x5c
    92a0:	81a1      	strh	r1, [r4, #12]
    92a2:	4619      	mov	r1, r3
    92a4:	81e2      	strh	r2, [r4, #14]
    92a6:	2208      	movs	r2, #8
    92a8:	6023      	str	r3, [r4, #0]
    92aa:	6063      	str	r3, [r4, #4]
    92ac:	60a3      	str	r3, [r4, #8]
    92ae:	6663      	str	r3, [r4, #100]	; 0x64
    92b0:	6123      	str	r3, [r4, #16]
    92b2:	6163      	str	r3, [r4, #20]
    92b4:	61a3      	str	r3, [r4, #24]
    92b6:	f7fb fdbd 	bl	4e34 <memset>
    92ba:	f64a 2071 	movw	r0, #43633	; 0xaa71
    92be:	f64a 2135 	movw	r1, #43573	; 0xaa35
    92c2:	f64a 220d 	movw	r2, #43533	; 0xaa0d
    92c6:	f64a 2305 	movw	r3, #43525	; 0xaa05
    92ca:	f2c0 0000 	movt	r0, #0
    92ce:	f2c0 0100 	movt	r1, #0
    92d2:	f2c0 0200 	movt	r2, #0
    92d6:	f2c0 0300 	movt	r3, #0
    92da:	6260      	str	r0, [r4, #36]	; 0x24
    92dc:	62a1      	str	r1, [r4, #40]	; 0x28
    92de:	62e2      	str	r2, [r4, #44]	; 0x2c
    92e0:	6323      	str	r3, [r4, #48]	; 0x30
    92e2:	6224      	str	r4, [r4, #32]
    92e4:	bd10      	pop	{r4, pc}
    92e6:	bf00      	nop

000092e8 <__sfmoreglue>:
    92e8:	b570      	push	{r4, r5, r6, lr}
    92ea:	2568      	movs	r5, #104	; 0x68
    92ec:	460e      	mov	r6, r1
    92ee:	fb05 f501 	mul.w	r5, r5, r1
    92f2:	f105 010c 	add.w	r1, r5, #12
    92f6:	f7fb fa03 	bl	4700 <_malloc_r>
    92fa:	4604      	mov	r4, r0
    92fc:	b148      	cbz	r0, 9312 <__sfmoreglue+0x2a>
    92fe:	f100 030c 	add.w	r3, r0, #12
    9302:	2100      	movs	r1, #0
    9304:	6046      	str	r6, [r0, #4]
    9306:	462a      	mov	r2, r5
    9308:	4618      	mov	r0, r3
    930a:	6021      	str	r1, [r4, #0]
    930c:	60a3      	str	r3, [r4, #8]
    930e:	f7fb fd91 	bl	4e34 <memset>
    9312:	4620      	mov	r0, r4
    9314:	bd70      	pop	{r4, r5, r6, pc}
    9316:	bf00      	nop

00009318 <__sfp>:
    9318:	f64b 43b0 	movw	r3, #48304	; 0xbcb0
    931c:	f2c0 0300 	movt	r3, #0
    9320:	b570      	push	{r4, r5, r6, lr}
    9322:	681d      	ldr	r5, [r3, #0]
    9324:	4606      	mov	r6, r0
    9326:	69ab      	ldr	r3, [r5, #24]
    9328:	2b00      	cmp	r3, #0
    932a:	d02a      	beq.n	9382 <__sfp+0x6a>
    932c:	35d8      	adds	r5, #216	; 0xd8
    932e:	686b      	ldr	r3, [r5, #4]
    9330:	68ac      	ldr	r4, [r5, #8]
    9332:	3b01      	subs	r3, #1
    9334:	d503      	bpl.n	933e <__sfp+0x26>
    9336:	e020      	b.n	937a <__sfp+0x62>
    9338:	3468      	adds	r4, #104	; 0x68
    933a:	3b01      	subs	r3, #1
    933c:	d41d      	bmi.n	937a <__sfp+0x62>
    933e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    9342:	2a00      	cmp	r2, #0
    9344:	d1f8      	bne.n	9338 <__sfp+0x20>
    9346:	2500      	movs	r5, #0
    9348:	f04f 33ff 	mov.w	r3, #4294967295
    934c:	6665      	str	r5, [r4, #100]	; 0x64
    934e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    9352:	81e3      	strh	r3, [r4, #14]
    9354:	4629      	mov	r1, r5
    9356:	f04f 0301 	mov.w	r3, #1
    935a:	6025      	str	r5, [r4, #0]
    935c:	81a3      	strh	r3, [r4, #12]
    935e:	2208      	movs	r2, #8
    9360:	60a5      	str	r5, [r4, #8]
    9362:	6065      	str	r5, [r4, #4]
    9364:	6125      	str	r5, [r4, #16]
    9366:	6165      	str	r5, [r4, #20]
    9368:	61a5      	str	r5, [r4, #24]
    936a:	f7fb fd63 	bl	4e34 <memset>
    936e:	64e5      	str	r5, [r4, #76]	; 0x4c
    9370:	6365      	str	r5, [r4, #52]	; 0x34
    9372:	63a5      	str	r5, [r4, #56]	; 0x38
    9374:	64a5      	str	r5, [r4, #72]	; 0x48
    9376:	4620      	mov	r0, r4
    9378:	bd70      	pop	{r4, r5, r6, pc}
    937a:	6828      	ldr	r0, [r5, #0]
    937c:	b128      	cbz	r0, 938a <__sfp+0x72>
    937e:	4605      	mov	r5, r0
    9380:	e7d5      	b.n	932e <__sfp+0x16>
    9382:	4628      	mov	r0, r5
    9384:	f000 f80c 	bl	93a0 <__sinit>
    9388:	e7d0      	b.n	932c <__sfp+0x14>
    938a:	4630      	mov	r0, r6
    938c:	2104      	movs	r1, #4
    938e:	f7ff ffab 	bl	92e8 <__sfmoreglue>
    9392:	6028      	str	r0, [r5, #0]
    9394:	2800      	cmp	r0, #0
    9396:	d1f2      	bne.n	937e <__sfp+0x66>
    9398:	230c      	movs	r3, #12
    939a:	4604      	mov	r4, r0
    939c:	6033      	str	r3, [r6, #0]
    939e:	e7ea      	b.n	9376 <__sfp+0x5e>

000093a0 <__sinit>:
    93a0:	b570      	push	{r4, r5, r6, lr}
    93a2:	6986      	ldr	r6, [r0, #24]
    93a4:	4604      	mov	r4, r0
    93a6:	b106      	cbz	r6, 93aa <__sinit+0xa>
    93a8:	bd70      	pop	{r4, r5, r6, pc}
    93aa:	f249 2381 	movw	r3, #37505	; 0x9281
    93ae:	2501      	movs	r5, #1
    93b0:	f2c0 0300 	movt	r3, #0
    93b4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    93b8:	6283      	str	r3, [r0, #40]	; 0x28
    93ba:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    93be:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    93c2:	6185      	str	r5, [r0, #24]
    93c4:	f7ff ffa8 	bl	9318 <__sfp>
    93c8:	6060      	str	r0, [r4, #4]
    93ca:	4620      	mov	r0, r4
    93cc:	f7ff ffa4 	bl	9318 <__sfp>
    93d0:	60a0      	str	r0, [r4, #8]
    93d2:	4620      	mov	r0, r4
    93d4:	f7ff ffa0 	bl	9318 <__sfp>
    93d8:	4632      	mov	r2, r6
    93da:	2104      	movs	r1, #4
    93dc:	4623      	mov	r3, r4
    93de:	60e0      	str	r0, [r4, #12]
    93e0:	6860      	ldr	r0, [r4, #4]
    93e2:	f7ff ff59 	bl	9298 <std>
    93e6:	462a      	mov	r2, r5
    93e8:	68a0      	ldr	r0, [r4, #8]
    93ea:	2109      	movs	r1, #9
    93ec:	4623      	mov	r3, r4
    93ee:	f7ff ff53 	bl	9298 <std>
    93f2:	4623      	mov	r3, r4
    93f4:	68e0      	ldr	r0, [r4, #12]
    93f6:	2112      	movs	r1, #18
    93f8:	2202      	movs	r2, #2
    93fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    93fe:	e74b      	b.n	9298 <std>

00009400 <_malloc_trim_r>:
    9400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9402:	f240 142c 	movw	r4, #300	; 0x12c
    9406:	f2c2 0400 	movt	r4, #8192	; 0x2000
    940a:	460f      	mov	r7, r1
    940c:	4605      	mov	r5, r0
    940e:	f7fb fd7b 	bl	4f08 <__malloc_lock>
    9412:	68a3      	ldr	r3, [r4, #8]
    9414:	685e      	ldr	r6, [r3, #4]
    9416:	f026 0603 	bic.w	r6, r6, #3
    941a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    941e:	330f      	adds	r3, #15
    9420:	1bdf      	subs	r7, r3, r7
    9422:	0b3f      	lsrs	r7, r7, #12
    9424:	3f01      	subs	r7, #1
    9426:	033f      	lsls	r7, r7, #12
    9428:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    942c:	db07      	blt.n	943e <_malloc_trim_r+0x3e>
    942e:	2100      	movs	r1, #0
    9430:	4628      	mov	r0, r5
    9432:	f7fb fde3 	bl	4ffc <_sbrk_r>
    9436:	68a3      	ldr	r3, [r4, #8]
    9438:	18f3      	adds	r3, r6, r3
    943a:	4283      	cmp	r3, r0
    943c:	d004      	beq.n	9448 <_malloc_trim_r+0x48>
    943e:	4628      	mov	r0, r5
    9440:	f7fb fd64 	bl	4f0c <__malloc_unlock>
    9444:	2000      	movs	r0, #0
    9446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9448:	4279      	negs	r1, r7
    944a:	4628      	mov	r0, r5
    944c:	f7fb fdd6 	bl	4ffc <_sbrk_r>
    9450:	f1b0 3fff 	cmp.w	r0, #4294967295
    9454:	d010      	beq.n	9478 <_malloc_trim_r+0x78>
    9456:	68a2      	ldr	r2, [r4, #8]
    9458:	f240 53e4 	movw	r3, #1508	; 0x5e4
    945c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9460:	1bf6      	subs	r6, r6, r7
    9462:	f046 0601 	orr.w	r6, r6, #1
    9466:	4628      	mov	r0, r5
    9468:	6056      	str	r6, [r2, #4]
    946a:	681a      	ldr	r2, [r3, #0]
    946c:	1bd7      	subs	r7, r2, r7
    946e:	601f      	str	r7, [r3, #0]
    9470:	f7fb fd4c 	bl	4f0c <__malloc_unlock>
    9474:	2001      	movs	r0, #1
    9476:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9478:	2100      	movs	r1, #0
    947a:	4628      	mov	r0, r5
    947c:	f7fb fdbe 	bl	4ffc <_sbrk_r>
    9480:	68a3      	ldr	r3, [r4, #8]
    9482:	1ac2      	subs	r2, r0, r3
    9484:	2a0f      	cmp	r2, #15
    9486:	ddda      	ble.n	943e <_malloc_trim_r+0x3e>
    9488:	f240 5434 	movw	r4, #1332	; 0x534
    948c:	f240 51e4 	movw	r1, #1508	; 0x5e4
    9490:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9494:	f2c2 0100 	movt	r1, #8192	; 0x2000
    9498:	f042 0201 	orr.w	r2, r2, #1
    949c:	6824      	ldr	r4, [r4, #0]
    949e:	1b00      	subs	r0, r0, r4
    94a0:	6008      	str	r0, [r1, #0]
    94a2:	605a      	str	r2, [r3, #4]
    94a4:	e7cb      	b.n	943e <_malloc_trim_r+0x3e>
    94a6:	bf00      	nop

000094a8 <_free_r>:
    94a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    94ac:	4605      	mov	r5, r0
    94ae:	460c      	mov	r4, r1
    94b0:	2900      	cmp	r1, #0
    94b2:	f000 8088 	beq.w	95c6 <_free_r+0x11e>
    94b6:	f7fb fd27 	bl	4f08 <__malloc_lock>
    94ba:	f1a4 0208 	sub.w	r2, r4, #8
    94be:	f240 102c 	movw	r0, #300	; 0x12c
    94c2:	6856      	ldr	r6, [r2, #4]
    94c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    94c8:	f026 0301 	bic.w	r3, r6, #1
    94cc:	f8d0 c008 	ldr.w	ip, [r0, #8]
    94d0:	18d1      	adds	r1, r2, r3
    94d2:	458c      	cmp	ip, r1
    94d4:	684f      	ldr	r7, [r1, #4]
    94d6:	f027 0703 	bic.w	r7, r7, #3
    94da:	f000 8095 	beq.w	9608 <_free_r+0x160>
    94de:	f016 0601 	ands.w	r6, r6, #1
    94e2:	604f      	str	r7, [r1, #4]
    94e4:	d05f      	beq.n	95a6 <_free_r+0xfe>
    94e6:	2600      	movs	r6, #0
    94e8:	19cc      	adds	r4, r1, r7
    94ea:	6864      	ldr	r4, [r4, #4]
    94ec:	f014 0f01 	tst.w	r4, #1
    94f0:	d106      	bne.n	9500 <_free_r+0x58>
    94f2:	19db      	adds	r3, r3, r7
    94f4:	2e00      	cmp	r6, #0
    94f6:	d07a      	beq.n	95ee <_free_r+0x146>
    94f8:	688c      	ldr	r4, [r1, #8]
    94fa:	68c9      	ldr	r1, [r1, #12]
    94fc:	608c      	str	r4, [r1, #8]
    94fe:	60e1      	str	r1, [r4, #12]
    9500:	f043 0101 	orr.w	r1, r3, #1
    9504:	50d3      	str	r3, [r2, r3]
    9506:	6051      	str	r1, [r2, #4]
    9508:	2e00      	cmp	r6, #0
    950a:	d147      	bne.n	959c <_free_r+0xf4>
    950c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    9510:	d35b      	bcc.n	95ca <_free_r+0x122>
    9512:	0a59      	lsrs	r1, r3, #9
    9514:	2904      	cmp	r1, #4
    9516:	bf9e      	ittt	ls
    9518:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    951c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    9520:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9524:	d928      	bls.n	9578 <_free_r+0xd0>
    9526:	2914      	cmp	r1, #20
    9528:	bf9c      	itt	ls
    952a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    952e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9532:	d921      	bls.n	9578 <_free_r+0xd0>
    9534:	2954      	cmp	r1, #84	; 0x54
    9536:	bf9e      	ittt	ls
    9538:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    953c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    9540:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9544:	d918      	bls.n	9578 <_free_r+0xd0>
    9546:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    954a:	bf9e      	ittt	ls
    954c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    9550:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    9554:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9558:	d90e      	bls.n	9578 <_free_r+0xd0>
    955a:	f240 5c54 	movw	ip, #1364	; 0x554
    955e:	4561      	cmp	r1, ip
    9560:	bf95      	itete	ls
    9562:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    9566:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    956a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    956e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    9572:	bf98      	it	ls
    9574:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9578:	1904      	adds	r4, r0, r4
    957a:	68a1      	ldr	r1, [r4, #8]
    957c:	42a1      	cmp	r1, r4
    957e:	d103      	bne.n	9588 <_free_r+0xe0>
    9580:	e064      	b.n	964c <_free_r+0x1a4>
    9582:	6889      	ldr	r1, [r1, #8]
    9584:	428c      	cmp	r4, r1
    9586:	d004      	beq.n	9592 <_free_r+0xea>
    9588:	6848      	ldr	r0, [r1, #4]
    958a:	f020 0003 	bic.w	r0, r0, #3
    958e:	4283      	cmp	r3, r0
    9590:	d3f7      	bcc.n	9582 <_free_r+0xda>
    9592:	68cb      	ldr	r3, [r1, #12]
    9594:	60d3      	str	r3, [r2, #12]
    9596:	6091      	str	r1, [r2, #8]
    9598:	60ca      	str	r2, [r1, #12]
    959a:	609a      	str	r2, [r3, #8]
    959c:	4628      	mov	r0, r5
    959e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    95a2:	f7fb bcb3 	b.w	4f0c <__malloc_unlock>
    95a6:	f854 4c08 	ldr.w	r4, [r4, #-8]
    95aa:	f100 0c08 	add.w	ip, r0, #8
    95ae:	1b12      	subs	r2, r2, r4
    95b0:	191b      	adds	r3, r3, r4
    95b2:	6894      	ldr	r4, [r2, #8]
    95b4:	4564      	cmp	r4, ip
    95b6:	d047      	beq.n	9648 <_free_r+0x1a0>
    95b8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    95bc:	f8cc 4008 	str.w	r4, [ip, #8]
    95c0:	f8c4 c00c 	str.w	ip, [r4, #12]
    95c4:	e790      	b.n	94e8 <_free_r+0x40>
    95c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    95ca:	08db      	lsrs	r3, r3, #3
    95cc:	f04f 0c01 	mov.w	ip, #1
    95d0:	6846      	ldr	r6, [r0, #4]
    95d2:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    95d6:	109b      	asrs	r3, r3, #2
    95d8:	fa0c f303 	lsl.w	r3, ip, r3
    95dc:	60d1      	str	r1, [r2, #12]
    95de:	688c      	ldr	r4, [r1, #8]
    95e0:	ea46 0303 	orr.w	r3, r6, r3
    95e4:	6043      	str	r3, [r0, #4]
    95e6:	6094      	str	r4, [r2, #8]
    95e8:	60e2      	str	r2, [r4, #12]
    95ea:	608a      	str	r2, [r1, #8]
    95ec:	e7d6      	b.n	959c <_free_r+0xf4>
    95ee:	688c      	ldr	r4, [r1, #8]
    95f0:	4f1c      	ldr	r7, [pc, #112]	; (9664 <_free_r+0x1bc>)
    95f2:	42bc      	cmp	r4, r7
    95f4:	d181      	bne.n	94fa <_free_r+0x52>
    95f6:	50d3      	str	r3, [r2, r3]
    95f8:	f043 0301 	orr.w	r3, r3, #1
    95fc:	60e2      	str	r2, [r4, #12]
    95fe:	60a2      	str	r2, [r4, #8]
    9600:	6053      	str	r3, [r2, #4]
    9602:	6094      	str	r4, [r2, #8]
    9604:	60d4      	str	r4, [r2, #12]
    9606:	e7c9      	b.n	959c <_free_r+0xf4>
    9608:	18fb      	adds	r3, r7, r3
    960a:	f016 0f01 	tst.w	r6, #1
    960e:	d107      	bne.n	9620 <_free_r+0x178>
    9610:	f854 1c08 	ldr.w	r1, [r4, #-8]
    9614:	1a52      	subs	r2, r2, r1
    9616:	185b      	adds	r3, r3, r1
    9618:	68d4      	ldr	r4, [r2, #12]
    961a:	6891      	ldr	r1, [r2, #8]
    961c:	60a1      	str	r1, [r4, #8]
    961e:	60cc      	str	r4, [r1, #12]
    9620:	f240 5138 	movw	r1, #1336	; 0x538
    9624:	6082      	str	r2, [r0, #8]
    9626:	f2c2 0100 	movt	r1, #8192	; 0x2000
    962a:	f043 0001 	orr.w	r0, r3, #1
    962e:	6050      	str	r0, [r2, #4]
    9630:	680a      	ldr	r2, [r1, #0]
    9632:	4293      	cmp	r3, r2
    9634:	d3b2      	bcc.n	959c <_free_r+0xf4>
    9636:	f240 53e0 	movw	r3, #1504	; 0x5e0
    963a:	4628      	mov	r0, r5
    963c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9640:	6819      	ldr	r1, [r3, #0]
    9642:	f7ff fedd 	bl	9400 <_malloc_trim_r>
    9646:	e7a9      	b.n	959c <_free_r+0xf4>
    9648:	2601      	movs	r6, #1
    964a:	e74d      	b.n	94e8 <_free_r+0x40>
    964c:	2601      	movs	r6, #1
    964e:	6844      	ldr	r4, [r0, #4]
    9650:	ea4f 0cac 	mov.w	ip, ip, asr #2
    9654:	460b      	mov	r3, r1
    9656:	fa06 fc0c 	lsl.w	ip, r6, ip
    965a:	ea44 040c 	orr.w	r4, r4, ip
    965e:	6044      	str	r4, [r0, #4]
    9660:	e798      	b.n	9594 <_free_r+0xec>
    9662:	bf00      	nop
    9664:	20000134 	.word	0x20000134

00009668 <__sfvwrite_r>:
    9668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    966c:	6893      	ldr	r3, [r2, #8]
    966e:	b085      	sub	sp, #20
    9670:	4690      	mov	r8, r2
    9672:	460c      	mov	r4, r1
    9674:	9003      	str	r0, [sp, #12]
    9676:	2b00      	cmp	r3, #0
    9678:	d064      	beq.n	9744 <__sfvwrite_r+0xdc>
    967a:	8988      	ldrh	r0, [r1, #12]
    967c:	fa1f fa80 	uxth.w	sl, r0
    9680:	f01a 0f08 	tst.w	sl, #8
    9684:	f000 80a0 	beq.w	97c8 <__sfvwrite_r+0x160>
    9688:	690b      	ldr	r3, [r1, #16]
    968a:	2b00      	cmp	r3, #0
    968c:	f000 809c 	beq.w	97c8 <__sfvwrite_r+0x160>
    9690:	f01a 0b02 	ands.w	fp, sl, #2
    9694:	f8d8 5000 	ldr.w	r5, [r8]
    9698:	bf1c      	itt	ne
    969a:	f04f 0a00 	movne.w	sl, #0
    969e:	4657      	movne	r7, sl
    96a0:	d136      	bne.n	9710 <__sfvwrite_r+0xa8>
    96a2:	f01a 0a01 	ands.w	sl, sl, #1
    96a6:	bf1d      	ittte	ne
    96a8:	46dc      	movne	ip, fp
    96aa:	46d9      	movne	r9, fp
    96ac:	465f      	movne	r7, fp
    96ae:	4656      	moveq	r6, sl
    96b0:	d152      	bne.n	9758 <__sfvwrite_r+0xf0>
    96b2:	b326      	cbz	r6, 96fe <__sfvwrite_r+0x96>
    96b4:	b280      	uxth	r0, r0
    96b6:	68a7      	ldr	r7, [r4, #8]
    96b8:	f410 7f00 	tst.w	r0, #512	; 0x200
    96bc:	f000 808f 	beq.w	97de <__sfvwrite_r+0x176>
    96c0:	42be      	cmp	r6, r7
    96c2:	46bb      	mov	fp, r7
    96c4:	f080 80a7 	bcs.w	9816 <__sfvwrite_r+0x1ae>
    96c8:	6820      	ldr	r0, [r4, #0]
    96ca:	4637      	mov	r7, r6
    96cc:	46b3      	mov	fp, r6
    96ce:	465a      	mov	r2, fp
    96d0:	4651      	mov	r1, sl
    96d2:	f000 fa95 	bl	9c00 <memmove>
    96d6:	68a2      	ldr	r2, [r4, #8]
    96d8:	6823      	ldr	r3, [r4, #0]
    96da:	46b1      	mov	r9, r6
    96dc:	1bd7      	subs	r7, r2, r7
    96de:	60a7      	str	r7, [r4, #8]
    96e0:	4637      	mov	r7, r6
    96e2:	445b      	add	r3, fp
    96e4:	6023      	str	r3, [r4, #0]
    96e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    96ea:	ebc9 0606 	rsb	r6, r9, r6
    96ee:	44ca      	add	sl, r9
    96f0:	1bdf      	subs	r7, r3, r7
    96f2:	f8c8 7008 	str.w	r7, [r8, #8]
    96f6:	b32f      	cbz	r7, 9744 <__sfvwrite_r+0xdc>
    96f8:	89a0      	ldrh	r0, [r4, #12]
    96fa:	2e00      	cmp	r6, #0
    96fc:	d1da      	bne.n	96b4 <__sfvwrite_r+0x4c>
    96fe:	f8d5 a000 	ldr.w	sl, [r5]
    9702:	686e      	ldr	r6, [r5, #4]
    9704:	3508      	adds	r5, #8
    9706:	e7d4      	b.n	96b2 <__sfvwrite_r+0x4a>
    9708:	f8d5 a000 	ldr.w	sl, [r5]
    970c:	686f      	ldr	r7, [r5, #4]
    970e:	3508      	adds	r5, #8
    9710:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    9714:	bf34      	ite	cc
    9716:	463b      	movcc	r3, r7
    9718:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    971c:	4652      	mov	r2, sl
    971e:	9803      	ldr	r0, [sp, #12]
    9720:	2f00      	cmp	r7, #0
    9722:	d0f1      	beq.n	9708 <__sfvwrite_r+0xa0>
    9724:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    9726:	6a21      	ldr	r1, [r4, #32]
    9728:	47b0      	blx	r6
    972a:	2800      	cmp	r0, #0
    972c:	4482      	add	sl, r0
    972e:	ebc0 0707 	rsb	r7, r0, r7
    9732:	f340 80ec 	ble.w	990e <__sfvwrite_r+0x2a6>
    9736:	f8d8 3008 	ldr.w	r3, [r8, #8]
    973a:	1a18      	subs	r0, r3, r0
    973c:	f8c8 0008 	str.w	r0, [r8, #8]
    9740:	2800      	cmp	r0, #0
    9742:	d1e5      	bne.n	9710 <__sfvwrite_r+0xa8>
    9744:	2000      	movs	r0, #0
    9746:	b005      	add	sp, #20
    9748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    974c:	f8d5 9000 	ldr.w	r9, [r5]
    9750:	f04f 0c00 	mov.w	ip, #0
    9754:	686f      	ldr	r7, [r5, #4]
    9756:	3508      	adds	r5, #8
    9758:	2f00      	cmp	r7, #0
    975a:	d0f7      	beq.n	974c <__sfvwrite_r+0xe4>
    975c:	f1bc 0f00 	cmp.w	ip, #0
    9760:	f000 80b5 	beq.w	98ce <__sfvwrite_r+0x266>
    9764:	6963      	ldr	r3, [r4, #20]
    9766:	45bb      	cmp	fp, r7
    9768:	bf34      	ite	cc
    976a:	46da      	movcc	sl, fp
    976c:	46ba      	movcs	sl, r7
    976e:	68a6      	ldr	r6, [r4, #8]
    9770:	6820      	ldr	r0, [r4, #0]
    9772:	6922      	ldr	r2, [r4, #16]
    9774:	199e      	adds	r6, r3, r6
    9776:	4290      	cmp	r0, r2
    9778:	bf94      	ite	ls
    977a:	2200      	movls	r2, #0
    977c:	2201      	movhi	r2, #1
    977e:	45b2      	cmp	sl, r6
    9780:	bfd4      	ite	le
    9782:	2200      	movle	r2, #0
    9784:	f002 0201 	andgt.w	r2, r2, #1
    9788:	2a00      	cmp	r2, #0
    978a:	f040 80ae 	bne.w	98ea <__sfvwrite_r+0x282>
    978e:	459a      	cmp	sl, r3
    9790:	f2c0 8082 	blt.w	9898 <__sfvwrite_r+0x230>
    9794:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    9796:	464a      	mov	r2, r9
    9798:	f8cd c004 	str.w	ip, [sp, #4]
    979c:	9803      	ldr	r0, [sp, #12]
    979e:	6a21      	ldr	r1, [r4, #32]
    97a0:	47b0      	blx	r6
    97a2:	f8dd c004 	ldr.w	ip, [sp, #4]
    97a6:	1e06      	subs	r6, r0, #0
    97a8:	f340 80b1 	ble.w	990e <__sfvwrite_r+0x2a6>
    97ac:	ebbb 0b06 	subs.w	fp, fp, r6
    97b0:	f000 8086 	beq.w	98c0 <__sfvwrite_r+0x258>
    97b4:	f8d8 3008 	ldr.w	r3, [r8, #8]
    97b8:	44b1      	add	r9, r6
    97ba:	1bbf      	subs	r7, r7, r6
    97bc:	1b9e      	subs	r6, r3, r6
    97be:	f8c8 6008 	str.w	r6, [r8, #8]
    97c2:	2e00      	cmp	r6, #0
    97c4:	d1c8      	bne.n	9758 <__sfvwrite_r+0xf0>
    97c6:	e7bd      	b.n	9744 <__sfvwrite_r+0xdc>
    97c8:	9803      	ldr	r0, [sp, #12]
    97ca:	4621      	mov	r1, r4
    97cc:	f7fe fc18 	bl	8000 <__swsetup_r>
    97d0:	2800      	cmp	r0, #0
    97d2:	f040 80d4 	bne.w	997e <__sfvwrite_r+0x316>
    97d6:	89a0      	ldrh	r0, [r4, #12]
    97d8:	fa1f fa80 	uxth.w	sl, r0
    97dc:	e758      	b.n	9690 <__sfvwrite_r+0x28>
    97de:	6820      	ldr	r0, [r4, #0]
    97e0:	46b9      	mov	r9, r7
    97e2:	6923      	ldr	r3, [r4, #16]
    97e4:	4298      	cmp	r0, r3
    97e6:	bf94      	ite	ls
    97e8:	2300      	movls	r3, #0
    97ea:	2301      	movhi	r3, #1
    97ec:	42b7      	cmp	r7, r6
    97ee:	bf2c      	ite	cs
    97f0:	2300      	movcs	r3, #0
    97f2:	f003 0301 	andcc.w	r3, r3, #1
    97f6:	2b00      	cmp	r3, #0
    97f8:	f040 809d 	bne.w	9936 <__sfvwrite_r+0x2ce>
    97fc:	6963      	ldr	r3, [r4, #20]
    97fe:	429e      	cmp	r6, r3
    9800:	f0c0 808c 	bcc.w	991c <__sfvwrite_r+0x2b4>
    9804:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    9806:	4652      	mov	r2, sl
    9808:	9803      	ldr	r0, [sp, #12]
    980a:	6a21      	ldr	r1, [r4, #32]
    980c:	47b8      	blx	r7
    980e:	1e07      	subs	r7, r0, #0
    9810:	dd7d      	ble.n	990e <__sfvwrite_r+0x2a6>
    9812:	46b9      	mov	r9, r7
    9814:	e767      	b.n	96e6 <__sfvwrite_r+0x7e>
    9816:	f410 6f90 	tst.w	r0, #1152	; 0x480
    981a:	bf08      	it	eq
    981c:	6820      	ldreq	r0, [r4, #0]
    981e:	f43f af56 	beq.w	96ce <__sfvwrite_r+0x66>
    9822:	6962      	ldr	r2, [r4, #20]
    9824:	6921      	ldr	r1, [r4, #16]
    9826:	6823      	ldr	r3, [r4, #0]
    9828:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    982c:	1a5b      	subs	r3, r3, r1
    982e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    9832:	f103 0c01 	add.w	ip, r3, #1
    9836:	44b4      	add	ip, r6
    9838:	ea4f 0969 	mov.w	r9, r9, asr #1
    983c:	45e1      	cmp	r9, ip
    983e:	464a      	mov	r2, r9
    9840:	bf3c      	itt	cc
    9842:	46e1      	movcc	r9, ip
    9844:	464a      	movcc	r2, r9
    9846:	f410 6f80 	tst.w	r0, #1024	; 0x400
    984a:	f000 8083 	beq.w	9954 <__sfvwrite_r+0x2ec>
    984e:	4611      	mov	r1, r2
    9850:	9803      	ldr	r0, [sp, #12]
    9852:	9302      	str	r3, [sp, #8]
    9854:	f7fa ff54 	bl	4700 <_malloc_r>
    9858:	9b02      	ldr	r3, [sp, #8]
    985a:	2800      	cmp	r0, #0
    985c:	f000 8099 	beq.w	9992 <__sfvwrite_r+0x32a>
    9860:	461a      	mov	r2, r3
    9862:	6921      	ldr	r1, [r4, #16]
    9864:	9302      	str	r3, [sp, #8]
    9866:	9001      	str	r0, [sp, #4]
    9868:	f7fb fa1c 	bl	4ca4 <memcpy>
    986c:	89a2      	ldrh	r2, [r4, #12]
    986e:	9b02      	ldr	r3, [sp, #8]
    9870:	f8dd c004 	ldr.w	ip, [sp, #4]
    9874:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    9878:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    987c:	81a2      	strh	r2, [r4, #12]
    987e:	ebc3 0209 	rsb	r2, r3, r9
    9882:	eb0c 0003 	add.w	r0, ip, r3
    9886:	4637      	mov	r7, r6
    9888:	46b3      	mov	fp, r6
    988a:	60a2      	str	r2, [r4, #8]
    988c:	f8c4 c010 	str.w	ip, [r4, #16]
    9890:	6020      	str	r0, [r4, #0]
    9892:	f8c4 9014 	str.w	r9, [r4, #20]
    9896:	e71a      	b.n	96ce <__sfvwrite_r+0x66>
    9898:	4652      	mov	r2, sl
    989a:	4649      	mov	r1, r9
    989c:	4656      	mov	r6, sl
    989e:	f8cd c004 	str.w	ip, [sp, #4]
    98a2:	f000 f9ad 	bl	9c00 <memmove>
    98a6:	68a2      	ldr	r2, [r4, #8]
    98a8:	6823      	ldr	r3, [r4, #0]
    98aa:	ebbb 0b06 	subs.w	fp, fp, r6
    98ae:	ebca 0202 	rsb	r2, sl, r2
    98b2:	f8dd c004 	ldr.w	ip, [sp, #4]
    98b6:	4453      	add	r3, sl
    98b8:	60a2      	str	r2, [r4, #8]
    98ba:	6023      	str	r3, [r4, #0]
    98bc:	f47f af7a 	bne.w	97b4 <__sfvwrite_r+0x14c>
    98c0:	9803      	ldr	r0, [sp, #12]
    98c2:	4621      	mov	r1, r4
    98c4:	f7ff fbfc 	bl	90c0 <_fflush_r>
    98c8:	bb08      	cbnz	r0, 990e <__sfvwrite_r+0x2a6>
    98ca:	46dc      	mov	ip, fp
    98cc:	e772      	b.n	97b4 <__sfvwrite_r+0x14c>
    98ce:	4648      	mov	r0, r9
    98d0:	210a      	movs	r1, #10
    98d2:	463a      	mov	r2, r7
    98d4:	f000 f95a 	bl	9b8c <memchr>
    98d8:	2800      	cmp	r0, #0
    98da:	d04b      	beq.n	9974 <__sfvwrite_r+0x30c>
    98dc:	f100 0b01 	add.w	fp, r0, #1
    98e0:	f04f 0c01 	mov.w	ip, #1
    98e4:	ebc9 0b0b 	rsb	fp, r9, fp
    98e8:	e73c      	b.n	9764 <__sfvwrite_r+0xfc>
    98ea:	4649      	mov	r1, r9
    98ec:	4632      	mov	r2, r6
    98ee:	f8cd c004 	str.w	ip, [sp, #4]
    98f2:	f000 f985 	bl	9c00 <memmove>
    98f6:	6823      	ldr	r3, [r4, #0]
    98f8:	4621      	mov	r1, r4
    98fa:	9803      	ldr	r0, [sp, #12]
    98fc:	199b      	adds	r3, r3, r6
    98fe:	6023      	str	r3, [r4, #0]
    9900:	f7ff fbde 	bl	90c0 <_fflush_r>
    9904:	f8dd c004 	ldr.w	ip, [sp, #4]
    9908:	2800      	cmp	r0, #0
    990a:	f43f af4f 	beq.w	97ac <__sfvwrite_r+0x144>
    990e:	89a3      	ldrh	r3, [r4, #12]
    9910:	f04f 30ff 	mov.w	r0, #4294967295
    9914:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9918:	81a3      	strh	r3, [r4, #12]
    991a:	e714      	b.n	9746 <__sfvwrite_r+0xde>
    991c:	4632      	mov	r2, r6
    991e:	4651      	mov	r1, sl
    9920:	f000 f96e 	bl	9c00 <memmove>
    9924:	68a2      	ldr	r2, [r4, #8]
    9926:	6823      	ldr	r3, [r4, #0]
    9928:	4637      	mov	r7, r6
    992a:	1b92      	subs	r2, r2, r6
    992c:	46b1      	mov	r9, r6
    992e:	199b      	adds	r3, r3, r6
    9930:	60a2      	str	r2, [r4, #8]
    9932:	6023      	str	r3, [r4, #0]
    9934:	e6d7      	b.n	96e6 <__sfvwrite_r+0x7e>
    9936:	4651      	mov	r1, sl
    9938:	463a      	mov	r2, r7
    993a:	f000 f961 	bl	9c00 <memmove>
    993e:	6823      	ldr	r3, [r4, #0]
    9940:	9803      	ldr	r0, [sp, #12]
    9942:	4621      	mov	r1, r4
    9944:	19db      	adds	r3, r3, r7
    9946:	6023      	str	r3, [r4, #0]
    9948:	f7ff fbba 	bl	90c0 <_fflush_r>
    994c:	2800      	cmp	r0, #0
    994e:	f43f aeca 	beq.w	96e6 <__sfvwrite_r+0x7e>
    9952:	e7dc      	b.n	990e <__sfvwrite_r+0x2a6>
    9954:	9803      	ldr	r0, [sp, #12]
    9956:	9302      	str	r3, [sp, #8]
    9958:	f000 fe5a 	bl	a610 <_realloc_r>
    995c:	9b02      	ldr	r3, [sp, #8]
    995e:	4684      	mov	ip, r0
    9960:	2800      	cmp	r0, #0
    9962:	d18c      	bne.n	987e <__sfvwrite_r+0x216>
    9964:	6921      	ldr	r1, [r4, #16]
    9966:	9803      	ldr	r0, [sp, #12]
    9968:	f7ff fd9e 	bl	94a8 <_free_r>
    996c:	9903      	ldr	r1, [sp, #12]
    996e:	230c      	movs	r3, #12
    9970:	600b      	str	r3, [r1, #0]
    9972:	e7cc      	b.n	990e <__sfvwrite_r+0x2a6>
    9974:	f107 0b01 	add.w	fp, r7, #1
    9978:	f04f 0c01 	mov.w	ip, #1
    997c:	e6f2      	b.n	9764 <__sfvwrite_r+0xfc>
    997e:	9903      	ldr	r1, [sp, #12]
    9980:	2209      	movs	r2, #9
    9982:	89a3      	ldrh	r3, [r4, #12]
    9984:	f04f 30ff 	mov.w	r0, #4294967295
    9988:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    998c:	600a      	str	r2, [r1, #0]
    998e:	81a3      	strh	r3, [r4, #12]
    9990:	e6d9      	b.n	9746 <__sfvwrite_r+0xde>
    9992:	9a03      	ldr	r2, [sp, #12]
    9994:	230c      	movs	r3, #12
    9996:	6013      	str	r3, [r2, #0]
    9998:	e7b9      	b.n	990e <__sfvwrite_r+0x2a6>
    999a:	bf00      	nop

0000999c <_fwalk_reent>:
    999c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    99a0:	4607      	mov	r7, r0
    99a2:	468a      	mov	sl, r1
    99a4:	f7ff fc48 	bl	9238 <__sfp_lock_acquire>
    99a8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    99ac:	bf08      	it	eq
    99ae:	46b0      	moveq	r8, r6
    99b0:	d018      	beq.n	99e4 <_fwalk_reent+0x48>
    99b2:	f04f 0800 	mov.w	r8, #0
    99b6:	6875      	ldr	r5, [r6, #4]
    99b8:	68b4      	ldr	r4, [r6, #8]
    99ba:	3d01      	subs	r5, #1
    99bc:	d40f      	bmi.n	99de <_fwalk_reent+0x42>
    99be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    99c2:	b14b      	cbz	r3, 99d8 <_fwalk_reent+0x3c>
    99c4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    99c8:	4621      	mov	r1, r4
    99ca:	4638      	mov	r0, r7
    99cc:	f1b3 3fff 	cmp.w	r3, #4294967295
    99d0:	d002      	beq.n	99d8 <_fwalk_reent+0x3c>
    99d2:	47d0      	blx	sl
    99d4:	ea48 0800 	orr.w	r8, r8, r0
    99d8:	3468      	adds	r4, #104	; 0x68
    99da:	3d01      	subs	r5, #1
    99dc:	d5ef      	bpl.n	99be <_fwalk_reent+0x22>
    99de:	6836      	ldr	r6, [r6, #0]
    99e0:	2e00      	cmp	r6, #0
    99e2:	d1e8      	bne.n	99b6 <_fwalk_reent+0x1a>
    99e4:	f7ff fc2a 	bl	923c <__sfp_lock_release>
    99e8:	4640      	mov	r0, r8
    99ea:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    99ee:	bf00      	nop

000099f0 <_fwalk>:
    99f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    99f4:	4606      	mov	r6, r0
    99f6:	4688      	mov	r8, r1
    99f8:	f7ff fc1e 	bl	9238 <__sfp_lock_acquire>
    99fc:	36d8      	adds	r6, #216	; 0xd8
    99fe:	bf08      	it	eq
    9a00:	4637      	moveq	r7, r6
    9a02:	d015      	beq.n	9a30 <_fwalk+0x40>
    9a04:	2700      	movs	r7, #0
    9a06:	6875      	ldr	r5, [r6, #4]
    9a08:	68b4      	ldr	r4, [r6, #8]
    9a0a:	3d01      	subs	r5, #1
    9a0c:	d40d      	bmi.n	9a2a <_fwalk+0x3a>
    9a0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    9a12:	b13b      	cbz	r3, 9a24 <_fwalk+0x34>
    9a14:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    9a18:	4620      	mov	r0, r4
    9a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
    9a1e:	d001      	beq.n	9a24 <_fwalk+0x34>
    9a20:	47c0      	blx	r8
    9a22:	4307      	orrs	r7, r0
    9a24:	3468      	adds	r4, #104	; 0x68
    9a26:	3d01      	subs	r5, #1
    9a28:	d5f1      	bpl.n	9a0e <_fwalk+0x1e>
    9a2a:	6836      	ldr	r6, [r6, #0]
    9a2c:	2e00      	cmp	r6, #0
    9a2e:	d1ea      	bne.n	9a06 <_fwalk+0x16>
    9a30:	f7ff fc04 	bl	923c <__sfp_lock_release>
    9a34:	4638      	mov	r0, r7
    9a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9a3a:	bf00      	nop

00009a3c <__locale_charset>:
    9a3c:	f64b 53ac 	movw	r3, #48556	; 0xbdac
    9a40:	f2c0 0300 	movt	r3, #0
    9a44:	6818      	ldr	r0, [r3, #0]
    9a46:	4770      	bx	lr

00009a48 <_localeconv_r>:
    9a48:	4800      	ldr	r0, [pc, #0]	; (9a4c <_localeconv_r+0x4>)
    9a4a:	4770      	bx	lr
    9a4c:	0000bdb0 	.word	0x0000bdb0

00009a50 <localeconv>:
    9a50:	4800      	ldr	r0, [pc, #0]	; (9a54 <localeconv+0x4>)
    9a52:	4770      	bx	lr
    9a54:	0000bdb0 	.word	0x0000bdb0

00009a58 <_setlocale_r>:
    9a58:	b570      	push	{r4, r5, r6, lr}
    9a5a:	4605      	mov	r5, r0
    9a5c:	460e      	mov	r6, r1
    9a5e:	4614      	mov	r4, r2
    9a60:	b172      	cbz	r2, 9a80 <_setlocale_r+0x28>
    9a62:	f64b 41b4 	movw	r1, #48308	; 0xbcb4
    9a66:	4610      	mov	r0, r2
    9a68:	f2c0 0100 	movt	r1, #0
    9a6c:	f001 f812 	bl	aa94 <strcmp>
    9a70:	b958      	cbnz	r0, 9a8a <_setlocale_r+0x32>
    9a72:	f64b 40b4 	movw	r0, #48308	; 0xbcb4
    9a76:	622c      	str	r4, [r5, #32]
    9a78:	f2c0 0000 	movt	r0, #0
    9a7c:	61ee      	str	r6, [r5, #28]
    9a7e:	bd70      	pop	{r4, r5, r6, pc}
    9a80:	f64b 40b4 	movw	r0, #48308	; 0xbcb4
    9a84:	f2c0 0000 	movt	r0, #0
    9a88:	bd70      	pop	{r4, r5, r6, pc}
    9a8a:	f64b 1184 	movw	r1, #47492	; 0xb984
    9a8e:	4620      	mov	r0, r4
    9a90:	f2c0 0100 	movt	r1, #0
    9a94:	f000 fffe 	bl	aa94 <strcmp>
    9a98:	2800      	cmp	r0, #0
    9a9a:	d0ea      	beq.n	9a72 <_setlocale_r+0x1a>
    9a9c:	2000      	movs	r0, #0
    9a9e:	bd70      	pop	{r4, r5, r6, pc}

00009aa0 <setlocale>:
    9aa0:	f240 0338 	movw	r3, #56	; 0x38
    9aa4:	460a      	mov	r2, r1
    9aa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9aaa:	4601      	mov	r1, r0
    9aac:	6818      	ldr	r0, [r3, #0]
    9aae:	e7d3      	b.n	9a58 <_setlocale_r>

00009ab0 <__smakebuf_r>:
    9ab0:	898b      	ldrh	r3, [r1, #12]
    9ab2:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ab4:	460c      	mov	r4, r1
    9ab6:	b29a      	uxth	r2, r3
    9ab8:	b091      	sub	sp, #68	; 0x44
    9aba:	f012 0f02 	tst.w	r2, #2
    9abe:	4605      	mov	r5, r0
    9ac0:	d141      	bne.n	9b46 <__smakebuf_r+0x96>
    9ac2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9ac6:	2900      	cmp	r1, #0
    9ac8:	db18      	blt.n	9afc <__smakebuf_r+0x4c>
    9aca:	aa01      	add	r2, sp, #4
    9acc:	f001 f978 	bl	adc0 <_fstat_r>
    9ad0:	2800      	cmp	r0, #0
    9ad2:	db11      	blt.n	9af8 <__smakebuf_r+0x48>
    9ad4:	9b02      	ldr	r3, [sp, #8]
    9ad6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    9ada:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    9ade:	bf14      	ite	ne
    9ae0:	2700      	movne	r7, #0
    9ae2:	2701      	moveq	r7, #1
    9ae4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    9ae8:	d040      	beq.n	9b6c <__smakebuf_r+0xbc>
    9aea:	89a3      	ldrh	r3, [r4, #12]
    9aec:	f44f 6680 	mov.w	r6, #1024	; 0x400
    9af0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    9af4:	81a3      	strh	r3, [r4, #12]
    9af6:	e00b      	b.n	9b10 <__smakebuf_r+0x60>
    9af8:	89a3      	ldrh	r3, [r4, #12]
    9afa:	b29a      	uxth	r2, r3
    9afc:	f012 0f80 	tst.w	r2, #128	; 0x80
    9b00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    9b04:	bf0c      	ite	eq
    9b06:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    9b0a:	2640      	movne	r6, #64	; 0x40
    9b0c:	2700      	movs	r7, #0
    9b0e:	81a3      	strh	r3, [r4, #12]
    9b10:	4628      	mov	r0, r5
    9b12:	4631      	mov	r1, r6
    9b14:	f7fa fdf4 	bl	4700 <_malloc_r>
    9b18:	b170      	cbz	r0, 9b38 <__smakebuf_r+0x88>
    9b1a:	89a1      	ldrh	r1, [r4, #12]
    9b1c:	f249 2281 	movw	r2, #37505	; 0x9281
    9b20:	f2c0 0200 	movt	r2, #0
    9b24:	6120      	str	r0, [r4, #16]
    9b26:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    9b2a:	6166      	str	r6, [r4, #20]
    9b2c:	62aa      	str	r2, [r5, #40]	; 0x28
    9b2e:	81a1      	strh	r1, [r4, #12]
    9b30:	6020      	str	r0, [r4, #0]
    9b32:	b97f      	cbnz	r7, 9b54 <__smakebuf_r+0xa4>
    9b34:	b011      	add	sp, #68	; 0x44
    9b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9b38:	89a3      	ldrh	r3, [r4, #12]
    9b3a:	f413 7f00 	tst.w	r3, #512	; 0x200
    9b3e:	d1f9      	bne.n	9b34 <__smakebuf_r+0x84>
    9b40:	f043 0302 	orr.w	r3, r3, #2
    9b44:	81a3      	strh	r3, [r4, #12]
    9b46:	f104 0347 	add.w	r3, r4, #71	; 0x47
    9b4a:	6123      	str	r3, [r4, #16]
    9b4c:	6023      	str	r3, [r4, #0]
    9b4e:	2301      	movs	r3, #1
    9b50:	6163      	str	r3, [r4, #20]
    9b52:	e7ef      	b.n	9b34 <__smakebuf_r+0x84>
    9b54:	4628      	mov	r0, r5
    9b56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    9b5a:	f001 f947 	bl	adec <_isatty_r>
    9b5e:	2800      	cmp	r0, #0
    9b60:	d0e8      	beq.n	9b34 <__smakebuf_r+0x84>
    9b62:	89a3      	ldrh	r3, [r4, #12]
    9b64:	f043 0301 	orr.w	r3, r3, #1
    9b68:	81a3      	strh	r3, [r4, #12]
    9b6a:	e7e3      	b.n	9b34 <__smakebuf_r+0x84>
    9b6c:	f64a 230d 	movw	r3, #43533	; 0xaa0d
    9b70:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    9b72:	f2c0 0300 	movt	r3, #0
    9b76:	429a      	cmp	r2, r3
    9b78:	d1b7      	bne.n	9aea <__smakebuf_r+0x3a>
    9b7a:	89a2      	ldrh	r2, [r4, #12]
    9b7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    9b80:	461e      	mov	r6, r3
    9b82:	6523      	str	r3, [r4, #80]	; 0x50
    9b84:	ea42 0303 	orr.w	r3, r2, r3
    9b88:	81a3      	strh	r3, [r4, #12]
    9b8a:	e7c1      	b.n	9b10 <__smakebuf_r+0x60>

00009b8c <memchr>:
    9b8c:	f010 0f03 	tst.w	r0, #3
    9b90:	b2c9      	uxtb	r1, r1
    9b92:	b410      	push	{r4}
    9b94:	d010      	beq.n	9bb8 <memchr+0x2c>
    9b96:	2a00      	cmp	r2, #0
    9b98:	d02f      	beq.n	9bfa <memchr+0x6e>
    9b9a:	7803      	ldrb	r3, [r0, #0]
    9b9c:	428b      	cmp	r3, r1
    9b9e:	d02a      	beq.n	9bf6 <memchr+0x6a>
    9ba0:	3a01      	subs	r2, #1
    9ba2:	e005      	b.n	9bb0 <memchr+0x24>
    9ba4:	2a00      	cmp	r2, #0
    9ba6:	d028      	beq.n	9bfa <memchr+0x6e>
    9ba8:	7803      	ldrb	r3, [r0, #0]
    9baa:	3a01      	subs	r2, #1
    9bac:	428b      	cmp	r3, r1
    9bae:	d022      	beq.n	9bf6 <memchr+0x6a>
    9bb0:	3001      	adds	r0, #1
    9bb2:	f010 0f03 	tst.w	r0, #3
    9bb6:	d1f5      	bne.n	9ba4 <memchr+0x18>
    9bb8:	2a03      	cmp	r2, #3
    9bba:	d911      	bls.n	9be0 <memchr+0x54>
    9bbc:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    9bc0:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    9bc4:	6803      	ldr	r3, [r0, #0]
    9bc6:	ea84 0303 	eor.w	r3, r4, r3
    9bca:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    9bce:	ea2c 0303 	bic.w	r3, ip, r3
    9bd2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    9bd6:	d103      	bne.n	9be0 <memchr+0x54>
    9bd8:	3a04      	subs	r2, #4
    9bda:	3004      	adds	r0, #4
    9bdc:	2a03      	cmp	r2, #3
    9bde:	d8f1      	bhi.n	9bc4 <memchr+0x38>
    9be0:	b15a      	cbz	r2, 9bfa <memchr+0x6e>
    9be2:	7803      	ldrb	r3, [r0, #0]
    9be4:	428b      	cmp	r3, r1
    9be6:	d006      	beq.n	9bf6 <memchr+0x6a>
    9be8:	3a01      	subs	r2, #1
    9bea:	b132      	cbz	r2, 9bfa <memchr+0x6e>
    9bec:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    9bf0:	3a01      	subs	r2, #1
    9bf2:	428b      	cmp	r3, r1
    9bf4:	d1f9      	bne.n	9bea <memchr+0x5e>
    9bf6:	bc10      	pop	{r4}
    9bf8:	4770      	bx	lr
    9bfa:	2000      	movs	r0, #0
    9bfc:	e7fb      	b.n	9bf6 <memchr+0x6a>
    9bfe:	bf00      	nop

00009c00 <memmove>:
    9c00:	4288      	cmp	r0, r1
    9c02:	468c      	mov	ip, r1
    9c04:	b470      	push	{r4, r5, r6}
    9c06:	4605      	mov	r5, r0
    9c08:	4614      	mov	r4, r2
    9c0a:	d90e      	bls.n	9c2a <memmove+0x2a>
    9c0c:	188b      	adds	r3, r1, r2
    9c0e:	4298      	cmp	r0, r3
    9c10:	d20b      	bcs.n	9c2a <memmove+0x2a>
    9c12:	b142      	cbz	r2, 9c26 <memmove+0x26>
    9c14:	ebc2 0c03 	rsb	ip, r2, r3
    9c18:	4601      	mov	r1, r0
    9c1a:	1e53      	subs	r3, r2, #1
    9c1c:	f81c 2003 	ldrb.w	r2, [ip, r3]
    9c20:	54ca      	strb	r2, [r1, r3]
    9c22:	3b01      	subs	r3, #1
    9c24:	d2fa      	bcs.n	9c1c <memmove+0x1c>
    9c26:	bc70      	pop	{r4, r5, r6}
    9c28:	4770      	bx	lr
    9c2a:	2a0f      	cmp	r2, #15
    9c2c:	d809      	bhi.n	9c42 <memmove+0x42>
    9c2e:	2c00      	cmp	r4, #0
    9c30:	d0f9      	beq.n	9c26 <memmove+0x26>
    9c32:	2300      	movs	r3, #0
    9c34:	f81c 2003 	ldrb.w	r2, [ip, r3]
    9c38:	54ea      	strb	r2, [r5, r3]
    9c3a:	3301      	adds	r3, #1
    9c3c:	42a3      	cmp	r3, r4
    9c3e:	d1f9      	bne.n	9c34 <memmove+0x34>
    9c40:	e7f1      	b.n	9c26 <memmove+0x26>
    9c42:	ea41 0300 	orr.w	r3, r1, r0
    9c46:	f013 0f03 	tst.w	r3, #3
    9c4a:	d1f0      	bne.n	9c2e <memmove+0x2e>
    9c4c:	4694      	mov	ip, r2
    9c4e:	460c      	mov	r4, r1
    9c50:	4603      	mov	r3, r0
    9c52:	6825      	ldr	r5, [r4, #0]
    9c54:	f1ac 0c10 	sub.w	ip, ip, #16
    9c58:	601d      	str	r5, [r3, #0]
    9c5a:	6865      	ldr	r5, [r4, #4]
    9c5c:	605d      	str	r5, [r3, #4]
    9c5e:	68a5      	ldr	r5, [r4, #8]
    9c60:	609d      	str	r5, [r3, #8]
    9c62:	68e5      	ldr	r5, [r4, #12]
    9c64:	3410      	adds	r4, #16
    9c66:	60dd      	str	r5, [r3, #12]
    9c68:	3310      	adds	r3, #16
    9c6a:	f1bc 0f0f 	cmp.w	ip, #15
    9c6e:	d8f0      	bhi.n	9c52 <memmove+0x52>
    9c70:	3a10      	subs	r2, #16
    9c72:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    9c76:	f10c 0501 	add.w	r5, ip, #1
    9c7a:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    9c7e:	012d      	lsls	r5, r5, #4
    9c80:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    9c84:	eb01 0c05 	add.w	ip, r1, r5
    9c88:	1945      	adds	r5, r0, r5
    9c8a:	2e03      	cmp	r6, #3
    9c8c:	4634      	mov	r4, r6
    9c8e:	d9ce      	bls.n	9c2e <memmove+0x2e>
    9c90:	2300      	movs	r3, #0
    9c92:	f85c 2003 	ldr.w	r2, [ip, r3]
    9c96:	50ea      	str	r2, [r5, r3]
    9c98:	3304      	adds	r3, #4
    9c9a:	1af2      	subs	r2, r6, r3
    9c9c:	2a03      	cmp	r2, #3
    9c9e:	d8f8      	bhi.n	9c92 <memmove+0x92>
    9ca0:	3e04      	subs	r6, #4
    9ca2:	08b3      	lsrs	r3, r6, #2
    9ca4:	1c5a      	adds	r2, r3, #1
    9ca6:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    9caa:	0092      	lsls	r2, r2, #2
    9cac:	4494      	add	ip, r2
    9cae:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    9cb2:	18ad      	adds	r5, r5, r2
    9cb4:	e7bb      	b.n	9c2e <memmove+0x2e>
    9cb6:	bf00      	nop

00009cb8 <__hi0bits>:
    9cb8:	0c02      	lsrs	r2, r0, #16
    9cba:	4603      	mov	r3, r0
    9cbc:	0412      	lsls	r2, r2, #16
    9cbe:	b1b2      	cbz	r2, 9cee <__hi0bits+0x36>
    9cc0:	2000      	movs	r0, #0
    9cc2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    9cc6:	d101      	bne.n	9ccc <__hi0bits+0x14>
    9cc8:	3008      	adds	r0, #8
    9cca:	021b      	lsls	r3, r3, #8
    9ccc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    9cd0:	d101      	bne.n	9cd6 <__hi0bits+0x1e>
    9cd2:	3004      	adds	r0, #4
    9cd4:	011b      	lsls	r3, r3, #4
    9cd6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    9cda:	d101      	bne.n	9ce0 <__hi0bits+0x28>
    9cdc:	3002      	adds	r0, #2
    9cde:	009b      	lsls	r3, r3, #2
    9ce0:	2b00      	cmp	r3, #0
    9ce2:	db03      	blt.n	9cec <__hi0bits+0x34>
    9ce4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    9ce8:	d004      	beq.n	9cf4 <__hi0bits+0x3c>
    9cea:	3001      	adds	r0, #1
    9cec:	4770      	bx	lr
    9cee:	0403      	lsls	r3, r0, #16
    9cf0:	2010      	movs	r0, #16
    9cf2:	e7e6      	b.n	9cc2 <__hi0bits+0xa>
    9cf4:	2020      	movs	r0, #32
    9cf6:	4770      	bx	lr

00009cf8 <__lo0bits>:
    9cf8:	6803      	ldr	r3, [r0, #0]
    9cfa:	4602      	mov	r2, r0
    9cfc:	f013 0007 	ands.w	r0, r3, #7
    9d00:	d009      	beq.n	9d16 <__lo0bits+0x1e>
    9d02:	f013 0f01 	tst.w	r3, #1
    9d06:	d121      	bne.n	9d4c <__lo0bits+0x54>
    9d08:	f013 0f02 	tst.w	r3, #2
    9d0c:	d122      	bne.n	9d54 <__lo0bits+0x5c>
    9d0e:	089b      	lsrs	r3, r3, #2
    9d10:	2002      	movs	r0, #2
    9d12:	6013      	str	r3, [r2, #0]
    9d14:	4770      	bx	lr
    9d16:	b299      	uxth	r1, r3
    9d18:	b909      	cbnz	r1, 9d1e <__lo0bits+0x26>
    9d1a:	0c1b      	lsrs	r3, r3, #16
    9d1c:	2010      	movs	r0, #16
    9d1e:	f013 0fff 	tst.w	r3, #255	; 0xff
    9d22:	d101      	bne.n	9d28 <__lo0bits+0x30>
    9d24:	3008      	adds	r0, #8
    9d26:	0a1b      	lsrs	r3, r3, #8
    9d28:	f013 0f0f 	tst.w	r3, #15
    9d2c:	d101      	bne.n	9d32 <__lo0bits+0x3a>
    9d2e:	3004      	adds	r0, #4
    9d30:	091b      	lsrs	r3, r3, #4
    9d32:	f013 0f03 	tst.w	r3, #3
    9d36:	d101      	bne.n	9d3c <__lo0bits+0x44>
    9d38:	3002      	adds	r0, #2
    9d3a:	089b      	lsrs	r3, r3, #2
    9d3c:	f013 0f01 	tst.w	r3, #1
    9d40:	d102      	bne.n	9d48 <__lo0bits+0x50>
    9d42:	085b      	lsrs	r3, r3, #1
    9d44:	d004      	beq.n	9d50 <__lo0bits+0x58>
    9d46:	3001      	adds	r0, #1
    9d48:	6013      	str	r3, [r2, #0]
    9d4a:	4770      	bx	lr
    9d4c:	2000      	movs	r0, #0
    9d4e:	4770      	bx	lr
    9d50:	2020      	movs	r0, #32
    9d52:	4770      	bx	lr
    9d54:	085b      	lsrs	r3, r3, #1
    9d56:	2001      	movs	r0, #1
    9d58:	6013      	str	r3, [r2, #0]
    9d5a:	4770      	bx	lr

00009d5c <__mcmp>:
    9d5c:	4603      	mov	r3, r0
    9d5e:	690a      	ldr	r2, [r1, #16]
    9d60:	6900      	ldr	r0, [r0, #16]
    9d62:	b410      	push	{r4}
    9d64:	1a80      	subs	r0, r0, r2
    9d66:	d111      	bne.n	9d8c <__mcmp+0x30>
    9d68:	3204      	adds	r2, #4
    9d6a:	f103 0c14 	add.w	ip, r3, #20
    9d6e:	0092      	lsls	r2, r2, #2
    9d70:	189b      	adds	r3, r3, r2
    9d72:	1889      	adds	r1, r1, r2
    9d74:	3104      	adds	r1, #4
    9d76:	3304      	adds	r3, #4
    9d78:	f853 4c04 	ldr.w	r4, [r3, #-4]
    9d7c:	3b04      	subs	r3, #4
    9d7e:	f851 2c04 	ldr.w	r2, [r1, #-4]
    9d82:	3904      	subs	r1, #4
    9d84:	4294      	cmp	r4, r2
    9d86:	d103      	bne.n	9d90 <__mcmp+0x34>
    9d88:	459c      	cmp	ip, r3
    9d8a:	d3f5      	bcc.n	9d78 <__mcmp+0x1c>
    9d8c:	bc10      	pop	{r4}
    9d8e:	4770      	bx	lr
    9d90:	bf38      	it	cc
    9d92:	f04f 30ff 	movcc.w	r0, #4294967295
    9d96:	d3f9      	bcc.n	9d8c <__mcmp+0x30>
    9d98:	2001      	movs	r0, #1
    9d9a:	e7f7      	b.n	9d8c <__mcmp+0x30>

00009d9c <__ulp>:
    9d9c:	f240 0300 	movw	r3, #0
    9da0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    9da4:	ea01 0303 	and.w	r3, r1, r3
    9da8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    9dac:	2b00      	cmp	r3, #0
    9dae:	dd02      	ble.n	9db6 <__ulp+0x1a>
    9db0:	4619      	mov	r1, r3
    9db2:	2000      	movs	r0, #0
    9db4:	4770      	bx	lr
    9db6:	425b      	negs	r3, r3
    9db8:	151b      	asrs	r3, r3, #20
    9dba:	2b13      	cmp	r3, #19
    9dbc:	dd0e      	ble.n	9ddc <__ulp+0x40>
    9dbe:	3b14      	subs	r3, #20
    9dc0:	2b1e      	cmp	r3, #30
    9dc2:	dd03      	ble.n	9dcc <__ulp+0x30>
    9dc4:	2301      	movs	r3, #1
    9dc6:	2100      	movs	r1, #0
    9dc8:	4618      	mov	r0, r3
    9dca:	4770      	bx	lr
    9dcc:	2201      	movs	r2, #1
    9dce:	f1c3 031f 	rsb	r3, r3, #31
    9dd2:	2100      	movs	r1, #0
    9dd4:	fa12 f303 	lsls.w	r3, r2, r3
    9dd8:	4618      	mov	r0, r3
    9dda:	4770      	bx	lr
    9ddc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    9de0:	2000      	movs	r0, #0
    9de2:	fa52 f103 	asrs.w	r1, r2, r3
    9de6:	4770      	bx	lr

00009de8 <__b2d>:
    9de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9dec:	6904      	ldr	r4, [r0, #16]
    9dee:	f100 0614 	add.w	r6, r0, #20
    9df2:	460f      	mov	r7, r1
    9df4:	3404      	adds	r4, #4
    9df6:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    9dfa:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    9dfe:	46a0      	mov	r8, r4
    9e00:	4628      	mov	r0, r5
    9e02:	f7ff ff59 	bl	9cb8 <__hi0bits>
    9e06:	280a      	cmp	r0, #10
    9e08:	f1c0 0320 	rsb	r3, r0, #32
    9e0c:	603b      	str	r3, [r7, #0]
    9e0e:	dc14      	bgt.n	9e3a <__b2d+0x52>
    9e10:	42a6      	cmp	r6, r4
    9e12:	f1c0 030b 	rsb	r3, r0, #11
    9e16:	d237      	bcs.n	9e88 <__b2d+0xa0>
    9e18:	f854 1c04 	ldr.w	r1, [r4, #-4]
    9e1c:	40d9      	lsrs	r1, r3
    9e1e:	fa25 fc03 	lsr.w	ip, r5, r3
    9e22:	3015      	adds	r0, #21
    9e24:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    9e28:	4085      	lsls	r5, r0
    9e2a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    9e2e:	ea41 0205 	orr.w	r2, r1, r5
    9e32:	4610      	mov	r0, r2
    9e34:	4619      	mov	r1, r3
    9e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9e3a:	42a6      	cmp	r6, r4
    9e3c:	d320      	bcc.n	9e80 <__b2d+0x98>
    9e3e:	2100      	movs	r1, #0
    9e40:	380b      	subs	r0, #11
    9e42:	bf02      	ittt	eq
    9e44:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    9e48:	460a      	moveq	r2, r1
    9e4a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    9e4e:	d0f0      	beq.n	9e32 <__b2d+0x4a>
    9e50:	42b4      	cmp	r4, r6
    9e52:	f1c0 0320 	rsb	r3, r0, #32
    9e56:	d919      	bls.n	9e8c <__b2d+0xa4>
    9e58:	f854 4c04 	ldr.w	r4, [r4, #-4]
    9e5c:	40dc      	lsrs	r4, r3
    9e5e:	4085      	lsls	r5, r0
    9e60:	fa21 fc03 	lsr.w	ip, r1, r3
    9e64:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    9e68:	fa11 f000 	lsls.w	r0, r1, r0
    9e6c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    9e70:	ea44 0200 	orr.w	r2, r4, r0
    9e74:	ea45 030c 	orr.w	r3, r5, ip
    9e78:	4610      	mov	r0, r2
    9e7a:	4619      	mov	r1, r3
    9e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9e80:	f854 1c04 	ldr.w	r1, [r4, #-4]
    9e84:	3c04      	subs	r4, #4
    9e86:	e7db      	b.n	9e40 <__b2d+0x58>
    9e88:	2100      	movs	r1, #0
    9e8a:	e7c8      	b.n	9e1e <__b2d+0x36>
    9e8c:	2400      	movs	r4, #0
    9e8e:	e7e6      	b.n	9e5e <__b2d+0x76>

00009e90 <__ratio>:
    9e90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    9e94:	b083      	sub	sp, #12
    9e96:	460e      	mov	r6, r1
    9e98:	a901      	add	r1, sp, #4
    9e9a:	4607      	mov	r7, r0
    9e9c:	f7ff ffa4 	bl	9de8 <__b2d>
    9ea0:	460d      	mov	r5, r1
    9ea2:	4604      	mov	r4, r0
    9ea4:	4669      	mov	r1, sp
    9ea6:	4630      	mov	r0, r6
    9ea8:	f7ff ff9e 	bl	9de8 <__b2d>
    9eac:	f8dd c004 	ldr.w	ip, [sp, #4]
    9eb0:	46a9      	mov	r9, r5
    9eb2:	46a0      	mov	r8, r4
    9eb4:	460b      	mov	r3, r1
    9eb6:	4602      	mov	r2, r0
    9eb8:	6931      	ldr	r1, [r6, #16]
    9eba:	4616      	mov	r6, r2
    9ebc:	6938      	ldr	r0, [r7, #16]
    9ebe:	461f      	mov	r7, r3
    9ec0:	1a40      	subs	r0, r0, r1
    9ec2:	9900      	ldr	r1, [sp, #0]
    9ec4:	ebc1 010c 	rsb	r1, r1, ip
    9ec8:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    9ecc:	2900      	cmp	r1, #0
    9ece:	bfc9      	itett	gt
    9ed0:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    9ed4:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    9ed8:	4624      	movgt	r4, r4
    9eda:	464d      	movgt	r5, r9
    9edc:	bfdc      	itt	le
    9ede:	4612      	movle	r2, r2
    9ee0:	463b      	movle	r3, r7
    9ee2:	4620      	mov	r0, r4
    9ee4:	4629      	mov	r1, r5
    9ee6:	f7f9 fffd 	bl	3ee4 <__aeabi_ddiv>
    9eea:	b003      	add	sp, #12
    9eec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00009ef0 <_mprec_log10>:
    9ef0:	2817      	cmp	r0, #23
    9ef2:	b510      	push	{r4, lr}
    9ef4:	4604      	mov	r4, r0
    9ef6:	dd0e      	ble.n	9f16 <_mprec_log10+0x26>
    9ef8:	f240 0100 	movw	r1, #0
    9efc:	2000      	movs	r0, #0
    9efe:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    9f02:	f240 0300 	movw	r3, #0
    9f06:	2200      	movs	r2, #0
    9f08:	f2c4 0324 	movt	r3, #16420	; 0x4024
    9f0c:	f7f9 fec0 	bl	3c90 <__aeabi_dmul>
    9f10:	3c01      	subs	r4, #1
    9f12:	d1f6      	bne.n	9f02 <_mprec_log10+0x12>
    9f14:	bd10      	pop	{r4, pc}
    9f16:	f64b 53f0 	movw	r3, #48624	; 0xbdf0
    9f1a:	f2c0 0300 	movt	r3, #0
    9f1e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    9f22:	e9d3 0100 	ldrd	r0, r1, [r3]
    9f26:	bd10      	pop	{r4, pc}

00009f28 <__copybits>:
    9f28:	6913      	ldr	r3, [r2, #16]
    9f2a:	3901      	subs	r1, #1
    9f2c:	f102 0c14 	add.w	ip, r2, #20
    9f30:	b410      	push	{r4}
    9f32:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    9f36:	114c      	asrs	r4, r1, #5
    9f38:	3214      	adds	r2, #20
    9f3a:	3401      	adds	r4, #1
    9f3c:	4594      	cmp	ip, r2
    9f3e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    9f42:	d20f      	bcs.n	9f64 <__copybits+0x3c>
    9f44:	2300      	movs	r3, #0
    9f46:	f85c 1003 	ldr.w	r1, [ip, r3]
    9f4a:	50c1      	str	r1, [r0, r3]
    9f4c:	3304      	adds	r3, #4
    9f4e:	eb03 010c 	add.w	r1, r3, ip
    9f52:	428a      	cmp	r2, r1
    9f54:	d8f7      	bhi.n	9f46 <__copybits+0x1e>
    9f56:	ea6f 0c0c 	mvn.w	ip, ip
    9f5a:	4462      	add	r2, ip
    9f5c:	f022 0203 	bic.w	r2, r2, #3
    9f60:	3204      	adds	r2, #4
    9f62:	1880      	adds	r0, r0, r2
    9f64:	4284      	cmp	r4, r0
    9f66:	d904      	bls.n	9f72 <__copybits+0x4a>
    9f68:	2300      	movs	r3, #0
    9f6a:	f840 3b04 	str.w	r3, [r0], #4
    9f6e:	4284      	cmp	r4, r0
    9f70:	d8fb      	bhi.n	9f6a <__copybits+0x42>
    9f72:	bc10      	pop	{r4}
    9f74:	4770      	bx	lr
    9f76:	bf00      	nop

00009f78 <__any_on>:
    9f78:	6902      	ldr	r2, [r0, #16]
    9f7a:	114b      	asrs	r3, r1, #5
    9f7c:	429a      	cmp	r2, r3
    9f7e:	db10      	blt.n	9fa2 <__any_on+0x2a>
    9f80:	dd0e      	ble.n	9fa0 <__any_on+0x28>
    9f82:	f011 011f 	ands.w	r1, r1, #31
    9f86:	d00b      	beq.n	9fa0 <__any_on+0x28>
    9f88:	461a      	mov	r2, r3
    9f8a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    9f8e:	695b      	ldr	r3, [r3, #20]
    9f90:	fa23 fc01 	lsr.w	ip, r3, r1
    9f94:	fa0c f101 	lsl.w	r1, ip, r1
    9f98:	4299      	cmp	r1, r3
    9f9a:	d002      	beq.n	9fa2 <__any_on+0x2a>
    9f9c:	2001      	movs	r0, #1
    9f9e:	4770      	bx	lr
    9fa0:	461a      	mov	r2, r3
    9fa2:	3204      	adds	r2, #4
    9fa4:	f100 0114 	add.w	r1, r0, #20
    9fa8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    9fac:	f103 0c04 	add.w	ip, r3, #4
    9fb0:	4561      	cmp	r1, ip
    9fb2:	d20b      	bcs.n	9fcc <__any_on+0x54>
    9fb4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    9fb8:	2a00      	cmp	r2, #0
    9fba:	d1ef      	bne.n	9f9c <__any_on+0x24>
    9fbc:	4299      	cmp	r1, r3
    9fbe:	d205      	bcs.n	9fcc <__any_on+0x54>
    9fc0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    9fc4:	2a00      	cmp	r2, #0
    9fc6:	d1e9      	bne.n	9f9c <__any_on+0x24>
    9fc8:	4299      	cmp	r1, r3
    9fca:	d3f9      	bcc.n	9fc0 <__any_on+0x48>
    9fcc:	2000      	movs	r0, #0
    9fce:	4770      	bx	lr

00009fd0 <_Bfree>:
    9fd0:	b530      	push	{r4, r5, lr}
    9fd2:	6a45      	ldr	r5, [r0, #36]	; 0x24
    9fd4:	b083      	sub	sp, #12
    9fd6:	4604      	mov	r4, r0
    9fd8:	b155      	cbz	r5, 9ff0 <_Bfree+0x20>
    9fda:	b139      	cbz	r1, 9fec <_Bfree+0x1c>
    9fdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    9fde:	684a      	ldr	r2, [r1, #4]
    9fe0:	68db      	ldr	r3, [r3, #12]
    9fe2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    9fe6:	6008      	str	r0, [r1, #0]
    9fe8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    9fec:	b003      	add	sp, #12
    9fee:	bd30      	pop	{r4, r5, pc}
    9ff0:	2010      	movs	r0, #16
    9ff2:	9101      	str	r1, [sp, #4]
    9ff4:	f7fa fb7c 	bl	46f0 <malloc>
    9ff8:	9901      	ldr	r1, [sp, #4]
    9ffa:	6260      	str	r0, [r4, #36]	; 0x24
    9ffc:	60c5      	str	r5, [r0, #12]
    9ffe:	6045      	str	r5, [r0, #4]
    a000:	6085      	str	r5, [r0, #8]
    a002:	6005      	str	r5, [r0, #0]
    a004:	e7e9      	b.n	9fda <_Bfree+0xa>
    a006:	bf00      	nop

0000a008 <_Balloc>:
    a008:	b570      	push	{r4, r5, r6, lr}
    a00a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    a00c:	4606      	mov	r6, r0
    a00e:	460d      	mov	r5, r1
    a010:	b164      	cbz	r4, a02c <_Balloc+0x24>
    a012:	68e2      	ldr	r2, [r4, #12]
    a014:	b1a2      	cbz	r2, a040 <_Balloc+0x38>
    a016:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    a01a:	b1eb      	cbz	r3, a058 <_Balloc+0x50>
    a01c:	6819      	ldr	r1, [r3, #0]
    a01e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    a022:	2200      	movs	r2, #0
    a024:	60da      	str	r2, [r3, #12]
    a026:	611a      	str	r2, [r3, #16]
    a028:	4618      	mov	r0, r3
    a02a:	bd70      	pop	{r4, r5, r6, pc}
    a02c:	2010      	movs	r0, #16
    a02e:	f7fa fb5f 	bl	46f0 <malloc>
    a032:	2300      	movs	r3, #0
    a034:	4604      	mov	r4, r0
    a036:	6270      	str	r0, [r6, #36]	; 0x24
    a038:	60c3      	str	r3, [r0, #12]
    a03a:	6043      	str	r3, [r0, #4]
    a03c:	6083      	str	r3, [r0, #8]
    a03e:	6003      	str	r3, [r0, #0]
    a040:	2210      	movs	r2, #16
    a042:	4630      	mov	r0, r6
    a044:	2104      	movs	r1, #4
    a046:	f000 fe13 	bl	ac70 <_calloc_r>
    a04a:	6a73      	ldr	r3, [r6, #36]	; 0x24
    a04c:	60e0      	str	r0, [r4, #12]
    a04e:	68da      	ldr	r2, [r3, #12]
    a050:	2a00      	cmp	r2, #0
    a052:	d1e0      	bne.n	a016 <_Balloc+0xe>
    a054:	4613      	mov	r3, r2
    a056:	e7e7      	b.n	a028 <_Balloc+0x20>
    a058:	2401      	movs	r4, #1
    a05a:	4630      	mov	r0, r6
    a05c:	4621      	mov	r1, r4
    a05e:	40ac      	lsls	r4, r5
    a060:	1d62      	adds	r2, r4, #5
    a062:	0092      	lsls	r2, r2, #2
    a064:	f000 fe04 	bl	ac70 <_calloc_r>
    a068:	4603      	mov	r3, r0
    a06a:	2800      	cmp	r0, #0
    a06c:	d0dc      	beq.n	a028 <_Balloc+0x20>
    a06e:	6045      	str	r5, [r0, #4]
    a070:	6084      	str	r4, [r0, #8]
    a072:	e7d6      	b.n	a022 <_Balloc+0x1a>

0000a074 <__d2b>:
    a074:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    a078:	b083      	sub	sp, #12
    a07a:	2101      	movs	r1, #1
    a07c:	461d      	mov	r5, r3
    a07e:	4614      	mov	r4, r2
    a080:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    a082:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    a084:	f7ff ffc0 	bl	a008 <_Balloc>
    a088:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    a08c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    a090:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    a094:	4615      	mov	r5, r2
    a096:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    a09a:	9300      	str	r3, [sp, #0]
    a09c:	bf1c      	itt	ne
    a09e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    a0a2:	9300      	strne	r3, [sp, #0]
    a0a4:	4680      	mov	r8, r0
    a0a6:	2c00      	cmp	r4, #0
    a0a8:	d023      	beq.n	a0f2 <__d2b+0x7e>
    a0aa:	a802      	add	r0, sp, #8
    a0ac:	f840 4d04 	str.w	r4, [r0, #-4]!
    a0b0:	f7ff fe22 	bl	9cf8 <__lo0bits>
    a0b4:	4603      	mov	r3, r0
    a0b6:	2800      	cmp	r0, #0
    a0b8:	d137      	bne.n	a12a <__d2b+0xb6>
    a0ba:	9901      	ldr	r1, [sp, #4]
    a0bc:	9a00      	ldr	r2, [sp, #0]
    a0be:	f8c8 1014 	str.w	r1, [r8, #20]
    a0c2:	2a00      	cmp	r2, #0
    a0c4:	bf14      	ite	ne
    a0c6:	2402      	movne	r4, #2
    a0c8:	2401      	moveq	r4, #1
    a0ca:	f8c8 2018 	str.w	r2, [r8, #24]
    a0ce:	f8c8 4010 	str.w	r4, [r8, #16]
    a0d2:	f1ba 0f00 	cmp.w	sl, #0
    a0d6:	d01b      	beq.n	a110 <__d2b+0x9c>
    a0d8:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    a0dc:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    a0e0:	f1aa 0a03 	sub.w	sl, sl, #3
    a0e4:	4453      	add	r3, sl
    a0e6:	603b      	str	r3, [r7, #0]
    a0e8:	6032      	str	r2, [r6, #0]
    a0ea:	4640      	mov	r0, r8
    a0ec:	b003      	add	sp, #12
    a0ee:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    a0f2:	4668      	mov	r0, sp
    a0f4:	f7ff fe00 	bl	9cf8 <__lo0bits>
    a0f8:	2301      	movs	r3, #1
    a0fa:	461c      	mov	r4, r3
    a0fc:	f8c8 3010 	str.w	r3, [r8, #16]
    a100:	9b00      	ldr	r3, [sp, #0]
    a102:	f8c8 3014 	str.w	r3, [r8, #20]
    a106:	f100 0320 	add.w	r3, r0, #32
    a10a:	f1ba 0f00 	cmp.w	sl, #0
    a10e:	d1e3      	bne.n	a0d8 <__d2b+0x64>
    a110:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    a114:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    a118:	3b02      	subs	r3, #2
    a11a:	603b      	str	r3, [r7, #0]
    a11c:	6910      	ldr	r0, [r2, #16]
    a11e:	f7ff fdcb 	bl	9cb8 <__hi0bits>
    a122:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    a126:	6030      	str	r0, [r6, #0]
    a128:	e7df      	b.n	a0ea <__d2b+0x76>
    a12a:	9a00      	ldr	r2, [sp, #0]
    a12c:	f1c0 0120 	rsb	r1, r0, #32
    a130:	fa12 f101 	lsls.w	r1, r2, r1
    a134:	40c2      	lsrs	r2, r0
    a136:	9801      	ldr	r0, [sp, #4]
    a138:	4301      	orrs	r1, r0
    a13a:	f8c8 1014 	str.w	r1, [r8, #20]
    a13e:	9200      	str	r2, [sp, #0]
    a140:	e7bf      	b.n	a0c2 <__d2b+0x4e>
    a142:	bf00      	nop

0000a144 <__mdiff>:
    a144:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a148:	6913      	ldr	r3, [r2, #16]
    a14a:	690f      	ldr	r7, [r1, #16]
    a14c:	460c      	mov	r4, r1
    a14e:	4615      	mov	r5, r2
    a150:	1aff      	subs	r7, r7, r3
    a152:	2f00      	cmp	r7, #0
    a154:	d04f      	beq.n	a1f6 <__mdiff+0xb2>
    a156:	db6a      	blt.n	a22e <__mdiff+0xea>
    a158:	2700      	movs	r7, #0
    a15a:	f101 0614 	add.w	r6, r1, #20
    a15e:	6861      	ldr	r1, [r4, #4]
    a160:	f7ff ff52 	bl	a008 <_Balloc>
    a164:	f8d5 8010 	ldr.w	r8, [r5, #16]
    a168:	f8d4 c010 	ldr.w	ip, [r4, #16]
    a16c:	f105 0114 	add.w	r1, r5, #20
    a170:	2200      	movs	r2, #0
    a172:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    a176:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    a17a:	f105 0814 	add.w	r8, r5, #20
    a17e:	3414      	adds	r4, #20
    a180:	f100 0314 	add.w	r3, r0, #20
    a184:	60c7      	str	r7, [r0, #12]
    a186:	f851 7b04 	ldr.w	r7, [r1], #4
    a18a:	f856 5b04 	ldr.w	r5, [r6], #4
    a18e:	46bb      	mov	fp, r7
    a190:	fa1f fa87 	uxth.w	sl, r7
    a194:	0c3f      	lsrs	r7, r7, #16
    a196:	fa1f f985 	uxth.w	r9, r5
    a19a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    a19e:	ebca 0a09 	rsb	sl, sl, r9
    a1a2:	4452      	add	r2, sl
    a1a4:	eb07 4722 	add.w	r7, r7, r2, asr #16
    a1a8:	b292      	uxth	r2, r2
    a1aa:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    a1ae:	f843 2b04 	str.w	r2, [r3], #4
    a1b2:	143a      	asrs	r2, r7, #16
    a1b4:	4588      	cmp	r8, r1
    a1b6:	d8e6      	bhi.n	a186 <__mdiff+0x42>
    a1b8:	42a6      	cmp	r6, r4
    a1ba:	d20e      	bcs.n	a1da <__mdiff+0x96>
    a1bc:	f856 1b04 	ldr.w	r1, [r6], #4
    a1c0:	b28d      	uxth	r5, r1
    a1c2:	0c09      	lsrs	r1, r1, #16
    a1c4:	1952      	adds	r2, r2, r5
    a1c6:	eb01 4122 	add.w	r1, r1, r2, asr #16
    a1ca:	b292      	uxth	r2, r2
    a1cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    a1d0:	f843 2b04 	str.w	r2, [r3], #4
    a1d4:	140a      	asrs	r2, r1, #16
    a1d6:	42b4      	cmp	r4, r6
    a1d8:	d8f0      	bhi.n	a1bc <__mdiff+0x78>
    a1da:	f853 2c04 	ldr.w	r2, [r3, #-4]
    a1de:	b932      	cbnz	r2, a1ee <__mdiff+0xaa>
    a1e0:	f853 2c08 	ldr.w	r2, [r3, #-8]
    a1e4:	f10c 3cff 	add.w	ip, ip, #4294967295
    a1e8:	3b04      	subs	r3, #4
    a1ea:	2a00      	cmp	r2, #0
    a1ec:	d0f8      	beq.n	a1e0 <__mdiff+0x9c>
    a1ee:	f8c0 c010 	str.w	ip, [r0, #16]
    a1f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a1f6:	3304      	adds	r3, #4
    a1f8:	f101 0614 	add.w	r6, r1, #20
    a1fc:	009b      	lsls	r3, r3, #2
    a1fe:	18d2      	adds	r2, r2, r3
    a200:	18cb      	adds	r3, r1, r3
    a202:	3304      	adds	r3, #4
    a204:	3204      	adds	r2, #4
    a206:	f853 cc04 	ldr.w	ip, [r3, #-4]
    a20a:	3b04      	subs	r3, #4
    a20c:	f852 1c04 	ldr.w	r1, [r2, #-4]
    a210:	3a04      	subs	r2, #4
    a212:	458c      	cmp	ip, r1
    a214:	d10a      	bne.n	a22c <__mdiff+0xe8>
    a216:	429e      	cmp	r6, r3
    a218:	d3f5      	bcc.n	a206 <__mdiff+0xc2>
    a21a:	2100      	movs	r1, #0
    a21c:	f7ff fef4 	bl	a008 <_Balloc>
    a220:	2301      	movs	r3, #1
    a222:	6103      	str	r3, [r0, #16]
    a224:	2300      	movs	r3, #0
    a226:	6143      	str	r3, [r0, #20]
    a228:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a22c:	d297      	bcs.n	a15e <__mdiff+0x1a>
    a22e:	4623      	mov	r3, r4
    a230:	462c      	mov	r4, r5
    a232:	2701      	movs	r7, #1
    a234:	461d      	mov	r5, r3
    a236:	f104 0614 	add.w	r6, r4, #20
    a23a:	e790      	b.n	a15e <__mdiff+0x1a>

0000a23c <__lshift>:
    a23c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    a240:	690d      	ldr	r5, [r1, #16]
    a242:	688b      	ldr	r3, [r1, #8]
    a244:	1156      	asrs	r6, r2, #5
    a246:	3501      	adds	r5, #1
    a248:	460c      	mov	r4, r1
    a24a:	19ad      	adds	r5, r5, r6
    a24c:	4690      	mov	r8, r2
    a24e:	429d      	cmp	r5, r3
    a250:	4682      	mov	sl, r0
    a252:	6849      	ldr	r1, [r1, #4]
    a254:	dd03      	ble.n	a25e <__lshift+0x22>
    a256:	005b      	lsls	r3, r3, #1
    a258:	3101      	adds	r1, #1
    a25a:	429d      	cmp	r5, r3
    a25c:	dcfb      	bgt.n	a256 <__lshift+0x1a>
    a25e:	4650      	mov	r0, sl
    a260:	f7ff fed2 	bl	a008 <_Balloc>
    a264:	2e00      	cmp	r6, #0
    a266:	4607      	mov	r7, r0
    a268:	f100 0214 	add.w	r2, r0, #20
    a26c:	dd0a      	ble.n	a284 <__lshift+0x48>
    a26e:	2300      	movs	r3, #0
    a270:	4619      	mov	r1, r3
    a272:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    a276:	3301      	adds	r3, #1
    a278:	42b3      	cmp	r3, r6
    a27a:	d1fa      	bne.n	a272 <__lshift+0x36>
    a27c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    a280:	f103 0214 	add.w	r2, r3, #20
    a284:	6920      	ldr	r0, [r4, #16]
    a286:	f104 0314 	add.w	r3, r4, #20
    a28a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    a28e:	3014      	adds	r0, #20
    a290:	f018 081f 	ands.w	r8, r8, #31
    a294:	d01b      	beq.n	a2ce <__lshift+0x92>
    a296:	f1c8 0e20 	rsb	lr, r8, #32
    a29a:	2100      	movs	r1, #0
    a29c:	681e      	ldr	r6, [r3, #0]
    a29e:	fa06 fc08 	lsl.w	ip, r6, r8
    a2a2:	ea41 010c 	orr.w	r1, r1, ip
    a2a6:	f842 1b04 	str.w	r1, [r2], #4
    a2aa:	f853 1b04 	ldr.w	r1, [r3], #4
    a2ae:	4298      	cmp	r0, r3
    a2b0:	fa21 f10e 	lsr.w	r1, r1, lr
    a2b4:	d8f2      	bhi.n	a29c <__lshift+0x60>
    a2b6:	6011      	str	r1, [r2, #0]
    a2b8:	b101      	cbz	r1, a2bc <__lshift+0x80>
    a2ba:	3501      	adds	r5, #1
    a2bc:	4650      	mov	r0, sl
    a2be:	3d01      	subs	r5, #1
    a2c0:	4621      	mov	r1, r4
    a2c2:	613d      	str	r5, [r7, #16]
    a2c4:	f7ff fe84 	bl	9fd0 <_Bfree>
    a2c8:	4638      	mov	r0, r7
    a2ca:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    a2ce:	f853 1008 	ldr.w	r1, [r3, r8]
    a2d2:	f842 1008 	str.w	r1, [r2, r8]
    a2d6:	f108 0804 	add.w	r8, r8, #4
    a2da:	eb08 0103 	add.w	r1, r8, r3
    a2de:	4288      	cmp	r0, r1
    a2e0:	d9ec      	bls.n	a2bc <__lshift+0x80>
    a2e2:	f853 1008 	ldr.w	r1, [r3, r8]
    a2e6:	f842 1008 	str.w	r1, [r2, r8]
    a2ea:	f108 0804 	add.w	r8, r8, #4
    a2ee:	eb08 0103 	add.w	r1, r8, r3
    a2f2:	4288      	cmp	r0, r1
    a2f4:	d8eb      	bhi.n	a2ce <__lshift+0x92>
    a2f6:	e7e1      	b.n	a2bc <__lshift+0x80>

0000a2f8 <__multiply>:
    a2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a2fc:	f8d1 8010 	ldr.w	r8, [r1, #16]
    a300:	6917      	ldr	r7, [r2, #16]
    a302:	460d      	mov	r5, r1
    a304:	4616      	mov	r6, r2
    a306:	b087      	sub	sp, #28
    a308:	45b8      	cmp	r8, r7
    a30a:	bfb5      	itete	lt
    a30c:	4615      	movlt	r5, r2
    a30e:	463b      	movge	r3, r7
    a310:	460b      	movlt	r3, r1
    a312:	4647      	movge	r7, r8
    a314:	bfb4      	ite	lt
    a316:	461e      	movlt	r6, r3
    a318:	4698      	movge	r8, r3
    a31a:	68ab      	ldr	r3, [r5, #8]
    a31c:	eb08 0407 	add.w	r4, r8, r7
    a320:	6869      	ldr	r1, [r5, #4]
    a322:	429c      	cmp	r4, r3
    a324:	bfc8      	it	gt
    a326:	3101      	addgt	r1, #1
    a328:	f7ff fe6e 	bl	a008 <_Balloc>
    a32c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    a330:	f100 0b14 	add.w	fp, r0, #20
    a334:	3314      	adds	r3, #20
    a336:	9003      	str	r0, [sp, #12]
    a338:	459b      	cmp	fp, r3
    a33a:	9304      	str	r3, [sp, #16]
    a33c:	d206      	bcs.n	a34c <__multiply+0x54>
    a33e:	9904      	ldr	r1, [sp, #16]
    a340:	465b      	mov	r3, fp
    a342:	2200      	movs	r2, #0
    a344:	f843 2b04 	str.w	r2, [r3], #4
    a348:	4299      	cmp	r1, r3
    a34a:	d8fb      	bhi.n	a344 <__multiply+0x4c>
    a34c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    a350:	f106 0914 	add.w	r9, r6, #20
    a354:	f108 0814 	add.w	r8, r8, #20
    a358:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    a35c:	3514      	adds	r5, #20
    a35e:	45c1      	cmp	r9, r8
    a360:	f8cd 8004 	str.w	r8, [sp, #4]
    a364:	f10c 0c14 	add.w	ip, ip, #20
    a368:	9502      	str	r5, [sp, #8]
    a36a:	d24b      	bcs.n	a404 <__multiply+0x10c>
    a36c:	f04f 0a00 	mov.w	sl, #0
    a370:	9405      	str	r4, [sp, #20]
    a372:	f859 400a 	ldr.w	r4, [r9, sl]
    a376:	eb0a 080b 	add.w	r8, sl, fp
    a37a:	b2a0      	uxth	r0, r4
    a37c:	b1d8      	cbz	r0, a3b6 <__multiply+0xbe>
    a37e:	9a02      	ldr	r2, [sp, #8]
    a380:	4643      	mov	r3, r8
    a382:	2400      	movs	r4, #0
    a384:	f852 5b04 	ldr.w	r5, [r2], #4
    a388:	6819      	ldr	r1, [r3, #0]
    a38a:	b2af      	uxth	r7, r5
    a38c:	0c2d      	lsrs	r5, r5, #16
    a38e:	b28e      	uxth	r6, r1
    a390:	0c09      	lsrs	r1, r1, #16
    a392:	fb00 6607 	mla	r6, r0, r7, r6
    a396:	fb00 1105 	mla	r1, r0, r5, r1
    a39a:	1936      	adds	r6, r6, r4
    a39c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    a3a0:	b2b6      	uxth	r6, r6
    a3a2:	0c0c      	lsrs	r4, r1, #16
    a3a4:	4594      	cmp	ip, r2
    a3a6:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    a3aa:	f843 6b04 	str.w	r6, [r3], #4
    a3ae:	d8e9      	bhi.n	a384 <__multiply+0x8c>
    a3b0:	601c      	str	r4, [r3, #0]
    a3b2:	f859 400a 	ldr.w	r4, [r9, sl]
    a3b6:	0c24      	lsrs	r4, r4, #16
    a3b8:	d01c      	beq.n	a3f4 <__multiply+0xfc>
    a3ba:	f85b 200a 	ldr.w	r2, [fp, sl]
    a3be:	4641      	mov	r1, r8
    a3c0:	9b02      	ldr	r3, [sp, #8]
    a3c2:	2500      	movs	r5, #0
    a3c4:	4610      	mov	r0, r2
    a3c6:	881e      	ldrh	r6, [r3, #0]
    a3c8:	b297      	uxth	r7, r2
    a3ca:	fb06 5504 	mla	r5, r6, r4, r5
    a3ce:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    a3d2:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    a3d6:	600f      	str	r7, [r1, #0]
    a3d8:	f851 0f04 	ldr.w	r0, [r1, #4]!
    a3dc:	f853 2b04 	ldr.w	r2, [r3], #4
    a3e0:	b286      	uxth	r6, r0
    a3e2:	0c12      	lsrs	r2, r2, #16
    a3e4:	fb02 6204 	mla	r2, r2, r4, r6
    a3e8:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    a3ec:	0c15      	lsrs	r5, r2, #16
    a3ee:	459c      	cmp	ip, r3
    a3f0:	d8e9      	bhi.n	a3c6 <__multiply+0xce>
    a3f2:	600a      	str	r2, [r1, #0]
    a3f4:	f10a 0a04 	add.w	sl, sl, #4
    a3f8:	9a01      	ldr	r2, [sp, #4]
    a3fa:	eb0a 0309 	add.w	r3, sl, r9
    a3fe:	429a      	cmp	r2, r3
    a400:	d8b7      	bhi.n	a372 <__multiply+0x7a>
    a402:	9c05      	ldr	r4, [sp, #20]
    a404:	2c00      	cmp	r4, #0
    a406:	dd0b      	ble.n	a420 <__multiply+0x128>
    a408:	9a04      	ldr	r2, [sp, #16]
    a40a:	f852 3c04 	ldr.w	r3, [r2, #-4]
    a40e:	b93b      	cbnz	r3, a420 <__multiply+0x128>
    a410:	4613      	mov	r3, r2
    a412:	e003      	b.n	a41c <__multiply+0x124>
    a414:	f853 2c08 	ldr.w	r2, [r3, #-8]
    a418:	3b04      	subs	r3, #4
    a41a:	b90a      	cbnz	r2, a420 <__multiply+0x128>
    a41c:	3c01      	subs	r4, #1
    a41e:	d1f9      	bne.n	a414 <__multiply+0x11c>
    a420:	9b03      	ldr	r3, [sp, #12]
    a422:	4618      	mov	r0, r3
    a424:	611c      	str	r4, [r3, #16]
    a426:	b007      	add	sp, #28
    a428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000a42c <__i2b>:
    a42c:	b510      	push	{r4, lr}
    a42e:	460c      	mov	r4, r1
    a430:	2101      	movs	r1, #1
    a432:	f7ff fde9 	bl	a008 <_Balloc>
    a436:	2201      	movs	r2, #1
    a438:	6144      	str	r4, [r0, #20]
    a43a:	6102      	str	r2, [r0, #16]
    a43c:	bd10      	pop	{r4, pc}
    a43e:	bf00      	nop

0000a440 <__multadd>:
    a440:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    a444:	460d      	mov	r5, r1
    a446:	2100      	movs	r1, #0
    a448:	4606      	mov	r6, r0
    a44a:	692c      	ldr	r4, [r5, #16]
    a44c:	b083      	sub	sp, #12
    a44e:	f105 0814 	add.w	r8, r5, #20
    a452:	4608      	mov	r0, r1
    a454:	f858 7001 	ldr.w	r7, [r8, r1]
    a458:	3001      	adds	r0, #1
    a45a:	fa1f fa87 	uxth.w	sl, r7
    a45e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    a462:	fb0a 3302 	mla	r3, sl, r2, r3
    a466:	fb0c fc02 	mul.w	ip, ip, r2
    a46a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    a46e:	b29b      	uxth	r3, r3
    a470:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    a474:	f848 3001 	str.w	r3, [r8, r1]
    a478:	3104      	adds	r1, #4
    a47a:	4284      	cmp	r4, r0
    a47c:	ea4f 431c 	mov.w	r3, ip, lsr #16
    a480:	dce8      	bgt.n	a454 <__multadd+0x14>
    a482:	b13b      	cbz	r3, a494 <__multadd+0x54>
    a484:	68aa      	ldr	r2, [r5, #8]
    a486:	4294      	cmp	r4, r2
    a488:	da08      	bge.n	a49c <__multadd+0x5c>
    a48a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    a48e:	3401      	adds	r4, #1
    a490:	612c      	str	r4, [r5, #16]
    a492:	6153      	str	r3, [r2, #20]
    a494:	4628      	mov	r0, r5
    a496:	b003      	add	sp, #12
    a498:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    a49c:	6869      	ldr	r1, [r5, #4]
    a49e:	4630      	mov	r0, r6
    a4a0:	9301      	str	r3, [sp, #4]
    a4a2:	3101      	adds	r1, #1
    a4a4:	f7ff fdb0 	bl	a008 <_Balloc>
    a4a8:	692a      	ldr	r2, [r5, #16]
    a4aa:	f105 010c 	add.w	r1, r5, #12
    a4ae:	3202      	adds	r2, #2
    a4b0:	0092      	lsls	r2, r2, #2
    a4b2:	4607      	mov	r7, r0
    a4b4:	300c      	adds	r0, #12
    a4b6:	f7fa fbf5 	bl	4ca4 <memcpy>
    a4ba:	4629      	mov	r1, r5
    a4bc:	4630      	mov	r0, r6
    a4be:	463d      	mov	r5, r7
    a4c0:	f7ff fd86 	bl	9fd0 <_Bfree>
    a4c4:	9b01      	ldr	r3, [sp, #4]
    a4c6:	e7e0      	b.n	a48a <__multadd+0x4a>

0000a4c8 <__pow5mult>:
    a4c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a4cc:	4615      	mov	r5, r2
    a4ce:	f012 0203 	ands.w	r2, r2, #3
    a4d2:	4604      	mov	r4, r0
    a4d4:	4688      	mov	r8, r1
    a4d6:	d12c      	bne.n	a532 <__pow5mult+0x6a>
    a4d8:	10ad      	asrs	r5, r5, #2
    a4da:	d01e      	beq.n	a51a <__pow5mult+0x52>
    a4dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
    a4de:	2e00      	cmp	r6, #0
    a4e0:	d034      	beq.n	a54c <__pow5mult+0x84>
    a4e2:	68b7      	ldr	r7, [r6, #8]
    a4e4:	2f00      	cmp	r7, #0
    a4e6:	d03b      	beq.n	a560 <__pow5mult+0x98>
    a4e8:	f015 0f01 	tst.w	r5, #1
    a4ec:	d108      	bne.n	a500 <__pow5mult+0x38>
    a4ee:	106d      	asrs	r5, r5, #1
    a4f0:	d013      	beq.n	a51a <__pow5mult+0x52>
    a4f2:	683e      	ldr	r6, [r7, #0]
    a4f4:	b1a6      	cbz	r6, a520 <__pow5mult+0x58>
    a4f6:	4630      	mov	r0, r6
    a4f8:	4607      	mov	r7, r0
    a4fa:	f015 0f01 	tst.w	r5, #1
    a4fe:	d0f6      	beq.n	a4ee <__pow5mult+0x26>
    a500:	4641      	mov	r1, r8
    a502:	463a      	mov	r2, r7
    a504:	4620      	mov	r0, r4
    a506:	f7ff fef7 	bl	a2f8 <__multiply>
    a50a:	4641      	mov	r1, r8
    a50c:	4606      	mov	r6, r0
    a50e:	4620      	mov	r0, r4
    a510:	f7ff fd5e 	bl	9fd0 <_Bfree>
    a514:	106d      	asrs	r5, r5, #1
    a516:	46b0      	mov	r8, r6
    a518:	d1eb      	bne.n	a4f2 <__pow5mult+0x2a>
    a51a:	4640      	mov	r0, r8
    a51c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a520:	4639      	mov	r1, r7
    a522:	463a      	mov	r2, r7
    a524:	4620      	mov	r0, r4
    a526:	f7ff fee7 	bl	a2f8 <__multiply>
    a52a:	6038      	str	r0, [r7, #0]
    a52c:	4607      	mov	r7, r0
    a52e:	6006      	str	r6, [r0, #0]
    a530:	e7e3      	b.n	a4fa <__pow5mult+0x32>
    a532:	f64b 5cf0 	movw	ip, #48624	; 0xbdf0
    a536:	2300      	movs	r3, #0
    a538:	f2c0 0c00 	movt	ip, #0
    a53c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    a540:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    a544:	f7ff ff7c 	bl	a440 <__multadd>
    a548:	4680      	mov	r8, r0
    a54a:	e7c5      	b.n	a4d8 <__pow5mult+0x10>
    a54c:	2010      	movs	r0, #16
    a54e:	f7fa f8cf 	bl	46f0 <malloc>
    a552:	2300      	movs	r3, #0
    a554:	4606      	mov	r6, r0
    a556:	6260      	str	r0, [r4, #36]	; 0x24
    a558:	60c3      	str	r3, [r0, #12]
    a55a:	6043      	str	r3, [r0, #4]
    a55c:	6083      	str	r3, [r0, #8]
    a55e:	6003      	str	r3, [r0, #0]
    a560:	4620      	mov	r0, r4
    a562:	f240 2171 	movw	r1, #625	; 0x271
    a566:	f7ff ff61 	bl	a42c <__i2b>
    a56a:	2300      	movs	r3, #0
    a56c:	60b0      	str	r0, [r6, #8]
    a56e:	4607      	mov	r7, r0
    a570:	6003      	str	r3, [r0, #0]
    a572:	e7b9      	b.n	a4e8 <__pow5mult+0x20>

0000a574 <__s2b>:
    a574:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    a578:	461e      	mov	r6, r3
    a57a:	f648 6339 	movw	r3, #36409	; 0x8e39
    a57e:	f106 0c08 	add.w	ip, r6, #8
    a582:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    a586:	4688      	mov	r8, r1
    a588:	4605      	mov	r5, r0
    a58a:	4617      	mov	r7, r2
    a58c:	fb83 130c 	smull	r1, r3, r3, ip
    a590:	ea4f 7cec 	mov.w	ip, ip, asr #31
    a594:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    a598:	f1bc 0f01 	cmp.w	ip, #1
    a59c:	dd35      	ble.n	a60a <__s2b+0x96>
    a59e:	2100      	movs	r1, #0
    a5a0:	2201      	movs	r2, #1
    a5a2:	0052      	lsls	r2, r2, #1
    a5a4:	3101      	adds	r1, #1
    a5a6:	4594      	cmp	ip, r2
    a5a8:	dcfb      	bgt.n	a5a2 <__s2b+0x2e>
    a5aa:	4628      	mov	r0, r5
    a5ac:	f7ff fd2c 	bl	a008 <_Balloc>
    a5b0:	9b08      	ldr	r3, [sp, #32]
    a5b2:	6143      	str	r3, [r0, #20]
    a5b4:	2301      	movs	r3, #1
    a5b6:	2f09      	cmp	r7, #9
    a5b8:	6103      	str	r3, [r0, #16]
    a5ba:	dd22      	ble.n	a602 <__s2b+0x8e>
    a5bc:	f108 0a09 	add.w	sl, r8, #9
    a5c0:	2409      	movs	r4, #9
    a5c2:	f818 3004 	ldrb.w	r3, [r8, r4]
    a5c6:	4601      	mov	r1, r0
    a5c8:	220a      	movs	r2, #10
    a5ca:	3401      	adds	r4, #1
    a5cc:	3b30      	subs	r3, #48	; 0x30
    a5ce:	4628      	mov	r0, r5
    a5d0:	f7ff ff36 	bl	a440 <__multadd>
    a5d4:	42a7      	cmp	r7, r4
    a5d6:	dcf4      	bgt.n	a5c2 <__s2b+0x4e>
    a5d8:	eb0a 0807 	add.w	r8, sl, r7
    a5dc:	f1a8 0808 	sub.w	r8, r8, #8
    a5e0:	42be      	cmp	r6, r7
    a5e2:	dd0c      	ble.n	a5fe <__s2b+0x8a>
    a5e4:	2400      	movs	r4, #0
    a5e6:	f818 3004 	ldrb.w	r3, [r8, r4]
    a5ea:	4601      	mov	r1, r0
    a5ec:	3401      	adds	r4, #1
    a5ee:	220a      	movs	r2, #10
    a5f0:	3b30      	subs	r3, #48	; 0x30
    a5f2:	4628      	mov	r0, r5
    a5f4:	f7ff ff24 	bl	a440 <__multadd>
    a5f8:	19e3      	adds	r3, r4, r7
    a5fa:	429e      	cmp	r6, r3
    a5fc:	dcf3      	bgt.n	a5e6 <__s2b+0x72>
    a5fe:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    a602:	f108 080a 	add.w	r8, r8, #10
    a606:	2709      	movs	r7, #9
    a608:	e7ea      	b.n	a5e0 <__s2b+0x6c>
    a60a:	2100      	movs	r1, #0
    a60c:	e7cd      	b.n	a5aa <__s2b+0x36>
    a60e:	bf00      	nop

0000a610 <_realloc_r>:
    a610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a614:	4691      	mov	r9, r2
    a616:	b083      	sub	sp, #12
    a618:	4607      	mov	r7, r0
    a61a:	460e      	mov	r6, r1
    a61c:	2900      	cmp	r1, #0
    a61e:	f000 813a 	beq.w	a896 <_realloc_r+0x286>
    a622:	f1a1 0808 	sub.w	r8, r1, #8
    a626:	f109 040b 	add.w	r4, r9, #11
    a62a:	f7fa fc6d 	bl	4f08 <__malloc_lock>
    a62e:	2c16      	cmp	r4, #22
    a630:	f8d8 1004 	ldr.w	r1, [r8, #4]
    a634:	460b      	mov	r3, r1
    a636:	f200 80a0 	bhi.w	a77a <_realloc_r+0x16a>
    a63a:	2210      	movs	r2, #16
    a63c:	2500      	movs	r5, #0
    a63e:	4614      	mov	r4, r2
    a640:	454c      	cmp	r4, r9
    a642:	bf38      	it	cc
    a644:	f045 0501 	orrcc.w	r5, r5, #1
    a648:	2d00      	cmp	r5, #0
    a64a:	f040 812a 	bne.w	a8a2 <_realloc_r+0x292>
    a64e:	f021 0a03 	bic.w	sl, r1, #3
    a652:	4592      	cmp	sl, r2
    a654:	bfa2      	ittt	ge
    a656:	4640      	movge	r0, r8
    a658:	4655      	movge	r5, sl
    a65a:	f108 0808 	addge.w	r8, r8, #8
    a65e:	da75      	bge.n	a74c <_realloc_r+0x13c>
    a660:	f240 132c 	movw	r3, #300	; 0x12c
    a664:	eb08 000a 	add.w	r0, r8, sl
    a668:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a66c:	f8d3 e008 	ldr.w	lr, [r3, #8]
    a670:	4586      	cmp	lr, r0
    a672:	f000 811a 	beq.w	a8aa <_realloc_r+0x29a>
    a676:	f8d0 c004 	ldr.w	ip, [r0, #4]
    a67a:	f02c 0b01 	bic.w	fp, ip, #1
    a67e:	4483      	add	fp, r0
    a680:	f8db b004 	ldr.w	fp, [fp, #4]
    a684:	f01b 0f01 	tst.w	fp, #1
    a688:	d07c      	beq.n	a784 <_realloc_r+0x174>
    a68a:	46ac      	mov	ip, r5
    a68c:	4628      	mov	r0, r5
    a68e:	f011 0f01 	tst.w	r1, #1
    a692:	f040 809b 	bne.w	a7cc <_realloc_r+0x1bc>
    a696:	f856 1c08 	ldr.w	r1, [r6, #-8]
    a69a:	ebc1 0b08 	rsb	fp, r1, r8
    a69e:	f8db 5004 	ldr.w	r5, [fp, #4]
    a6a2:	f025 0503 	bic.w	r5, r5, #3
    a6a6:	2800      	cmp	r0, #0
    a6a8:	f000 80dd 	beq.w	a866 <_realloc_r+0x256>
    a6ac:	4570      	cmp	r0, lr
    a6ae:	f000 811f 	beq.w	a8f0 <_realloc_r+0x2e0>
    a6b2:	eb05 030a 	add.w	r3, r5, sl
    a6b6:	eb0c 0503 	add.w	r5, ip, r3
    a6ba:	4295      	cmp	r5, r2
    a6bc:	bfb8      	it	lt
    a6be:	461d      	movlt	r5, r3
    a6c0:	f2c0 80d2 	blt.w	a868 <_realloc_r+0x258>
    a6c4:	6881      	ldr	r1, [r0, #8]
    a6c6:	465b      	mov	r3, fp
    a6c8:	68c0      	ldr	r0, [r0, #12]
    a6ca:	f1aa 0204 	sub.w	r2, sl, #4
    a6ce:	2a24      	cmp	r2, #36	; 0x24
    a6d0:	6081      	str	r1, [r0, #8]
    a6d2:	60c8      	str	r0, [r1, #12]
    a6d4:	f853 1f08 	ldr.w	r1, [r3, #8]!
    a6d8:	f8db 000c 	ldr.w	r0, [fp, #12]
    a6dc:	6081      	str	r1, [r0, #8]
    a6de:	60c8      	str	r0, [r1, #12]
    a6e0:	f200 80d0 	bhi.w	a884 <_realloc_r+0x274>
    a6e4:	2a13      	cmp	r2, #19
    a6e6:	469c      	mov	ip, r3
    a6e8:	d921      	bls.n	a72e <_realloc_r+0x11e>
    a6ea:	4631      	mov	r1, r6
    a6ec:	f10b 0c10 	add.w	ip, fp, #16
    a6f0:	f851 0b04 	ldr.w	r0, [r1], #4
    a6f4:	f8cb 0008 	str.w	r0, [fp, #8]
    a6f8:	6870      	ldr	r0, [r6, #4]
    a6fa:	1d0e      	adds	r6, r1, #4
    a6fc:	2a1b      	cmp	r2, #27
    a6fe:	f8cb 000c 	str.w	r0, [fp, #12]
    a702:	d914      	bls.n	a72e <_realloc_r+0x11e>
    a704:	6848      	ldr	r0, [r1, #4]
    a706:	1d31      	adds	r1, r6, #4
    a708:	f10b 0c18 	add.w	ip, fp, #24
    a70c:	f8cb 0010 	str.w	r0, [fp, #16]
    a710:	6870      	ldr	r0, [r6, #4]
    a712:	1d0e      	adds	r6, r1, #4
    a714:	2a24      	cmp	r2, #36	; 0x24
    a716:	f8cb 0014 	str.w	r0, [fp, #20]
    a71a:	d108      	bne.n	a72e <_realloc_r+0x11e>
    a71c:	684a      	ldr	r2, [r1, #4]
    a71e:	f10b 0c20 	add.w	ip, fp, #32
    a722:	f8cb 2018 	str.w	r2, [fp, #24]
    a726:	6872      	ldr	r2, [r6, #4]
    a728:	3608      	adds	r6, #8
    a72a:	f8cb 201c 	str.w	r2, [fp, #28]
    a72e:	4631      	mov	r1, r6
    a730:	4698      	mov	r8, r3
    a732:	4662      	mov	r2, ip
    a734:	4658      	mov	r0, fp
    a736:	f851 3b04 	ldr.w	r3, [r1], #4
    a73a:	f842 3b04 	str.w	r3, [r2], #4
    a73e:	6873      	ldr	r3, [r6, #4]
    a740:	f8cc 3004 	str.w	r3, [ip, #4]
    a744:	684b      	ldr	r3, [r1, #4]
    a746:	6053      	str	r3, [r2, #4]
    a748:	f8db 3004 	ldr.w	r3, [fp, #4]
    a74c:	ebc4 0c05 	rsb	ip, r4, r5
    a750:	f1bc 0f0f 	cmp.w	ip, #15
    a754:	d826      	bhi.n	a7a4 <_realloc_r+0x194>
    a756:	1942      	adds	r2, r0, r5
    a758:	f003 0301 	and.w	r3, r3, #1
    a75c:	ea43 0505 	orr.w	r5, r3, r5
    a760:	6045      	str	r5, [r0, #4]
    a762:	6853      	ldr	r3, [r2, #4]
    a764:	f043 0301 	orr.w	r3, r3, #1
    a768:	6053      	str	r3, [r2, #4]
    a76a:	4638      	mov	r0, r7
    a76c:	4645      	mov	r5, r8
    a76e:	f7fa fbcd 	bl	4f0c <__malloc_unlock>
    a772:	4628      	mov	r0, r5
    a774:	b003      	add	sp, #12
    a776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a77a:	f024 0407 	bic.w	r4, r4, #7
    a77e:	4622      	mov	r2, r4
    a780:	0fe5      	lsrs	r5, r4, #31
    a782:	e75d      	b.n	a640 <_realloc_r+0x30>
    a784:	f02c 0c03 	bic.w	ip, ip, #3
    a788:	eb0c 050a 	add.w	r5, ip, sl
    a78c:	4295      	cmp	r5, r2
    a78e:	f6ff af7e 	blt.w	a68e <_realloc_r+0x7e>
    a792:	6882      	ldr	r2, [r0, #8]
    a794:	460b      	mov	r3, r1
    a796:	68c1      	ldr	r1, [r0, #12]
    a798:	4640      	mov	r0, r8
    a79a:	f108 0808 	add.w	r8, r8, #8
    a79e:	608a      	str	r2, [r1, #8]
    a7a0:	60d1      	str	r1, [r2, #12]
    a7a2:	e7d3      	b.n	a74c <_realloc_r+0x13c>
    a7a4:	1901      	adds	r1, r0, r4
    a7a6:	f003 0301 	and.w	r3, r3, #1
    a7aa:	eb01 020c 	add.w	r2, r1, ip
    a7ae:	ea43 0404 	orr.w	r4, r3, r4
    a7b2:	f04c 0301 	orr.w	r3, ip, #1
    a7b6:	6044      	str	r4, [r0, #4]
    a7b8:	604b      	str	r3, [r1, #4]
    a7ba:	4638      	mov	r0, r7
    a7bc:	6853      	ldr	r3, [r2, #4]
    a7be:	3108      	adds	r1, #8
    a7c0:	f043 0301 	orr.w	r3, r3, #1
    a7c4:	6053      	str	r3, [r2, #4]
    a7c6:	f7fe fe6f 	bl	94a8 <_free_r>
    a7ca:	e7ce      	b.n	a76a <_realloc_r+0x15a>
    a7cc:	4649      	mov	r1, r9
    a7ce:	4638      	mov	r0, r7
    a7d0:	f7f9 ff96 	bl	4700 <_malloc_r>
    a7d4:	4605      	mov	r5, r0
    a7d6:	2800      	cmp	r0, #0
    a7d8:	d041      	beq.n	a85e <_realloc_r+0x24e>
    a7da:	f8d8 3004 	ldr.w	r3, [r8, #4]
    a7de:	f1a0 0208 	sub.w	r2, r0, #8
    a7e2:	f023 0101 	bic.w	r1, r3, #1
    a7e6:	4441      	add	r1, r8
    a7e8:	428a      	cmp	r2, r1
    a7ea:	f000 80d7 	beq.w	a99c <_realloc_r+0x38c>
    a7ee:	f1aa 0204 	sub.w	r2, sl, #4
    a7f2:	4631      	mov	r1, r6
    a7f4:	2a24      	cmp	r2, #36	; 0x24
    a7f6:	d878      	bhi.n	a8ea <_realloc_r+0x2da>
    a7f8:	2a13      	cmp	r2, #19
    a7fa:	4603      	mov	r3, r0
    a7fc:	d921      	bls.n	a842 <_realloc_r+0x232>
    a7fe:	4634      	mov	r4, r6
    a800:	f854 3b04 	ldr.w	r3, [r4], #4
    a804:	1d21      	adds	r1, r4, #4
    a806:	f840 3b04 	str.w	r3, [r0], #4
    a80a:	1d03      	adds	r3, r0, #4
    a80c:	f8d6 c004 	ldr.w	ip, [r6, #4]
    a810:	2a1b      	cmp	r2, #27
    a812:	f8c5 c004 	str.w	ip, [r5, #4]
    a816:	d914      	bls.n	a842 <_realloc_r+0x232>
    a818:	f8d4 e004 	ldr.w	lr, [r4, #4]
    a81c:	1d1c      	adds	r4, r3, #4
    a81e:	f101 0c04 	add.w	ip, r1, #4
    a822:	f8c0 e004 	str.w	lr, [r0, #4]
    a826:	6848      	ldr	r0, [r1, #4]
    a828:	f10c 0104 	add.w	r1, ip, #4
    a82c:	6058      	str	r0, [r3, #4]
    a82e:	1d23      	adds	r3, r4, #4
    a830:	2a24      	cmp	r2, #36	; 0x24
    a832:	d106      	bne.n	a842 <_realloc_r+0x232>
    a834:	f8dc 2004 	ldr.w	r2, [ip, #4]
    a838:	6062      	str	r2, [r4, #4]
    a83a:	684a      	ldr	r2, [r1, #4]
    a83c:	3108      	adds	r1, #8
    a83e:	605a      	str	r2, [r3, #4]
    a840:	3308      	adds	r3, #8
    a842:	4608      	mov	r0, r1
    a844:	461a      	mov	r2, r3
    a846:	f850 4b04 	ldr.w	r4, [r0], #4
    a84a:	f842 4b04 	str.w	r4, [r2], #4
    a84e:	6849      	ldr	r1, [r1, #4]
    a850:	6059      	str	r1, [r3, #4]
    a852:	6843      	ldr	r3, [r0, #4]
    a854:	6053      	str	r3, [r2, #4]
    a856:	4631      	mov	r1, r6
    a858:	4638      	mov	r0, r7
    a85a:	f7fe fe25 	bl	94a8 <_free_r>
    a85e:	4638      	mov	r0, r7
    a860:	f7fa fb54 	bl	4f0c <__malloc_unlock>
    a864:	e785      	b.n	a772 <_realloc_r+0x162>
    a866:	4455      	add	r5, sl
    a868:	4295      	cmp	r5, r2
    a86a:	dbaf      	blt.n	a7cc <_realloc_r+0x1bc>
    a86c:	465b      	mov	r3, fp
    a86e:	f8db 000c 	ldr.w	r0, [fp, #12]
    a872:	f1aa 0204 	sub.w	r2, sl, #4
    a876:	f853 1f08 	ldr.w	r1, [r3, #8]!
    a87a:	2a24      	cmp	r2, #36	; 0x24
    a87c:	6081      	str	r1, [r0, #8]
    a87e:	60c8      	str	r0, [r1, #12]
    a880:	f67f af30 	bls.w	a6e4 <_realloc_r+0xd4>
    a884:	4618      	mov	r0, r3
    a886:	4631      	mov	r1, r6
    a888:	4698      	mov	r8, r3
    a88a:	f7ff f9b9 	bl	9c00 <memmove>
    a88e:	4658      	mov	r0, fp
    a890:	f8db 3004 	ldr.w	r3, [fp, #4]
    a894:	e75a      	b.n	a74c <_realloc_r+0x13c>
    a896:	4611      	mov	r1, r2
    a898:	b003      	add	sp, #12
    a89a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a89e:	f7f9 bf2f 	b.w	4700 <_malloc_r>
    a8a2:	230c      	movs	r3, #12
    a8a4:	2500      	movs	r5, #0
    a8a6:	603b      	str	r3, [r7, #0]
    a8a8:	e763      	b.n	a772 <_realloc_r+0x162>
    a8aa:	f8de 5004 	ldr.w	r5, [lr, #4]
    a8ae:	f104 0b10 	add.w	fp, r4, #16
    a8b2:	f025 0c03 	bic.w	ip, r5, #3
    a8b6:	eb0c 000a 	add.w	r0, ip, sl
    a8ba:	4558      	cmp	r0, fp
    a8bc:	bfb8      	it	lt
    a8be:	4670      	movlt	r0, lr
    a8c0:	f6ff aee5 	blt.w	a68e <_realloc_r+0x7e>
    a8c4:	eb08 0204 	add.w	r2, r8, r4
    a8c8:	1b01      	subs	r1, r0, r4
    a8ca:	f041 0101 	orr.w	r1, r1, #1
    a8ce:	609a      	str	r2, [r3, #8]
    a8d0:	6051      	str	r1, [r2, #4]
    a8d2:	4638      	mov	r0, r7
    a8d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
    a8d8:	4635      	mov	r5, r6
    a8da:	f001 0301 	and.w	r3, r1, #1
    a8de:	431c      	orrs	r4, r3
    a8e0:	f8c8 4004 	str.w	r4, [r8, #4]
    a8e4:	f7fa fb12 	bl	4f0c <__malloc_unlock>
    a8e8:	e743      	b.n	a772 <_realloc_r+0x162>
    a8ea:	f7ff f989 	bl	9c00 <memmove>
    a8ee:	e7b2      	b.n	a856 <_realloc_r+0x246>
    a8f0:	4455      	add	r5, sl
    a8f2:	f104 0110 	add.w	r1, r4, #16
    a8f6:	44ac      	add	ip, r5
    a8f8:	458c      	cmp	ip, r1
    a8fa:	dbb5      	blt.n	a868 <_realloc_r+0x258>
    a8fc:	465d      	mov	r5, fp
    a8fe:	f8db 000c 	ldr.w	r0, [fp, #12]
    a902:	f1aa 0204 	sub.w	r2, sl, #4
    a906:	f855 1f08 	ldr.w	r1, [r5, #8]!
    a90a:	2a24      	cmp	r2, #36	; 0x24
    a90c:	6081      	str	r1, [r0, #8]
    a90e:	60c8      	str	r0, [r1, #12]
    a910:	d84c      	bhi.n	a9ac <_realloc_r+0x39c>
    a912:	2a13      	cmp	r2, #19
    a914:	4628      	mov	r0, r5
    a916:	d924      	bls.n	a962 <_realloc_r+0x352>
    a918:	4631      	mov	r1, r6
    a91a:	f10b 0010 	add.w	r0, fp, #16
    a91e:	f851 eb04 	ldr.w	lr, [r1], #4
    a922:	f8cb e008 	str.w	lr, [fp, #8]
    a926:	f8d6 e004 	ldr.w	lr, [r6, #4]
    a92a:	1d0e      	adds	r6, r1, #4
    a92c:	2a1b      	cmp	r2, #27
    a92e:	f8cb e00c 	str.w	lr, [fp, #12]
    a932:	d916      	bls.n	a962 <_realloc_r+0x352>
    a934:	f8d1 e004 	ldr.w	lr, [r1, #4]
    a938:	1d31      	adds	r1, r6, #4
    a93a:	f10b 0018 	add.w	r0, fp, #24
    a93e:	f8cb e010 	str.w	lr, [fp, #16]
    a942:	f8d6 e004 	ldr.w	lr, [r6, #4]
    a946:	1d0e      	adds	r6, r1, #4
    a948:	2a24      	cmp	r2, #36	; 0x24
    a94a:	f8cb e014 	str.w	lr, [fp, #20]
    a94e:	d108      	bne.n	a962 <_realloc_r+0x352>
    a950:	684a      	ldr	r2, [r1, #4]
    a952:	f10b 0020 	add.w	r0, fp, #32
    a956:	f8cb 2018 	str.w	r2, [fp, #24]
    a95a:	6872      	ldr	r2, [r6, #4]
    a95c:	3608      	adds	r6, #8
    a95e:	f8cb 201c 	str.w	r2, [fp, #28]
    a962:	4631      	mov	r1, r6
    a964:	4602      	mov	r2, r0
    a966:	f851 eb04 	ldr.w	lr, [r1], #4
    a96a:	f842 eb04 	str.w	lr, [r2], #4
    a96e:	6876      	ldr	r6, [r6, #4]
    a970:	6046      	str	r6, [r0, #4]
    a972:	6849      	ldr	r1, [r1, #4]
    a974:	6051      	str	r1, [r2, #4]
    a976:	eb0b 0204 	add.w	r2, fp, r4
    a97a:	ebc4 010c 	rsb	r1, r4, ip
    a97e:	f041 0101 	orr.w	r1, r1, #1
    a982:	609a      	str	r2, [r3, #8]
    a984:	6051      	str	r1, [r2, #4]
    a986:	4638      	mov	r0, r7
    a988:	f8db 1004 	ldr.w	r1, [fp, #4]
    a98c:	f001 0301 	and.w	r3, r1, #1
    a990:	431c      	orrs	r4, r3
    a992:	f8cb 4004 	str.w	r4, [fp, #4]
    a996:	f7fa fab9 	bl	4f0c <__malloc_unlock>
    a99a:	e6ea      	b.n	a772 <_realloc_r+0x162>
    a99c:	6855      	ldr	r5, [r2, #4]
    a99e:	4640      	mov	r0, r8
    a9a0:	f108 0808 	add.w	r8, r8, #8
    a9a4:	f025 0503 	bic.w	r5, r5, #3
    a9a8:	4455      	add	r5, sl
    a9aa:	e6cf      	b.n	a74c <_realloc_r+0x13c>
    a9ac:	4631      	mov	r1, r6
    a9ae:	4628      	mov	r0, r5
    a9b0:	9300      	str	r3, [sp, #0]
    a9b2:	f8cd c004 	str.w	ip, [sp, #4]
    a9b6:	f7ff f923 	bl	9c00 <memmove>
    a9ba:	f8dd c004 	ldr.w	ip, [sp, #4]
    a9be:	9b00      	ldr	r3, [sp, #0]
    a9c0:	e7d9      	b.n	a976 <_realloc_r+0x366>
    a9c2:	bf00      	nop

0000a9c4 <__isinfd>:
    a9c4:	4602      	mov	r2, r0
    a9c6:	4240      	negs	r0, r0
    a9c8:	ea40 0302 	orr.w	r3, r0, r2
    a9cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    a9d0:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    a9d4:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    a9d8:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    a9dc:	4258      	negs	r0, r3
    a9de:	ea40 0303 	orr.w	r3, r0, r3
    a9e2:	17d8      	asrs	r0, r3, #31
    a9e4:	3001      	adds	r0, #1
    a9e6:	4770      	bx	lr

0000a9e8 <__isnand>:
    a9e8:	4602      	mov	r2, r0
    a9ea:	4240      	negs	r0, r0
    a9ec:	4310      	orrs	r0, r2
    a9ee:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    a9f2:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    a9f6:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    a9fa:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    a9fe:	0fc0      	lsrs	r0, r0, #31
    aa00:	4770      	bx	lr
    aa02:	bf00      	nop

0000aa04 <__sclose>:
    aa04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    aa08:	f000 b960 	b.w	accc <_close_r>

0000aa0c <__sseek>:
    aa0c:	b510      	push	{r4, lr}
    aa0e:	460c      	mov	r4, r1
    aa10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    aa14:	f000 f9fe 	bl	ae14 <_lseek_r>
    aa18:	89a3      	ldrh	r3, [r4, #12]
    aa1a:	f1b0 3fff 	cmp.w	r0, #4294967295
    aa1e:	bf15      	itete	ne
    aa20:	6560      	strne	r0, [r4, #84]	; 0x54
    aa22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    aa26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    aa2a:	81a3      	strheq	r3, [r4, #12]
    aa2c:	bf18      	it	ne
    aa2e:	81a3      	strhne	r3, [r4, #12]
    aa30:	bd10      	pop	{r4, pc}
    aa32:	bf00      	nop

0000aa34 <__swrite>:
    aa34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    aa38:	461d      	mov	r5, r3
    aa3a:	898b      	ldrh	r3, [r1, #12]
    aa3c:	460c      	mov	r4, r1
    aa3e:	4616      	mov	r6, r2
    aa40:	4607      	mov	r7, r0
    aa42:	f413 7f80 	tst.w	r3, #256	; 0x100
    aa46:	d006      	beq.n	aa56 <__swrite+0x22>
    aa48:	2302      	movs	r3, #2
    aa4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    aa4e:	2200      	movs	r2, #0
    aa50:	f000 f9e0 	bl	ae14 <_lseek_r>
    aa54:	89a3      	ldrh	r3, [r4, #12]
    aa56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    aa5a:	4638      	mov	r0, r7
    aa5c:	81a3      	strh	r3, [r4, #12]
    aa5e:	4632      	mov	r2, r6
    aa60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    aa64:	462b      	mov	r3, r5
    aa66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    aa6a:	f7f7 b98f 	b.w	1d8c <_write_r>
    aa6e:	bf00      	nop

0000aa70 <__sread>:
    aa70:	b510      	push	{r4, lr}
    aa72:	460c      	mov	r4, r1
    aa74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    aa78:	f000 f9e2 	bl	ae40 <_read_r>
    aa7c:	2800      	cmp	r0, #0
    aa7e:	db03      	blt.n	aa88 <__sread+0x18>
    aa80:	6d63      	ldr	r3, [r4, #84]	; 0x54
    aa82:	181b      	adds	r3, r3, r0
    aa84:	6563      	str	r3, [r4, #84]	; 0x54
    aa86:	bd10      	pop	{r4, pc}
    aa88:	89a3      	ldrh	r3, [r4, #12]
    aa8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    aa8e:	81a3      	strh	r3, [r4, #12]
    aa90:	bd10      	pop	{r4, pc}
    aa92:	bf00      	nop

0000aa94 <strcmp>:
    aa94:	ea80 0201 	eor.w	r2, r0, r1
    aa98:	f012 0f03 	tst.w	r2, #3
    aa9c:	d13a      	bne.n	ab14 <strcmp_unaligned>
    aa9e:	f010 0203 	ands.w	r2, r0, #3
    aaa2:	f020 0003 	bic.w	r0, r0, #3
    aaa6:	f021 0103 	bic.w	r1, r1, #3
    aaaa:	f850 cb04 	ldr.w	ip, [r0], #4
    aaae:	bf08      	it	eq
    aab0:	f851 3b04 	ldreq.w	r3, [r1], #4
    aab4:	d00d      	beq.n	aad2 <strcmp+0x3e>
    aab6:	f082 0203 	eor.w	r2, r2, #3
    aaba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    aabe:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    aac2:	fa23 f202 	lsr.w	r2, r3, r2
    aac6:	f851 3b04 	ldr.w	r3, [r1], #4
    aaca:	ea4c 0c02 	orr.w	ip, ip, r2
    aace:	ea43 0302 	orr.w	r3, r3, r2
    aad2:	bf00      	nop
    aad4:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    aad8:	459c      	cmp	ip, r3
    aada:	bf01      	itttt	eq
    aadc:	ea22 020c 	biceq.w	r2, r2, ip
    aae0:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    aae4:	f850 cb04 	ldreq.w	ip, [r0], #4
    aae8:	f851 3b04 	ldreq.w	r3, [r1], #4
    aaec:	d0f2      	beq.n	aad4 <strcmp+0x40>
    aaee:	ea4f 600c 	mov.w	r0, ip, lsl #24
    aaf2:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    aaf6:	2801      	cmp	r0, #1
    aaf8:	bf28      	it	cs
    aafa:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    aafe:	bf08      	it	eq
    ab00:	0a1b      	lsreq	r3, r3, #8
    ab02:	d0f4      	beq.n	aaee <strcmp+0x5a>
    ab04:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    ab08:	ea4f 6010 	mov.w	r0, r0, lsr #24
    ab0c:	eba0 0003 	sub.w	r0, r0, r3
    ab10:	4770      	bx	lr
    ab12:	bf00      	nop

0000ab14 <strcmp_unaligned>:
    ab14:	f010 0f03 	tst.w	r0, #3
    ab18:	d00a      	beq.n	ab30 <strcmp_unaligned+0x1c>
    ab1a:	f810 2b01 	ldrb.w	r2, [r0], #1
    ab1e:	f811 3b01 	ldrb.w	r3, [r1], #1
    ab22:	2a01      	cmp	r2, #1
    ab24:	bf28      	it	cs
    ab26:	429a      	cmpcs	r2, r3
    ab28:	d0f4      	beq.n	ab14 <strcmp_unaligned>
    ab2a:	eba2 0003 	sub.w	r0, r2, r3
    ab2e:	4770      	bx	lr
    ab30:	f84d 5d04 	str.w	r5, [sp, #-4]!
    ab34:	f84d 4d04 	str.w	r4, [sp, #-4]!
    ab38:	f04f 0201 	mov.w	r2, #1
    ab3c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    ab40:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    ab44:	f001 0c03 	and.w	ip, r1, #3
    ab48:	f021 0103 	bic.w	r1, r1, #3
    ab4c:	f850 4b04 	ldr.w	r4, [r0], #4
    ab50:	f851 5b04 	ldr.w	r5, [r1], #4
    ab54:	f1bc 0f02 	cmp.w	ip, #2
    ab58:	d026      	beq.n	aba8 <strcmp_unaligned+0x94>
    ab5a:	d84b      	bhi.n	abf4 <strcmp_unaligned+0xe0>
    ab5c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    ab60:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    ab64:	eba4 0302 	sub.w	r3, r4, r2
    ab68:	ea23 0304 	bic.w	r3, r3, r4
    ab6c:	d10d      	bne.n	ab8a <strcmp_unaligned+0x76>
    ab6e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    ab72:	bf08      	it	eq
    ab74:	f851 5b04 	ldreq.w	r5, [r1], #4
    ab78:	d10a      	bne.n	ab90 <strcmp_unaligned+0x7c>
    ab7a:	ea8c 0c04 	eor.w	ip, ip, r4
    ab7e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    ab82:	d10c      	bne.n	ab9e <strcmp_unaligned+0x8a>
    ab84:	f850 4b04 	ldr.w	r4, [r0], #4
    ab88:	e7e8      	b.n	ab5c <strcmp_unaligned+0x48>
    ab8a:	ea4f 2515 	mov.w	r5, r5, lsr #8
    ab8e:	e05c      	b.n	ac4a <strcmp_unaligned+0x136>
    ab90:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    ab94:	d152      	bne.n	ac3c <strcmp_unaligned+0x128>
    ab96:	780d      	ldrb	r5, [r1, #0]
    ab98:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    ab9c:	e055      	b.n	ac4a <strcmp_unaligned+0x136>
    ab9e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    aba2:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    aba6:	e050      	b.n	ac4a <strcmp_unaligned+0x136>
    aba8:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    abac:	eba4 0302 	sub.w	r3, r4, r2
    abb0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    abb4:	ea23 0304 	bic.w	r3, r3, r4
    abb8:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    abbc:	d117      	bne.n	abee <strcmp_unaligned+0xda>
    abbe:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    abc2:	bf08      	it	eq
    abc4:	f851 5b04 	ldreq.w	r5, [r1], #4
    abc8:	d107      	bne.n	abda <strcmp_unaligned+0xc6>
    abca:	ea8c 0c04 	eor.w	ip, ip, r4
    abce:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    abd2:	d108      	bne.n	abe6 <strcmp_unaligned+0xd2>
    abd4:	f850 4b04 	ldr.w	r4, [r0], #4
    abd8:	e7e6      	b.n	aba8 <strcmp_unaligned+0x94>
    abda:	041b      	lsls	r3, r3, #16
    abdc:	d12e      	bne.n	ac3c <strcmp_unaligned+0x128>
    abde:	880d      	ldrh	r5, [r1, #0]
    abe0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    abe4:	e031      	b.n	ac4a <strcmp_unaligned+0x136>
    abe6:	ea4f 4505 	mov.w	r5, r5, lsl #16
    abea:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    abee:	ea4f 4515 	mov.w	r5, r5, lsr #16
    abf2:	e02a      	b.n	ac4a <strcmp_unaligned+0x136>
    abf4:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    abf8:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    abfc:	eba4 0302 	sub.w	r3, r4, r2
    ac00:	ea23 0304 	bic.w	r3, r3, r4
    ac04:	d10d      	bne.n	ac22 <strcmp_unaligned+0x10e>
    ac06:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    ac0a:	bf08      	it	eq
    ac0c:	f851 5b04 	ldreq.w	r5, [r1], #4
    ac10:	d10a      	bne.n	ac28 <strcmp_unaligned+0x114>
    ac12:	ea8c 0c04 	eor.w	ip, ip, r4
    ac16:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    ac1a:	d10a      	bne.n	ac32 <strcmp_unaligned+0x11e>
    ac1c:	f850 4b04 	ldr.w	r4, [r0], #4
    ac20:	e7e8      	b.n	abf4 <strcmp_unaligned+0xe0>
    ac22:	ea4f 6515 	mov.w	r5, r5, lsr #24
    ac26:	e010      	b.n	ac4a <strcmp_unaligned+0x136>
    ac28:	f014 0fff 	tst.w	r4, #255	; 0xff
    ac2c:	d006      	beq.n	ac3c <strcmp_unaligned+0x128>
    ac2e:	f851 5b04 	ldr.w	r5, [r1], #4
    ac32:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    ac36:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    ac3a:	e006      	b.n	ac4a <strcmp_unaligned+0x136>
    ac3c:	f04f 0000 	mov.w	r0, #0
    ac40:	f85d 4b04 	ldr.w	r4, [sp], #4
    ac44:	f85d 5b04 	ldr.w	r5, [sp], #4
    ac48:	4770      	bx	lr
    ac4a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    ac4e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    ac52:	2801      	cmp	r0, #1
    ac54:	bf28      	it	cs
    ac56:	4290      	cmpcs	r0, r2
    ac58:	bf04      	itt	eq
    ac5a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    ac5e:	0a2d      	lsreq	r5, r5, #8
    ac60:	d0f3      	beq.n	ac4a <strcmp_unaligned+0x136>
    ac62:	eba2 0000 	sub.w	r0, r2, r0
    ac66:	f85d 4b04 	ldr.w	r4, [sp], #4
    ac6a:	f85d 5b04 	ldr.w	r5, [sp], #4
    ac6e:	4770      	bx	lr

0000ac70 <_calloc_r>:
    ac70:	b538      	push	{r3, r4, r5, lr}
    ac72:	fb01 f102 	mul.w	r1, r1, r2
    ac76:	f7f9 fd43 	bl	4700 <_malloc_r>
    ac7a:	4604      	mov	r4, r0
    ac7c:	b1f8      	cbz	r0, acbe <_calloc_r+0x4e>
    ac7e:	f850 2c04 	ldr.w	r2, [r0, #-4]
    ac82:	f022 0203 	bic.w	r2, r2, #3
    ac86:	3a04      	subs	r2, #4
    ac88:	2a24      	cmp	r2, #36	; 0x24
    ac8a:	d81a      	bhi.n	acc2 <_calloc_r+0x52>
    ac8c:	2a13      	cmp	r2, #19
    ac8e:	4603      	mov	r3, r0
    ac90:	d90f      	bls.n	acb2 <_calloc_r+0x42>
    ac92:	2100      	movs	r1, #0
    ac94:	f840 1b04 	str.w	r1, [r0], #4
    ac98:	1d03      	adds	r3, r0, #4
    ac9a:	2a1b      	cmp	r2, #27
    ac9c:	6061      	str	r1, [r4, #4]
    ac9e:	d908      	bls.n	acb2 <_calloc_r+0x42>
    aca0:	1d1d      	adds	r5, r3, #4
    aca2:	6041      	str	r1, [r0, #4]
    aca4:	6059      	str	r1, [r3, #4]
    aca6:	1d2b      	adds	r3, r5, #4
    aca8:	2a24      	cmp	r2, #36	; 0x24
    acaa:	bf02      	ittt	eq
    acac:	6069      	streq	r1, [r5, #4]
    acae:	6059      	streq	r1, [r3, #4]
    acb0:	3308      	addeq	r3, #8
    acb2:	461a      	mov	r2, r3
    acb4:	2100      	movs	r1, #0
    acb6:	f842 1b04 	str.w	r1, [r2], #4
    acba:	6059      	str	r1, [r3, #4]
    acbc:	6051      	str	r1, [r2, #4]
    acbe:	4620      	mov	r0, r4
    acc0:	bd38      	pop	{r3, r4, r5, pc}
    acc2:	2100      	movs	r1, #0
    acc4:	f7fa f8b6 	bl	4e34 <memset>
    acc8:	4620      	mov	r0, r4
    acca:	bd38      	pop	{r3, r4, r5, pc}

0000accc <_close_r>:
    accc:	b538      	push	{r3, r4, r5, lr}
    acce:	f240 7480 	movw	r4, #1920	; 0x780
    acd2:	f2c2 0400 	movt	r4, #8192	; 0x2000
    acd6:	4605      	mov	r5, r0
    acd8:	4608      	mov	r0, r1
    acda:	2300      	movs	r3, #0
    acdc:	6023      	str	r3, [r4, #0]
    acde:	f7f7 f809 	bl	1cf4 <_close>
    ace2:	f1b0 3fff 	cmp.w	r0, #4294967295
    ace6:	d000      	beq.n	acea <_close_r+0x1e>
    ace8:	bd38      	pop	{r3, r4, r5, pc}
    acea:	6823      	ldr	r3, [r4, #0]
    acec:	2b00      	cmp	r3, #0
    acee:	d0fb      	beq.n	ace8 <_close_r+0x1c>
    acf0:	602b      	str	r3, [r5, #0]
    acf2:	bd38      	pop	{r3, r4, r5, pc}

0000acf4 <_fclose_r>:
    acf4:	b570      	push	{r4, r5, r6, lr}
    acf6:	4605      	mov	r5, r0
    acf8:	460c      	mov	r4, r1
    acfa:	2900      	cmp	r1, #0
    acfc:	d04b      	beq.n	ad96 <_fclose_r+0xa2>
    acfe:	f7fe fa9b 	bl	9238 <__sfp_lock_acquire>
    ad02:	b115      	cbz	r5, ad0a <_fclose_r+0x16>
    ad04:	69ab      	ldr	r3, [r5, #24]
    ad06:	2b00      	cmp	r3, #0
    ad08:	d048      	beq.n	ad9c <_fclose_r+0xa8>
    ad0a:	f64b 534c 	movw	r3, #48460	; 0xbd4c
    ad0e:	f2c0 0300 	movt	r3, #0
    ad12:	429c      	cmp	r4, r3
    ad14:	bf08      	it	eq
    ad16:	686c      	ldreq	r4, [r5, #4]
    ad18:	d00e      	beq.n	ad38 <_fclose_r+0x44>
    ad1a:	f64b 536c 	movw	r3, #48492	; 0xbd6c
    ad1e:	f2c0 0300 	movt	r3, #0
    ad22:	429c      	cmp	r4, r3
    ad24:	bf08      	it	eq
    ad26:	68ac      	ldreq	r4, [r5, #8]
    ad28:	d006      	beq.n	ad38 <_fclose_r+0x44>
    ad2a:	f64b 538c 	movw	r3, #48524	; 0xbd8c
    ad2e:	f2c0 0300 	movt	r3, #0
    ad32:	429c      	cmp	r4, r3
    ad34:	bf08      	it	eq
    ad36:	68ec      	ldreq	r4, [r5, #12]
    ad38:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    ad3c:	b33e      	cbz	r6, ad8e <_fclose_r+0x9a>
    ad3e:	4628      	mov	r0, r5
    ad40:	4621      	mov	r1, r4
    ad42:	f7fe f9bd 	bl	90c0 <_fflush_r>
    ad46:	6b23      	ldr	r3, [r4, #48]	; 0x30
    ad48:	4606      	mov	r6, r0
    ad4a:	b13b      	cbz	r3, ad5c <_fclose_r+0x68>
    ad4c:	4628      	mov	r0, r5
    ad4e:	6a21      	ldr	r1, [r4, #32]
    ad50:	4798      	blx	r3
    ad52:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    ad56:	bf28      	it	cs
    ad58:	f04f 36ff 	movcs.w	r6, #4294967295
    ad5c:	89a3      	ldrh	r3, [r4, #12]
    ad5e:	f013 0f80 	tst.w	r3, #128	; 0x80
    ad62:	d11f      	bne.n	ada4 <_fclose_r+0xb0>
    ad64:	6b61      	ldr	r1, [r4, #52]	; 0x34
    ad66:	b141      	cbz	r1, ad7a <_fclose_r+0x86>
    ad68:	f104 0344 	add.w	r3, r4, #68	; 0x44
    ad6c:	4299      	cmp	r1, r3
    ad6e:	d002      	beq.n	ad76 <_fclose_r+0x82>
    ad70:	4628      	mov	r0, r5
    ad72:	f7fe fb99 	bl	94a8 <_free_r>
    ad76:	2300      	movs	r3, #0
    ad78:	6363      	str	r3, [r4, #52]	; 0x34
    ad7a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    ad7c:	b121      	cbz	r1, ad88 <_fclose_r+0x94>
    ad7e:	4628      	mov	r0, r5
    ad80:	f7fe fb92 	bl	94a8 <_free_r>
    ad84:	2300      	movs	r3, #0
    ad86:	64a3      	str	r3, [r4, #72]	; 0x48
    ad88:	f04f 0300 	mov.w	r3, #0
    ad8c:	81a3      	strh	r3, [r4, #12]
    ad8e:	f7fe fa55 	bl	923c <__sfp_lock_release>
    ad92:	4630      	mov	r0, r6
    ad94:	bd70      	pop	{r4, r5, r6, pc}
    ad96:	460e      	mov	r6, r1
    ad98:	4630      	mov	r0, r6
    ad9a:	bd70      	pop	{r4, r5, r6, pc}
    ad9c:	4628      	mov	r0, r5
    ad9e:	f7fe faff 	bl	93a0 <__sinit>
    ada2:	e7b2      	b.n	ad0a <_fclose_r+0x16>
    ada4:	4628      	mov	r0, r5
    ada6:	6921      	ldr	r1, [r4, #16]
    ada8:	f7fe fb7e 	bl	94a8 <_free_r>
    adac:	e7da      	b.n	ad64 <_fclose_r+0x70>
    adae:	bf00      	nop

0000adb0 <fclose>:
    adb0:	f240 0338 	movw	r3, #56	; 0x38
    adb4:	4601      	mov	r1, r0
    adb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adba:	6818      	ldr	r0, [r3, #0]
    adbc:	e79a      	b.n	acf4 <_fclose_r>
    adbe:	bf00      	nop

0000adc0 <_fstat_r>:
    adc0:	b538      	push	{r3, r4, r5, lr}
    adc2:	f240 7480 	movw	r4, #1920	; 0x780
    adc6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    adca:	4605      	mov	r5, r0
    adcc:	4608      	mov	r0, r1
    adce:	4611      	mov	r1, r2
    add0:	2300      	movs	r3, #0
    add2:	6023      	str	r3, [r4, #0]
    add4:	f7f6 ffa0 	bl	1d18 <_fstat>
    add8:	f1b0 3fff 	cmp.w	r0, #4294967295
    addc:	d000      	beq.n	ade0 <_fstat_r+0x20>
    adde:	bd38      	pop	{r3, r4, r5, pc}
    ade0:	6823      	ldr	r3, [r4, #0]
    ade2:	2b00      	cmp	r3, #0
    ade4:	d0fb      	beq.n	adde <_fstat_r+0x1e>
    ade6:	602b      	str	r3, [r5, #0]
    ade8:	bd38      	pop	{r3, r4, r5, pc}
    adea:	bf00      	nop

0000adec <_isatty_r>:
    adec:	b538      	push	{r3, r4, r5, lr}
    adee:	f240 7480 	movw	r4, #1920	; 0x780
    adf2:	f2c2 0400 	movt	r4, #8192	; 0x2000
    adf6:	4605      	mov	r5, r0
    adf8:	4608      	mov	r0, r1
    adfa:	2300      	movs	r3, #0
    adfc:	6023      	str	r3, [r4, #0]
    adfe:	f7f6 ff9d 	bl	1d3c <_isatty>
    ae02:	f1b0 3fff 	cmp.w	r0, #4294967295
    ae06:	d000      	beq.n	ae0a <_isatty_r+0x1e>
    ae08:	bd38      	pop	{r3, r4, r5, pc}
    ae0a:	6823      	ldr	r3, [r4, #0]
    ae0c:	2b00      	cmp	r3, #0
    ae0e:	d0fb      	beq.n	ae08 <_isatty_r+0x1c>
    ae10:	602b      	str	r3, [r5, #0]
    ae12:	bd38      	pop	{r3, r4, r5, pc}

0000ae14 <_lseek_r>:
    ae14:	b538      	push	{r3, r4, r5, lr}
    ae16:	f240 7480 	movw	r4, #1920	; 0x780
    ae1a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    ae1e:	4605      	mov	r5, r0
    ae20:	4608      	mov	r0, r1
    ae22:	4611      	mov	r1, r2
    ae24:	461a      	mov	r2, r3
    ae26:	2300      	movs	r3, #0
    ae28:	6023      	str	r3, [r4, #0]
    ae2a:	f7f6 ff93 	bl	1d54 <_lseek>
    ae2e:	f1b0 3fff 	cmp.w	r0, #4294967295
    ae32:	d000      	beq.n	ae36 <_lseek_r+0x22>
    ae34:	bd38      	pop	{r3, r4, r5, pc}
    ae36:	6823      	ldr	r3, [r4, #0]
    ae38:	2b00      	cmp	r3, #0
    ae3a:	d0fb      	beq.n	ae34 <_lseek_r+0x20>
    ae3c:	602b      	str	r3, [r5, #0]
    ae3e:	bd38      	pop	{r3, r4, r5, pc}

0000ae40 <_read_r>:
    ae40:	b538      	push	{r3, r4, r5, lr}
    ae42:	f240 7480 	movw	r4, #1920	; 0x780
    ae46:	f2c2 0400 	movt	r4, #8192	; 0x2000
    ae4a:	4605      	mov	r5, r0
    ae4c:	4608      	mov	r0, r1
    ae4e:	4611      	mov	r1, r2
    ae50:	461a      	mov	r2, r3
    ae52:	2300      	movs	r3, #0
    ae54:	6023      	str	r3, [r4, #0]
    ae56:	f7f6 ff8b 	bl	1d70 <_read>
    ae5a:	f1b0 3fff 	cmp.w	r0, #4294967295
    ae5e:	d000      	beq.n	ae62 <_read_r+0x22>
    ae60:	bd38      	pop	{r3, r4, r5, pc}
    ae62:	6823      	ldr	r3, [r4, #0]
    ae64:	2b00      	cmp	r3, #0
    ae66:	d0fb      	beq.n	ae60 <_read_r+0x20>
    ae68:	602b      	str	r3, [r5, #0]
    ae6a:	bd38      	pop	{r3, r4, r5, pc}
    ae6c:	0000      	lsls	r0, r0, #0
	...

0000ae70 <__aeabi_uidiv>:
    ae70:	1e4a      	subs	r2, r1, #1
    ae72:	bf08      	it	eq
    ae74:	4770      	bxeq	lr
    ae76:	f0c0 8124 	bcc.w	b0c2 <__aeabi_uidiv+0x252>
    ae7a:	4288      	cmp	r0, r1
    ae7c:	f240 8116 	bls.w	b0ac <__aeabi_uidiv+0x23c>
    ae80:	4211      	tst	r1, r2
    ae82:	f000 8117 	beq.w	b0b4 <__aeabi_uidiv+0x244>
    ae86:	fab0 f380 	clz	r3, r0
    ae8a:	fab1 f281 	clz	r2, r1
    ae8e:	eba2 0303 	sub.w	r3, r2, r3
    ae92:	f1c3 031f 	rsb	r3, r3, #31
    ae96:	a204      	add	r2, pc, #16	; (adr r2, aea8 <__aeabi_uidiv+0x38>)
    ae98:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    ae9c:	f04f 0200 	mov.w	r2, #0
    aea0:	469f      	mov	pc, r3
    aea2:	bf00      	nop
    aea4:	f3af 8000 	nop.w
    aea8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    aeac:	bf00      	nop
    aeae:	eb42 0202 	adc.w	r2, r2, r2
    aeb2:	bf28      	it	cs
    aeb4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    aeb8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    aebc:	bf00      	nop
    aebe:	eb42 0202 	adc.w	r2, r2, r2
    aec2:	bf28      	it	cs
    aec4:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    aec8:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    aecc:	bf00      	nop
    aece:	eb42 0202 	adc.w	r2, r2, r2
    aed2:	bf28      	it	cs
    aed4:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    aed8:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    aedc:	bf00      	nop
    aede:	eb42 0202 	adc.w	r2, r2, r2
    aee2:	bf28      	it	cs
    aee4:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    aee8:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    aeec:	bf00      	nop
    aeee:	eb42 0202 	adc.w	r2, r2, r2
    aef2:	bf28      	it	cs
    aef4:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    aef8:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    aefc:	bf00      	nop
    aefe:	eb42 0202 	adc.w	r2, r2, r2
    af02:	bf28      	it	cs
    af04:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    af08:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    af0c:	bf00      	nop
    af0e:	eb42 0202 	adc.w	r2, r2, r2
    af12:	bf28      	it	cs
    af14:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    af18:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    af1c:	bf00      	nop
    af1e:	eb42 0202 	adc.w	r2, r2, r2
    af22:	bf28      	it	cs
    af24:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    af28:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    af2c:	bf00      	nop
    af2e:	eb42 0202 	adc.w	r2, r2, r2
    af32:	bf28      	it	cs
    af34:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    af38:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    af3c:	bf00      	nop
    af3e:	eb42 0202 	adc.w	r2, r2, r2
    af42:	bf28      	it	cs
    af44:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    af48:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    af4c:	bf00      	nop
    af4e:	eb42 0202 	adc.w	r2, r2, r2
    af52:	bf28      	it	cs
    af54:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    af58:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    af5c:	bf00      	nop
    af5e:	eb42 0202 	adc.w	r2, r2, r2
    af62:	bf28      	it	cs
    af64:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    af68:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    af6c:	bf00      	nop
    af6e:	eb42 0202 	adc.w	r2, r2, r2
    af72:	bf28      	it	cs
    af74:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    af78:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    af7c:	bf00      	nop
    af7e:	eb42 0202 	adc.w	r2, r2, r2
    af82:	bf28      	it	cs
    af84:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    af88:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    af8c:	bf00      	nop
    af8e:	eb42 0202 	adc.w	r2, r2, r2
    af92:	bf28      	it	cs
    af94:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    af98:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    af9c:	bf00      	nop
    af9e:	eb42 0202 	adc.w	r2, r2, r2
    afa2:	bf28      	it	cs
    afa4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    afa8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    afac:	bf00      	nop
    afae:	eb42 0202 	adc.w	r2, r2, r2
    afb2:	bf28      	it	cs
    afb4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    afb8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    afbc:	bf00      	nop
    afbe:	eb42 0202 	adc.w	r2, r2, r2
    afc2:	bf28      	it	cs
    afc4:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    afc8:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    afcc:	bf00      	nop
    afce:	eb42 0202 	adc.w	r2, r2, r2
    afd2:	bf28      	it	cs
    afd4:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    afd8:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    afdc:	bf00      	nop
    afde:	eb42 0202 	adc.w	r2, r2, r2
    afe2:	bf28      	it	cs
    afe4:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    afe8:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    afec:	bf00      	nop
    afee:	eb42 0202 	adc.w	r2, r2, r2
    aff2:	bf28      	it	cs
    aff4:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    aff8:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    affc:	bf00      	nop
    affe:	eb42 0202 	adc.w	r2, r2, r2
    b002:	bf28      	it	cs
    b004:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    b008:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    b00c:	bf00      	nop
    b00e:	eb42 0202 	adc.w	r2, r2, r2
    b012:	bf28      	it	cs
    b014:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    b018:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    b01c:	bf00      	nop
    b01e:	eb42 0202 	adc.w	r2, r2, r2
    b022:	bf28      	it	cs
    b024:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    b028:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    b02c:	bf00      	nop
    b02e:	eb42 0202 	adc.w	r2, r2, r2
    b032:	bf28      	it	cs
    b034:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    b038:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    b03c:	bf00      	nop
    b03e:	eb42 0202 	adc.w	r2, r2, r2
    b042:	bf28      	it	cs
    b044:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    b048:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    b04c:	bf00      	nop
    b04e:	eb42 0202 	adc.w	r2, r2, r2
    b052:	bf28      	it	cs
    b054:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    b058:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    b05c:	bf00      	nop
    b05e:	eb42 0202 	adc.w	r2, r2, r2
    b062:	bf28      	it	cs
    b064:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    b068:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    b06c:	bf00      	nop
    b06e:	eb42 0202 	adc.w	r2, r2, r2
    b072:	bf28      	it	cs
    b074:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    b078:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    b07c:	bf00      	nop
    b07e:	eb42 0202 	adc.w	r2, r2, r2
    b082:	bf28      	it	cs
    b084:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    b088:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    b08c:	bf00      	nop
    b08e:	eb42 0202 	adc.w	r2, r2, r2
    b092:	bf28      	it	cs
    b094:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    b098:	ebb0 0f01 	cmp.w	r0, r1
    b09c:	bf00      	nop
    b09e:	eb42 0202 	adc.w	r2, r2, r2
    b0a2:	bf28      	it	cs
    b0a4:	eba0 0001 	subcs.w	r0, r0, r1
    b0a8:	4610      	mov	r0, r2
    b0aa:	4770      	bx	lr
    b0ac:	bf0c      	ite	eq
    b0ae:	2001      	moveq	r0, #1
    b0b0:	2000      	movne	r0, #0
    b0b2:	4770      	bx	lr
    b0b4:	fab1 f281 	clz	r2, r1
    b0b8:	f1c2 021f 	rsb	r2, r2, #31
    b0bc:	fa20 f002 	lsr.w	r0, r0, r2
    b0c0:	4770      	bx	lr
    b0c2:	b108      	cbz	r0, b0c8 <__aeabi_uidiv+0x258>
    b0c4:	f04f 30ff 	mov.w	r0, #4294967295
    b0c8:	f000 b80e 	b.w	b0e8 <__aeabi_idiv0>

0000b0cc <__aeabi_uidivmod>:
    b0cc:	2900      	cmp	r1, #0
    b0ce:	d0f8      	beq.n	b0c2 <__aeabi_uidiv+0x252>
    b0d0:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    b0d4:	f7ff fecc 	bl	ae70 <__aeabi_uidiv>
    b0d8:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    b0dc:	fb02 f300 	mul.w	r3, r2, r0
    b0e0:	eba1 0103 	sub.w	r1, r1, r3
    b0e4:	4770      	bx	lr
    b0e6:	bf00      	nop

0000b0e8 <__aeabi_idiv0>:
    b0e8:	4770      	bx	lr
    b0ea:	bf00      	nop

0000b0ec <__gedf2>:
    b0ec:	f04f 3cff 	mov.w	ip, #4294967295
    b0f0:	e006      	b.n	b100 <__cmpdf2+0x4>
    b0f2:	bf00      	nop

0000b0f4 <__ledf2>:
    b0f4:	f04f 0c01 	mov.w	ip, #1
    b0f8:	e002      	b.n	b100 <__cmpdf2+0x4>
    b0fa:	bf00      	nop

0000b0fc <__cmpdf2>:
    b0fc:	f04f 0c01 	mov.w	ip, #1
    b100:	f84d cd04 	str.w	ip, [sp, #-4]!
    b104:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    b108:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b10c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    b110:	bf18      	it	ne
    b112:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    b116:	d01b      	beq.n	b150 <__cmpdf2+0x54>
    b118:	b001      	add	sp, #4
    b11a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    b11e:	bf0c      	ite	eq
    b120:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    b124:	ea91 0f03 	teqne	r1, r3
    b128:	bf02      	ittt	eq
    b12a:	ea90 0f02 	teqeq	r0, r2
    b12e:	2000      	moveq	r0, #0
    b130:	4770      	bxeq	lr
    b132:	f110 0f00 	cmn.w	r0, #0
    b136:	ea91 0f03 	teq	r1, r3
    b13a:	bf58      	it	pl
    b13c:	4299      	cmppl	r1, r3
    b13e:	bf08      	it	eq
    b140:	4290      	cmpeq	r0, r2
    b142:	bf2c      	ite	cs
    b144:	17d8      	asrcs	r0, r3, #31
    b146:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    b14a:	f040 0001 	orr.w	r0, r0, #1
    b14e:	4770      	bx	lr
    b150:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    b154:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b158:	d102      	bne.n	b160 <__cmpdf2+0x64>
    b15a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    b15e:	d107      	bne.n	b170 <__cmpdf2+0x74>
    b160:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    b164:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b168:	d1d6      	bne.n	b118 <__cmpdf2+0x1c>
    b16a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    b16e:	d0d3      	beq.n	b118 <__cmpdf2+0x1c>
    b170:	f85d 0b04 	ldr.w	r0, [sp], #4
    b174:	4770      	bx	lr
    b176:	bf00      	nop

0000b178 <__aeabi_cdrcmple>:
    b178:	4684      	mov	ip, r0
    b17a:	4610      	mov	r0, r2
    b17c:	4662      	mov	r2, ip
    b17e:	468c      	mov	ip, r1
    b180:	4619      	mov	r1, r3
    b182:	4663      	mov	r3, ip
    b184:	e000      	b.n	b188 <__aeabi_cdcmpeq>
    b186:	bf00      	nop

0000b188 <__aeabi_cdcmpeq>:
    b188:	b501      	push	{r0, lr}
    b18a:	f7ff ffb7 	bl	b0fc <__cmpdf2>
    b18e:	2800      	cmp	r0, #0
    b190:	bf48      	it	mi
    b192:	f110 0f00 	cmnmi.w	r0, #0
    b196:	bd01      	pop	{r0, pc}

0000b198 <__aeabi_dcmpeq>:
    b198:	f84d ed08 	str.w	lr, [sp, #-8]!
    b19c:	f7ff fff4 	bl	b188 <__aeabi_cdcmpeq>
    b1a0:	bf0c      	ite	eq
    b1a2:	2001      	moveq	r0, #1
    b1a4:	2000      	movne	r0, #0
    b1a6:	f85d fb08 	ldr.w	pc, [sp], #8
    b1aa:	bf00      	nop

0000b1ac <__aeabi_dcmplt>:
    b1ac:	f84d ed08 	str.w	lr, [sp, #-8]!
    b1b0:	f7ff ffea 	bl	b188 <__aeabi_cdcmpeq>
    b1b4:	bf34      	ite	cc
    b1b6:	2001      	movcc	r0, #1
    b1b8:	2000      	movcs	r0, #0
    b1ba:	f85d fb08 	ldr.w	pc, [sp], #8
    b1be:	bf00      	nop

0000b1c0 <__aeabi_dcmple>:
    b1c0:	f84d ed08 	str.w	lr, [sp, #-8]!
    b1c4:	f7ff ffe0 	bl	b188 <__aeabi_cdcmpeq>
    b1c8:	bf94      	ite	ls
    b1ca:	2001      	movls	r0, #1
    b1cc:	2000      	movhi	r0, #0
    b1ce:	f85d fb08 	ldr.w	pc, [sp], #8
    b1d2:	bf00      	nop

0000b1d4 <__aeabi_dcmpge>:
    b1d4:	f84d ed08 	str.w	lr, [sp, #-8]!
    b1d8:	f7ff ffce 	bl	b178 <__aeabi_cdrcmple>
    b1dc:	bf94      	ite	ls
    b1de:	2001      	movls	r0, #1
    b1e0:	2000      	movhi	r0, #0
    b1e2:	f85d fb08 	ldr.w	pc, [sp], #8
    b1e6:	bf00      	nop

0000b1e8 <__aeabi_dcmpgt>:
    b1e8:	f84d ed08 	str.w	lr, [sp, #-8]!
    b1ec:	f7ff ffc4 	bl	b178 <__aeabi_cdrcmple>
    b1f0:	bf34      	ite	cc
    b1f2:	2001      	movcc	r0, #1
    b1f4:	2000      	movcs	r0, #0
    b1f6:	f85d fb08 	ldr.w	pc, [sp], #8
    b1fa:	bf00      	nop

0000b1fc <__aeabi_d2iz>:
    b1fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
    b200:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    b204:	d215      	bcs.n	b232 <__aeabi_d2iz+0x36>
    b206:	d511      	bpl.n	b22c <__aeabi_d2iz+0x30>
    b208:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    b20c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    b210:	d912      	bls.n	b238 <__aeabi_d2iz+0x3c>
    b212:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    b216:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    b21a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    b21e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    b222:	fa23 f002 	lsr.w	r0, r3, r2
    b226:	bf18      	it	ne
    b228:	4240      	negne	r0, r0
    b22a:	4770      	bx	lr
    b22c:	f04f 0000 	mov.w	r0, #0
    b230:	4770      	bx	lr
    b232:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    b236:	d105      	bne.n	b244 <__aeabi_d2iz+0x48>
    b238:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    b23c:	bf08      	it	eq
    b23e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    b242:	4770      	bx	lr
    b244:	f04f 0000 	mov.w	r0, #0
    b248:	4770      	bx	lr
    b24a:	bf00      	nop

0000b24c <__aeabi_uldivmod>:
    b24c:	b94b      	cbnz	r3, b262 <__aeabi_uldivmod+0x16>
    b24e:	b942      	cbnz	r2, b262 <__aeabi_uldivmod+0x16>
    b250:	2900      	cmp	r1, #0
    b252:	bf08      	it	eq
    b254:	2800      	cmpeq	r0, #0
    b256:	d002      	beq.n	b25e <__aeabi_uldivmod+0x12>
    b258:	f04f 31ff 	mov.w	r1, #4294967295
    b25c:	4608      	mov	r0, r1
    b25e:	f7ff bf43 	b.w	b0e8 <__aeabi_idiv0>
    b262:	b082      	sub	sp, #8
    b264:	46ec      	mov	ip, sp
    b266:	e92d 5000 	stmdb	sp!, {ip, lr}
    b26a:	f000 f805 	bl	b278 <__gnu_uldivmod_helper>
    b26e:	f8dd e004 	ldr.w	lr, [sp, #4]
    b272:	b002      	add	sp, #8
    b274:	bc0c      	pop	{r2, r3}
    b276:	4770      	bx	lr

0000b278 <__gnu_uldivmod_helper>:
    b278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b27a:	4614      	mov	r4, r2
    b27c:	461d      	mov	r5, r3
    b27e:	4606      	mov	r6, r0
    b280:	460f      	mov	r7, r1
    b282:	f000 f9d7 	bl	b634 <__udivdi3>
    b286:	fb00 f505 	mul.w	r5, r0, r5
    b28a:	fba0 2304 	umull	r2, r3, r0, r4
    b28e:	fb04 5401 	mla	r4, r4, r1, r5
    b292:	18e3      	adds	r3, r4, r3
    b294:	1ab6      	subs	r6, r6, r2
    b296:	eb67 0703 	sbc.w	r7, r7, r3
    b29a:	9b06      	ldr	r3, [sp, #24]
    b29c:	e9c3 6700 	strd	r6, r7, [r3]
    b2a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b2a2:	bf00      	nop

0000b2a4 <__gnu_ldivmod_helper>:
    b2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b2a6:	4614      	mov	r4, r2
    b2a8:	461d      	mov	r5, r3
    b2aa:	4606      	mov	r6, r0
    b2ac:	460f      	mov	r7, r1
    b2ae:	f000 f80f 	bl	b2d0 <__divdi3>
    b2b2:	fb00 f505 	mul.w	r5, r0, r5
    b2b6:	fba0 2304 	umull	r2, r3, r0, r4
    b2ba:	fb04 5401 	mla	r4, r4, r1, r5
    b2be:	18e3      	adds	r3, r4, r3
    b2c0:	1ab6      	subs	r6, r6, r2
    b2c2:	eb67 0703 	sbc.w	r7, r7, r3
    b2c6:	9b06      	ldr	r3, [sp, #24]
    b2c8:	e9c3 6700 	strd	r6, r7, [r3]
    b2cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b2ce:	bf00      	nop

0000b2d0 <__divdi3>:
    b2d0:	2900      	cmp	r1, #0
    b2d2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b2d6:	b085      	sub	sp, #20
    b2d8:	f2c0 80c8 	blt.w	b46c <__divdi3+0x19c>
    b2dc:	2600      	movs	r6, #0
    b2de:	2b00      	cmp	r3, #0
    b2e0:	f2c0 80bf 	blt.w	b462 <__divdi3+0x192>
    b2e4:	4689      	mov	r9, r1
    b2e6:	4614      	mov	r4, r2
    b2e8:	4605      	mov	r5, r0
    b2ea:	469b      	mov	fp, r3
    b2ec:	2b00      	cmp	r3, #0
    b2ee:	d14a      	bne.n	b386 <__divdi3+0xb6>
    b2f0:	428a      	cmp	r2, r1
    b2f2:	d957      	bls.n	b3a4 <__divdi3+0xd4>
    b2f4:	fab2 f382 	clz	r3, r2
    b2f8:	b153      	cbz	r3, b310 <__divdi3+0x40>
    b2fa:	f1c3 0020 	rsb	r0, r3, #32
    b2fe:	fa01 f903 	lsl.w	r9, r1, r3
    b302:	fa25 f800 	lsr.w	r8, r5, r0
    b306:	fa12 f403 	lsls.w	r4, r2, r3
    b30a:	409d      	lsls	r5, r3
    b30c:	ea48 0909 	orr.w	r9, r8, r9
    b310:	0c27      	lsrs	r7, r4, #16
    b312:	4648      	mov	r0, r9
    b314:	4639      	mov	r1, r7
    b316:	fa1f fb84 	uxth.w	fp, r4
    b31a:	f7ff fda9 	bl	ae70 <__aeabi_uidiv>
    b31e:	4639      	mov	r1, r7
    b320:	4682      	mov	sl, r0
    b322:	4648      	mov	r0, r9
    b324:	f7ff fed2 	bl	b0cc <__aeabi_uidivmod>
    b328:	0c2a      	lsrs	r2, r5, #16
    b32a:	fb0b f30a 	mul.w	r3, fp, sl
    b32e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    b332:	454b      	cmp	r3, r9
    b334:	d909      	bls.n	b34a <__divdi3+0x7a>
    b336:	eb19 0904 	adds.w	r9, r9, r4
    b33a:	f10a 3aff 	add.w	sl, sl, #4294967295
    b33e:	d204      	bcs.n	b34a <__divdi3+0x7a>
    b340:	454b      	cmp	r3, r9
    b342:	bf84      	itt	hi
    b344:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    b348:	44a1      	addhi	r9, r4
    b34a:	ebc3 0909 	rsb	r9, r3, r9
    b34e:	4639      	mov	r1, r7
    b350:	4648      	mov	r0, r9
    b352:	b2ad      	uxth	r5, r5
    b354:	f7ff fd8c 	bl	ae70 <__aeabi_uidiv>
    b358:	4639      	mov	r1, r7
    b35a:	4680      	mov	r8, r0
    b35c:	4648      	mov	r0, r9
    b35e:	f7ff feb5 	bl	b0cc <__aeabi_uidivmod>
    b362:	fb0b fb08 	mul.w	fp, fp, r8
    b366:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    b36a:	45ab      	cmp	fp, r5
    b36c:	d907      	bls.n	b37e <__divdi3+0xae>
    b36e:	192d      	adds	r5, r5, r4
    b370:	f108 38ff 	add.w	r8, r8, #4294967295
    b374:	d203      	bcs.n	b37e <__divdi3+0xae>
    b376:	45ab      	cmp	fp, r5
    b378:	bf88      	it	hi
    b37a:	f108 38ff 	addhi.w	r8, r8, #4294967295
    b37e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    b382:	2700      	movs	r7, #0
    b384:	e003      	b.n	b38e <__divdi3+0xbe>
    b386:	428b      	cmp	r3, r1
    b388:	d957      	bls.n	b43a <__divdi3+0x16a>
    b38a:	2700      	movs	r7, #0
    b38c:	46b8      	mov	r8, r7
    b38e:	4642      	mov	r2, r8
    b390:	463b      	mov	r3, r7
    b392:	b116      	cbz	r6, b39a <__divdi3+0xca>
    b394:	4252      	negs	r2, r2
    b396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b39a:	4619      	mov	r1, r3
    b39c:	4610      	mov	r0, r2
    b39e:	b005      	add	sp, #20
    b3a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b3a4:	b922      	cbnz	r2, b3b0 <__divdi3+0xe0>
    b3a6:	4611      	mov	r1, r2
    b3a8:	2001      	movs	r0, #1
    b3aa:	f7ff fd61 	bl	ae70 <__aeabi_uidiv>
    b3ae:	4604      	mov	r4, r0
    b3b0:	fab4 f884 	clz	r8, r4
    b3b4:	f1b8 0f00 	cmp.w	r8, #0
    b3b8:	d15e      	bne.n	b478 <__divdi3+0x1a8>
    b3ba:	ebc4 0809 	rsb	r8, r4, r9
    b3be:	0c27      	lsrs	r7, r4, #16
    b3c0:	fa1f f984 	uxth.w	r9, r4
    b3c4:	2101      	movs	r1, #1
    b3c6:	9102      	str	r1, [sp, #8]
    b3c8:	4639      	mov	r1, r7
    b3ca:	4640      	mov	r0, r8
    b3cc:	f7ff fd50 	bl	ae70 <__aeabi_uidiv>
    b3d0:	4639      	mov	r1, r7
    b3d2:	4682      	mov	sl, r0
    b3d4:	4640      	mov	r0, r8
    b3d6:	f7ff fe79 	bl	b0cc <__aeabi_uidivmod>
    b3da:	ea4f 4815 	mov.w	r8, r5, lsr #16
    b3de:	fb09 f30a 	mul.w	r3, r9, sl
    b3e2:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    b3e6:	455b      	cmp	r3, fp
    b3e8:	d909      	bls.n	b3fe <__divdi3+0x12e>
    b3ea:	eb1b 0b04 	adds.w	fp, fp, r4
    b3ee:	f10a 3aff 	add.w	sl, sl, #4294967295
    b3f2:	d204      	bcs.n	b3fe <__divdi3+0x12e>
    b3f4:	455b      	cmp	r3, fp
    b3f6:	bf84      	itt	hi
    b3f8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    b3fc:	44a3      	addhi	fp, r4
    b3fe:	ebc3 0b0b 	rsb	fp, r3, fp
    b402:	4639      	mov	r1, r7
    b404:	4658      	mov	r0, fp
    b406:	b2ad      	uxth	r5, r5
    b408:	f7ff fd32 	bl	ae70 <__aeabi_uidiv>
    b40c:	4639      	mov	r1, r7
    b40e:	4680      	mov	r8, r0
    b410:	4658      	mov	r0, fp
    b412:	f7ff fe5b 	bl	b0cc <__aeabi_uidivmod>
    b416:	fb09 f908 	mul.w	r9, r9, r8
    b41a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    b41e:	45a9      	cmp	r9, r5
    b420:	d907      	bls.n	b432 <__divdi3+0x162>
    b422:	192d      	adds	r5, r5, r4
    b424:	f108 38ff 	add.w	r8, r8, #4294967295
    b428:	d203      	bcs.n	b432 <__divdi3+0x162>
    b42a:	45a9      	cmp	r9, r5
    b42c:	bf88      	it	hi
    b42e:	f108 38ff 	addhi.w	r8, r8, #4294967295
    b432:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    b436:	9f02      	ldr	r7, [sp, #8]
    b438:	e7a9      	b.n	b38e <__divdi3+0xbe>
    b43a:	fab3 f783 	clz	r7, r3
    b43e:	2f00      	cmp	r7, #0
    b440:	d168      	bne.n	b514 <__divdi3+0x244>
    b442:	428b      	cmp	r3, r1
    b444:	bf2c      	ite	cs
    b446:	f04f 0900 	movcs.w	r9, #0
    b44a:	f04f 0901 	movcc.w	r9, #1
    b44e:	4282      	cmp	r2, r0
    b450:	bf8c      	ite	hi
    b452:	464c      	movhi	r4, r9
    b454:	f049 0401 	orrls.w	r4, r9, #1
    b458:	2c00      	cmp	r4, #0
    b45a:	d096      	beq.n	b38a <__divdi3+0xba>
    b45c:	f04f 0801 	mov.w	r8, #1
    b460:	e795      	b.n	b38e <__divdi3+0xbe>
    b462:	4252      	negs	r2, r2
    b464:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b468:	43f6      	mvns	r6, r6
    b46a:	e73b      	b.n	b2e4 <__divdi3+0x14>
    b46c:	4240      	negs	r0, r0
    b46e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    b472:	f04f 36ff 	mov.w	r6, #4294967295
    b476:	e732      	b.n	b2de <__divdi3+0xe>
    b478:	fa04 f408 	lsl.w	r4, r4, r8
    b47c:	f1c8 0720 	rsb	r7, r8, #32
    b480:	fa35 f307 	lsrs.w	r3, r5, r7
    b484:	fa29 fa07 	lsr.w	sl, r9, r7
    b488:	0c27      	lsrs	r7, r4, #16
    b48a:	fa09 fb08 	lsl.w	fp, r9, r8
    b48e:	4639      	mov	r1, r7
    b490:	4650      	mov	r0, sl
    b492:	ea43 020b 	orr.w	r2, r3, fp
    b496:	9202      	str	r2, [sp, #8]
    b498:	f7ff fcea 	bl	ae70 <__aeabi_uidiv>
    b49c:	4639      	mov	r1, r7
    b49e:	fa1f f984 	uxth.w	r9, r4
    b4a2:	4683      	mov	fp, r0
    b4a4:	4650      	mov	r0, sl
    b4a6:	f7ff fe11 	bl	b0cc <__aeabi_uidivmod>
    b4aa:	9802      	ldr	r0, [sp, #8]
    b4ac:	fb09 f20b 	mul.w	r2, r9, fp
    b4b0:	0c03      	lsrs	r3, r0, #16
    b4b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    b4b6:	429a      	cmp	r2, r3
    b4b8:	d904      	bls.n	b4c4 <__divdi3+0x1f4>
    b4ba:	191b      	adds	r3, r3, r4
    b4bc:	f10b 3bff 	add.w	fp, fp, #4294967295
    b4c0:	f0c0 80b1 	bcc.w	b626 <__divdi3+0x356>
    b4c4:	1a9b      	subs	r3, r3, r2
    b4c6:	4639      	mov	r1, r7
    b4c8:	4618      	mov	r0, r3
    b4ca:	9301      	str	r3, [sp, #4]
    b4cc:	f7ff fcd0 	bl	ae70 <__aeabi_uidiv>
    b4d0:	9901      	ldr	r1, [sp, #4]
    b4d2:	4682      	mov	sl, r0
    b4d4:	4608      	mov	r0, r1
    b4d6:	4639      	mov	r1, r7
    b4d8:	f7ff fdf8 	bl	b0cc <__aeabi_uidivmod>
    b4dc:	f8dd c008 	ldr.w	ip, [sp, #8]
    b4e0:	fb09 f30a 	mul.w	r3, r9, sl
    b4e4:	fa1f f08c 	uxth.w	r0, ip
    b4e8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    b4ec:	4293      	cmp	r3, r2
    b4ee:	d908      	bls.n	b502 <__divdi3+0x232>
    b4f0:	1912      	adds	r2, r2, r4
    b4f2:	f10a 3aff 	add.w	sl, sl, #4294967295
    b4f6:	d204      	bcs.n	b502 <__divdi3+0x232>
    b4f8:	4293      	cmp	r3, r2
    b4fa:	bf84      	itt	hi
    b4fc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    b500:	1912      	addhi	r2, r2, r4
    b502:	fa05 f508 	lsl.w	r5, r5, r8
    b506:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    b50a:	ebc3 0802 	rsb	r8, r3, r2
    b50e:	f8cd e008 	str.w	lr, [sp, #8]
    b512:	e759      	b.n	b3c8 <__divdi3+0xf8>
    b514:	f1c7 0020 	rsb	r0, r7, #32
    b518:	fa03 fa07 	lsl.w	sl, r3, r7
    b51c:	40c2      	lsrs	r2, r0
    b51e:	fa35 f300 	lsrs.w	r3, r5, r0
    b522:	ea42 0b0a 	orr.w	fp, r2, sl
    b526:	fa21 f800 	lsr.w	r8, r1, r0
    b52a:	fa01 f907 	lsl.w	r9, r1, r7
    b52e:	4640      	mov	r0, r8
    b530:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    b534:	ea43 0109 	orr.w	r1, r3, r9
    b538:	9102      	str	r1, [sp, #8]
    b53a:	4651      	mov	r1, sl
    b53c:	fa1f f28b 	uxth.w	r2, fp
    b540:	9203      	str	r2, [sp, #12]
    b542:	f7ff fc95 	bl	ae70 <__aeabi_uidiv>
    b546:	4651      	mov	r1, sl
    b548:	4681      	mov	r9, r0
    b54a:	4640      	mov	r0, r8
    b54c:	f7ff fdbe 	bl	b0cc <__aeabi_uidivmod>
    b550:	9b03      	ldr	r3, [sp, #12]
    b552:	f8dd c008 	ldr.w	ip, [sp, #8]
    b556:	fb03 f209 	mul.w	r2, r3, r9
    b55a:	ea4f 401c 	mov.w	r0, ip, lsr #16
    b55e:	fa14 f307 	lsls.w	r3, r4, r7
    b562:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    b566:	42a2      	cmp	r2, r4
    b568:	d904      	bls.n	b574 <__divdi3+0x2a4>
    b56a:	eb14 040b 	adds.w	r4, r4, fp
    b56e:	f109 39ff 	add.w	r9, r9, #4294967295
    b572:	d352      	bcc.n	b61a <__divdi3+0x34a>
    b574:	1aa4      	subs	r4, r4, r2
    b576:	4651      	mov	r1, sl
    b578:	4620      	mov	r0, r4
    b57a:	9301      	str	r3, [sp, #4]
    b57c:	f7ff fc78 	bl	ae70 <__aeabi_uidiv>
    b580:	4651      	mov	r1, sl
    b582:	4680      	mov	r8, r0
    b584:	4620      	mov	r0, r4
    b586:	f7ff fda1 	bl	b0cc <__aeabi_uidivmod>
    b58a:	9803      	ldr	r0, [sp, #12]
    b58c:	f8dd c008 	ldr.w	ip, [sp, #8]
    b590:	fb00 f208 	mul.w	r2, r0, r8
    b594:	fa1f f38c 	uxth.w	r3, ip
    b598:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    b59c:	9b01      	ldr	r3, [sp, #4]
    b59e:	4282      	cmp	r2, r0
    b5a0:	d904      	bls.n	b5ac <__divdi3+0x2dc>
    b5a2:	eb10 000b 	adds.w	r0, r0, fp
    b5a6:	f108 38ff 	add.w	r8, r8, #4294967295
    b5aa:	d330      	bcc.n	b60e <__divdi3+0x33e>
    b5ac:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    b5b0:	fa1f fc83 	uxth.w	ip, r3
    b5b4:	0c1b      	lsrs	r3, r3, #16
    b5b6:	1a80      	subs	r0, r0, r2
    b5b8:	fa1f fe88 	uxth.w	lr, r8
    b5bc:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    b5c0:	fb0c f90e 	mul.w	r9, ip, lr
    b5c4:	fb0c fc0a 	mul.w	ip, ip, sl
    b5c8:	fb03 c10e 	mla	r1, r3, lr, ip
    b5cc:	fb03 f20a 	mul.w	r2, r3, sl
    b5d0:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    b5d4:	458c      	cmp	ip, r1
    b5d6:	bf88      	it	hi
    b5d8:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    b5dc:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    b5e0:	4570      	cmp	r0, lr
    b5e2:	d310      	bcc.n	b606 <__divdi3+0x336>
    b5e4:	fa1f f989 	uxth.w	r9, r9
    b5e8:	fa05 f707 	lsl.w	r7, r5, r7
    b5ec:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    b5f0:	bf14      	ite	ne
    b5f2:	2200      	movne	r2, #0
    b5f4:	2201      	moveq	r2, #1
    b5f6:	4287      	cmp	r7, r0
    b5f8:	bf2c      	ite	cs
    b5fa:	2700      	movcs	r7, #0
    b5fc:	f002 0701 	andcc.w	r7, r2, #1
    b600:	2f00      	cmp	r7, #0
    b602:	f43f aec4 	beq.w	b38e <__divdi3+0xbe>
    b606:	f108 38ff 	add.w	r8, r8, #4294967295
    b60a:	2700      	movs	r7, #0
    b60c:	e6bf      	b.n	b38e <__divdi3+0xbe>
    b60e:	4282      	cmp	r2, r0
    b610:	bf84      	itt	hi
    b612:	4458      	addhi	r0, fp
    b614:	f108 38ff 	addhi.w	r8, r8, #4294967295
    b618:	e7c8      	b.n	b5ac <__divdi3+0x2dc>
    b61a:	42a2      	cmp	r2, r4
    b61c:	bf84      	itt	hi
    b61e:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b622:	445c      	addhi	r4, fp
    b624:	e7a6      	b.n	b574 <__divdi3+0x2a4>
    b626:	429a      	cmp	r2, r3
    b628:	bf84      	itt	hi
    b62a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    b62e:	191b      	addhi	r3, r3, r4
    b630:	e748      	b.n	b4c4 <__divdi3+0x1f4>
    b632:	bf00      	nop

0000b634 <__udivdi3>:
    b634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b638:	460c      	mov	r4, r1
    b63a:	b083      	sub	sp, #12
    b63c:	4680      	mov	r8, r0
    b63e:	4616      	mov	r6, r2
    b640:	4689      	mov	r9, r1
    b642:	461f      	mov	r7, r3
    b644:	4615      	mov	r5, r2
    b646:	468a      	mov	sl, r1
    b648:	2b00      	cmp	r3, #0
    b64a:	d14b      	bne.n	b6e4 <__udivdi3+0xb0>
    b64c:	428a      	cmp	r2, r1
    b64e:	d95c      	bls.n	b70a <__udivdi3+0xd6>
    b650:	fab2 f382 	clz	r3, r2
    b654:	b15b      	cbz	r3, b66e <__udivdi3+0x3a>
    b656:	f1c3 0020 	rsb	r0, r3, #32
    b65a:	fa01 fa03 	lsl.w	sl, r1, r3
    b65e:	fa28 f200 	lsr.w	r2, r8, r0
    b662:	fa16 f503 	lsls.w	r5, r6, r3
    b666:	fa08 f803 	lsl.w	r8, r8, r3
    b66a:	ea42 0a0a 	orr.w	sl, r2, sl
    b66e:	0c2e      	lsrs	r6, r5, #16
    b670:	4650      	mov	r0, sl
    b672:	4631      	mov	r1, r6
    b674:	b2af      	uxth	r7, r5
    b676:	f7ff fbfb 	bl	ae70 <__aeabi_uidiv>
    b67a:	4631      	mov	r1, r6
    b67c:	ea4f 4418 	mov.w	r4, r8, lsr #16
    b680:	4681      	mov	r9, r0
    b682:	4650      	mov	r0, sl
    b684:	f7ff fd22 	bl	b0cc <__aeabi_uidivmod>
    b688:	fb07 f309 	mul.w	r3, r7, r9
    b68c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    b690:	4553      	cmp	r3, sl
    b692:	d909      	bls.n	b6a8 <__udivdi3+0x74>
    b694:	eb1a 0a05 	adds.w	sl, sl, r5
    b698:	f109 39ff 	add.w	r9, r9, #4294967295
    b69c:	d204      	bcs.n	b6a8 <__udivdi3+0x74>
    b69e:	4553      	cmp	r3, sl
    b6a0:	bf84      	itt	hi
    b6a2:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b6a6:	44aa      	addhi	sl, r5
    b6a8:	ebc3 0a0a 	rsb	sl, r3, sl
    b6ac:	4631      	mov	r1, r6
    b6ae:	4650      	mov	r0, sl
    b6b0:	fa1f f888 	uxth.w	r8, r8
    b6b4:	f7ff fbdc 	bl	ae70 <__aeabi_uidiv>
    b6b8:	4631      	mov	r1, r6
    b6ba:	4604      	mov	r4, r0
    b6bc:	4650      	mov	r0, sl
    b6be:	f7ff fd05 	bl	b0cc <__aeabi_uidivmod>
    b6c2:	fb07 f704 	mul.w	r7, r7, r4
    b6c6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    b6ca:	4547      	cmp	r7, r8
    b6cc:	d906      	bls.n	b6dc <__udivdi3+0xa8>
    b6ce:	3c01      	subs	r4, #1
    b6d0:	eb18 0805 	adds.w	r8, r8, r5
    b6d4:	d202      	bcs.n	b6dc <__udivdi3+0xa8>
    b6d6:	4547      	cmp	r7, r8
    b6d8:	bf88      	it	hi
    b6da:	3c01      	subhi	r4, #1
    b6dc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    b6e0:	2600      	movs	r6, #0
    b6e2:	e05c      	b.n	b79e <__udivdi3+0x16a>
    b6e4:	428b      	cmp	r3, r1
    b6e6:	d858      	bhi.n	b79a <__udivdi3+0x166>
    b6e8:	fab3 f683 	clz	r6, r3
    b6ec:	2e00      	cmp	r6, #0
    b6ee:	d15b      	bne.n	b7a8 <__udivdi3+0x174>
    b6f0:	428b      	cmp	r3, r1
    b6f2:	bf2c      	ite	cs
    b6f4:	2200      	movcs	r2, #0
    b6f6:	2201      	movcc	r2, #1
    b6f8:	4285      	cmp	r5, r0
    b6fa:	bf8c      	ite	hi
    b6fc:	4615      	movhi	r5, r2
    b6fe:	f042 0501 	orrls.w	r5, r2, #1
    b702:	2d00      	cmp	r5, #0
    b704:	d049      	beq.n	b79a <__udivdi3+0x166>
    b706:	2401      	movs	r4, #1
    b708:	e049      	b.n	b79e <__udivdi3+0x16a>
    b70a:	b922      	cbnz	r2, b716 <__udivdi3+0xe2>
    b70c:	4611      	mov	r1, r2
    b70e:	2001      	movs	r0, #1
    b710:	f7ff fbae 	bl	ae70 <__aeabi_uidiv>
    b714:	4605      	mov	r5, r0
    b716:	fab5 f685 	clz	r6, r5
    b71a:	2e00      	cmp	r6, #0
    b71c:	f040 80ba 	bne.w	b894 <__udivdi3+0x260>
    b720:	1b64      	subs	r4, r4, r5
    b722:	0c2f      	lsrs	r7, r5, #16
    b724:	fa1f fa85 	uxth.w	sl, r5
    b728:	2601      	movs	r6, #1
    b72a:	4639      	mov	r1, r7
    b72c:	4620      	mov	r0, r4
    b72e:	f7ff fb9f 	bl	ae70 <__aeabi_uidiv>
    b732:	4639      	mov	r1, r7
    b734:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    b738:	4681      	mov	r9, r0
    b73a:	4620      	mov	r0, r4
    b73c:	f7ff fcc6 	bl	b0cc <__aeabi_uidivmod>
    b740:	fb0a f309 	mul.w	r3, sl, r9
    b744:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    b748:	455b      	cmp	r3, fp
    b74a:	d909      	bls.n	b760 <__udivdi3+0x12c>
    b74c:	eb1b 0b05 	adds.w	fp, fp, r5
    b750:	f109 39ff 	add.w	r9, r9, #4294967295
    b754:	d204      	bcs.n	b760 <__udivdi3+0x12c>
    b756:	455b      	cmp	r3, fp
    b758:	bf84      	itt	hi
    b75a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b75e:	44ab      	addhi	fp, r5
    b760:	ebc3 0b0b 	rsb	fp, r3, fp
    b764:	4639      	mov	r1, r7
    b766:	4658      	mov	r0, fp
    b768:	fa1f f888 	uxth.w	r8, r8
    b76c:	f7ff fb80 	bl	ae70 <__aeabi_uidiv>
    b770:	4639      	mov	r1, r7
    b772:	4604      	mov	r4, r0
    b774:	4658      	mov	r0, fp
    b776:	f7ff fca9 	bl	b0cc <__aeabi_uidivmod>
    b77a:	fb0a fa04 	mul.w	sl, sl, r4
    b77e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    b782:	45c2      	cmp	sl, r8
    b784:	d906      	bls.n	b794 <__udivdi3+0x160>
    b786:	3c01      	subs	r4, #1
    b788:	eb18 0805 	adds.w	r8, r8, r5
    b78c:	d202      	bcs.n	b794 <__udivdi3+0x160>
    b78e:	45c2      	cmp	sl, r8
    b790:	bf88      	it	hi
    b792:	3c01      	subhi	r4, #1
    b794:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    b798:	e001      	b.n	b79e <__udivdi3+0x16a>
    b79a:	2600      	movs	r6, #0
    b79c:	4634      	mov	r4, r6
    b79e:	4631      	mov	r1, r6
    b7a0:	4620      	mov	r0, r4
    b7a2:	b003      	add	sp, #12
    b7a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b7a8:	f1c6 0020 	rsb	r0, r6, #32
    b7ac:	40b3      	lsls	r3, r6
    b7ae:	fa32 f700 	lsrs.w	r7, r2, r0
    b7b2:	fa21 fb00 	lsr.w	fp, r1, r0
    b7b6:	431f      	orrs	r7, r3
    b7b8:	fa14 f206 	lsls.w	r2, r4, r6
    b7bc:	fa28 f100 	lsr.w	r1, r8, r0
    b7c0:	4658      	mov	r0, fp
    b7c2:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    b7c6:	4311      	orrs	r1, r2
    b7c8:	9100      	str	r1, [sp, #0]
    b7ca:	4651      	mov	r1, sl
    b7cc:	b2bb      	uxth	r3, r7
    b7ce:	9301      	str	r3, [sp, #4]
    b7d0:	f7ff fb4e 	bl	ae70 <__aeabi_uidiv>
    b7d4:	4651      	mov	r1, sl
    b7d6:	40b5      	lsls	r5, r6
    b7d8:	4681      	mov	r9, r0
    b7da:	4658      	mov	r0, fp
    b7dc:	f7ff fc76 	bl	b0cc <__aeabi_uidivmod>
    b7e0:	9c01      	ldr	r4, [sp, #4]
    b7e2:	9800      	ldr	r0, [sp, #0]
    b7e4:	fb04 f309 	mul.w	r3, r4, r9
    b7e8:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    b7ec:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    b7f0:	455b      	cmp	r3, fp
    b7f2:	d905      	bls.n	b800 <__udivdi3+0x1cc>
    b7f4:	eb1b 0b07 	adds.w	fp, fp, r7
    b7f8:	f109 39ff 	add.w	r9, r9, #4294967295
    b7fc:	f0c0 808e 	bcc.w	b91c <__udivdi3+0x2e8>
    b800:	ebc3 0b0b 	rsb	fp, r3, fp
    b804:	4651      	mov	r1, sl
    b806:	4658      	mov	r0, fp
    b808:	f7ff fb32 	bl	ae70 <__aeabi_uidiv>
    b80c:	4651      	mov	r1, sl
    b80e:	4604      	mov	r4, r0
    b810:	4658      	mov	r0, fp
    b812:	f7ff fc5b 	bl	b0cc <__aeabi_uidivmod>
    b816:	9801      	ldr	r0, [sp, #4]
    b818:	9a00      	ldr	r2, [sp, #0]
    b81a:	fb00 f304 	mul.w	r3, r0, r4
    b81e:	fa1f fc82 	uxth.w	ip, r2
    b822:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    b826:	4293      	cmp	r3, r2
    b828:	d906      	bls.n	b838 <__udivdi3+0x204>
    b82a:	3c01      	subs	r4, #1
    b82c:	19d2      	adds	r2, r2, r7
    b82e:	d203      	bcs.n	b838 <__udivdi3+0x204>
    b830:	4293      	cmp	r3, r2
    b832:	d901      	bls.n	b838 <__udivdi3+0x204>
    b834:	19d2      	adds	r2, r2, r7
    b836:	3c01      	subs	r4, #1
    b838:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    b83c:	b2a8      	uxth	r0, r5
    b83e:	1ad2      	subs	r2, r2, r3
    b840:	0c2d      	lsrs	r5, r5, #16
    b842:	fa1f fc84 	uxth.w	ip, r4
    b846:	0c23      	lsrs	r3, r4, #16
    b848:	fb00 f70c 	mul.w	r7, r0, ip
    b84c:	fb00 fe03 	mul.w	lr, r0, r3
    b850:	fb05 e10c 	mla	r1, r5, ip, lr
    b854:	fb05 f503 	mul.w	r5, r5, r3
    b858:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    b85c:	458e      	cmp	lr, r1
    b85e:	bf88      	it	hi
    b860:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    b864:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    b868:	42aa      	cmp	r2, r5
    b86a:	d310      	bcc.n	b88e <__udivdi3+0x25a>
    b86c:	b2bf      	uxth	r7, r7
    b86e:	fa08 f606 	lsl.w	r6, r8, r6
    b872:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    b876:	bf14      	ite	ne
    b878:	f04f 0e00 	movne.w	lr, #0
    b87c:	f04f 0e01 	moveq.w	lr, #1
    b880:	4296      	cmp	r6, r2
    b882:	bf2c      	ite	cs
    b884:	2600      	movcs	r6, #0
    b886:	f00e 0601 	andcc.w	r6, lr, #1
    b88a:	2e00      	cmp	r6, #0
    b88c:	d087      	beq.n	b79e <__udivdi3+0x16a>
    b88e:	3c01      	subs	r4, #1
    b890:	2600      	movs	r6, #0
    b892:	e784      	b.n	b79e <__udivdi3+0x16a>
    b894:	40b5      	lsls	r5, r6
    b896:	f1c6 0120 	rsb	r1, r6, #32
    b89a:	fa24 f901 	lsr.w	r9, r4, r1
    b89e:	fa28 f201 	lsr.w	r2, r8, r1
    b8a2:	0c2f      	lsrs	r7, r5, #16
    b8a4:	40b4      	lsls	r4, r6
    b8a6:	4639      	mov	r1, r7
    b8a8:	4648      	mov	r0, r9
    b8aa:	4322      	orrs	r2, r4
    b8ac:	9200      	str	r2, [sp, #0]
    b8ae:	f7ff fadf 	bl	ae70 <__aeabi_uidiv>
    b8b2:	4639      	mov	r1, r7
    b8b4:	fa1f fa85 	uxth.w	sl, r5
    b8b8:	4683      	mov	fp, r0
    b8ba:	4648      	mov	r0, r9
    b8bc:	f7ff fc06 	bl	b0cc <__aeabi_uidivmod>
    b8c0:	9b00      	ldr	r3, [sp, #0]
    b8c2:	0c1a      	lsrs	r2, r3, #16
    b8c4:	fb0a f30b 	mul.w	r3, sl, fp
    b8c8:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    b8cc:	42a3      	cmp	r3, r4
    b8ce:	d903      	bls.n	b8d8 <__udivdi3+0x2a4>
    b8d0:	1964      	adds	r4, r4, r5
    b8d2:	f10b 3bff 	add.w	fp, fp, #4294967295
    b8d6:	d327      	bcc.n	b928 <__udivdi3+0x2f4>
    b8d8:	1ae4      	subs	r4, r4, r3
    b8da:	4639      	mov	r1, r7
    b8dc:	4620      	mov	r0, r4
    b8de:	f7ff fac7 	bl	ae70 <__aeabi_uidiv>
    b8e2:	4639      	mov	r1, r7
    b8e4:	4681      	mov	r9, r0
    b8e6:	4620      	mov	r0, r4
    b8e8:	f7ff fbf0 	bl	b0cc <__aeabi_uidivmod>
    b8ec:	9800      	ldr	r0, [sp, #0]
    b8ee:	fb0a f309 	mul.w	r3, sl, r9
    b8f2:	fa1f fc80 	uxth.w	ip, r0
    b8f6:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    b8fa:	42a3      	cmp	r3, r4
    b8fc:	d908      	bls.n	b910 <__udivdi3+0x2dc>
    b8fe:	1964      	adds	r4, r4, r5
    b900:	f109 39ff 	add.w	r9, r9, #4294967295
    b904:	d204      	bcs.n	b910 <__udivdi3+0x2dc>
    b906:	42a3      	cmp	r3, r4
    b908:	bf84      	itt	hi
    b90a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b90e:	1964      	addhi	r4, r4, r5
    b910:	fa08 f806 	lsl.w	r8, r8, r6
    b914:	1ae4      	subs	r4, r4, r3
    b916:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    b91a:	e706      	b.n	b72a <__udivdi3+0xf6>
    b91c:	455b      	cmp	r3, fp
    b91e:	bf84      	itt	hi
    b920:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b924:	44bb      	addhi	fp, r7
    b926:	e76b      	b.n	b800 <__udivdi3+0x1cc>
    b928:	42a3      	cmp	r3, r4
    b92a:	bf84      	itt	hi
    b92c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    b930:	1964      	addhi	r4, r4, r5
    b932:	e7d1      	b.n	b8d8 <__udivdi3+0x2a4>
    b934:	6867694c 	.word	0x6867694c
    b938:	73207374 	.word	0x73207374
    b93c:	203a7465 	.word	0x203a7465
    b940:	78257830 	.word	0x78257830
    b944:	00000a0d 	.word	0x00000a0d
    b948:	30746962 	.word	0x30746962
    b94c:	0964253a 	.word	0x0964253a
    b950:	31746962 	.word	0x31746962
    b954:	0964253a 	.word	0x0964253a
    b958:	32746962 	.word	0x32746962
    b95c:	0964253a 	.word	0x0964253a
    b960:	00000a0d 	.word	0x00000a0d
    b964:	474e4144 	.word	0x474e4144
    b968:	5a205245 	.word	0x5a205245
    b96c:	3a454e4f 	.word	0x3a454e4f
    b970:	76694c20 	.word	0x76694c20
    b974:	69662d65 	.word	0x69662d65
    b978:	65206572 	.word	0x65206572
    b97c:	6c62616e 	.word	0x6c62616e
    b980:	0d2e6465 	.word	0x0d2e6465
    b984:	00000000 	.word	0x00000000
    b988:	6576694c 	.word	0x6576694c
    b98c:	7269662d 	.word	0x7269662d
    b990:	69642065 	.word	0x69642065
    b994:	6c626173 	.word	0x6c626173
    b998:	0d2e6465 	.word	0x0d2e6465
    b99c:	00000000 	.word	0x00000000
    b9a0:	4f525245 	.word	0x4f525245
    b9a4:	41203a52 	.word	0x41203a52
    b9a8:	6d657474 	.word	0x6d657474
    b9ac:	64657470 	.word	0x64657470
    b9b0:	206f7420 	.word	0x206f7420
    b9b4:	65726966 	.word	0x65726966
    b9b8:	74697720 	.word	0x74697720
    b9bc:	74756f68 	.word	0x74756f68
    b9c0:	76696c20 	.word	0x76696c20
    b9c4:	69662065 	.word	0x69662065
    b9c8:	65206572 	.word	0x65206572
    b9cc:	6c62616e 	.word	0x6c62616e
    b9d0:	0d726465 	.word	0x0d726465
    b9d4:	00000000 	.word	0x00000000
    b9d8:	69676542 	.word	0x69676542
    b9dc:	6e696e6e 	.word	0x6e696e6e
    b9e0:	75612067 	.word	0x75612067
    b9e4:	616d6f74 	.word	0x616d6f74
    b9e8:	20646574 	.word	0x20646574
    b9ec:	6b656573 	.word	0x6b656573
    b9f0:	646e612d 	.word	0x646e612d
    b9f4:	7365642d 	.word	0x7365642d
    b9f8:	796f7274 	.word	0x796f7274
    b9fc:	00000d21 	.word	0x00000d21
    ba00:	25203a78 	.word	0x25203a78
    ba04:	3a790964 	.word	0x3a790964
    ba08:	0d642520 	.word	0x0d642520
    ba0c:	0000000a 	.word	0x0000000a
    ba10:	6e6f2058 	.word	0x6e6f2058
    ba14:	72617420 	.word	0x72617420
    ba18:	21746567 	.word	0x21746567
    ba1c:	0000000d 	.word	0x0000000d
    ba20:	6e6f2059 	.word	0x6e6f2059
    ba24:	72617420 	.word	0x72617420
    ba28:	21746567 	.word	0x21746567
    ba2c:	0000000d 	.word	0x0000000d
    ba30:	67726154 	.word	0x67726154
    ba34:	61207465 	.word	0x61207465
    ba38:	69757163 	.word	0x69757163
    ba3c:	2c646572 	.word	0x2c646572
    ba40:	72696620 	.word	0x72696620
    ba44:	21676e69 	.word	0x21676e69
    ba48:	0000000d 	.word	0x0000000d
    ba4c:	726f6241 	.word	0x726f6241
    ba50:	676e6974 	.word	0x676e6974
    ba54:	65657320 	.word	0x65657320
    ba58:	6e612d6b 	.word	0x6e612d6b
    ba5c:	65642d64 	.word	0x65642d64
    ba60:	6f727473 	.word	0x6f727473
    ba64:	20262079 	.word	0x20262079
    ba68:	61736964 	.word	0x61736964
    ba6c:	6e696c62 	.word	0x6e696c62
    ba70:	696c2067 	.word	0x696c2067
    ba74:	662d6576 	.word	0x662d6576
    ba78:	0d657269 	.word	0x0d657269
    ba7c:	00000000 	.word	0x00000000
    ba80:	7270205a 	.word	0x7270205a
    ba84:	65737365 	.word	0x65737365
    ba88:	61202c64 	.word	0x61202c64
    ba8c:	76697463 	.word	0x76697463
    ba90:	6e697461 	.word	0x6e697461
    ba94:	72742067 	.word	0x72742067
    ba98:	65676769 	.word	0x65676769
    ba9c:	6f732072 	.word	0x6f732072
    baa0:	6f6e656c 	.word	0x6f6e656c
    baa4:	000d6469 	.word	0x000d6469
    baa8:	2e4e2e41 	.word	0x2e4e2e41
    baac:	2e532e54 	.word	0x2e532e54
    bab0:	30303320 	.word	0x30303320
    bab4:	72202c30 	.word	0x72202c30
    bab8:	79646165 	.word	0x79646165
    babc:	726f6620 	.word	0x726f6620
    bac0:	74636120 	.word	0x74636120
    bac4:	216e6f69 	.word	0x216e6f69
    bac8:	0000000d 	.word	0x0000000d
    bacc:	6e676973 	.word	0x6e676973
    bad0:	72757461 	.word	0x72757461
    bad4:	25203a65 	.word	0x25203a65
    bad8:	3a780964 	.word	0x3a780964
    badc:	09642520 	.word	0x09642520
    bae0:	25203a79 	.word	0x25203a79
    bae4:	3a770964 	.word	0x3a770964
    bae8:	09642520 	.word	0x09642520
    baec:	25203a68 	.word	0x25203a68
    baf0:	6e610964 	.word	0x6e610964
    baf4:	3a656c67 	.word	0x3a656c67
    baf8:	0d642520 	.word	0x0d642520
    bafc:	0000000a 	.word	0x0000000a
    bb00:	63656863 	.word	0x63656863
    bb04:	6d75736b 	.word	0x6d75736b
    bb08:	72726520 	.word	0x72726520
    bb0c:	0021726f 	.word	0x0021726f
    bb10:	4f545541 	.word	0x4f545541
    bb14:	00002020 	.word	0x00002020
    bb18:	4d524f4e 	.word	0x4d524f4e
    bb1c:	00004c41 	.word	0x00004c41
    bb20:	44414f4c 	.word	0x44414f4c
    bb24:	00004445 	.word	0x00004445
    bb28:	41454c43 	.word	0x41454c43
    bb2c:	00002052 	.word	0x00002052
    bb30:	64353025 	.word	0x64353025
    bb34:	00000000 	.word	0x00000000
    bb38:	64333025 	.word	0x64333025
    bb3c:	00000000 	.word	0x00000000
    bb40:	74697277 	.word	0x74697277
    bb44:	20676e69 	.word	0x20676e69
    bb48:	67726174 	.word	0x67726174
    bb4c:	63207465 	.word	0x63207465
    bb50:	6c637269 	.word	0x6c637269
    bb54:	00000d65 	.word	0x00000d65
    bb58:	74697277 	.word	0x74697277
    bb5c:	20676e69 	.word	0x20676e69
    bb60:	2077656e 	.word	0x2077656e
    bb64:	67726174 	.word	0x67726174
    bb68:	63207465 	.word	0x63207465
    bb6c:	6c637269 	.word	0x6c637269
    bb70:	64252865 	.word	0x64252865
    bb74:	2964252c 	.word	0x2964252c
    bb78:	00000a0d 	.word	0x00000a0d
    bb7c:	73617265 	.word	0x73617265
    bb80:	20676e69 	.word	0x20676e69
    bb84:	20646c6f 	.word	0x20646c6f
    bb88:	67726174 	.word	0x67726174
    bb8c:	63207465 	.word	0x63207465
    bb90:	6c637269 	.word	0x6c637269
    bb94:	25282065 	.word	0x25282065
    bb98:	64252c64 	.word	0x64252c64
    bb9c:	000a0d29 	.word	0x000a0d29
    bba0:	00003a58 	.word	0x00003a58
    bba4:	00003a59 	.word	0x00003a59
    bba8:	74736944 	.word	0x74736944
    bbac:	296d6328 	.word	0x296d6328
    bbb0:	00000000 	.word	0x00000000
    bbb4:	6d616843 	.word	0x6d616843
    bbb8:	00726562 	.word	0x00726562
    bbbc:	65646f4d 	.word	0x65646f4d
    bbc0:	00000000 	.word	0x00000000
    bbc4:	70616548 	.word	0x70616548
    bbc8:	646e6120 	.word	0x646e6120
    bbcc:	61747320 	.word	0x61747320
    bbd0:	63206b63 	.word	0x63206b63
    bbd4:	696c6c6f 	.word	0x696c6c6f
    bbd8:	6e6f6973 	.word	0x6e6f6973
    bbdc:	0000000a 	.word	0x0000000a

0000bbe0 <g_config_reg_lut>:
    bbe0:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    bbf0:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    bc00:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    bc10:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    bc20:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    bc30:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    bc40:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    bc50:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0000bc60 <g_gpio_irqn_lut>:
    bc60:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    bc70:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    bc80:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    bc90:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0000bca0 <C.18.2576>:
    bca0:	00000001 00000002 00000004 00000001     ................

0000bcb0 <_global_impure_ptr>:
    bcb0:	2000003c 00000043                       <.. C...

0000bcb8 <blanks.3595>:
    bcb8:	20202020 20202020 20202020 20202020                     

0000bcc8 <zeroes.3596>:
    bcc8:	30303030 30303030 30303030 30303030     0000000000000000
    bcd8:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    bce8:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    bcf8:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    bd08:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    bd18:	00000030                                0...

0000bd1c <blanks.3577>:
    bd1c:	20202020 20202020 20202020 20202020                     

0000bd2c <zeroes.3578>:
    bd2c:	30303030 30303030 30303030 30303030     0000000000000000
    bd3c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0000bd4c <__sf_fake_stdin>:
	...

0000bd6c <__sf_fake_stdout>:
	...

0000bd8c <__sf_fake_stderr>:
	...

0000bdac <charset>:
    bdac:	0000bde4                                ....

0000bdb0 <lconv>:
    bdb0:	0000bde0 0000b984 0000b984 0000b984     ................
    bdc0:	0000b984 0000b984 0000b984 0000b984     ................
    bdd0:	0000b984 0000b984 ffffffff ffffffff     ................
    bde0:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

0000bdf0 <__mprec_tens>:
    bdf0:	00000000 3ff00000 00000000 40240000     .......?......$@
    be00:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    be10:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    be20:	00000000 412e8480 00000000 416312d0     .......A......cA
    be30:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    be40:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    be50:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    be60:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    be70:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    be80:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    be90:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    bea0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    beb0:	79d99db4 44ea7843                       ...yCx.D

0000beb8 <p05.2463>:
    beb8:	00000005 00000019 0000007d 00000000     ........}.......

0000bec8 <__mprec_bigtens>:
    bec8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    bed8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    bee8:	7f73bf3c 75154fdd                       <.s..O.u

0000bef0 <__mprec_tinytens>:
    bef0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    bf00:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    bf10:	64ac6f43 0ac80628                       Co.d(...

0000bf18 <_init>:
    bf18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bf1a:	bf00      	nop
    bf1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    bf1e:	bc08      	pop	{r3}
    bf20:	469e      	mov	lr, r3
    bf22:	4770      	bx	lr

0000bf24 <_fini>:
    bf24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bf26:	bf00      	nop
    bf28:	bcf8      	pop	{r3, r4, r5, r6, r7}
    bf2a:	bc08      	pop	{r3}
    bf2c:	469e      	mov	lr, r3
    bf2e:	4770      	bx	lr

0000bf30 <__frame_dummy_init_array_entry>:
    bf30:	0485 0000                                   ....

0000bf34 <__do_global_dtors_aux_fini_array_entry>:
    bf34:	0471 0000                                   q...
