{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 15:28:55 2024 " "Info: Processing started: Wed Mar 06 15:28:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa2380_maxv.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file aa2380_maxv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AA2380_MAXV " "Info: Found entity 1: AA2380_MAXV" {  } { { "AA2380_MAXV.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/AA2380_MAXV.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f00_testadc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file f00_testadc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F00_TestADC " "Info: Found entity 1: F00_TestADC" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadcii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadcii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADCII-Behavioral " "Info: Found design unit 1: F20_EmulateADCII-Behavioral" {  } { { "F20_EmulateADCII.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADCII " "Info: Found entity 1: F20_EmulateADCII" {  } { { "F20_EmulateADCII.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_f20ii.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_f20ii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test_F20II " "Info: Found entity 1: Test_F20II" {  } { { "Test_F20II.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/Test_F20II.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodes-Behavioral " "Info: Found design unit 1: F1_readADC_multimodes-Behavioral" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodes " "Info: Found entity 1: F1_readADC_multimodes" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodestst.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodestst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodesTST-Behavioral " "Info: Found design unit 1: F1_readADC_multimodesTST-Behavioral" {  } { { "F1_readADC_multimodesTST.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodesTST.vhd" 76 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodesTST " "Info: Found entity 1: F1_readADC_multimodesTST" {  } { { "F1_readADC_multimodesTST.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodesTST.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADC-Behavioral " "Info: Found design unit 1: F20_EmulateADC-Behavioral" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADC " "Info: Found entity 1: F20_EmulateADC" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f0_clockenable_beta2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f0_clockenable_beta2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F0_ClockEnable_BETA2-DESCRIPTION " "Info: Found design unit 1: F0_ClockEnable_BETA2-DESCRIPTION" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F0_ClockEnable_BETA2 " "Info: Found entity 1: F0_ClockEnable_BETA2" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_multimodes_extclockenable.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_multimodes_extclockenable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_Multimodes_ExtClockEnable " "Info: Found entity 1: TEST_Multimodes_ExtClockEnable" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadcmulti_extclk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadcmulti_extclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADCmulti_ExtClk-Behavioral " "Info: Found design unit 1: F1_readADCmulti_ExtClk-Behavioral" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADCmulti_ExtClk " "Info: Found entity 1: F1_readADCmulti_ExtClk" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constval.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file constval.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constval-SYN " "Info: Found design unit 1: constval-SYN" {  } { { "CONSTVAL.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/CONSTVAL.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONSTVAL " "Info: Found entity 1: CONSTVAL" {  } { { "CONSTVAL.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/CONSTVAL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST_Multimodes_ExtClockEnable " "Info: Elaborating entity \"TEST_Multimodes_ExtClockEnable\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "Clear " "Warning: Pin \"Clear\" not connected" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 296 280 448 312 "Clear" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F0_ClockEnable_BETA2 F0_ClockEnable_BETA2:inst " "Info: Elaborating entity \"F0_ClockEnable_BETA2\" for hierarchy \"F0_ClockEnable_BETA2:inst\"" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "inst" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 192 520 688 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F1_readADCmulti_ExtClk F1_readADCmulti_ExtClk:inst1 " "Info: Elaborating entity \"F1_readADCmulti_ExtClk\" for hierarchy \"F1_readADCmulti_ExtClk:inst1\"" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "inst1" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 176 880 1112 528 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F20_EmulateADC F20_EmulateADC:inst9 " "Info: Elaborating entity \"F20_EmulateADC\" for hierarchy \"F20_EmulateADC:inst9\"" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "inst9" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 376 528 688 504 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTVAL CONSTVAL:inst13 " "Info: Elaborating entity \"CONSTVAL\" for hierarchy \"CONSTVAL:inst13\"" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "inst13" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 400 256 336 448 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CONSTVAL:inst13\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"CONSTVAL:inst13\|lpm_constant:lpm_constant_component\"" {  } { { "CONSTVAL.vhd" "lpm_constant_component" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/CONSTVAL.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CONSTVAL:inst13\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"CONSTVAL:inst13\|lpm_constant:lpm_constant_component\"" {  } { { "CONSTVAL.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/CONSTVAL.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONSTVAL:inst13\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"CONSTVAL:inst13\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 10264397 " "Info: Parameter \"lpm_cvalue\" = \"10264397\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CONSTVAL.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/CONSTVAL.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "F0_ClockEnable_BETA2:inst\|ReadCLK " "Warning: Found clock multiplexer F0_ClockEnable_BETA2:inst\|ReadCLK" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "F1_readADCmulti_ExtClk:inst1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"F1_readADCmulti_ExtClk:inst1\|Div0\"" {  } { { "F1_readADCmulti_ExtClk.vhd" "Div0" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\"" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0 " "Info: Instantiated megafunction \"F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ovl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ovl " "Info: Found entity 1: lpm_divide_ovl" {  } { { "db/lpm_divide_ovl.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/lpm_divide_ovl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Info: Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clear " "Warning (15610): No output dependent on input pin \"Clear\"" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 296 280 448 312 "Clear" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "463 " "Info: Implemented 463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "394 " "Info: Implemented 394 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "AA2380-MAXV_TSTQ9 " "Warning: Ignored assignments for entity \"AA2380-MAXV_TSTQ9\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity \"AA2380-MAXV_TSTQ9\" -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity \"AA2380-MAXV_TSTQ9\" -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity \"AA2380-MAXV_TSTQ9\" -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity \"AA2380-MAXV_TSTQ9\" -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 15:28:59 2024 " "Info: Processing ended: Wed Mar 06 15:28:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 15:29:01 2024 " "Info: Processing started: Wed Mar 06 15:29:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "AA2380-MAXV_TSTQ9 EPM2210F324C3 " "Info: Selected device EPM2210F324C3 for design \"AA2380-MAXV_TSTQ9\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "Critical Warning: No exact pin location assignment(s) for 69 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadClock " "Info: Pin ReadClock not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ReadClock } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 512 1216 1392 528 "ReadClock" "" } { 208 688 880 224 "ReadClock" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ReadClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nFS " "Info: Pin nFS not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { nFS } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 528 1216 1392 544 "nFS" "" } { 224 688 880 240 "nFS" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nFS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSo " "Info: Pin FSo not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { FSo } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 544 1216 1392 560 "FSo" "" } { 240 688 880 256 "FSo" "" } { 424 456 528 440 "FSo" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OOR " "Info: Pin OOR not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { OOR } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 560 1216 1392 576 "OOR" "" } { 272 688 744 288 "OOR" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OOR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ClearAll " "Info: Pin ClearAll not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ClearAll } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 576 1216 1392 592 "ClearAll" "" } { 288 688 752 304 "ClearAll" "" } { 272 808 880 288 "ClearAll" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClearAll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nCNVL " "Info: Pin nCNVL not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { nCNVL } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 1192 1368 248 "nCNVL" "" } { 440 360 403 456 "nCNVL" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCNVL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUSYL " "Info: Pin BUSYL not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BUSYL } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 632 1216 1392 648 "BUSYL" "" } { 392 688 736 408 "BUSYL" "" } { 320 808 880 336 "BUSYL" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSYL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCKL " "Info: Pin SCKL not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SCKL } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 1192 1368 264 "SCKL" "" } { 472 360 400 488 "SCKL" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCKL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDOL " "Info: Pin SDOL not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SDOL } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 648 1216 1392 664 "SDOL" "" } { 408 688 736 424 "SDOL" "" } { 336 808 880 352 "SDOL" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_AVGen_READ " "Info: Pin Test_AVGen_READ not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { Test_AVGen_READ } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 344 1192 1384 360 "Test_AVGen_READ" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_AVGen_READ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CNVen_SHFT " "Info: Pin Test_CNVen_SHFT not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { Test_CNVen_SHFT } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 360 1192 1383 376 "Test_CNVen_SHFT" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CNVen_SHFT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_AVGen_SCK " "Info: Pin Test_AVGen_SCK not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { Test_AVGen_SCK } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 376 1192 1376 392 "Test_AVGen_SCK" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_AVGen_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Test_CNVen_SCK " "Info: Pin Test_CNVen_SCK not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { Test_CNVen_SCK } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 392 1192 1377 408 "Test_CNVen_SCK" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Test_CNVen_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[23\] " "Info: Pin DOUT\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[23] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[22\] " "Info: Pin DOUT\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[22] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[21\] " "Info: Pin DOUT\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[21] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[20\] " "Info: Pin DOUT\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[20] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[19\] " "Info: Pin DOUT\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[19] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[18\] " "Info: Pin DOUT\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[18] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[17\] " "Info: Pin DOUT\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[17] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[16\] " "Info: Pin DOUT\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[16] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[15\] " "Info: Pin DOUT\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[15] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[14\] " "Info: Pin DOUT\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[14] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[13\] " "Info: Pin DOUT\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[13] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[12\] " "Info: Pin DOUT\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[12] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[11\] " "Info: Pin DOUT\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[11] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[10\] " "Info: Pin DOUT\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[10] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[9\] " "Info: Pin DOUT\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[9] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[8\] " "Info: Pin DOUT\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[8] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[7\] " "Info: Pin DOUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[7] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[6\] " "Info: Pin DOUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[6] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[5\] " "Info: Pin DOUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[5] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[4\] " "Info: Pin DOUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[4] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[3\] " "Info: Pin DOUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[3] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[2\] " "Info: Pin DOUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[2] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[1\] " "Info: Pin DOUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[1] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[0\] " "Info: Pin DOUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DOUT[0] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 200 1192 1368 216 "DOUT\[23..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_AVG_count\[6\] " "Info: Pin TEST_AVG_count\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_AVG_count[6] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 424 1192 1400 440 "TEST_AVG_count\[6..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_AVG_count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_AVG_count\[5\] " "Info: Pin TEST_AVG_count\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_AVG_count[5] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 424 1192 1400 440 "TEST_AVG_count\[6..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_AVG_count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_AVG_count\[4\] " "Info: Pin TEST_AVG_count\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_AVG_count[4] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 424 1192 1400 440 "TEST_AVG_count\[6..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_AVG_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_AVG_count\[3\] " "Info: Pin TEST_AVG_count\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_AVG_count[3] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 424 1192 1400 440 "TEST_AVG_count\[6..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_AVG_count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_AVG_count\[2\] " "Info: Pin TEST_AVG_count\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_AVG_count[2] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 424 1192 1400 440 "TEST_AVG_count\[6..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_AVG_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_AVG_count\[1\] " "Info: Pin TEST_AVG_count\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_AVG_count[1] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 424 1192 1400 440 "TEST_AVG_count\[6..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_AVG_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_AVG_count\[0\] " "Info: Pin TEST_AVG_count\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_AVG_count[0] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 424 1192 1400 440 "TEST_AVG_count\[6..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_AVG_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CNVclk_cnt\[5\] " "Info: Pin TEST_CNVclk_cnt\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_CNVclk_cnt[5] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 408 1192 1403 424 "TEST_CNVclk_cnt\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CNVclk_cnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CNVclk_cnt\[4\] " "Info: Pin TEST_CNVclk_cnt\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_CNVclk_cnt[4] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 408 1192 1403 424 "TEST_CNVclk_cnt\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CNVclk_cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CNVclk_cnt\[3\] " "Info: Pin TEST_CNVclk_cnt\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_CNVclk_cnt[3] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 408 1192 1403 424 "TEST_CNVclk_cnt\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CNVclk_cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CNVclk_cnt\[2\] " "Info: Pin TEST_CNVclk_cnt\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_CNVclk_cnt[2] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 408 1192 1403 424 "TEST_CNVclk_cnt\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CNVclk_cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CNVclk_cnt\[1\] " "Info: Pin TEST_CNVclk_cnt\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_CNVclk_cnt[1] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 408 1192 1403 424 "TEST_CNVclk_cnt\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CNVclk_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CNVclk_cnt\[0\] " "Info: Pin TEST_CNVclk_cnt\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_CNVclk_cnt[0] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 408 1192 1403 424 "TEST_CNVclk_cnt\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CNVclk_cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_TCLK23\[4\] " "Info: Pin TEST_TCLK23\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_TCLK23[4] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 440 1192 1383 456 "TEST_TCLK23\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_TCLK23[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_TCLK23\[3\] " "Info: Pin TEST_TCLK23\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_TCLK23[3] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 440 1192 1383 456 "TEST_TCLK23\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_TCLK23[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_TCLK23\[2\] " "Info: Pin TEST_TCLK23\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_TCLK23[2] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 440 1192 1383 456 "TEST_TCLK23\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_TCLK23[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_TCLK23\[1\] " "Info: Pin TEST_TCLK23\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_TCLK23[1] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 440 1192 1383 456 "TEST_TCLK23\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_TCLK23[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_TCLK23\[0\] " "Info: Pin TEST_TCLK23\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TEST_TCLK23[0] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 440 1192 1383 456 "TEST_TCLK23\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_TCLK23[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestCKcycle\[4\] " "Info: Pin TestCKcycle\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TestCKcycle[4] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 296 1192 1376 312 "TestCKcycle\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestCKcycle[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestCKcycle\[3\] " "Info: Pin TestCKcycle\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TestCKcycle[3] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 296 1192 1376 312 "TestCKcycle\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestCKcycle[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestCKcycle\[2\] " "Info: Pin TestCKcycle\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TestCKcycle[2] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 296 1192 1376 312 "TestCKcycle\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestCKcycle[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestCKcycle\[1\] " "Info: Pin TestCKcycle\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TestCKcycle[1] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 296 1192 1376 312 "TestCKcycle\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestCKcycle[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestCKcycle\[0\] " "Info: Pin TestCKcycle\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { TestCKcycle[0] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 296 1192 1376 312 "TestCKcycle\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestCKcycle[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clear " "Info: Pin Clear not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { Clear } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 296 280 448 312 "Clear" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AVG\[2\] " "Info: Pin AVG\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { AVG[2] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR\[2\] " "Info: Pin SR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SR[2] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AVG\[1\] " "Info: Pin AVG\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { AVG[1] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR\[1\] " "Info: Pin SR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SR[1] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AVG\[0\] " "Info: Pin AVG\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { AVG[0] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR\[0\] " "Info: Pin SR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SR[0] } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AQMODE " "Info: Pin AQMODE not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { AQMODE } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 264 280 448 280 "AQMODE" "" } { 304 808 880 320 "AQMODE" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MCLK " "Info: Pin MCLK not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { MCLK } } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "MCLK Global clock in PIN J6 " "Info: Automatically promoted some destinations of signal \"MCLK\" to use Global clock in PIN J6" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "F0_ClockEnable_BETA2:inst\|ReadCLK " "Info: Destination \"F0_ClockEnable_BETA2:inst\|ReadCLK\" may be non-global or may not use global clock" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "F1_readADCmulti_ExtClk:inst1\|SCKL Global clock " "Info: Automatically promoted some destinations of signal \"F1_readADCmulti_ExtClk:inst1\|SCKL\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SCKL " "Info: Destination \"SCKL\" may be non-global or may not use global clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 1192 1368 264 "SCKL" "" } { 472 360 400 488 "SCKL" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "F0_ClockEnable_BETA2:inst\|Fso Global clock " "Info: Automatically promoted some destinations of signal \"F0_ClockEnable_BETA2:inst\|Fso\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FSo " "Info: Destination \"FSo\" may be non-global or may not use global clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 544 1216 1392 560 "FSo" "" } { 240 688 880 256 "FSo" "" } { 424 456 528 440 "FSo" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 49 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT Global clock " "Info: Automatically promoted signal \"F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT\" to use Global clock" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 3.3V 8 60 0 " "Info: Number of I/O pins in group: 68 (unused VREF, 3.3V VCCIO, 8 input, 60 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 67 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 66 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 66 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.474 ns register pin " "Info: Estimated most critical path is register to pin delay of 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[4\] 1 REG LAB_X16_Y13 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y13; Fanout = 25; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[4] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(1.454 ns) 2.474 ns TEST_TCLK23\[4\] 2 PIN PIN_D15 0 " "Info: 2: + IC(1.020 ns) + CELL(1.454 ns) = 2.474 ns; Loc. = PIN_D15; Fanout = 0; PIN Node = 'TEST_TCLK23\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[4] TEST_TCLK23[4] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 440 1192 1383 456 "TEST_TCLK23\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 58.77 % ) " "Info: Total cell delay = 1.454 ns ( 58.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 41.23 % ) " "Info: Total interconnect delay = 1.020 ns ( 41.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[4] TEST_TCLK23[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y0 X21_Y14 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 15:29:04 2024 " "Info: Processing ended: Wed Mar 06 15:29:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 15:29:05 2024 " "Info: Processing started: Wed Mar 06 15:29:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 15:29:06 2024 " "Info: Processing ended: Wed Mar 06 15:29:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 15:29:08 2024 " "Info: Processing started: Wed Mar 06 15:29:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[0\] " "Info: Assuming node \"AVG\[0\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[1\] " "Info: Assuming node \"AVG\[1\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[1\] " "Info: Assuming node \"SR\[1\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[0\] " "Info: Assuming node \"SR\[0\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[2\] " "Info: Assuming node \"AVG\[2\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[2\] " "Info: Assuming node \"SR\[2\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT " "Info: Detected gated clock \"F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~4 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~4\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~3 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~3\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~2 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~2\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|zReadCLK " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|zReadCLK\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 75 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|zReadCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|AVGen_SCK " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|AVGen_SCK\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|AVGen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|ReadCLK " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|ReadCLK\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|ReadCLK" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|AVGen_READ " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|AVGen_READ\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|AVGen_READ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADCmulti_ExtClk:inst1\|SCKL " "Info: Detected gated clock \"F1_readADCmulti_ExtClk:inst1\|SCKL\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|nFS " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|nFS\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|nFS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|clockDIV\[3\] " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|clockDIV\[3\]\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 98 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|clockDIV\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~1 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~1\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~0 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~0\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|Fso " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|Fso\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 49 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Fso" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[14\] register F1_readADCmulti_ExtClk:inst1\|DOUTL\[14\] 144.43 MHz 6.924 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 144.43 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[14\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|DOUTL\[14\]\" (period= 6.924 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.969 ns + Longest register register " "Info: + Longest register to register delay is 1.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[14\] 1 REG LC_X8_Y13_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y13_N4; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|r_DATAL[14] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.369 ns) 1.969 ns F1_readADCmulti_ExtClk:inst1\|DOUTL\[14\] 2 REG LC_X14_Y13_N3 1 " "Info: 2: + IC(1.600 ns) + CELL(0.369 ns) = 1.969 ns; Loc. = LC_X14_Y13_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|DOUTL\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[14] F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 18.74 % ) " "Info: Total cell delay = 0.369 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.600 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[14] F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.969 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[14] {} F1_readADCmulti_ExtClk:inst1|DOUTL[14] {} } { 0.000ns 1.600ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.512 ns - Smallest " "Info: - Smallest clock skew is -4.512 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 6.216 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 6.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|Fso 2 REG LC_X12_Y6_N9 49 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X12_Y6_N9; Fanout = 49; REG Node = 'F0_ClockEnable_BETA2:inst\|Fso'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.935 ns) + CELL(0.574 ns) 6.216 ns F1_readADCmulti_ExtClk:inst1\|DOUTL\[14\] 3 REG LC_X14_Y13_N3 1 " "Info: 3: + IC(2.935 ns) + CELL(0.574 ns) = 6.216 ns; Loc. = LC_X14_Y13_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|DOUTL\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.509 ns" { F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 33.94 % ) " "Info: Total cell delay = 2.110 ns ( 33.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.106 ns ( 66.06 % ) " "Info: Total interconnect delay = 4.106 ns ( 66.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.216 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.216 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|Fso {} F1_readADCmulti_ExtClk:inst1|DOUTL[14] {} } { 0.000ns 0.000ns 1.171ns 2.935ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 10.728 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 10.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X11_Y9_N5 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X11_Y9_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.809 ns) 5.233 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X16_Y10_N0 3 " "Info: 3: + IC(1.717 ns) + CELL(0.809 ns) = 5.233 ns; Loc. = LC_X16_Y10_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.571 ns) 7.101 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 4 COMB LC_X13_Y10_N1 24 " "Info: 4: + IC(1.297 ns) + CELL(0.571 ns) = 7.101 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.728 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[14\] 5 REG LC_X8_Y13_N4 2 " "Info: 5: + IC(3.053 ns) + CELL(0.574 ns) = 10.728 ns; Loc. = LC_X8_Y13_N4; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[14] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.490 ns ( 32.53 % ) " "Info: Total cell delay = 3.490 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.238 ns ( 67.47 % ) " "Info: Total interconnect delay = 7.238 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.728 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.728 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[14] {} } { 0.000ns 0.000ns 1.171ns 1.717ns 1.297ns 3.053ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.571ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.216 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.216 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|Fso {} F1_readADCmulti_ExtClk:inst1|DOUTL[14] {} } { 0.000ns 0.000ns 1.171ns 2.935ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.728 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.728 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[14] {} } { 0.000ns 0.000ns 1.171ns 1.717ns 1.297ns 3.053ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.571ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 412 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[14] F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.969 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[14] {} F1_readADCmulti_ExtClk:inst1|DOUTL[14] {} } { 0.000ns 1.600ns } { 0.000ns 0.369ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.216 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.216 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|Fso {} F1_readADCmulti_ExtClk:inst1|DOUTL[14] {} } { 0.000ns 0.000ns 1.171ns 2.935ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.728 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.728 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[14] {} } { 0.000ns 0.000ns 1.171ns 1.717ns 1.297ns 3.053ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.571ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[0\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 154.37 MHz 6.478 ns Internal " "Info: Clock \"AVG\[0\]\" has Internal fmax of 154.37 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]\" (period= 6.478 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register register " "Info: + Longest register to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 1 REG LC_X16_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.125 ns) 1.026 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4 2 COMB LC_X16_Y13_N3 6 " "Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.319 ns) 2.574 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5 3 COMB LC_X11_Y13_N5 1 " "Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.777 ns) 4.808 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 4 REG LC_X15_Y12_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 25.40 % ) " "Info: Total cell delay = 1.221 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.587 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.227 ns - Smallest " "Info: - Smallest clock skew is -1.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 10.108 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[0\]\" to destination register is 10.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_G12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G12; Fanout = 18; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.125 ns) 2.895 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.062 ns) + CELL(0.125 ns) = 2.895 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.211 ns F0_ClockEnable_BETA2:inst\|Add1~3 3 COMB LC_X12_Y8_N1 9 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.211 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.806 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.470 ns) + CELL(0.125 ns) = 3.806 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.393 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 4.393 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.462 ns) 6.481 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 6 COMB LC_X13_Y10_N1 24 " "Info: 6: + IC(1.626 ns) + CELL(0.462 ns) = 6.481 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.108 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 7 REG LC_X15_Y12_N6 1 " "Info: 7: + IC(3.053 ns) + CELL(0.574 ns) = 10.108 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 22.20 % ) " "Info: Total cell delay = 2.244 ns ( 22.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.864 ns ( 77.80 % ) " "Info: Total interconnect delay = 7.864 ns ( 77.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.062ns 0.191ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 11.335 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[0\]\" to source register is 11.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_G12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G12; Fanout = 18; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.125 ns) 2.895 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.062 ns) + CELL(0.125 ns) = 2.895 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 3.821 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.821 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.749 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.749 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.336 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.336 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 7.660 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 6 REG LC_X16_Y7_N7 1 " "Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.660 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.032 ns F1_readADCmulti_ExtClk:inst1\|SCKL 7 COMB LC_X16_Y7_N7 30 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.032 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 11.335 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 8 REG LC_X16_Y13_N6 9 " "Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.335 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.637 ns ( 32.09 % ) " "Info: Total cell delay = 3.637 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.698 ns ( 67.91 % ) " "Info: Total interconnect delay = 7.698 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.335 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.335 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.062ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.062ns 0.191ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.335 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.335 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.062ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.062ns 0.191ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.335 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.335 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.062ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[1\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 151.68 MHz 6.593 ns Internal " "Info: Clock \"AVG\[1\]\" has Internal fmax of 151.68 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]\" (period= 6.593 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register register " "Info: + Longest register to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 1 REG LC_X16_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.125 ns) 1.026 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4 2 COMB LC_X16_Y13_N3 6 " "Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.319 ns) 2.574 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5 3 COMB LC_X11_Y13_N5 1 " "Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.777 ns) 4.808 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 4 REG LC_X15_Y12_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 25.40 % ) " "Info: Total cell delay = 1.221 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.587 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.342 ns - Smallest " "Info: - Smallest clock skew is -1.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 10.198 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[1\]\" to destination register is 10.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.319 ns) 3.104 ns F0_ClockEnable_BETA2:inst\|Add1~4 2 COMB LC_X12_Y8_N5 9 " "Info: 2: + IC(2.077 ns) + CELL(0.319 ns) = 3.104 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.896 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.896 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.483 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.483 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.462 ns) 6.571 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X13_Y10_N1 24 " "Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.571 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.198 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 6 REG LC_X15_Y12_N6 1 " "Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 10.198 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 24.58 % ) " "Info: Total cell delay = 2.507 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.691 ns ( 75.42 % ) " "Info: Total interconnect delay = 7.691 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.077ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 11.540 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[1\]\" to source register is 11.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.319 ns) 3.100 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 4.026 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.954 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.541 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 7.865 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 6 REG LC_X16_Y7_N7 1 " "Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.865 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.237 ns F1_readADCmulti_ExtClk:inst1\|SCKL 7 COMB LC_X16_Y7_N7 30 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.237 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 11.540 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 8 REG LC_X16_Y13_N6 9 " "Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.540 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.831 ns ( 33.20 % ) " "Info: Total cell delay = 3.831 ns ( 33.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.709 ns ( 66.80 % ) " "Info: Total interconnect delay = 7.709 ns ( 66.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.540 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.540 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.077ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.540 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.540 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.077ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.540 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.540 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[1\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 150.4 MHz 6.649 ns Internal " "Info: Clock \"SR\[1\]\" has Internal fmax of 150.4 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]\" (period= 6.649 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register register " "Info: + Longest register to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 1 REG LC_X16_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.125 ns) 1.026 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4 2 COMB LC_X16_Y13_N3 6 " "Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.319 ns) 2.574 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5 3 COMB LC_X11_Y13_N5 1 " "Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.777 ns) 4.808 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 4 REG LC_X15_Y12_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 25.40 % ) " "Info: Total cell delay = 1.221 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.587 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.398 ns - Smallest " "Info: - Smallest clock skew is -1.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 10.048 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[1\]\" to destination register is 10.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_U11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 11; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.125 ns) 2.954 ns F0_ClockEnable_BETA2:inst\|Add1~4 2 COMB LC_X12_Y8_N5 9 " "Info: 2: + IC(2.121 ns) + CELL(0.125 ns) = 2.954 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.746 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.746 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.333 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.333 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.462 ns) 6.421 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X13_Y10_N1 24 " "Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.421 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.048 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 6 REG LC_X15_Y12_N6 1 " "Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 10.048 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 23.02 % ) " "Info: Total cell delay = 2.313 ns ( 23.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.735 ns ( 76.98 % ) " "Info: Total interconnect delay = 7.735 ns ( 76.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.048 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.048 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.121ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 11.446 ns - Longest register " "Info: - Longest clock path from clock \"SR\[1\]\" to source register is 11.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_U11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 11; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.462 ns) 3.006 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(1.836 ns) + CELL(0.462 ns) = 3.006 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 3.932 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.932 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.860 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.860 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.447 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.447 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 7.771 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 6 REG LC_X16_Y7_N7 1 " "Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.771 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.143 ns F1_readADCmulti_ExtClk:inst1\|SCKL 7 COMB LC_X16_Y7_N7 30 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.143 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 11.446 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 8 REG LC_X16_Y13_N6 9 " "Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.446 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.974 ns ( 34.72 % ) " "Info: Total cell delay = 3.974 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.472 ns ( 65.28 % ) " "Info: Total interconnect delay = 7.472 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.446 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.446 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.836ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.048 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.048 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.121ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.446 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.446 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.836ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.048 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.048 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.121ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.446 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.446 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.836ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[0\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 151.72 MHz 6.591 ns Internal " "Info: Clock \"SR\[0\]\" has Internal fmax of 151.72 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]\" (period= 6.591 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register register " "Info: + Longest register to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 1 REG LC_X16_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.125 ns) 1.026 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4 2 COMB LC_X16_Y13_N3 6 " "Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.319 ns) 2.574 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5 3 COMB LC_X11_Y13_N5 1 " "Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.777 ns) 4.808 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 4 REG LC_X15_Y12_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 25.40 % ) " "Info: Total cell delay = 1.221 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.587 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.340 ns - Smallest " "Info: - Smallest clock skew is -1.340 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 10.108 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[0\]\" to destination register is 10.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_N10 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N10; Fanout = 10; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.571 ns) 3.014 ns F0_ClockEnable_BETA2:inst\|Add1~4 2 COMB LC_X12_Y8_N5 9 " "Info: 2: + IC(1.735 ns) + CELL(0.571 ns) = 3.014 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.806 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.806 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.393 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.393 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.462 ns) 6.481 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X13_Y10_N1 24 " "Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.481 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.108 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 6 REG LC_X15_Y12_N6 1 " "Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 10.108 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.759 ns ( 27.30 % ) " "Info: Total cell delay = 2.759 ns ( 27.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.349 ns ( 72.70 % ) " "Info: Total interconnect delay = 7.349 ns ( 72.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.735ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 11.448 ns - Longest register " "Info: - Longest clock path from clock \"SR\[0\]\" to source register is 11.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_N10 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N10; Fanout = 10; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.571 ns) 3.008 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(1.729 ns) + CELL(0.571 ns) = 3.008 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 3.934 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.934 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.862 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.862 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.449 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.449 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 7.773 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 6 REG LC_X16_Y7_N7 1 " "Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.773 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.145 ns F1_readADCmulti_ExtClk:inst1\|SCKL 7 COMB LC_X16_Y7_N7 30 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.145 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 11.448 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 8 REG LC_X16_Y13_N6 9 " "Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.448 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.083 ns ( 35.67 % ) " "Info: Total cell delay = 4.083 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.365 ns ( 64.33 % ) " "Info: Total interconnect delay = 7.365 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.448 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.448 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.729ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.735ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.448 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.448 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.729ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.735ns 0.473ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.448 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.448 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.729ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[2\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 170.3 MHz 5.872 ns Internal " "Info: Clock \"AVG\[2\]\" has Internal fmax of 170.3 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]\" (period= 5.872 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register register " "Info: + Longest register to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 1 REG LC_X16_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.125 ns) 1.026 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4 2 COMB LC_X16_Y13_N3 6 " "Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.319 ns) 2.574 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5 3 COMB LC_X11_Y13_N5 1 " "Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.777 ns) 4.808 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 4 REG LC_X15_Y12_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 25.40 % ) " "Info: Total cell delay = 1.221 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.587 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.621 ns - Smallest " "Info: - Smallest clock skew is -0.621 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 10.134 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[2\]\" to destination register is 10.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_G13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.319 ns) 3.237 ns F0_ClockEnable_BETA2:inst\|Add1~3 2 COMB LC_X12_Y8_N1 9 " "Info: 2: + IC(2.210 ns) + CELL(0.319 ns) = 3.237 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.529 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.832 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.832 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.419 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.419 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.462 ns) 6.507 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X13_Y10_N1 24 " "Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.507 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.134 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 6 REG LC_X15_Y12_N6 1 " "Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 10.134 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 22.82 % ) " "Info: Total cell delay = 2.313 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.821 ns ( 77.18 % ) " "Info: Total interconnect delay = 7.821 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.134 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.134 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.210ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 10.755 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[2\]\" to source register is 10.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_G13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(0.319 ns) 3.241 ns F0_ClockEnable_BETA2:inst\|Add1~1 2 COMB LC_X12_Y8_N7 35 " "Info: 2: + IC(2.214 ns) + CELL(0.319 ns) = 3.241 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.169 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.466 ns) + CELL(0.462 ns) = 4.169 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.756 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.756 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 7.080 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X16_Y7_N7 1 " "Info: 5: + IC(1.515 ns) + CELL(0.809 ns) = 7.080 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.452 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X16_Y7_N7 30 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.452 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 10.755 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 7 REG LC_X16_Y13_N6 9 " "Info: 7: + IC(2.729 ns) + CELL(0.574 ns) = 10.755 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.369 ns ( 31.32 % ) " "Info: Total cell delay = 3.369 ns ( 31.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.386 ns ( 68.68 % ) " "Info: Total interconnect delay = 7.386 ns ( 68.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.755 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.755 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.214ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.134 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.134 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.210ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.755 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.755 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.214ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.134 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.134 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 2.210ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.755 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.755 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 2.214ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[2\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 170.24 MHz 5.874 ns Internal " "Info: Clock \"SR\[2\]\" has Internal fmax of 170.24 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]\" (period= 5.874 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register register " "Info: + Longest register to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 1 REG LC_X16_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.125 ns) 1.026 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4 2 COMB LC_X16_Y13_N3 6 " "Info: 2: + IC(0.901 ns) + CELL(0.125 ns) = 1.026 ns; Loc. = LC_X16_Y13_N3; Fanout = 6; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[13\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.319 ns) 2.574 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5 3 COMB LC_X11_Y13_N5 1 " "Info: 3: + IC(1.229 ns) + CELL(0.319 ns) = 2.574 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.777 ns) 4.808 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 4 REG LC_X15_Y12_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.777 ns) = 4.808 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 25.40 % ) " "Info: Total cell delay = 1.221 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 74.60 % ) " "Info: Total interconnect delay = 3.587 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.623 ns - Smallest " "Info: - Smallest clock skew is -0.623 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 9.968 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[2\]\" to destination register is 9.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 13; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.571 ns) 3.071 ns F0_ClockEnable_BETA2:inst\|Add1~3 2 COMB LC_X12_Y8_N1 9 " "Info: 2: + IC(1.792 ns) + CELL(0.571 ns) = 3.071 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.666 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.666 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.253 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.253 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.462 ns) 6.341 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X13_Y10_N1 24 " "Info: 5: + IC(1.626 ns) + CELL(0.462 ns) = 6.341 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 9.968 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\] 6 REG LC_X15_Y12_N6 1 " "Info: 6: + IC(3.053 ns) + CELL(0.574 ns) = 9.968 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.565 ns ( 25.73 % ) " "Info: Total cell delay = 2.565 ns ( 25.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.403 ns ( 74.27 % ) " "Info: Total interconnect delay = 7.403 ns ( 74.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.968 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.968 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.792ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 10.591 ns - Longest register " "Info: - Longest clock path from clock \"SR\[2\]\" to source register is 10.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 13; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.571 ns) 3.077 ns F0_ClockEnable_BETA2:inst\|Add1~1 2 COMB LC_X12_Y8_N7 35 " "Info: 2: + IC(1.798 ns) + CELL(0.571 ns) = 3.077 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.005 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.466 ns) + CELL(0.462 ns) = 4.005 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.592 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.592 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 6.916 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X16_Y7_N7 1 " "Info: 5: + IC(1.515 ns) + CELL(0.809 ns) = 6.916 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.288 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X16_Y7_N7 30 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.288 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 10.591 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\] 7 REG LC_X16_Y13_N6 9 " "Info: 7: + IC(2.729 ns) + CELL(0.574 ns) = 10.591 ns; Loc. = LC_X16_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.621 ns ( 34.19 % ) " "Info: Total cell delay = 3.621 ns ( 34.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.970 ns ( 65.81 % ) " "Info: Total interconnect delay = 6.970 ns ( 65.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.591 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.591 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.798ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.968 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.968 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.792ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.591 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.591 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.798ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.901ns 1.229ns 1.457ns } { 0.000ns 0.125ns 0.319ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.968 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[21] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.968 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[21] {} } { 0.000ns 0.000ns 1.792ns 0.470ns 0.462ns 1.626ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.591 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.591 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[2] {} } { 0.000ns 0.000ns 1.798ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 46 " "Warning: Circuit may not operate. Detected 46 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] MCLK 1.517 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"MCLK\" (Hold time is 1.517 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.550 ns + Largest " "Info: + Largest clock skew is 2.550 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 10.728 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 10.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X11_Y9_N5 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X11_Y9_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.809 ns) 5.233 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X16_Y10_N0 3 " "Info: 3: + IC(1.717 ns) + CELL(0.809 ns) = 5.233 ns; Loc. = LC_X16_Y10_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.571 ns) 7.101 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 4 COMB LC_X13_Y10_N1 24 " "Info: 4: + IC(1.297 ns) + CELL(0.571 ns) = 7.101 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 10.728 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 5 REG LC_X12_Y13_N9 1 " "Info: 5: + IC(3.053 ns) + CELL(0.574 ns) = 10.728 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.490 ns ( 32.53 % ) " "Info: Total cell delay = 3.490 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.238 ns ( 67.47 % ) " "Info: Total interconnect delay = 7.238 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.728 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.728 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.717ns 1.297ns 3.053ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.571ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 8.178 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to source register is 8.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.462 ns) 2.871 ns F0_ClockEnable_BETA2:inst\|ReadCLK 2 COMB LC_X12_Y8_N4 13 " "Info: 2: + IC(1.682 ns) + CELL(0.462 ns) = 2.871 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 4.875 ns F1_readADCmulti_ExtClk:inst1\|SCKL 3 COMB LC_X16_Y7_N7 30 " "Info: 3: + IC(1.542 ns) + CELL(0.462 ns) = 4.875 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 8.178 ns F20_EmulateADC:inst9\|SRDATA\[23\] 4 REG LC_X12_Y13_N2 13 " "Info: 4: + IC(2.729 ns) + CELL(0.574 ns) = 8.178 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.225 ns ( 27.21 % ) " "Info: Total cell delay = 2.225 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.953 ns ( 72.79 % ) " "Info: Total interconnect delay = 5.953 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.178 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.178 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.682ns 1.542ns 2.729ns } { 0.000ns 0.727ns 0.462ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.728 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.728 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.717ns 1.297ns 3.053ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.178 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.178 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.682ns 1.542ns 2.729ns } { 0.000ns 0.727ns 0.462ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.728 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.728 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.717ns 1.297ns 3.053ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.178 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.178 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.682ns 1.542ns 2.729ns } { 0.000ns 0.727ns 0.462ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[0\] 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"AVG\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] AVG\[0\] 1.018 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"AVG\[0\]\" (Hold time is 1.018 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.051 ns + Largest " "Info: + Largest clock skew is 2.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 11.751 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to destination register is 11.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_G12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G12; Fanout = 18; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.125 ns) 2.895 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.062 ns) + CELL(0.125 ns) = 2.895 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 3.821 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.821 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.749 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.749 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.336 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.336 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.809 ns) 7.752 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 6 REG LC_X13_Y10_N1 1 " "Info: 6: + IC(1.607 ns) + CELL(0.809 ns) = 7.752 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.124 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 7 COMB LC_X13_Y10_N1 24 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.124 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 11.751 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 8 REG LC_X12_Y13_N9 1 " "Info: 8: + IC(3.053 ns) + CELL(0.574 ns) = 11.751 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.637 ns ( 30.95 % ) " "Info: Total cell delay = 3.637 ns ( 30.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.114 ns ( 69.05 % ) " "Info: Total interconnect delay = 8.114 ns ( 69.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.751 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.751 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.062ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 9.700 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[0\]\" to source register is 9.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_G12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G12; Fanout = 18; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.125 ns) 2.895 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.062 ns) + CELL(0.125 ns) = 2.895 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.211 ns F0_ClockEnable_BETA2:inst\|Add1~3 3 COMB LC_X12_Y8_N1 9 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.211 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.806 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.470 ns) + CELL(0.125 ns) = 3.806 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.393 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 4.393 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 6.397 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X16_Y7_N7 30 " "Info: 6: + IC(1.542 ns) + CELL(0.462 ns) = 6.397 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 9.700 ns F20_EmulateADC:inst9\|SRDATA\[23\] 7 REG LC_X12_Y13_N2 13 " "Info: 7: + IC(2.729 ns) + CELL(0.574 ns) = 9.700 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 23.13 % ) " "Info: Total cell delay = 2.244 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.456 ns ( 76.87 % ) " "Info: Total interconnect delay = 7.456 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.062ns 0.191ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.751 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.751 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.062ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.062ns 0.191ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.751 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.751 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.062ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.062ns 0.191ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[1\] 52 " "Warning: Circuit may not operate. Detected 52 non-operational path(s) clocked by clock \"AVG\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] AVG\[1\] 1.133 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"AVG\[1\]\" (Hold time is 1.133 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.166 ns + Largest " "Info: + Largest clock skew is 2.166 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 11.956 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 11.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.319 ns) 3.100 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 4.026 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.954 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.541 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.809 ns) 7.957 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 6 REG LC_X13_Y10_N1 1 " "Info: 6: + IC(1.607 ns) + CELL(0.809 ns) = 7.957 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.329 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 7 COMB LC_X13_Y10_N1 24 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.329 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 11.956 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 8 REG LC_X12_Y13_N9 1 " "Info: 8: + IC(3.053 ns) + CELL(0.574 ns) = 11.956 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.831 ns ( 32.04 % ) " "Info: Total cell delay = 3.831 ns ( 32.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.125 ns ( 67.96 % ) " "Info: Total interconnect delay = 8.125 ns ( 67.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.956 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.956 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 9.790 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[1\]\" to source register is 9.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.319 ns) 3.104 ns F0_ClockEnable_BETA2:inst\|Add1~4 2 COMB LC_X12_Y8_N5 9 " "Info: 2: + IC(2.077 ns) + CELL(0.319 ns) = 3.104 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.896 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.896 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.483 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.483 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 6.487 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X16_Y7_N7 30 " "Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.487 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 9.790 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.790 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 25.61 % ) " "Info: Total cell delay = 2.507 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.283 ns ( 74.39 % ) " "Info: Total interconnect delay = 7.283 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.790 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.790 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.077ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.956 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.956 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.790 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.790 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.077ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.956 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.956 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.790 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.790 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.077ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[1\] 52 " "Warning: Circuit may not operate. Detected 52 non-operational path(s) clocked by clock \"SR\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] SR\[1\] 1.189 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"SR\[1\]\" (Hold time is 1.189 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.222 ns + Largest " "Info: + Largest clock skew is 2.222 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 11.862 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to destination register is 11.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_U11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 11; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.462 ns) 3.006 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(1.836 ns) + CELL(0.462 ns) = 3.006 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 3.932 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.932 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.860 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.860 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.447 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.447 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.809 ns) 7.863 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 6 REG LC_X13_Y10_N1 1 " "Info: 6: + IC(1.607 ns) + CELL(0.809 ns) = 7.863 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.235 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 7 COMB LC_X13_Y10_N1 24 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.235 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 11.862 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 8 REG LC_X12_Y13_N9 1 " "Info: 8: + IC(3.053 ns) + CELL(0.574 ns) = 11.862 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.974 ns ( 33.50 % ) " "Info: Total cell delay = 3.974 ns ( 33.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.888 ns ( 66.50 % ) " "Info: Total interconnect delay = 7.888 ns ( 66.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.862 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.862 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.836ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 9.640 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[1\]\" to source register is 9.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_U11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 11; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.125 ns) 2.954 ns F0_ClockEnable_BETA2:inst\|Add1~4 2 COMB LC_X12_Y8_N5 9 " "Info: 2: + IC(2.121 ns) + CELL(0.125 ns) = 2.954 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.746 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.746 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.333 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.333 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 6.337 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X16_Y7_N7 30 " "Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.337 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 9.640 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.640 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 23.99 % ) " "Info: Total cell delay = 2.313 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.327 ns ( 76.01 % ) " "Info: Total interconnect delay = 7.327 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.121ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.862 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.862 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.836ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.121ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.862 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.862 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.836ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.121ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[0\] 52 " "Warning: Circuit may not operate. Detected 52 non-operational path(s) clocked by clock \"SR\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] SR\[0\] 1.131 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"SR\[0\]\" (Hold time is 1.131 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.164 ns + Largest " "Info: + Largest clock skew is 2.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 11.864 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to destination register is 11.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_N10 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N10; Fanout = 10; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.571 ns) 3.008 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(1.729 ns) + CELL(0.571 ns) = 3.008 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 3.934 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 3.934 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.862 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.862 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.449 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.449 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.809 ns) 7.865 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 6 REG LC_X13_Y10_N1 1 " "Info: 6: + IC(1.607 ns) + CELL(0.809 ns) = 7.865 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.237 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 7 COMB LC_X13_Y10_N1 24 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.237 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 11.864 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 8 REG LC_X12_Y13_N9 1 " "Info: 8: + IC(3.053 ns) + CELL(0.574 ns) = 11.864 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.083 ns ( 34.42 % ) " "Info: Total cell delay = 4.083 ns ( 34.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.781 ns ( 65.58 % ) " "Info: Total interconnect delay = 7.781 ns ( 65.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.864 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.864 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.729ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 9.700 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[0\]\" to source register is 9.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_N10 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N10; Fanout = 10; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.571 ns) 3.014 ns F0_ClockEnable_BETA2:inst\|Add1~4 2 COMB LC_X12_Y8_N5 9 " "Info: 2: + IC(1.735 ns) + CELL(0.571 ns) = 3.014 ns; Loc. = LC_X12_Y8_N5; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.319 ns) 3.806 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.473 ns) + CELL(0.319 ns) = 3.806 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.393 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.393 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 6.397 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X16_Y7_N7 30 " "Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.397 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 9.700 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.700 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.759 ns ( 28.44 % ) " "Info: Total cell delay = 2.759 ns ( 28.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.941 ns ( 71.56 % ) " "Info: Total interconnect delay = 6.941 ns ( 71.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.735ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.864 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.864 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.729ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.735ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.864 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.864 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.729ns 0.464ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~4 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~4 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.735ns 0.473ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[2\] 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"AVG\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] AVG\[2\] 412 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"AVG\[2\]\" (Hold time is 412 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.445 ns + Largest " "Info: + Largest clock skew is 1.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 11.171 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[2\]\" to destination register is 11.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_G13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(0.319 ns) 3.241 ns F0_ClockEnable_BETA2:inst\|Add1~1 2 COMB LC_X12_Y8_N7 35 " "Info: 2: + IC(2.214 ns) + CELL(0.319 ns) = 3.241 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.169 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.466 ns) + CELL(0.462 ns) = 4.169 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.756 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.756 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.809 ns) 7.172 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 5 REG LC_X13_Y10_N1 1 " "Info: 5: + IC(1.607 ns) + CELL(0.809 ns) = 7.172 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.544 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 6 COMB LC_X13_Y10_N1 24 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.544 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 11.171 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 7 REG LC_X12_Y13_N9 1 " "Info: 7: + IC(3.053 ns) + CELL(0.574 ns) = 11.171 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.369 ns ( 30.16 % ) " "Info: Total cell delay = 3.369 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.802 ns ( 69.84 % ) " "Info: Total interconnect delay = 7.802 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.171 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.171 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.214ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 9.726 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[2\]\" to source register is 9.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_G13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.319 ns) 3.237 ns F0_ClockEnable_BETA2:inst\|Add1~3 2 COMB LC_X12_Y8_N1 9 " "Info: 2: + IC(2.210 ns) + CELL(0.319 ns) = 3.237 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.529 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.832 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.832 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.419 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.419 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 6.423 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X16_Y7_N7 30 " "Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.423 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 9.726 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.726 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 23.78 % ) " "Info: Total cell delay = 2.313 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.413 ns ( 76.22 % ) " "Info: Total interconnect delay = 7.413 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.726 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.726 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.210ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.171 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.171 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.214ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.726 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.726 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.210ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.171 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.171 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.214ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.726 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.726 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.210ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[2\] 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"SR\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] SR\[2\] 414 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"SR\[2\]\" (Hold time is 414 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.447 ns + Largest " "Info: + Largest clock skew is 1.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 11.007 ns + Longest register " "Info: + Longest clock path from clock \"SR\[2\]\" to destination register is 11.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 13; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.571 ns) 3.077 ns F0_ClockEnable_BETA2:inst\|Add1~1 2 COMB LC_X12_Y8_N7 35 " "Info: 2: + IC(1.798 ns) + CELL(0.571 ns) = 3.077 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.005 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.466 ns) + CELL(0.462 ns) = 4.005 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.592 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.592 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.809 ns) 7.008 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 5 REG LC_X13_Y10_N1 1 " "Info: 5: + IC(1.607 ns) + CELL(0.809 ns) = 7.008 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.380 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 6 COMB LC_X13_Y10_N1 24 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.380 ns; Loc. = LC_X13_Y10_N1; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.053 ns) + CELL(0.574 ns) 11.007 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 7 REG LC_X12_Y13_N9 1 " "Info: 7: + IC(3.053 ns) + CELL(0.574 ns) = 11.007 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.621 ns ( 32.90 % ) " "Info: Total cell delay = 3.621 ns ( 32.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.386 ns ( 67.10 % ) " "Info: Total interconnect delay = 7.386 ns ( 67.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.007 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.007 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.798ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 9.560 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to source register is 9.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 13; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.571 ns) 3.071 ns F0_ClockEnable_BETA2:inst\|Add1~3 2 COMB LC_X12_Y8_N1 9 " "Info: 2: + IC(1.792 ns) + CELL(0.571 ns) = 3.071 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.125 ns) 3.666 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 3 COMB LC_X12_Y8_N8 1 " "Info: 3: + IC(0.470 ns) + CELL(0.125 ns) = 3.666 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 4.253 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N4 13 " "Info: 4: + IC(0.462 ns) + CELL(0.125 ns) = 4.253 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 6.257 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X16_Y7_N7 30 " "Info: 5: + IC(1.542 ns) + CELL(0.462 ns) = 6.257 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 9.560 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.729 ns) + CELL(0.574 ns) = 9.560 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.565 ns ( 26.83 % ) " "Info: Total cell delay = 2.565 ns ( 26.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.995 ns ( 73.17 % ) " "Info: Total interconnect delay = 6.995 ns ( 73.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.560 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.560 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.792ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.007 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.007 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.798ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.560 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.560 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.792ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns - Shortest register register " "Info: - Shortest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.369 ns) 0.936 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N9 1 " "Info: 2: + IC(0.567 ns) + CELL(0.369 ns) = 0.936 ns; Loc. = LC_X12_Y13_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.42 % ) " "Info: Total cell delay = 0.369 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 60.58 % ) " "Info: Total interconnect delay = 0.567 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.007 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.007 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.798ns 0.466ns 0.462ns 1.607ns 0.000ns 3.053ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.560 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.560 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.792ns 0.470ns 0.462ns 1.542ns 2.729ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.567ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F1_readADCmulti_ExtClk:inst1\|AVGen_READ AVG\[2\] MCLK 13.088 ns register " "Info: tsu for register \"F1_readADCmulti_ExtClk:inst1\|AVGen_READ\" (data pin = \"AVG\[2\]\", clock pin = \"MCLK\") is 13.088 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.878 ns + Longest pin register " "Info: + Longest pin to register delay is 17.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_G13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G13; Fanout = 20; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.462 ns) 2.374 ns F1_readADCmulti_ExtClk:inst1\|Test_CK_cycle\[0\]~8 2 COMB LC_X16_Y10_N3 14 " "Info: 2: + IC(1.204 ns) + CELL(0.462 ns) = 2.374 ns; Loc. = LC_X16_Y10_N3; Fanout = 14; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_CK_cycle\[0\]~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { AVG[2] F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.611 ns) 4.105 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT 3 COMB LC_X13_Y10_N2 1 " "Info: 3: + IC(1.120 ns) + CELL(0.611 ns) = 4.105 ns; Loc. = LC_X13_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 4.614 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20 4 COMB LC_X13_Y10_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 4.614 ns; Loc. = LC_X13_Y10_N3; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.467 ns) 5.800 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17 5 COMB LC_X14_Y10_N6 2 " "Info: 5: + IC(0.719 ns) + CELL(0.467 ns) = 5.800 ns; Loc. = LC_X14_Y10_N6; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 5.877 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12 6 COMB LC_X14_Y10_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 5.877 ns; Loc. = LC_X14_Y10_N7; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 5.954 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7 7 COMB LC_X14_Y10_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 5.954 ns; Loc. = LC_X14_Y10_N8; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 6.463 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0 8 COMB LC_X14_Y10_N9 4 " "Info: 8: + IC(0.000 ns) + CELL(0.509 ns) = 6.463 ns; Loc. = LC_X14_Y10_N9; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.319 ns) 7.911 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[12\]~0 9 COMB LC_X17_Y10_N2 4 " "Info: 9: + IC(1.129 ns) + CELL(0.319 ns) = 7.911 ns; Loc. = LC_X17_Y10_N2; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[12\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.467 ns) 9.527 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 10 COMB LC_X14_Y10_N3 1 " "Info: 10: + IC(1.149 ns) + CELL(0.467 ns) = 9.527 ns; Loc. = LC_X14_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 10.036 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 11 COMB LC_X14_Y10_N4 1 " "Info: 11: + IC(0.000 ns) + CELL(0.509 ns) = 10.036 ns; Loc. = LC_X14_Y10_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.125 ns) 11.247 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\] 12 COMB LC_X16_Y10_N1 5 " "Info: 12: + IC(1.086 ns) + CELL(0.125 ns) = 11.247 ns; Loc. = LC_X16_Y10_N1; Fanout = 5; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 54 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 11.824 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[15\]~6 13 COMB LC_X16_Y10_N9 2 " "Info: 13: + IC(0.452 ns) + CELL(0.125 ns) = 11.824 ns; Loc. = LC_X16_Y10_N9; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[15\]~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.467 ns) 12.989 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~22 14 COMB LC_X15_Y10_N2 1 " "Info: 14: + IC(0.698 ns) + CELL(0.467 ns) = 12.989 ns; Loc. = LC_X15_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~22'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 13.066 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17 15 COMB LC_X15_Y10_N3 1 " "Info: 15: + IC(0.000 ns) + CELL(0.077 ns) = 13.066 ns; Loc. = LC_X15_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 13.229 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12 16 COMB LC_X15_Y10_N4 1 " "Info: 16: + IC(0.000 ns) + CELL(0.163 ns) = 13.229 ns; Loc. = LC_X15_Y10_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 13.838 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0 17 COMB LC_X15_Y10_N6 1 " "Info: 17: + IC(0.000 ns) + CELL(0.609 ns) = 13.838 ns; Loc. = LC_X15_Y10_N6; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.319 ns) 14.886 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~0 18 COMB LC_X16_Y10_N2 1 " "Info: 18: + IC(0.729 ns) + CELL(0.319 ns) = 14.886 ns; Loc. = LC_X16_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~0 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 15.463 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~1 19 COMB LC_X16_Y10_N7 1 " "Info: 19: + IC(0.452 ns) + CELL(0.125 ns) = 15.463 ns; Loc. = LC_X16_Y10_N7; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~0 F1_readADCmulti_ExtClk:inst1|LessThan4~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 15.779 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~2 20 COMB LC_X16_Y10_N8 1 " "Info: 20: + IC(0.191 ns) + CELL(0.125 ns) = 15.779 ns; Loc. = LC_X16_Y10_N8; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~1 F1_readADCmulti_ExtClk:inst1|LessThan4~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.125 ns) 16.360 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~3 21 COMB LC_X16_Y10_N4 1 " "Info: 21: + IC(0.456 ns) + CELL(0.125 ns) = 16.360 ns; Loc. = LC_X16_Y10_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.369 ns) 17.878 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 22 REG LC_X16_Y10_N0 3 " "Info: 22: + IC(1.149 ns) + CELL(0.369 ns) = 17.878 ns; Loc. = LC_X16_Y10_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.344 ns ( 41.08 % ) " "Info: Total cell delay = 7.344 ns ( 41.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.534 ns ( 58.92 % ) " "Info: Total interconnect delay = 10.534 ns ( 58.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.878 ns" { AVG[2] F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~0 F1_readADCmulti_ExtClk:inst1|LessThan4~1 F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.878 ns" { AVG[2] {} AVG[2]~combout {} F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~1 {} F1_readADCmulti_ExtClk:inst1|LessThan4~2 {} F1_readADCmulti_ExtClk:inst1|LessThan4~3 {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.204ns 1.120ns 0.000ns 0.719ns 0.000ns 0.000ns 0.000ns 1.129ns 1.149ns 0.000ns 1.086ns 0.452ns 0.698ns 0.000ns 0.000ns 0.000ns 0.729ns 0.452ns 0.191ns 0.456ns 1.149ns } { 0.000ns 0.708ns 0.462ns 0.611ns 0.509ns 0.467ns 0.077ns 0.077ns 0.509ns 0.319ns 0.467ns 0.509ns 0.125ns 0.125ns 0.467ns 0.077ns 0.163ns 0.609ns 0.319ns 0.125ns 0.125ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 4.998 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to destination register is 4.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X11_Y9_N5 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X11_Y9_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.574 ns) 4.998 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X16_Y10_N0 3 " "Info: 3: + IC(1.717 ns) + CELL(0.574 ns) = 4.998 ns; Loc. = LC_X16_Y10_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 42.22 % ) " "Info: Total cell delay = 2.110 ns ( 42.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.888 ns ( 57.78 % ) " "Info: Total interconnect delay = 2.888 ns ( 57.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.998 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.171ns 1.717ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.878 ns" { AVG[2] F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~0 F1_readADCmulti_ExtClk:inst1|LessThan4~1 F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.878 ns" { AVG[2] {} AVG[2]~combout {} F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~1 {} F1_readADCmulti_ExtClk:inst1|LessThan4~2 {} F1_readADCmulti_ExtClk:inst1|LessThan4~3 {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.204ns 1.120ns 0.000ns 0.719ns 0.000ns 0.000ns 0.000ns 1.129ns 1.149ns 0.000ns 1.086ns 0.452ns 0.698ns 0.000ns 0.000ns 0.000ns 0.729ns 0.452ns 0.191ns 0.456ns 1.149ns } { 0.000ns 0.708ns 0.462ns 0.611ns 0.509ns 0.467ns 0.077ns 0.077ns 0.509ns 0.319ns 0.467ns 0.509ns 0.125ns 0.125ns 0.467ns 0.077ns 0.163ns 0.609ns 0.319ns 0.125ns 0.125ns 0.125ns 0.369ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.998 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.171ns 1.717ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "AVG\[1\] TEST_TCLK23\[3\] F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\] 14.832 ns register " "Info: tco from clock \"AVG\[1\]\" to destination pin \"TEST_TCLK23\[3\]\" through register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\]\" is 14.832 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 11.540 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to source register is 11.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.319 ns) 3.100 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 4.026 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.954 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.541 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.809 ns) 7.865 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 6 REG LC_X16_Y7_N7 1 " "Info: 6: + IC(1.515 ns) + CELL(0.809 ns) = 7.865 ns; Loc. = LC_X16_Y7_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.237 ns F1_readADCmulti_ExtClk:inst1\|SCKL 7 COMB LC_X16_Y7_N7 30 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.237 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.574 ns) 11.540 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\] 8 REG LC_X16_Y13_N7 18 " "Info: 8: + IC(2.729 ns) + CELL(0.574 ns) = 11.540 ns; Loc. = LC_X16_Y13_N7; Fanout = 18; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[3] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.831 ns ( 33.20 % ) " "Info: Total cell delay = 3.831 ns ( 33.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.709 ns ( 66.80 % ) " "Info: Total interconnect delay = 7.709 ns ( 66.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.540 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.540 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[3] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.057 ns + Longest register pin " "Info: + Longest register to pin delay is 3.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\] 1 REG LC_X16_Y13_N7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N7; Fanout = 18; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(1.454 ns) 3.057 ns TEST_TCLK23\[3\] 2 PIN PIN_C16 0 " "Info: 2: + IC(1.603 ns) + CELL(1.454 ns) = 3.057 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'TEST_TCLK23\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] TEST_TCLK23[3] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 440 1192 1383 456 "TEST_TCLK23\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 47.56 % ) " "Info: Total cell delay = 1.454 ns ( 47.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 52.44 % ) " "Info: Total interconnect delay = 1.603 ns ( 52.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] TEST_TCLK23[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.057 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] {} TEST_TCLK23[3] {} } { 0.000ns 1.603ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.540 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.540 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[3] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.515ns 0.000ns 2.729ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] TEST_TCLK23[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.057 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] {} TEST_TCLK23[3] {} } { 0.000ns 1.603ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AVG\[1\] SCKL 10.664 ns Longest " "Info: Longest tpd from source pin \"AVG\[1\]\" to destination pin \"SCKL\" is 10.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.319 ns) 3.100 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 4.026 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.954 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.541 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.462 ns) 7.545 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X16_Y7_N7 30 " "Info: 6: + IC(1.542 ns) + CELL(0.462 ns) = 7.545 ns; Loc. = LC_X16_Y7_N7; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(1.454 ns) 10.664 ns SCKL 7 PIN PIN_T10 0 " "Info: 7: + IC(1.665 ns) + CELL(1.454 ns) = 10.664 ns; Loc. = PIN_T10; Fanout = 0; PIN Node = 'SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.119 ns" { F1_readADCmulti_ExtClk:inst1|SCKL SCKL } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 1192 1368 264 "SCKL" "" } { 472 360 400 488 "SCKL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.992 ns ( 37.43 % ) " "Info: Total cell delay = 3.992 ns ( 37.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.672 ns ( 62.57 % ) " "Info: Total interconnect delay = 6.672 ns ( 62.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.664 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL SCKL } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.664 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} SCKL {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.542ns 1.665ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.462ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] AQMODE AVG\[1\] 2.062 ns register " "Info: th for register \"F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]\" (data pin = \"AQMODE\", clock pin = \"AVG\[1\]\") is 2.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 7.649 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 7.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_F18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F18; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.319 ns) 3.100 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N0 3 " "Info: 2: + IC(2.073 ns) + CELL(0.319 ns) = 3.100 ns; Loc. = LC_X12_Y8_N0; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.462 ns) 4.026 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N7 35 " "Info: 3: + IC(0.464 ns) + CELL(0.462 ns) = 4.026 ns; Loc. = LC_X12_Y8_N7; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.462 ns) 4.954 ns F0_ClockEnable_BETA2:inst\|LessThan2~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.466 ns) + CELL(0.462 ns) = 4.954 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.125 ns) 5.541 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N4 13 " "Info: 5: + IC(0.462 ns) + CELL(0.125 ns) = 5.541 ns; Loc. = LC_X12_Y8_N4; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.574 ns) 7.649 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 6 REG LC_X10_Y10_N0 8 " "Info: 6: + IC(1.534 ns) + CELL(0.574 ns) = 7.649 ns; Loc. = LC_X10_Y10_N0; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.650 ns ( 34.65 % ) " "Info: Total cell delay = 2.650 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.999 ns ( 65.35 % ) " "Info: Total interconnect delay = 4.999 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.649 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.649 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.534ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.725 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 PIN PIN_A15 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A15; Fanout = 20; PIN Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 264 280 448 280 "AQMODE" "" } { 304 808 880 320 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.125 ns) 2.257 ns F1_readADCmulti_ExtClk:inst1\|Test_CK_cycle\[3\]~1 2 COMB LC_X17_Y10_N6 10 " "Info: 2: + IC(1.424 ns) + CELL(0.125 ns) = 2.257 ns; Loc. = LC_X17_Y10_N6; Fanout = 10; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_CK_cycle\[3\]~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { AQMODE F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.462 ns) 4.211 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~2 3 COMB LC_X10_Y10_N3 1 " "Info: 3: + IC(1.492 ns) + CELL(0.462 ns) = 4.211 ns; Loc. = LC_X10_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.527 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~3 4 COMB LC_X10_Y10_N4 7 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.527 ns; Loc. = LC_X10_Y10_N4; Fanout = 7; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.739 ns) 5.725 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 5 REG LC_X10_Y10_N0 8 " "Info: 5: + IC(0.459 ns) + CELL(0.739 ns) = 5.725 ns; Loc. = LC_X10_Y10_N0; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.159 ns ( 37.71 % ) " "Info: Total cell delay = 2.159 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.566 ns ( 62.29 % ) " "Info: Total interconnect delay = 3.566 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { AQMODE F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { AQMODE {} AQMODE~combout {} F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.424ns 1.492ns 0.191ns 0.459ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.125ns 0.739ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.649 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|LessThan2~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.649 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|LessThan2~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.073ns 0.464ns 0.466ns 0.462ns 1.534ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { AQMODE F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { AQMODE {} AQMODE~combout {} F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.424ns 1.492ns 0.191ns 0.459ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.125ns 0.739ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 15:29:09 2024 " "Info: Processing ended: Wed Mar 06 15:29:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Info: Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
