// Seed: 2957834867
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    input logic id_10,
    output id_11,
    output id_12,
    output logic id_13,
    input id_14,
    inout logic id_15,
    output id_16,
    output id_17
);
  assign id_1[1'h0] = id_12;
endmodule
