\section{Synthesis}

\subsection{Area and Gate Count}
Example synthesis results vary based on \texttt{fifoDepth} and other settings. An illustrative table:

\input{../../out/doc/synth_sta.tex}

\subsection{Timing Constraints}
An \texttt{.sdc} file is automatically generated when \texttt{make sta} is run. The constraints are as follows:
\begin{verbatim}
create_clock -period 5.0 -waveform {0 2.5} clock
set_input_delay -clock clock 1.0 {io_apb_PADDR}
set_input_delay -clock clock 1.0 {io_apb_PENABLE}
set_output_delay -clock clock 1.0 {io_apb_PRDATA}
set_output_delay -clock clock 1.0 {io_apb_PREADY}
set_input_delay -clock clock 1.0 {io_apb_PSEL}
set_output_delay -clock clock 1.0 {io_apb_PSLVERR}
set_input_delay -clock clock 1.0 {io_apb_PWDATA}
set_input_delay -clock clock 1.0 {io_apb_PWRITE}
set_output_delay -clock clock 1.0 {io_interrupts_dataReceived}
set_input_delay -clock clock 1.0 {io_rx}
set_output_delay -clock clock 1.0 {io_tx}
set_input_delay -clock clock 1.0 {reset}
\end{verbatim}

\subsection{Multicycle and False Paths}
None.
