Classic Timing Analyzer report for skeleton
Fri Nov 29 19:07:52 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                 ; To                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.675 ns                         ; keyboard_in[3]                                       ; input_ctrl:input_control|check[0]                    ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 32.759 ns                        ; led_ctrl:output_control|assert_signal:assert3|output ; led_14[3]                                            ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.443 ns                        ; keyboard_in[1]                                       ; input_ctrl:input_control|check[0]                    ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 10.40 MHz ( period = 96.132 ns ) ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output          ; dflipflop:set_at_fall|output                         ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; reg_32:Olatch_XM|dflipflop:\G1:5:d|output            ; led_ctrl:output_control|assert_signal:assert2|output ; clock      ; clock    ; 10000        ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                      ;                                                      ;            ;          ; 10000        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                              ; To                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 10.40 MHz ( period = 96.132 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 48.470 ns               ;
; N/A                                     ; 10.40 MHz ( period = 96.126 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.467 ns               ;
; N/A                                     ; 10.40 MHz ( period = 96.124 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.466 ns               ;
; N/A                                     ; 10.41 MHz ( period = 96.084 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 48.446 ns               ;
; N/A                                     ; 10.41 MHz ( period = 96.078 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.443 ns               ;
; N/A                                     ; 10.41 MHz ( period = 96.076 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.442 ns               ;
; N/A                                     ; 10.41 MHz ( period = 96.060 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.710 ns               ;
; N/A                                     ; 10.41 MHz ( period = 96.054 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.707 ns               ;
; N/A                                     ; 10.42 MHz ( period = 96.012 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.686 ns               ;
; N/A                                     ; 10.42 MHz ( period = 96.006 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.683 ns               ;
; N/A                                     ; 10.42 MHz ( period = 95.970 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.925 ns               ;
; N/A                                     ; 10.42 MHz ( period = 95.964 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.922 ns               ;
; N/A                                     ; 10.42 MHz ( period = 95.962 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.921 ns               ;
; N/A                                     ; 10.43 MHz ( period = 95.898 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.165 ns               ;
; N/A                                     ; 10.43 MHz ( period = 95.892 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.162 ns               ;
; N/A                                     ; 10.43 MHz ( period = 95.888 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 48.262 ns               ;
; N/A                                     ; 10.43 MHz ( period = 95.882 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.259 ns               ;
; N/A                                     ; 10.43 MHz ( period = 95.880 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.258 ns               ;
; N/A                                     ; 10.44 MHz ( period = 95.816 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.502 ns               ;
; N/A                                     ; 10.44 MHz ( period = 95.810 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.499 ns               ;
; N/A                                     ; 10.44 MHz ( period = 95.800 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 48.304 ns               ;
; N/A                                     ; 10.44 MHz ( period = 95.794 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.301 ns               ;
; N/A                                     ; 10.44 MHz ( period = 95.792 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.300 ns               ;
; N/A                                     ; 10.45 MHz ( period = 95.728 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.544 ns               ;
; N/A                                     ; 10.45 MHz ( period = 95.722 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.541 ns               ;
; N/A                                     ; 10.45 MHz ( period = 95.702 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 48.255 ns               ;
; N/A                                     ; 10.45 MHz ( period = 95.696 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.252 ns               ;
; N/A                                     ; 10.45 MHz ( period = 95.694 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.251 ns               ;
; N/A                                     ; 10.45 MHz ( period = 95.668 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.526 ns               ;
; N/A                                     ; 10.45 MHz ( period = 95.668 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.526 ns               ;
; N/A                                     ; 10.45 MHz ( period = 95.666 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.525 ns               ;
; N/A                                     ; 10.45 MHz ( period = 95.666 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.525 ns               ;
; N/A                                     ; 10.45 MHz ( period = 95.656 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 48.520 ns               ;
; N/A                                     ; 10.46 MHz ( period = 95.646 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.515 ns               ;
; N/A                                     ; 10.46 MHz ( period = 95.644 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 48.514 ns               ;
; N/A                                     ; 10.46 MHz ( period = 95.630 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.495 ns               ;
; N/A                                     ; 10.46 MHz ( period = 95.624 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.492 ns               ;
; N/A                                     ; 10.46 MHz ( period = 95.620 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.502 ns               ;
; N/A                                     ; 10.46 MHz ( period = 95.620 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.502 ns               ;
; N/A                                     ; 10.46 MHz ( period = 95.618 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.501 ns               ;
; N/A                                     ; 10.46 MHz ( period = 95.618 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.501 ns               ;
; N/A                                     ; 10.46 MHz ( period = 95.608 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 48.496 ns               ;
; N/A                                     ; 10.46 MHz ( period = 95.598 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.491 ns               ;
; N/A                                     ; 10.46 MHz ( period = 95.596 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 48.490 ns               ;
; N/A                                     ; 10.47 MHz ( period = 95.506 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.981 ns               ;
; N/A                                     ; 10.47 MHz ( period = 95.506 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.981 ns               ;
; N/A                                     ; 10.47 MHz ( period = 95.504 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.980 ns               ;
; N/A                                     ; 10.47 MHz ( period = 95.504 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.980 ns               ;
; N/A                                     ; 10.47 MHz ( period = 95.494 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.975 ns               ;
; N/A                                     ; 10.47 MHz ( period = 95.484 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.970 ns               ;
; N/A                                     ; 10.47 MHz ( period = 95.482 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.969 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.424 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.318 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.424 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.318 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.422 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 48.115 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.422 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.317 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.422 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.317 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.416 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.112 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.414 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 48.111 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.414 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.111 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.412 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 48.312 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.408 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.108 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.406 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.107 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.402 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.307 ns               ;
; N/A                                     ; 10.48 MHz ( period = 95.400 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 48.306 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.370 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.993 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.364 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.990 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.362 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.989 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.350 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.355 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.344 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.352 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.342 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.351 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.336 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.348 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.336 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.360 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.336 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.360 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.334 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.359 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.334 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.359 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.324 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 48.354 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.314 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.349 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.312 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 48.348 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.298 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.233 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.292 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:20:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.946 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.292 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:12:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.964 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.292 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.230 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.286 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:20:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.943 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.286 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:12:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.961 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.284 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:20:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.942 ns               ;
; N/A                                     ; 10.49 MHz ( period = 95.284 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:12:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.960 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.248 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.942 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.242 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.939 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.240 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.938 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.238 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:18:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.919 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.238 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.311 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.238 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.311 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.236 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.310 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.236 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.310 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.232 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:18:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.916 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.230 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:18:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.915 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.226 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 48.305 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.220 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:20:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.186 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.220 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:12:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.204 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.216 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.300 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.214 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:20:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.183 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.214 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:12:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.201 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.214 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 48.299 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.212 ns )                    ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.906 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.206 ns )                    ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.903 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.204 ns )                    ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.902 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.50 MHz ( period = 95.198 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.505 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.192 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.502 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.190 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.501 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.176 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.182 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.170 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.179 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.166 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:18:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.159 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.160 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:18:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.156 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.140 ns )                    ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.146 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.134 ns )                    ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.143 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.126 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.745 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 47.230 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.120 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.742 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.114 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.227 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.114 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.227 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.114 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.227 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.114 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.227 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.114 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.227 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.114 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.227 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.114 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.227 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.114 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.227 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.114 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.227 ns               ;
; N/A                                     ; 10.51 MHz ( period = 95.114 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.227 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                   ;                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                          ;
+------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                         ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 3.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 4.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 4.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 4.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 4.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 4.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 4.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 4.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 4.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 4.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 4.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 4.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 4.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 5.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 4.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 5.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 5.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 5.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:3:d|output                                   ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 4.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:26:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 5.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 5.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 5.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 5.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:22:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                    ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                   ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 5.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert10|output ; clock      ; clock    ; None                       ; None                       ; 5.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 5.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:24:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                   ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:4:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 5.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert10|output ; clock      ; clock    ; None                       ; None                       ; 5.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 5.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                   ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 5.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                   ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 5.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:3:d|output                                   ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 5.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                    ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:27:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:26:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                   ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:3:d|output                                   ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:1:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert10|output ; clock      ; clock    ; None                       ; None                       ; 6.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                    ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 6.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                   ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                    ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 5.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Alatch_DX|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:24:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:22:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:3:d|output                                   ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                    ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:2:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                    ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                  ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                  ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 6.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                    ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                  ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:24:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                    ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:3:d|output                                   ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                  ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                   ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                    ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                    ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:26:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Alatch_DX|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                    ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:4:d|output                                    ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                    ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                    ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                  ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:29:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 7.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:3:d|output                                   ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 7.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                   ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:26:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                    ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:31:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:3:d|output                                   ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 7.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                    ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                   ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Alatch_DX|dflipflop:\G1:3:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 7.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:22:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 7.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 7.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                  ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:30:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 7.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:24:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                    ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 6.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 7.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:1:d|output                                    ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 7.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:5:d|output                                    ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:27:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:22:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:1:d|output                                    ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                    ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                    ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:2:d|output                                   ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output                                    ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:26:d|output                                  ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 7.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Alatch_DX|dflipflop:\G1:1:d|output                                    ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.630 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                          ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; tsu                                                                                               ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                ; To Clock ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; N/A   ; None         ; 4.675 ns   ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 4.136 ns   ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.915 ns   ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.691 ns   ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
+-------+--------------+------------+----------------+-----------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+-------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                  ; To         ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------+------------+------------+
; N/A   ; None         ; 32.759 ns  ; led_ctrl:output_control|assert_signal:assert3|output  ; led_14[3]  ; clock      ;
; N/A   ; None         ; 32.662 ns  ; led_ctrl:output_control|assert_signal:assert4|output  ; led_14[4]  ; clock      ;
; N/A   ; None         ; 32.653 ns  ; led_ctrl:output_control|assert_signal:assert2|output  ; led_14[2]  ; clock      ;
; N/A   ; None         ; 32.380 ns  ; led_ctrl:output_control|assert_signal:assert11|output ; led_14[11] ; clock      ;
; N/A   ; None         ; 31.870 ns  ; led_ctrl:output_control|assert_signal:assert5|output  ; led_14[5]  ; clock      ;
; N/A   ; None         ; 31.815 ns  ; led_ctrl:output_control|assert_signal:assert9|output  ; led_14[9]  ; clock      ;
; N/A   ; None         ; 31.418 ns  ; led_ctrl:output_control|assert_signal:assert7|output  ; led_14[7]  ; clock      ;
; N/A   ; None         ; 31.340 ns  ; led_ctrl:output_control|assert_signal:assert1|output  ; led_14[1]  ; clock      ;
; N/A   ; None         ; 31.166 ns  ; led_ctrl:output_control|assert_signal:assert12|output ; led_14[12] ; clock      ;
; N/A   ; None         ; 31.048 ns  ; led_ctrl:output_control|assert_signal:assert10|output ; led_14[10] ; clock      ;
; N/A   ; None         ; 30.947 ns  ; led_ctrl:output_control|assert_signal:assert8|output  ; led_14[8]  ; clock      ;
; N/A   ; None         ; 30.858 ns  ; led_ctrl:output_control|assert_signal:assert13|output ; led_14[13] ; clock      ;
; N/A   ; None         ; 30.451 ns  ; led_ctrl:output_control|assert_signal:assert6|output  ; led_14[6]  ; clock      ;
; N/A   ; None         ; 29.916 ns  ; led_ctrl:output_control|assert_signal:assert14|output ; led_14[14] ; clock      ;
+-------+--------------+------------+-------------------------------------------------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; th                                                                                                      ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                ; To Clock ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; N/A           ; None        ; -3.443 ns ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.667 ns ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.888 ns ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -4.427 ns ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 29 19:07:49 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "reset" is an undefined clock
Warning: Found 1447 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "led_ctrl:output_control|comb~48" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~1" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c1~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~46" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~8" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~44" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~11" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c4~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~42" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~12" as buffer
    Info: Detected gated clock "decoder_6:decode|output~0" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r1~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~51" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~0" as buffer
    Info: Detected gated clock "decoder_6:decode|output~22" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r3~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~2" as buffer
    Info: Detected gated clock "decoder_6:decode|output~62" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r7~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~38" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~6" as buffer
    Info: Detected gated clock "decoder_6:decode|output~85" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~33" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~34" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~35" as buffer
    Info: Detected gated clock "decoder_6:decode|output~95" as buffer
    Info: Detected gated clock "decoder_6:decode|output~96" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~36" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c5~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~13" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~30" as buffer
    Info: Detected gated clock "decoder_6:decode|output~94" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~31" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r5~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~4" as buffer
    Info: Detected gated clock "decoder_6:decode|output~92" as buffer
    Info: Detected gated clock "decoder_6:decode|output~93" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~26" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c3~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~27" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~28" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~10" as buffer
    Info: Detected gated clock "decoder_6:decode|output~86" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~21" as buffer
    Info: Detected gated clock "decoder_6:decode|output~89" as buffer
    Info: Detected gated clock "decoder_6:decode|output~90" as buffer
    Info: Detected gated clock "decoder_6:decode|output~91" as buffer
    Info: Detected gated clock "decoder_6:decode|output~87" as buffer
    Info: Detected gated clock "decoder_6:decode|output~88" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~22" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~23" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c2~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~24" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~9" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~20" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~7" as buffer
    Info: Detected gated clock "decoder_6:decode|output~81" as buffer
    Info: Detected gated clock "decoder_6:decode|output~82" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~18" as buffer
    Info: Detected gated clock "ctrl_out_fd" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:16:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:18:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:14:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:15:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:11:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:13:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:19:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:12:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~60" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~137" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~136" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~62" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~64" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~68" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~66" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~70" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~72" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "alu_a_in~21" as buffer
    Info: Detected gated clock "alu_a_in~19" as buffer
    Info: Detected gated clock "alu_a_in~23" as buffer
    Info: Detected gated clock "alu_a_in~22" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "alu_a_in~26" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:9:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:27:d|output" as buffer
    Info: Detected gated clock "alu_a_in~14" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:21:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:26:d|output" as buffer
    Info: Detected gated clock "alu_a_in~24" as buffer
    Info: Detected gated clock "alu_a_in~12" as buffer
    Info: Detected gated clock "alu_a_in~15" as buffer
    Info: Detected gated clock "alu_a_in~18" as buffer
    Info: Detected gated clock "alu_a_in~20" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:7:d|output" as buffer
    Info: Detected gated clock "alu_a_in~25" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:10:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:6:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~61" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~138" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~63" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~65" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~69" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~67" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~71" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~73" as buffer
    Info: Detected gated clock "alu_b_in~26" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:5:d|output" as buffer
    Info: Detected gated clock "alu_a_in~58" as buffer
    Info: Detected gated clock "alu_a_in~56" as buffer
    Info: Detected gated clock "alu_a_in~60" as buffer
    Info: Detected gated clock "alu_a_in~59" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~36" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~34" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~32" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~117" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~116" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~38" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~40" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~42" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~44" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~48" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~50" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~46" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~126" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~127" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~54" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~52" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~58" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~56" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:28:d|output" as buffer
    Info: Detected gated clock "ctrl_R_dx~4" as buffer
    Info: Detected gated clock "ctrl_R_dx~5" as buffer
    Info: Detected gated clock "ctrl_R_dx~3" as buffer
    Info: Detected gated clock "alu_b_in~114" as buffer
    Info: Detected gated clock "alu_a_in~63" as buffer
    Info: Detected gated clock "alu_a_in~28" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:29:d|output" as buffer
    Info: Detected gated clock "alu_a_in~10" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:20:d|output" as buffer
    Info: Detected gated clock "alu_a_in~51" as buffer
    Info: Detected gated clock "alu_a_in~13" as buffer
    Info: Detected gated clock "alu_a_in~16" as buffer
    Info: Detected gated clock "alu_a_in~11" as buffer
    Info: Detected gated clock "ctrl_I_instr~1" as buffer
    Info: Detected gated clock "alu_a_in~61" as buffer
    Info: Detected gated clock "alu_a_in~49" as buffer
    Info: Detected gated clock "alu_a_in~52" as buffer
    Info: Detected gated clock "alu_a_in~55" as buffer
    Info: Detected gated clock "alu_a_in~57" as buffer
    Info: Detected gated clock "alu_a_in~30" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[18]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[20]" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:8:d|output" as buffer
    Info: Detected gated clock "alu_a_in~62" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[19]" as buffer
    Info: Detected gated clock "alu_a_in~27" as buffer
    Info: Detected gated clock "alu_a_in~31" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~139" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~140" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~142" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~143" as buffer
    Info: Detected gated clock "alu_b_in~64" as buffer
    Info: Detected gated clock "alu_a_in~32" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:5:G1:G3:halfadder1|sum~1" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~102" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~166" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~167" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~104" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~106" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~110" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~108" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~114" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~112" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "alu_a_in[16]" as buffer
    Info: Detected gated clock "alu_a_in[18]" as buffer
    Info: Detected gated clock "alu_a_in[14]" as buffer
    Info: Detected gated clock "alu_a_in[15]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:0:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:1:d|output" as buffer
    Info: Detected gated clock "alu_a_in~83" as buffer
    Info: Detected gated clock "alu_a_in~82" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~96" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~94" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~100" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~98" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~92" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~90" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~88" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~156" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~157" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~78" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~76" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~74" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~147" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~146" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~86" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~84" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~82" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~80" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[17]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[16]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~37" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~35" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~33" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~118" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~39" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~41" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~43" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~45" as buffer
    Info: Detected gated clock "alu_b_in~27" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:4:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[0]~65" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[4]~66" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:3:d|output" as buffer
    Info: Detected gated clock "alu_b_in~28" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~49" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~51" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~47" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~128" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~55" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~53" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~59" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~57" as buffer
    Info: Detected gated clock "alu_a_in~9" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:14:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:12:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:15:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:13:d|output" as buffer
    Info: Detected gated clock "ctrl_R_dx~6" as buffer
    Info: Detected gated clock "alu_b_in~116" as buffer
    Info: Detected gated clock "alu_b_in~113" as buffer
    Info: Detected gated clock "alu_a_in[11]" as buffer
    Info: Detected gated clock "alu_a_in~65" as buffer
    Info: Detected gated clock "alu_a_in~8" as buffer
    Info: Detected gated clock "alu_a_in~47" as buffer
    Info: Detected gated clock "alu_a_in~17" as buffer
    Info: Detected gated clock "alu_a_in[23]" as buffer
    Info: Detected gated clock "alu_a_in~50" as buffer
    Info: Detected gated clock "alu_a_in~53" as buffer
    Info: Detected gated clock "alu_a_in~48" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:31:d|output" as buffer
    Info: Detected gated clock "ctrl_I_instr" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:30:d|output" as buffer
    Info: Detected gated clock "alu_a_in[13]" as buffer
    Info: Detected gated clock "alu_a_in[25]" as buffer
    Info: Detected gated clock "alu_a_in[22]" as buffer
    Info: Detected gated clock "alu_a_in[19]" as buffer
    Info: Detected gated clock "alu_a_in[17]" as buffer
    Info: Detected gated clock "alu_a_in~67" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[1]~67" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[5]~68" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[10]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[12]" as buffer
    Info: Detected gated clock "alu_a_in~29" as buffer
    Info: Detected gated clock "alu_a_in[12]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[11]" as buffer
    Info: Detected gated clock "alu_a_in~64" as buffer
    Info: Detected gated clock "alu_a_in~68" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Blatch_DX|dflipflop:\G1:5:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~141" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~144" as buffer
    Info: Detected gated clock "alu_b_in~101" as buffer
    Info: Detected gated clock "alu_a_in~69" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:5:G1:G3:halfadder1|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:2:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:3:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:4:G1:G3:halfadder1|carryout" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~103" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~168" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~105" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~107" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~111" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~109" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~115" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~113" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[12]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[8]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[10]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[14]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[6]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[13]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[9]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[11]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[7]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[15]" as buffer
    Info: Detected gated clock "alu_b_in~31" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:0:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "alu_b_in~30" as buffer
    Info: Detected gated clock "alu_a_in~84" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:18:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:21:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:20:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~97" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~95" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~101" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~99" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~93" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~91" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~89" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~158" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~79" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~77" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~75" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~148" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~87" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~85" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~83" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~81" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[9]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[8]" as buffer
    Info: Detected gated clock "alu_b_in~29" as buffer
    Info: Detected gated clock "alu_b_in~119" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:2:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Blatch_DX|dflipflop:\G1:4:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~120" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~119" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~122" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~123" as buffer
    Info: Detected gated clock "alu_b_in~65" as buffer
    Info: Detected gated clock "alu_a_in~33" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[7]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[4]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "alu_a_in~34" as buffer
    Info: Detected gated clock "alu_b_in~66" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[1]~71" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[3]~72" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[6]" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~130" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~129" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~132" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~133" as buffer
    Info: Detected gated clock "alu_a_in~46" as buffer
    Info: Detected gated clock "ctrl_R_dx~7" as buffer
    Info: Detected gated clock "ctrl_R_dx~8" as buffer
    Info: Detected gated clock "ctrl_R_dx~9" as buffer
    Info: Detected gated clock "alu_b_in~115" as buffer
    Info: Detected gated clock "alu_b_in~118" as buffer
    Info: Detected gated clock "alu_b_in~37" as buffer
    Info: Detected gated clock "alu_a_in[9]" as buffer
    Info: Detected gated clock "alu_a_in~45" as buffer
    Info: Detected gated clock "alu_a_in[27]" as buffer
    Info: Detected gated clock "alu_a_in~54" as buffer
    Info: Detected gated clock "alu_a_in[24]" as buffer
    Info: Detected gated clock "alu_a_in[21]" as buffer
    Info: Detected gated clock "alu_a_in[26]" as buffer
    Info: Detected gated clock "alu_a_in~6" as buffer
    Info: Detected gated clock "alu_a_in~7" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:18:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:18:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[18]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:14:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:14:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[14]" as buffer
    Info: Detected gated clock "alu_a_in[7]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[8]" as buffer
    Info: Detected gated clock "alu_a_in~66" as buffer
    Info: Detected gated clock "alu_a_in[10]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:11:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[11]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[6]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[5]" as buffer
    Info: Detected gated clock "alu_a_in[6]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~145" as buffer
    Info: Detected gated clock "alu_b_in[5]" as buffer
    Info: Detected gated clock "alu_a_in[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[5]" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~169" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~170" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~172" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~173" as buffer
    Info: Detected ripple clock "reg_32:Blatch_DX|dflipflop:\G1:0:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[6]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[7]" as buffer
    Info: Detected gated clock "alu_b_in~69" as buffer
    Info: Detected gated clock "alu_a_in~37" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "alu_b_in~68" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:1:d|output" as buffer
    Info: Detected gated clock "alu_a_in~5" as buffer
    Info: Detected gated clock "alu_a_in~85" as buffer
    Info: Detected gated clock "alu_a_in~86" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~162" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~163" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~160" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~159" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~150" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~149" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~153" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~152" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[0]~74" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[2]~73" as buffer
    Info: Detected gated clock "alu_b_in~67" as buffer
    Info: Detected gated clock "alu_b_in~74" as buffer
    Info: Detected gated clock "alu_a_in~35" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~121" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~124" as buffer
    Info: Detected gated clock "alu_b_in~102" as buffer
    Info: Detected gated clock "alu_a_in~70" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:3:firstrow|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:4:firstrow|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:3:G1:G3:halfadder1|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[4]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Blatch_DX|dflipflop:\G1:3:d|output" as buffer
    Info: Detected gated clock "alu_a_in~71" as buffer
    Info: Detected gated clock "alu_b_in~103" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:3:firstrow|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|opB_buffer[2]" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~131" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~134" as buffer
    Info: Detected gated clock "alu_a_in[28]" as buffer
    Info: Detected gated clock "ctrl_R_dx~10" as buffer
    Info: Detected gated clock "alu_b_in~120" as buffer
    Info: Detected gated clock "alu_b_in~117" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:16:d|output" as buffer
    Info: Detected gated clock "alu_a_in[29]" as buffer
    Info: Detected gated clock "alu_a_in[20]" as buffer
    Info: Detected gated clock "alu_a_in~43" as buffer
    Info: Detected gated clock "alu_a_in~44" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:23:d|output" as buffer
    Info: Detected gated clock "ctrl_R_mw~2" as buffer
    Info: Detected gated clock "regFile_rA~79" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[22]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:19:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[19]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:19:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[17]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:13:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:13:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[13]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:16:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:16:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[16]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:15:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:15:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[15]" as buffer
    Info: Detected gated clock "alu_a_in[8]" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[12]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:12:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:12:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:9:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[9]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:10:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[10]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:6:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[6]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:5:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[5]" as buffer
    Info: Detected gated clock "regFile_rA~29" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[5]~45" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:0:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[5]~44" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~171" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~174" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[3]" as buffer
    Info: Detected gated clock "alu_b_in~106" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:11:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:10:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:9:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:8:d|output" as buffer
    Info: Detected gated clock "alu_a_in~74" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Blatch_DX|dflipflop:\G1:1:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[0]~34" as buffer
    Info: Detected gated clock "alu_b_in~105" as buffer
    Info: Detected gated clock "alu_a_in~88" as buffer
    Info: Detected gated clock "alu_a_in~36" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:19:d|output" as buffer
    Info: Detected gated clock "alu_a_in~87" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~164" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~161" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "reg_32:Blatch_DX|dflipflop:\G1:2:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~151" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~154" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:5:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:6:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[1]~33" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[2]" as buffer
    Info: Detected gated clock "alu_b_in~104" as buffer
    Info: Detected gated clock "alu_a_in~72" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:1:firstrow|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:1:firstrow|sum" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:4:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[4]" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~125" as buffer
    Info: Detected gated clock "alu_b_in[4]" as buffer
    Info: Detected gated clock "alu_a_in[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:1:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[4]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "alu_a_in[3]" as buffer
    Info: Detected gated clock "alu_b_in[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:2:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~135" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:25:d|output" as buffer
    Info: Detected gated clock "alu_b_in~112" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:30:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:27:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:20:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[20]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:20:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[23]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[24]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:21:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[21]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:21:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[26]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:26:d|output" as buffer
    Info: Detected gated clock "alu_a_in[31]" as buffer
    Info: Detected gated clock "alu_a_in[30]" as buffer
    Info: Detected gated clock "regFile_rA~78" as buffer
    Info: Detected gated clock "regFile_rA~81" as buffer
    Info: Detected gated clock "regFile_rA~80" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[25]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:7:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[7]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:8:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[8]" as buffer
    Info: Detected gated clock "regFile_in[5]" as buffer
    Info: Detected gated clock "regFile_rA~63" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[5]~46" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~175" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:2:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~25" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[0]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:7:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[1]" as buffer
    Info: Detected gated clock "alu_b_in[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[0]~32" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~54" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~55" as buffer
    Info: Detected gated clock "alu_a_in[0]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:0:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[1]" as buffer
    Info: Detected gated clock "alu_b_in[1]" as buffer
    Info: Detected gated clock "alu_a_in~73" as buffer
    Info: Detected gated clock "alu_a_in~89" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~165" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~155" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:3:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~23" as buffer
    Info: Detected gated clock "Equal0~1" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:4:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~14" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[2]" as buffer
    Info: Detected gated clock "alu_op[0]~0" as buffer
    Info: Detected gated clock "alu_b_in[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~24" as buffer
    Info: Detected gated clock "alu_a_in[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:2:G1:G3:halfadder1|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:0:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:1:G1:G3:halfadder1|carryout" as buffer
    Info: Detected gated clock "regFile_in[4]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:3:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[3]~42" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[3]~41" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:0:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "regFile_rA~31" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:30:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[28]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:28:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~10" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:27:d|output" as buffer
    Info: Detected gated clock "ctrl_lw_mw~3" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:11:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:10:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:9:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:8:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:7:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:6:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:5:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:4:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:3:d|output" as buffer
    Info: Detected gated clock "Equal0~0" as buffer
    Info: Detected gated clock "regFile_rA~83" as buffer
    Info: Detected gated clock "regFile_rA~84" as buffer
    Info: Detected gated clock "addr_eq:rsFD_eq_rdXM|equal~3" as buffer
    Info: Detected gated clock "regFile_rA~85" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[29]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:27:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:27:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[27]" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[30]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:30:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:30:d|output" as buffer
    Info: Detected gated clock "regFile_rA~82" as buffer
    Info: Detected gated clock "regFile_rA[5]" as buffer
    Info: Detected gated clock "regFile_rA~34" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:0:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~18" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~57" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~56" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:0:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:1:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[1]~51" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[1]~50" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[1]~52" as buffer
    Info: Detected gated clock "alu_a_in[1]" as buffer
    Info: Detected gated clock "regFile_rA~33" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:1:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[2]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:2:d|output" as buffer
    Info: Detected gated clock "regFile_rA~32" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:2:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~2" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[2]~47" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[2]~48" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:0:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "regFile_rA~64" as buffer
    Info: Detected gated clock "regFile_in[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[3]~43" as buffer
    Info: Detected gated clock "regFile_rA~65" as buffer
    Info: Detected gated clock "ctrl_R_xm~2" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:31:d|output" as buffer
    Info: Detected gated clock "ctrl_lw_mw" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[31]" as buffer
    Info: Detected gated clock "alu_a_in~81" as buffer
    Info: Detected gated clock "regFile_rA~68" as buffer
    Info: Detected gated clock "regFile_in[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~58" as buffer
    Info: Detected gated clock "regFile_in[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[1]~53" as buffer
    Info: Detected gated clock "regFile_rA~67" as buffer
    Info: Detected gated clock "regFile_in[2]" as buffer
    Info: Detected gated clock "regFile_rA~87" as buffer
    Info: Detected gated clock "regFile_rA~66" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[2]~49" as buffer
    Info: Detected gated clock "regFile_rA[3]" as buffer
    Info: Detected gated clock "regFile_rA[0]" as buffer
    Info: Detected gated clock "regFile_rA[1]" as buffer
    Info: Detected gated clock "regFile_rA[2]" as buffer
    Info: Detected gated clock "comb~9" as buffer
    Info: Detected gated clock "comb~10" as buffer
    Info: Detected gated clock "comb~8" as buffer
    Info: Detected gated clock "stall~24" as buffer
    Info: Detected gated clock "comb~11" as buffer
    Info: Detected gated clock "ctrl_jr_fd~3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[19]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[21]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[18]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[17]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[30]" as buffer
    Info: Detected gated clock "regFile_rA~75" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[20]" as buffer
    Info: Detected gated clock "regFile_rA~76" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[29]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[27]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[28]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[31]" as buffer
    Info: Detected gated clock "regFile_rA~77" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:30:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:27:d|output" as buffer
    Info: Detected gated clock "ctrl_lw_dx~3" as buffer
Info: Clock "clock" has Internal fmax of 10.4 MHz between source register "reg_32:IRlatch_DX|dflipflop:\G1:31:d|output" and destination register "dflipflop:set_at_fall|output" (period= 96.132 ns)
    Info: + Longest register to register delay is 48.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y18_N13; Fanout = 3; REG Node = 'reg_32:IRlatch_DX|dflipflop:\G1:31:d|output'
        Info: 2: + IC(0.404 ns) + CELL(0.455 ns) = 0.859 ns; Loc. = LCCOMB_X45_Y18_N20; Fanout = 13; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.846 ns) + CELL(0.319 ns) = 2.024 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'ctrl_I_instr~1'
        Info: 4: + IC(0.892 ns) + CELL(0.178 ns) = 3.094 ns; Loc. = LCCOMB_X41_Y18_N12; Fanout = 15; COMB Node = 'ctrl_I_instr'
        Info: 5: + IC(2.017 ns) + CELL(0.178 ns) = 5.289 ns; Loc. = LCCOMB_X50_Y20_N16; Fanout = 1; COMB Node = 'alu_b_in[13]~150'
        Info: 6: + IC(2.050 ns) + CELL(0.178 ns) = 7.517 ns; Loc. = LCCOMB_X38_Y15_N20; Fanout = 3; COMB Node = 'alu_b_in[13]~152'
        Info: 7: + IC(0.312 ns) + CELL(0.322 ns) = 8.151 ns; Loc. = LCCOMB_X38_Y15_N6; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|opB_buffer[13]'
        Info: 8: + IC(0.813 ns) + CELL(0.521 ns) = 9.485 ns; Loc. = LCCOMB_X35_Y15_N8; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum'
        Info: 9: + IC(0.325 ns) + CELL(0.319 ns) = 10.129 ns; Loc. = LCCOMB_X35_Y15_N4; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:11:G2:halfadder3|carryout'
        Info: 10: + IC(0.320 ns) + CELL(0.322 ns) = 10.771 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:11:G2:halfadder3|carryout'
        Info: 11: + IC(0.820 ns) + CELL(0.319 ns) = 11.910 ns; Loc. = LCCOMB_X37_Y15_N6; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:11:G2:halfadder3|carryout'
        Info: 12: + IC(0.358 ns) + CELL(0.545 ns) = 12.813 ns; Loc. = LCCOMB_X37_Y15_N24; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:11:G2:halfadder3|carryout'
        Info: 13: + IC(0.328 ns) + CELL(0.545 ns) = 13.686 ns; Loc. = LCCOMB_X37_Y15_N16; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:11:G2:halfadder3|carryout'
        Info: 14: + IC(0.557 ns) + CELL(0.545 ns) = 14.788 ns; Loc. = LCCOMB_X37_Y14_N16; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:11:G2:halfadder3|carryout'
        Info: 15: + IC(0.341 ns) + CELL(0.545 ns) = 15.674 ns; Loc. = LCCOMB_X37_Y14_N26; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout'
        Info: 16: + IC(0.310 ns) + CELL(0.521 ns) = 16.505 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout'
        Info: 17: + IC(0.343 ns) + CELL(0.545 ns) = 17.393 ns; Loc. = LCCOMB_X37_Y14_N18; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|carryout'
        Info: 18: + IC(0.887 ns) + CELL(0.521 ns) = 18.801 ns; Loc. = LCCOMB_X38_Y11_N8; Fanout = 5; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3|sum'
        Info: 19: + IC(0.898 ns) + CELL(0.322 ns) = 20.021 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout'
        Info: 20: + IC(0.848 ns) + CELL(0.322 ns) = 21.191 ns; Loc. = LCCOMB_X38_Y11_N2; Fanout = 3; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:9:G2:halfadder3|carryout'
        Info: 21: + IC(0.882 ns) + CELL(0.178 ns) = 22.251 ns; Loc. = LCCOMB_X38_Y12_N0; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout'
        Info: 22: + IC(0.309 ns) + CELL(0.521 ns) = 23.081 ns; Loc. = LCCOMB_X38_Y12_N26; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:9:G2:halfadder3|sum'
        Info: 23: + IC(0.896 ns) + CELL(0.521 ns) = 24.498 ns; Loc. = LCCOMB_X38_Y16_N20; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum'
        Info: 24: + IC(0.342 ns) + CELL(0.544 ns) = 25.384 ns; Loc. = LCCOMB_X38_Y16_N22; Fanout = 3; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|sum'
        Info: 25: + IC(0.858 ns) + CELL(0.545 ns) = 26.787 ns; Loc. = LCCOMB_X42_Y16_N28; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|sum'
        Info: 26: + IC(0.313 ns) + CELL(0.178 ns) = 27.278 ns; Loc. = LCCOMB_X42_Y16_N0; Fanout = 3; COMB Node = 'alu:alu_compo|data_result[25]~181'
        Info: 27: + IC(1.780 ns) + CELL(0.178 ns) = 29.236 ns; Loc. = LCCOMB_X46_Y20_N26; Fanout = 1; COMB Node = 'regFile_rB[25]~580'
        Info: 28: + IC(0.294 ns) + CELL(0.178 ns) = 29.708 ns; Loc. = LCCOMB_X46_Y20_N18; Fanout = 8; COMB Node = 'regFile_rB[25]~581'
        Info: 29: + IC(0.591 ns) + CELL(0.521 ns) = 30.820 ns; Loc. = LCCOMB_X45_Y20_N8; Fanout = 7; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:23:G2:halfadder3|sum~2'
        Info: 30: + IC(1.179 ns) + CELL(0.322 ns) = 32.321 ns; Loc. = LCCOMB_X43_Y19_N2; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:20:G2:halfadder3|carryout~1'
        Info: 31: + IC(1.175 ns) + CELL(0.544 ns) = 34.040 ns; Loc. = LCCOMB_X45_Y20_N18; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~2'
        Info: 32: + IC(0.301 ns) + CELL(0.178 ns) = 34.519 ns; Loc. = LCCOMB_X45_Y20_N20; Fanout = 6; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~3'
        Info: 33: + IC(1.171 ns) + CELL(0.322 ns) = 36.012 ns; Loc. = LCCOMB_X46_Y21_N0; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~1'
        Info: 34: + IC(0.299 ns) + CELL(0.177 ns) = 36.488 ns; Loc. = LCCOMB_X46_Y21_N8; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~2'
        Info: 35: + IC(0.827 ns) + CELL(0.544 ns) = 37.859 ns; Loc. = LCCOMB_X44_Y21_N26; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~1'
        Info: 36: + IC(0.334 ns) + CELL(0.521 ns) = 38.714 ns; Loc. = LCCOMB_X44_Y21_N6; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~3'
        Info: 37: + IC(0.825 ns) + CELL(0.322 ns) = 39.861 ns; Loc. = LCCOMB_X42_Y21_N30; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum~7'
        Info: 38: + IC(0.303 ns) + CELL(0.521 ns) = 40.685 ns; Loc. = LCCOMB_X42_Y21_N2; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum~2'
        Info: 39: + IC(0.809 ns) + CELL(0.178 ns) = 41.672 ns; Loc. = LCCOMB_X43_Y21_N8; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:8:G2:halfadder3|sum~7'
        Info: 40: + IC(0.820 ns) + CELL(0.516 ns) = 43.008 ns; Loc. = LCCOMB_X41_Y21_N8; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:6:G2:halfadder3|sum'
        Info: 41: + IC(0.308 ns) + CELL(0.322 ns) = 43.638 ns; Loc. = LCCOMB_X41_Y21_N10; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum'
        Info: 42: + IC(0.304 ns) + CELL(0.178 ns) = 44.120 ns; Loc. = LCCOMB_X41_Y21_N20; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum'
        Info: 43: + IC(0.323 ns) + CELL(0.545 ns) = 44.988 ns; Loc. = LCCOMB_X41_Y21_N0; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~15'
        Info: 44: + IC(0.300 ns) + CELL(0.178 ns) = 45.466 ns; Loc. = LCCOMB_X41_Y21_N14; Fanout = 1; COMB Node = 'reg_32:PC_set_val|dflipflop:\G1:0:d|output~0'
        Info: 45: + IC(0.310 ns) + CELL(0.322 ns) = 46.098 ns; Loc. = LCCOMB_X41_Y21_N28; Fanout = 13; COMB Node = 'reg_32:PC_set_val|dflipflop:\G1:0:d|output~1'
        Info: 46: + IC(2.098 ns) + CELL(0.178 ns) = 48.374 ns; Loc. = LCCOMB_X25_Y18_N0; Fanout = 1; COMB Node = 'pc_set_buff'
        Info: 47: + IC(0.000 ns) + CELL(0.096 ns) = 48.470 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 12; REG Node = 'dflipflop:set_at_fall|output'
        Info: Total cell delay = 16.850 ns ( 34.76 % )
        Info: Total interconnect delay = 31.620 ns ( 65.24 % )
    Info: - Smallest clock skew is 0.643 ns
        Info: + Shortest clock path from clock "clock" to destination register is 4.261 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
            Info: 2: + IC(2.775 ns) + CELL(0.602 ns) = 4.261 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 12; REG Node = 'dflipflop:set_at_fall|output'
            Info: Total cell delay = 1.486 ns ( 34.87 % )
            Info: Total interconnect delay = 2.775 ns ( 65.13 % )
        Info: - Longest clock path from clock "clock" to source register is 3.618 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
            Info: 2: + IC(2.132 ns) + CELL(0.602 ns) = 3.618 ns; Loc. = LCFF_X45_Y18_N13; Fanout = 3; REG Node = 'reg_32:IRlatch_DX|dflipflop:\G1:31:d|output'
            Info: Total cell delay = 1.486 ns ( 41.07 % )
            Info: Total interconnect delay = 2.132 ns ( 58.93 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: No valid register-to-register data paths exist for clock "reset"
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "reg_32:Olatch_XM|dflipflop:\G1:5:d|output" and destination pin or register "led_ctrl:output_control|assert_signal:assert2|output" for clock "clock" (Hold time is 18.553 ns)
    Info: + Largest clock skew is 22.526 ns
        Info: + Longest clock path from clock "clock" to destination register is 26.139 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
            Info: 2: + IC(24.653 ns) + CELL(0.602 ns) = 26.139 ns; Loc. = LCFF_X47_Y14_N11; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert2|output'
            Info: Total cell delay = 1.486 ns ( 5.68 % )
            Info: Total interconnect delay = 24.653 ns ( 94.32 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.613 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
            Info: 2: + IC(2.127 ns) + CELL(0.602 ns) = 3.613 ns; Loc. = LCFF_X45_Y17_N19; Fanout = 37; REG Node = 'reg_32:Olatch_XM|dflipflop:\G1:5:d|output'
            Info: Total cell delay = 1.486 ns ( 41.13 % )
            Info: Total interconnect delay = 2.127 ns ( 58.87 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 3.982 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y17_N19; Fanout = 37; REG Node = 'reg_32:Olatch_XM|dflipflop:\G1:5:d|output'
        Info: 2: + IC(0.886 ns) + CELL(0.491 ns) = 1.377 ns; Loc. = LCCOMB_X45_Y17_N10; Fanout = 1; COMB Node = 'regFile_rA~63'
        Info: 3: + IC(0.300 ns) + CELL(0.178 ns) = 1.855 ns; Loc. = LCCOMB_X45_Y17_N24; Fanout = 21; COMB Node = 'regFile_rA[5]'
        Info: 4: + IC(1.228 ns) + CELL(0.322 ns) = 3.405 ns; Loc. = LCCOMB_X47_Y14_N30; Fanout = 2; COMB Node = 'led_ctrl:output_control|comb~7'
        Info: 5: + IC(0.303 ns) + CELL(0.178 ns) = 3.886 ns; Loc. = LCCOMB_X47_Y14_N10; Fanout = 1; COMB Node = 'led_ctrl:output_control|assert_signal:assert2|output~0'
        Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.982 ns; Loc. = LCFF_X47_Y14_N11; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert2|output'
        Info: Total cell delay = 1.265 ns ( 31.77 % )
        Info: Total interconnect delay = 2.717 ns ( 68.23 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[3]", clock pin = "clock") is 4.675 ns
    Info: + Longest pin to register delay is 8.443 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in[3]'
        Info: 2: + IC(6.474 ns) + CELL(0.512 ns) = 7.870 ns; Loc. = LCCOMB_X48_Y21_N28; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~7'
        Info: 3: + IC(0.299 ns) + CELL(0.178 ns) = 8.347 ns; Loc. = LCCOMB_X48_Y21_N2; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.443 ns; Loc. = LCFF_X48_Y21_N3; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.670 ns ( 19.78 % )
        Info: Total interconnect delay = 6.773 ns ( 80.22 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.730 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
        Info: 2: + IC(2.244 ns) + CELL(0.602 ns) = 3.730 ns; Loc. = LCFF_X48_Y21_N3; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 39.84 % )
        Info: Total interconnect delay = 2.244 ns ( 60.16 % )
Info: tco from clock "clock" to destination pin "led_14[3]" through register "led_ctrl:output_control|assert_signal:assert3|output" is 32.759 ns
    Info: + Longest clock path from clock "clock" to source register is 26.140 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
        Info: 2: + IC(24.654 ns) + CELL(0.602 ns) = 26.140 ns; Loc. = LCFF_X38_Y14_N3; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert3|output'
        Info: Total cell delay = 1.486 ns ( 5.68 % )
        Info: Total interconnect delay = 24.654 ns ( 94.32 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.342 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y14_N3; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert3|output'
        Info: 2: + IC(3.492 ns) + CELL(2.850 ns) = 6.342 ns; Loc. = PIN_M19; Fanout = 0; PIN Node = 'led_14[3]'
        Info: Total cell delay = 2.850 ns ( 44.94 % )
        Info: Total interconnect delay = 3.492 ns ( 55.06 % )
Info: th for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[1]", clock pin = "clock") is -3.443 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.730 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
        Info: 2: + IC(2.244 ns) + CELL(0.602 ns) = 3.730 ns; Loc. = LCFF_X48_Y21_N3; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 39.84 % )
        Info: Total interconnect delay = 2.244 ns ( 60.16 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.459 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N23; Fanout = 2; PIN Node = 'keyboard_in[1]'
        Info: 2: + IC(5.700 ns) + CELL(0.322 ns) = 6.886 ns; Loc. = LCCOMB_X48_Y21_N28; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~7'
        Info: 3: + IC(0.299 ns) + CELL(0.178 ns) = 7.363 ns; Loc. = LCCOMB_X48_Y21_N2; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.459 ns; Loc. = LCFF_X48_Y21_N3; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.460 ns ( 19.57 % )
        Info: Total interconnect delay = 5.999 ns ( 80.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 227 megabytes
    Info: Processing ended: Fri Nov 29 19:07:53 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


