<root><simulation><result_generated_time />2023-05-12 16:51:37<layer><layer_spec />{'B': 1, 'K': 144, 'C': 24, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 75264, 'O': 451584}<total_data_reuse />{'W': 3136, 'I': 144.0, 'O': 24}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />16/53</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [216, 1, 1], 'I': [24, 1, 1], 'O': [144, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 4)]], [[('C', 3), ('K', 9)], [('C', 2), ('K', 4)]], [], []]<I />[[[('K', 9)], [('K', 4)]], [[('C', 3)], [('OY', 4), ('C', 2)]], [], []]<O />[[[('C', 3)], [('C', 2)]], [[('K', 9)], [('OY', 4), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OX', 8), ('OY', 14)], [('C', 2), ('C', 2), ('K', 2), ('K', 2)], []]<I />[[], [('OX', 7), ('OX', 8), ('OY', 14), ('C', 2), ('C', 2), ('K', 2), ('K', 2)], []]<O />[[], [('OX', 7), ('OX', 8), ('OY', 14), ('C', 2), ('C', 2), ('K', 2), ('K', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 784, 1, 1], 'I': [36.0, 1.0, 4.0, 1.0], 'O': [6.0, 1, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 27648, 27648], 'I': [8, 602112, 602112], 'O': [8, 3612672, 3612672], 'O_partial': [8, 3612672, 0], 'O_final': [0, 0, 3612672]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.02, 0.0], 'O': [0.02, 0.11, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.13, 0.0], 'I': [0.02, 0.13, 0.0], 'O': [0.02, 0.13, 0.0]}<effective_mem_size_bit />{'W': [8, 13824, 27648], 'I': [8, 602112, 602112], 'O': [8, 1806336, 3612672], 'O_partial': [8, 1806336, 0], 'O_final': [0, 0, 3612672]}<total_unit_count />{'W': [864, 216, 1, 1], 'I': [864, 24, 1, 1], 'O': [864, 144, 1, 1]}<unique_unit_count />{'W': [216, 216, 1, 1], 'I': [24, 24, 1, 1], 'O': [144, 144, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [36.0, 1.0, 1.0, 1.0], 'O': [6.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3456, 3456], [3456, 3456], [3456, 0]]<I />[[301056, 301056], [301056, 75264], [75264, 0]]<O />[[(1354752, 1806336), (1806336, 1354752)], [(1354752, 1806336), (451584, 0)], [(0, 451584), (0, 0)]]<O_partial />[[(1354752, 1806336), (1806336, 1354752)], [(1354752, 1806336), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (451584, 0)], [(0, 451584), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[432, 432], [54, 54], [14, 0]]<I />[[37632, 37632], [4704, 1176], [294, 0]]<O />[[(169344, 225792), (225792, 169344)], [(21168, 28224), (7056, 0)], [(0, 1764), (0, 0)]]<O_partial />[([169344, 225792], [225792, 169344]), ([21168, 28224], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [7056, 0]), ([0, 1764], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />2007040</mac_count></basic_info><energy><total_energy />23801526.2<mem_energy_breakdown><W />[0.3, 10.7, 18.0]<I />[26.4, 604.5, 391.6]<O />[276.8, 5593.6, 2349.4]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />100352.0<total />23792255.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4015<utilization_without_data_loading />0.4211<utilization_spatial />0.8438<utilization_temporal_with_data_loading />0.4758<mac_utilize_temporal_without_data_loading />0.4991</mac_array_utilization><latency><latency_cycle_with_data_loading />26364<latency_cycle_without_data_loading />25133<ideal_computing_cycle />12544<data_loading><load_cycle_total />1231<load_cycle_individual />{'W': [4, 54, 0], 'I': [1, 1176, 0]}<load_cycle_combined />{'W': 54, 'I': 1176}</data_loading><mem_stalling><mem_stall_cycle_total />12589<mem_stall_cycle_individual />{'W': [[-12543], [-11760, -11715], [-12544, -12544]], 'I': [[-12543], [-12543, -12543], [-12544, -12544]], 'O': [[-12544], [-12544, 12544], [-5488, -10780]]}<mem_stall_cycle_shared />{'W': [[-12543], [-11760, 12589], [0, 0]], 'I': [[-12543], [-12543, 12589], [0, 0]], 'O': [[-12544], [-12544, 12544], [-5488, -10780]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 27648, 27648], 'I': [8, 602112, 602112], 'O': [8, 3612672, 3612672], 'O_partial': [8, 3612672, 0], 'O_final': [0, 0, 3612672]}<data_size_each_level_total />{'W': [1728, 27648, 27648], 'I': [192, 602112, 602112], 'O': [1152, 3612672, 3612672]}<loop_cycles_each_level />{'W': [784, 12544, 12544], 'I': [1, 12544, 12544], 'O': [1, 12544, 12544]}<top_ir_loop_size />{'W': [784, 1, 1], 'I': [1, 4, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [2.2, 2.2], [2.2, 2.2]], 'I': [[8.0, 8.0], [192.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 8.0], [1152.0, 288.0], [288.0, 288.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1728.0, 2.2], [2.2, 2.2]], 'I': [[8.0, 8.0], [192.0, 192.0], [192.0, 48.0]], 'O': [[8.0, 8.0], [1152.0, 288.0], [288.0, 288.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [2.2, 2.2], [2.2, 0]], 'I': [[8.0, 8.0], [192.0, 48.0], [48.0, 0]], 'O': [[8.0, 8.0], [1152.0, 288.0], [288.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [1634.2, 1202.2], [50.2, 288.0]], 'I': [[8.0, 8.0], [1634.2, 1202.2], [50.2, 288.0]], 'O': [[8.0, 8.0], [1634.2, 1202.2], [50.2, 288.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12544], [784, 784, 16], [12544, 12544, 1]], 'I': [[1, 1, 12544], [1, 1, 12544], [12544, 12544, 1]], 'O': [[1, 1, 12544], [1, 1, 12544], [12544, 12544, 1]]}<trans_time_real />{'W': [[0, 1, 12544], [[0, 784, 16], [3, 784, 16]], [[54, 12544, 1], [13, 12544, 1]]], 'I': [[0, 1, 12544], [[0, 1, 12544], [0, 1, 12544]], [[1176, 12544, 1], [294, 12544, 1]]], 'O': [[0, 1, 12544], [[0, 1, 12544], [2, 1, 12544]], [[7056, 12544, 1], [1764, 12544, 1]]]}<single_stall_cycle />{'W': [[-1], [-784, -781], [-12490, -12530]], 'I': [[-1], [-1, -1], [-11368, -12250]], 'O': [[-1], [-1, 1], [-5488, -10780]]}<single_stall_count />{'W': [12543, 15, 0], 'I': [12543, 12543, 0], 'O': [12544, 12544, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [45, 0], 'I': [0, 0], 'O': [12544, 7056]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [7056, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[45, -12544], [0, -5488]], 1: [[-12544, -12544], [-5488, -12544]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>