// Seed: 1221407165
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input wire id_2
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2
    , id_8,
    output wand id_3,
    output supply1 id_4,
    input wire id_5,
    output tri id_6
);
  tri0 id_9;
  wire id_10;
  assign id_9 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_1
  );
  assign modCall_1.type_1 = 0;
  assign id_8 = id_8;
  wire id_11;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_5;
  wire id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_25;
  wire id_26;
  and primCall (
      id_9,
      id_7,
      id_11,
      id_13,
      id_21,
      id_3,
      id_16,
      id_25,
      id_23,
      id_1,
      id_6,
      id_4,
      id_18,
      id_24,
      id_2,
      id_19,
      id_20,
      id_26
  );
  module_2 modCall_1 (
      id_20,
      id_8,
      id_5,
      id_9
  );
  assign modCall_1.id_3 = 0;
  assign id_14[1] = id_23;
  assign id_1 = id_9;
endmodule
