Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.07 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.07 s | Elapsed : 0.00 / 0.00 s
 
--> 
Reading design: sistema_LCD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sistema_LCD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sistema_LCD"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : sistema_LCD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : sistema_LCD.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/sistema_LCD is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/sistema_LCD.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/sistema_LCD.vhd".
WARNING:HDLParsers:3607 - Unit work/sistema_LCD/Behavioral is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/sistema_LCD.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/sistema_LCD.vhd".
WARNING:HDLParsers:3607 - Unit work/Adecua_Int is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/Adecua_Int.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/Adecua_Int.vhd".
WARNING:HDLParsers:3607 - Unit work/Adecua_Int/Behavioral is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/Adecua_Int.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/Adecua_Int.vhd".
WARNING:HDLParsers:3607 - Unit work/AntiR is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/AntiR.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/AntiR.vhd".
WARNING:HDLParsers:3607 - Unit work/AntiR/Behavioral is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/AntiR.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/AntiR.vhd".
WARNING:HDLParsers:3607 - Unit work/Registro is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/Registro.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/Registro.vhd".
WARNING:HDLParsers:3607 - Unit work/Registro/Behavioral is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/Registro.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/Registro.vhd".
WARNING:HDLParsers:3607 - Unit work/top_PB is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/top_PBlaze.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/top_PBlaze.vhd".
WARNING:HDLParsers:3607 - Unit work/top_PB/Behavioral is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/top_PBlaze.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/top_PBlaze.vhd".
WARNING:HDLParsers:3607 - Unit work/kcpsm3 is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd".
WARNING:HDLParsers:3607 - Unit work/kcpsm3/low_level_definition is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd".
WARNING:HDLParsers:3607 - Unit work/constants is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd".
WARNING:HDLParsers:3607 - Unit work/constants is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd".
WARNING:HDLParsers:3607 - Unit work/memoria is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd".
WARNING:HDLParsers:3607 - Unit work/memoria/mix is now defined in a different file.  It was defined in "/home/jose/Documentos/Projects_ISE_9_2/LCD_pres/../../../Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd", and is now defined in "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd".
Compiling vhdl file "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" in Library work.
Architecture low_level_definition of Entity kcpsm3 is up to date.
Compiling vhdl file "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" in Library work.
Architecture constants of Entity constants is up to date.
Architecture mix of Entity memoria is up to date.
Compiling vhdl file "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/AntiR.vhd" in Library work.
Architecture behavioral of Entity antir is up to date.
Compiling vhdl file "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/Adecua_Int.vhd" in Library work.
Architecture behavioral of Entity adecua_int is up to date.
Compiling vhdl file "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/Registro.vhd" in Library work.
Architecture behavioral of Entity registro is up to date.
Compiling vhdl file "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/top_PBlaze.vhd" in Library work.
Architecture behavioral of Entity top_pb is up to date.
Compiling vhdl file "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/sistema_LCD.vhd" in Library work.
Architecture behavioral of Entity sistema_lcd is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sistema_LCD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AntiR> in library <work> (architecture <behavioral>) with generics.
	width = 16

Analyzing hierarchy for entity <Adecua_Int> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Registro> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <top_PB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KCPSM3> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <memoria> in library <work> (architecture <mix>).

WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 289: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 1200: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 452: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 483: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 606: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 614: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 381: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 423: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 525: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 597: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 682: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 1109: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 1136: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 1220: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 1269: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 332: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 371: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 403: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 413: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 432: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 442: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 468: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 493: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 554: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 587: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 794: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 871: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 886: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 937: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 956: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 1244: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 1301: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 1311: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 1327: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 1415: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 1448: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 828: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 1368: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd" line 906: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INITP_07> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INITP_04> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INITP_05> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INITP_06> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INITP_01> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INITP_02> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INITP_03> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INITP_00> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_3D> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_3E> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_3F> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_3A> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_3B> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_3C> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_37> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_38> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_39> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_34> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_35> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_36> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_30> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_31> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_32> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_33> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_2C> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_2D> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_2E> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_2F> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_28> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_29> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_2A> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_2B> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_24> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_25> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_26> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_27> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_20> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_21> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_22> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_23> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_1C> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_1D> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_1E> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_1F> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_18> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_19> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_1A> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_1B> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_14> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_15> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_16> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_17> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_10> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_11> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_12> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_13> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_0C> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_0D> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_0E> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_0F> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_08> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_09> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_0A> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_0B> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_04> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_05> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_06> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_07> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_00> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_01> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_02> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd" line 235: generic/parameter on instance <INIT_03> overrides attribute on instance. Attribute is ignored.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sistema_LCD> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/sistema_LCD.vhd" line 139: Unconnected output port 'read_strobe' of component 'top_PB'.
Entity <sistema_LCD> analyzed. Unit <sistema_LCD> generated.

Analyzing generic Entity <AntiR> in library <work> (Architecture <behavioral>).
	width = 16
Entity <AntiR> analyzed. Unit <AntiR> generated.

Analyzing Entity <Adecua_Int> in library <work> (Architecture <behavioral>).
Entity <Adecua_Int> analyzed. Unit <Adecua_Int> generated.

Analyzing Entity <Registro> in library <work> (Architecture <behavioral>).
Entity <Registro> analyzed. Unit <Registro> generated.

Analyzing Entity <top_PB> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/top_PBlaze.vhd" line 81: Unconnected output port 'reset' of component 'memoria'.
Entity <top_PB> analyzed. Unit <top_PB> generated.

Analyzing Entity <KCPSM3> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  1" for instance <t_state_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <toggle_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  1" for instance <reset_flop1> in unit <KCPSM3>.
    Set user-defined property "INIT =  1" for instance <reset_flop2> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <int_capture_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0080" for instance <int_pulse_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <int_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <ack_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <shadow_carry_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <shadow_zero_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  EAAA" for instance <int_update_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  04" for instance <int_value_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <int_enable_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  7400" for instance <move_group_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  5A3C" for instance <condition_met_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  2F" for instance <normal_count_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  1000" for instance <call_type_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  5400" for instance <push_pop_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  D" for instance <valid_move_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  41FC" for instance <flag_type_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <flag_write_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  8" for instance <flag_enable_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0001" for instance <low_zero_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0001" for instance <high_zero_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  3F" for instance <sel_shadow_zero_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <zero_flag_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  6996" for instance <low_parity_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  6996" for instance <high_parity_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  F3FF" for instance <sel_parity_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  F3" for instance <sel_arith_carry_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  C" for instance <sel_shift_carry_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  3" for instance <sel_shadow_carry_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <carry_flag_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].vector_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].value_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[0].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].vector_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].value_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[1].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].vector_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].value_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[2].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].vector_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].value_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[3].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].vector_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].value_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[4].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].vector_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].value_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[5].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].vector_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].value_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[6].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].vector_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].value_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[7].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].vector_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].value_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[8].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].vector_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].value_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[9].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0145" for instance <register_type_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <register_write_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  8" for instance <register_enable_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[0].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[0].operand_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[1].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[1].operand_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[2].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[2].operand_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[3].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[3].operand_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[4].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[4].operand_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[5].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[5].operand_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[6].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[6].operand_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[7].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[7].operand_select_mux> in unit <KCPSM3>.
    Set user-defined property "INIT =  0400" for instance <memory_type_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <memory_write_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  8000" for instance <memory_enable_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[0].memory_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <store_loop[0].store_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[1].memory_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <store_loop[1].store_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[2].memory_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <store_loop[2].store_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[3].memory_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <store_loop[3].store_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[4].memory_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <store_loop[4].store_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[5].memory_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <store_loop[5].store_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[6].memory_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <store_loop[6].store_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[7].memory_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <store_loop[7].store_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  FFE2" for instance <sel_logical_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[0].logical_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[0].logical_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[1].logical_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[1].logical_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[2].logical_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[2].logical_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[3].logical_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[3].logical_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[4].logical_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[4].logical_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[5].logical_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[5].logical_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[6].logical_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[6].logical_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[7].logical_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[7].logical_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <high_shift_in_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <low_shift_in_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <shift_carry_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <pipeline_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[0].lsb_shift.shift_mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[0].shift_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[1].mid_shift.shift_mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[1].shift_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[2].mid_shift.shift_mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[2].shift_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[3].mid_shift.shift_mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[3].shift_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[4].mid_shift.shift_mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[4].shift_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[5].mid_shift.shift_mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[5].shift_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[6].mid_shift.shift_mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[6].shift_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[7].msb_shift.shift_mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[7].shift_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  1F" for instance <sel_arith_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  6C" for instance <arith_loop[0].lsb_arith.arith_carry_in_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[0].arith_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[0].arith_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[1].arith_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[1].arith_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[2].arith_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[2].arith_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[3].arith_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[3].arith_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[4].arith_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[4].arith_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[5].arith_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[5].arith_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[6].arith_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[6].arith_flop> in unit <KCPSM3>.
WARNING:Xst:1961 - The length of the hex value for the attribute INIT on instance arith_loop[7].msb_arith.arith_carry_out_lut should be 2 bits long. The current value set is 4 bits long.  Value has been truncated
    Set user-defined property "INIT =  2" for instance <arith_loop[7].msb_arith.arith_carry_out_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].msb_arith.arith_carry_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[7].arith_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].arith_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0002" for instance <input_fetch_type_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <sel_group_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[0].or_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[0].mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[1].or_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[1].mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[2].or_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[2].mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[3].or_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[3].mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[4].or_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[4].mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[5].or_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[5].mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[6].or_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[6].mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[7].or_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[7].mux_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0010" for instance <io_decode_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  4000" for instance <write_active_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <write_strobe_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0100" for instance <read_active_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <read_strobe_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[0].stack_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[0].stack_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[1].stack_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[1].stack_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[2].stack_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[2].stack_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[3].stack_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[3].stack_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[4].stack_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[4].stack_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[5].stack_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[5].stack_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[6].stack_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[6].stack_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[7].stack_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[7].stack_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[8].stack_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[8].stack_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[9].stack_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[9].stack_flop> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[0].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  6555" for instance <stack_count_loop[0].lsb_stack_count.count_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[1].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[1].mid_stack_count.count_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[2].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[2].mid_stack_count.count_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[3].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[3].mid_stack_count.count_lut> in unit <KCPSM3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[4].register_bit> in unit <KCPSM3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[4].msb_stack_count.count_lut> in unit <KCPSM3>.
Entity <KCPSM3> analyzed. Unit <KCPSM3> generated.

Analyzing Entity <memoria> in library <work> (Architecture <mix>).
    Set user-defined property "SRVAL_B =  00000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_07 =  C000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "SRVAL_A =  000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_01 =  00000000000000000000000000000000000000000000000000000B0B0DBF3333" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_A =  000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_B =  00000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_00 =  CFFF3A3EAA3E028FAA3C0B8A38B72DCB72D23CE35CFD33CB2CCCCF3333CCF3C3" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_3F =  4022000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_08 =  C580A50F50922510A00000420042005605010056050C0056050600560528003D" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000A0000056C5C0A50FA0000056" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_04 =  E4010039C440E401A0005448C30100420314A0005443C201003D0219A000543E" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_05 =  0406040604060407145000390052C408A4F01450A000004CC440A4F8A000C440" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_06 =  040604060407040714500039004CC440C40CA4F01450A000C44004F0003D0052" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_07 =  00520420003D0052004200520047005204300047A000C44004F0003D004CC440" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_00 =  055000650546001F00650543006505544007C0010F200008008C0510FCC00076" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_01 =  0520A00000650534006505310065053000650532001F00650541006505470065" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_02 =  4F2F8F010065C53040320033582C450A15C0008C15F0800100254C10A0000065" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_03 =  C10100390128A000543AC001000BA0000F200008008C05100076A0000F2F5832" for instance <I18.bram> in unit <memoria>.
Entity <memoria> analyzed. Unit <memoria> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <AntiR>.
    Related source file is "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/AntiR.vhd".
    Found finite state machine <FSM_0> for signal <actual>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <AntiR> synthesized.


Synthesizing Unit <Adecua_Int>.
    Related source file is "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/Adecua_Int.vhd".
    Found finite state machine <FSM_1> for signal <actual>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | r (positive)                                   |
    | Reset type         | asynchronous                                   |
    | Reset State        | e1                                             |
    | Power Up State     | e1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Adecua_Int> synthesized.


Synthesizing Unit <Registro>.
    Related source file is "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/Registro.vhd".
    Found 8-bit register for signal <Sal>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Registro> synthesized.


Synthesizing Unit <KCPSM3>.
    Related source file is "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/kcpsm3.vhd".
Unit <KCPSM3> synthesized.


Synthesizing Unit <memoria>.
    Related source file is "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/aplicacion.vhd".
WARNING:Xst:1305 - Output <reset> is never assigned. Tied to value 0.
Unit <memoria> synthesized.


Synthesizing Unit <top_PB>.
    Related source file is "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/top_PBlaze.vhd".
Unit <top_PB> synthesized.


Synthesizing Unit <sistema_LCD>.
    Related source file is "/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/EJ_LCD_Presentacion/Archivos_ISE/sistema_LCD.vhd".
WARNING:Xst:646 - Signal <ID_Port<7>> is assigned but never used.
WARNING:Xst:646 - Signal <ID_Port<5:0>> is assigned but never used.
WARNING:Xst:1780 - Signal <Sal_LCD> is never used or assigned.
WARNING:Xst:1780 - Signal <Reset_int> is never used or assigned.
    Found 4-bit tristate buffer for signal <LCD_IO>.
    Summary:
	inferred   4 Tristate(s).
Unit <sistema_LCD> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 1
 8-bit register                                        : 1
# Tristates                                            : 1
 4-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Adecua/actual> on signal <actual[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 e1    | 00
 e2    | 01
 e3    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <AntiReb/actual> on signal <actual[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
-------------------
Loading device for application Rf_Device from file '3s100e.nph' in environment /opt/Xilinx9.2i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sistema_LCD> ...

Optimizing unit <KCPSM3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sistema_LCD, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 105
 Flip-Flops                                            : 105

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sistema_LCD.ngr
Top Level Output File Name         : sistema_LCD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 266
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 17
#      LUT2                        : 10
#      LUT3                        : 72
#      LUT4                        : 43
#      MUXCY                       : 54
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 105
#      FD                          : 24
#      FDC                         : 5
#      FDCE                        : 24
#      FDE                         : 2
#      FDR                         : 30
#      FDRE                        : 8
#      FDRSE                       : 10
#      FDS                         : 2
# RAMS                             : 27
#      RAM16X1D                    : 8
#      RAM32X1S                    : 10
#      RAM64X1S                    : 8
#      RAMB16_S9_S18               : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 6
#      OBUF                        : 6
#      OBUFT                       : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                     117  out of    960    12%  
 Number of Slice Flip Flops:           105  out of   1920     5%  
 Number of 4 input LUTs:               215  out of   1920    11%  
    Number used as logic:              147
    Number used as RAMs:                68
 Number of IOs:                         17
 Number of bonded IOBs:                 17  out of     83    20%  
 Number of BRAMs:                        1  out of      4    25%  
 Number of GCLKs:                        1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 132   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 29    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.171ns (Maximum Frequency: 139.458MHz)
   Minimum input arrival time before clock: 5.762ns
   Maximum output required time after clock: 5.776ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.171ns (frequency: 139.458MHz)
  Total number of paths / destination ports: 4154 / 430
-------------------------------------------------------------------------
Delay:               7.171ns (Levels of Logic = 13)
  Source:            micro/program/I18.bram (RAM)
  Destination:       micro/processor/pc_loop[9].register_bit (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: micro/program/I18.bram to micro/processor/pc_loop[9].register_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S18:CLKB->DOB14   27   0.012   1.436  micro/program/I18.bram (micro/instruccion<14>)
     LUT4:I0->O            1   0.704   0.455  micro/processor/move_group_lut (micro/processor/move_group)
     LUT3:I2->O           11   0.704   1.108  micro/processor/normal_count_lut (micro/processor/normal_count)
     LUT3:I0->O            1   0.704   0.000  micro/processor/pc_loop[0].value_select_mux (micro/processor/pc_value<0>)
     MUXCY:S->O            1   0.464   0.000  micro/processor/pc_loop[0].pc_lsb_carry.pc_value_muxcy (micro/processor/pc_value_carry<0>)
     MUXCY:CI->O           1   0.059   0.000  micro/processor/pc_loop[1].pc_mid_carry.pc_value_muxcy (micro/processor/pc_value_carry<1>)
     MUXCY:CI->O           1   0.059   0.000  micro/processor/pc_loop[2].pc_mid_carry.pc_value_muxcy (micro/processor/pc_value_carry<2>)
     MUXCY:CI->O           1   0.059   0.000  micro/processor/pc_loop[3].pc_mid_carry.pc_value_muxcy (micro/processor/pc_value_carry<3>)
     MUXCY:CI->O           1   0.059   0.000  micro/processor/pc_loop[4].pc_mid_carry.pc_value_muxcy (micro/processor/pc_value_carry<4>)
     MUXCY:CI->O           1   0.059   0.000  micro/processor/pc_loop[5].pc_mid_carry.pc_value_muxcy (micro/processor/pc_value_carry<5>)
     MUXCY:CI->O           1   0.059   0.000  micro/processor/pc_loop[6].pc_mid_carry.pc_value_muxcy (micro/processor/pc_value_carry<6>)
     MUXCY:CI->O           1   0.059   0.000  micro/processor/pc_loop[7].pc_mid_carry.pc_value_muxcy (micro/processor/pc_value_carry<7>)
     MUXCY:CI->O           0   0.059   0.000  micro/processor/pc_loop[8].pc_mid_carry.pc_value_muxcy (micro/processor/pc_value_carry<8>)
     XORCY:CI->O           1   0.804   0.000  micro/processor/pc_loop[9].pc_msb_carry.pc_value_xor (micro/processor/inc_pc_value<9>)
     FDRSE:D                   0.308          micro/processor/pc_loop[9].register_bit
    ----------------------------------------
    Total                      7.171ns (4.172ns logic, 2.999ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 14 / 10
-------------------------------------------------------------------------
Offset:              5.762ns (Levels of Logic = 8)
  Source:            Switch<0> (PAD)
  Destination:       micro/processor/zero_flag_flop (FF)
  Destination Clock: clk rising

  Data Path: Switch<0> to micro/processor/zero_flag_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.499  Switch_0_IBUF (Switch_0_IBUF)
     LUT3:I1->O            1   0.704   0.000  micro/processor/alu_mux_loop[0].mux_lut (micro/processor/input_group<0>)
     MUXF5:I1->O           2   0.321   0.622  micro/processor/alu_mux_loop[0].shift_in_muxf5 (micro/processor/alu_result<0>)
     LUT4:I0->O            1   0.704   0.000  micro/processor/low_zero_lut (micro/processor/low_zero)
     MUXCY:S->O            1   0.464   0.000  micro/processor/low_zero_muxcy (micro/processor/low_zero_carry)
     MUXCY:CI->O           1   0.059   0.000  micro/processor/high_zero_cymux (micro/processor/high_zero_carry)
     MUXCY:CI->O           0   0.059   0.000  micro/processor/zero_cymux (micro/processor/zero_carry)
     XORCY:CI->O           1   0.804   0.000  micro/processor/zero_xor (micro/processor/zero_fast_route)
     FDRE:D                    0.308          micro/processor/zero_flag_flop
    ----------------------------------------
    Total                      5.762ns (4.641ns logic, 1.121ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 7
-------------------------------------------------------------------------
Offset:              5.776ns (Levels of Logic = 2)
  Source:            Reg_LCD/Sal_3 (FF)
  Destination:       LCD_IO<3> (PAD)
  Source Clock:      clk rising

  Data Path: Reg_LCD/Sal_3 to LCD_IO<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.622  Reg_LCD/Sal_3 (Reg_LCD/Sal_3)
     LUT2:I0->O            4   0.704   0.587  ControlZ_inv1 (ControlZ_inv)
     OBUFT:T->O                3.272          LCD_IO_3_OBUFT (LCD_IO<3>)
    ----------------------------------------
    Total                      5.776ns (4.567ns logic, 1.209ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
CPU : 7.44 / 7.53 s | Elapsed : 8.00 / 8.00 s
 
--> 


Total memory usage is 136796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  135 (   0 filtered)
Number of infos    :    0 (   0 filtered)

