<p>
  <span data-role="tag" data-value="47e35e40-304d-2ada-d47d-19b0e46d8f3e" id="id354983fe-bb77-626e-83a4-fc36047ec925" data-type="figure">Figure 6</span> is a 
  <span data-role="tag" data-value="8bad67dd-426d-53dc-f828-53fe63528b2d" id="idb1bee5c0-0b74-b851-3124-5794dd427b43" data-type="term">conceptual diagram</span> of a 
  <span data-role="tag" data-value="73cd4697-66ab-89fb-7382-f5f53afc22f6" id="id30eca38d-3f6f-89cd-4d57-f01dd5ee25d4" data-type="drawingObject">processing system 600</span> implemented using the 
  <span data-role="tag" data-value="16b5d8a5-6546-d84d-f870-6e19b3d7bc86" id="id7c672435-7832-402c-70e7-62230dad74fd" data-type="drawingObject">PPU 202</span> of 
  <span data-role="tag" data-value="f427fe7b-cda1-dc5e-e7d4-3e439cfbcdcb" id="id7642e469-7eb2-f997-1724-3db5ed610013" data-type="figure">Figure 2</span>, in accordance with one 
  <span data-role="tag" data-value="d76d892e-cc7a-9e95-fff6-ff0296c94d93" id="id18ed6d0a-14b1-d1bf-b7f2-ddb6b94dd60e" data-type="term">embodiment</span>. The 
  <span data-role="tag" data-value="9ef85bc6-8057-2f72-80b7-a7215ac03b80" id="id4f109e5e-950d-2811-2550-9c72ed8179ad" data-type="drawingObject">exemplary system 700</span> may be configured to implement the 
  <span data-role="tag" data-value="5ef93a0e-50f4-afe1-a775-59304de08ea7" id="id4a0a7905-018c-3e67-1bbf-1dfa24319fb0" data-type="term">method</span> 100 shown in FIG. 1. The 
  <span data-role="tag" data-value="73cd4697-66ab-89fb-7382-f5f53afc22f6" id="id627a9316-5820-5d3e-20ee-8f64b0463bae" data-type="drawingObject">processing system 600</span> includes a 
  <span data-role="tag" data-value="46222501-75a9-35ab-f253-99085f93e770" id="id3bc8e81a-0c52-9af1-270b-d12bab3b9ac6" data-type="drawingObject">CPU 602</span>, 
  <span data-role="tag" data-value="ca0dbe7a-1e57-7fcb-a98e-584d36c4f65e" id="idcac5b6ac-a6a8-ec60-3940-1fd5149f88cc" data-type="drawingObject">switch 604</span>, and multiple 
  <span data-role="tag" data-value="16b5d8a5-6546-d84d-f870-6e19b3d7bc86" id="id6615a210-cc93-52cf-a34c-44e0db998de2" data-type="drawingObject">PPU 202</span> s each and respective 
  <span data-role="tag" data-value="7c2a99a0-72c5-13e3-24a6-add2de42528d" id="id57b3ab92-ee76-e09e-1beb-234bbbdcd776" data-type="term">memories</span> 220. The 
  <span data-role="tag" data-value="d8e85876-c1bc-6842-8f90-169d1922b315" id="id688326ef-10d9-b92e-7e29-f9995d971256" data-type="drawingObject">NVLinks 206</span> provides a 
  <span data-role="tag" data-value="69bb7a11-f48e-b726-5889-a996d376ebfa" id="id262f489e-1968-93aa-06bf-f27bc5a245c0" data-type="term">high-speed communication links</span> between each of the 
  <span data-role="tag" data-value="16b5d8a5-6546-d84d-f870-6e19b3d7bc86" id="idca553939-ed53-b7f8-3955-80b13a2cfa55" data-type="drawingObject">PPU 202</span> s. The 
  <span data-role="tag" data-value="ca0dbe7a-1e57-7fcb-a98e-584d36c4f65e" id="id12972560-0547-6341-88eb-4918e0969426" data-type="drawingObject">switch 604</span>
  <span data-role="tag" data-value="e4b7e834-c1ed-70e7-2834-14e573dae4e3" id="idea968971-dc6c-e609-4780-971a3a4ee11c" data-type="term">interfaces</span> between the 
  <span data-role="tag" data-value="172b5732-c17d-ab1c-d0d4-6b5e213253ed" id="id2f3aea30-5137-f9ce-d5b7-a5fd05488fe4" data-type="drawingObject">interconnect 224</span> and the 
  <span data-role="tag" data-value="46222501-75a9-35ab-f253-99085f93e770" id="idc2aca5d9-45ed-13f4-7e1b-6f7e760f3755" data-type="drawingObject">CPU 602</span>. The 
  <span data-role="tag" data-value="16b5d8a5-6546-d84d-f870-6e19b3d7bc86" id="id2ea4b999-4712-85c2-7f6b-be68b28f5359" data-type="drawingObject">PPU 202</span> s, 
  <span data-role="tag" data-value="7c2a99a0-72c5-13e3-24a6-add2de42528d" id="idc0ebbd4a-09cf-ae76-f0c9-bc6e31e42554" data-type="term">memories</span> 220, and 
  <span data-role="tag" data-value="d8e85876-c1bc-6842-8f90-169d1922b315" id="idb52a7543-3089-7318-6a4c-b9d8a71aed35" data-type="drawingObject">NVLinks 206</span> s may be situated on a single semiconductor platform to 
  <span data-role="tag" data-value="7e1160c6-f036-820e-34ac-4488dc96ec0d" id="id53c87e59-2e08-733a-6f8c-f545f92c7906" data-type="term">form</span> a 
  <span data-role="tag" data-value="6b2593b2-859d-d750-e40b-d9ea6988cc55" id="id57b35c22-1953-01e9-931d-da7a68313721" data-type="drawingObject">parallel processing module 606</span>.&nbsp;
</p>
<p>&nbsp;</p>
<p>In the 
  <span data-role="tag" data-value="1436e562-21d8-4e4c-086a-7692971b100f" id="id58874088-493f-0f9d-2db9-e8051646f24f" data-type="term">context</span> of the 
  <span data-role="tag" data-value="5b8fb648-d803-c144-a46e-34830393b211" id="id6dffa814-1403-0581-d9b0-c52700e9cf70" data-type="term">present description</span>, a single semiconductor platform may refer to a 
  <span data-role="tag" data-value="1ec60696-1f21-6f51-fe23-33f6787a6d6d" id="ide62b3122-5740-f0c3-3f43-dfff80b83dd2" data-type="term">sole unitary semiconductor-based integrated circuit</span> fabricated on a 
  <span data-role="tag" data-value="d65fa243-e5df-9c0a-89b8-25015ab22dd8" id="id98ea2370-7df9-ad2b-5633-e62ede6638e2" data-type="term">die or chip</span>. It should be noted that the 
  <span data-role="tag" data-value="71113a31-4a25-3213-e689-ee71bccb854e" id="id648472d9-0487-3511-a9c5-94c43cbd86ce" data-type="term">term single semiconductor platform</span> may also refer to 
  <span data-role="tag" data-value="4403d1fe-9f07-2cdc-4d2c-6cb716c1475a" id="id6e501536-e791-7137-3000-2cba93b73f56" data-type="term">multi-chip modules</span> with 
  <span data-role="tag" data-value="98dd5f9a-9b53-1de9-8cb6-699b152ecdd4" id="id978f9ee8-8ec4-0992-b2bf-f25d8516a1aa" data-type="term">increased connectivity</span> which simulate 
  <span data-role="tag" data-value="d9941886-ea72-537e-3a7b-529372124466" id="ida539711e-2cef-d7dd-3324-942dbf6daa3e" data-type="term">on-chip operation</span> and make 
  <span data-role="tag" data-value="0ae5fce8-38dc-6783-362c-4e0ad7373dc9" id="idea3ad18c-6156-0fdb-9798-c47ae526d9e2" data-type="term">substantial improvements</span> over utilizing a 
  <span data-role="tag" data-value="777bda70-0fe7-a846-7567-44e94ebcb3ef" id="ide7a6b49d-123f-14d4-d30c-c37a35a180cd" data-type="term">conventional bus implementation</span>. Of 
  <span data-role="tag" data-value="f47c1a08-130c-2bcd-833e-29b4ebd36de0" id="idbc00d3a2-977f-59e5-2936-de3ce411651d" data-type="term">course</span>, the 
  <span data-role="tag" data-value="510fe50a-4fbe-ca91-2fba-3c6b3f4fb33f" id="id84e59a6d-c25a-0705-47ea-fe7cacc205c7" data-type="term">various circuits or devices</span> may also be situated separately or in 
  <span data-role="tag" data-value="96a2bc1c-c3eb-4d12-f694-c645540d829e" id="id2d691562-08e7-ac20-97ed-6f73a211d3cb" data-type="term">various combinations</span> of 
  <span data-role="tag" data-value="33b01b5a-c931-453e-da3c-50517cd87607" id="idf03ed36e-7285-1c9f-8846-01000dd8316b" data-type="term">semiconductor platforms</span> per the 
  <span data-role="tag" data-value="35657c05-ecfe-4262-2e4e-fe546b33e6c1" id="idbe53f105-aca6-5573-1868-1418fe80fa1c" data-type="term">desires</span> of the 
  <span data-role="tag" data-value="307546f9-39dd-9ac4-221c-8897b3efd935" id="id363e1995-7e14-349f-4c3c-7496f4259a31" data-type="term">user</span>. Alternately, the 
  <span data-role="tag" data-value="6b2593b2-859d-d750-e40b-d9ea6988cc55" id="idc46694fe-e9e1-a542-dbce-68e2d22a1d15" data-type="drawingObject">parallel processing module 606</span> may be implemented as a 
  <span data-role="tag" data-value="2d0b827d-4988-84f1-e102-30d3a4c3cf19" id="idbc912df2-8c71-c014-b8ca-8d79847f732b" data-type="term">circuit board substrate</span> and each of the 
  <span data-role="tag" data-value="16b5d8a5-6546-d84d-f870-6e19b3d7bc86" id="id27cd7aad-e696-6645-41f6-b9cc6e25f391" data-type="drawingObject">PPU 202</span> s and/or 
  <span data-role="tag" data-value="7c2a99a0-72c5-13e3-24a6-add2de42528d" id="idf6e12db2-3cae-1810-527d-410883977dd1" data-type="term">memories</span> 220 may be packaged 
  <span data-role="tag" data-value="02fd7012-99b2-41a1-43f5-ead166c086b5" id="ida7bd757a-b6cd-a17a-8aea-84b7bd99278d" data-type="term">devices</span>. In one 
  <span data-role="tag" data-value="d76d892e-cc7a-9e95-fff6-ff0296c94d93" id="id7ca630fe-b348-bf87-b7e3-4f158fdf01ab" data-type="term">embodiment</span>, the 
  <span data-role="tag" data-value="46222501-75a9-35ab-f253-99085f93e770" id="id5d4efa4c-e577-7c5c-4eb2-714b9602d20b" data-type="drawingObject">CPU 602</span>, 
  <span data-role="tag" data-value="ca0dbe7a-1e57-7fcb-a98e-584d36c4f65e" id="id24e2967b-c3c6-3187-7ea6-f4ad54c8bbd8" data-type="drawingObject">switch 604</span>, and the 
  <span data-role="tag" data-value="6b2593b2-859d-d750-e40b-d9ea6988cc55" id="ide9a4a1fc-fdfc-dfb2-785b-b382bf40920f" data-type="drawingObject">parallel processing module 606</span> are situated on a single semiconductor platform.&nbsp;
</p>
<p>&nbsp;</p>
<p>In one 
  <span data-role="tag" data-value="d76d892e-cc7a-9e95-fff6-ff0296c94d93" id="idbcb29b4e-076e-0fc7-572a-fb28c7523389" data-type="term">embodiment</span>, the 
  <span data-role="tag" data-value="71076236-9457-189b-29fb-a0764afeb38b" id="idc28979fd-d3fa-c6fd-5b24-723234e9c6b9" data-type="term">signaling rate</span> of each 
  <span data-role="tag" data-value="d8e85876-c1bc-6842-8f90-169d1922b315" id="ida79cc1c2-7a1a-3f7a-caf5-ed193cdd78da" data-type="drawingObject">NVLinks 206</span> is 20 to 25 Gigabits/second and each 
  <span data-role="tag" data-value="16b5d8a5-6546-d84d-f870-6e19b3d7bc86" id="id2df0e5ec-6a7c-061d-6a9b-c32cdff48aa7" data-type="drawingObject">PPU 202</span> includes six 
  <span data-role="tag" data-value="d8e85876-c1bc-6842-8f90-169d1922b315" id="id99d7385a-b714-c058-06ef-0c811a43d608" data-type="drawingObject">NVLinks 206</span>
  <span data-role="tag" data-value="e4b7e834-c1ed-70e7-2834-14e573dae4e3" id="id2488aa04-f0bf-892d-0202-1d465f854100" data-type="term">interfaces</span> (as shown in 
  <span data-role="tag" data-value="47e35e40-304d-2ada-d47d-19b0e46d8f3e" id="id52f571a2-dc11-2a20-6340-71dfbbbee66b" data-type="figure">Figure 6</span>, five 
  <span data-role="tag" data-value="d8e85876-c1bc-6842-8f90-169d1922b315" id="id7dcb4365-d726-633f-2203-f5035e6d8747" data-type="drawingObject">NVLinks 206</span>
  <span data-role="tag" data-value="e4b7e834-c1ed-70e7-2834-14e573dae4e3" id="id078bf278-55da-fb33-f0eb-dd8d64b32d9c" data-type="term">interfaces</span> are included for each 
  <span data-role="tag" data-value="16b5d8a5-6546-d84d-f870-6e19b3d7bc86" id="id8b27a20e-398d-07dd-72b4-54082d3c0f86" data-type="drawingObject">PPU 202</span>). Each 
  <span data-role="tag" data-value="d8e85876-c1bc-6842-8f90-169d1922b315" id="id9735cc7a-744f-1978-2e4a-d57d9f6956d0" data-type="drawingObject">NVLinks 206</span> provides a 
  <span data-role="tag" data-value="a9d2fcff-b4e9-d0fb-1668-b7cb94865603" id="id9c9f4a88-6cee-3714-abf1-59e77c99d1f3" data-type="term">data transfer rate</span> of 25 Gigabytes/second in each 
  <span data-role="tag" data-value="b911767e-b1d8-0d90-8504-f685fbd9cf1d" id="idd643e7f6-d2d3-7423-3de2-c0153c8dfa3b" data-type="term">direction</span>, with 
  <span data-role="tag" data-value="b6ad42ea-94f6-5e88-d9d9-47952722223f" id="idf509f2aa-c25e-4d5c-eef8-76bf1c763207" data-type="term">six links</span>
  <span data-role="tag" data-value="7cdb81c9-8dd3-374f-a837-cbffa8a5699c" id="idde48f45d-9221-86bc-9126-6c86043bd66c" data-type="term">providing</span> 200 Gigabytes/second. The 
  <span data-role="tag" data-value="d8e85876-c1bc-6842-8f90-169d1922b315" id="id0ed8f4fc-e4d8-379b-6c25-b7af96d587c1" data-type="drawingObject">NVLinks 206</span> s can be used exclusively for 
  <span data-role="tag" data-value="53e0592b-e55f-33ab-702e-3a1fb01ef643" id="id16040ff8-df68-6efb-b04c-57d3e4390f77" data-type="term">PPU-to-PPU communication</span> as shown in 
  <span data-role="tag" data-value="47e35e40-304d-2ada-d47d-19b0e46d8f3e" id="id7661a8d9-7f81-a6c3-ed44-55f7c6226068" data-type="figure">Figure 6</span>, or some 
  <span data-role="tag" data-value="eb87d60f-ac1e-fd42-4a96-97b229a3c331" id="id37963017-ab48-46c6-d052-154dd9b5ee39" data-type="term">combination</span> of PPU-to-PPU and PPU-to-CPU, when the 
  <span data-role="tag" data-value="46222501-75a9-35ab-f253-99085f93e770" id="id5ed52cbb-410c-a1ac-9e74-46712ee08ac1" data-type="drawingObject">CPU 602</span> also includes one or 
  <span data-role="tag" data-value="c2cfac4c-9cda-1541-8556-893935097d87" id="id15b5dde4-3a06-c1ae-7751-e004cf9221ce" data-type="term">more NVLink</span> 206 
  <span data-role="tag" data-value="e4b7e834-c1ed-70e7-2834-14e573dae4e3" id="id1304ac86-1330-e330-f65f-acdf20d69c21" data-type="term">interfaces</span>.&nbsp;
</p>
<p>&nbsp;</p>
<p>In one 
  <span data-role="tag" data-value="d76d892e-cc7a-9e95-fff6-ff0296c94d93" id="id702e0a27-43b1-c254-7d03-6be8bdb33577" data-type="term">embodiment</span>, the 
  <span data-role="tag" data-value="d8e85876-c1bc-6842-8f90-169d1922b315" id="idb95e4b13-82ae-0547-7dad-0fde15779e3a" data-type="drawingObject">NVLinks 206</span> allows 
  <span data-role="tag" data-value="7bb2d554-3158-5644-a937-c4560792df0c" id="idd4ba8c80-9ad1-030b-362d-d279c3c9b5c4" data-type="term">direct load/store/atomic access</span> from the 
  <span data-role="tag" data-value="46222501-75a9-35ab-f253-99085f93e770" id="idb306dc77-f31c-5889-9813-7a8509fb6b1e" data-type="drawingObject">CPU 602</span> to each 
  <span data-role="tag" data-value="77fe14f4-5cae-5ab9-9385-9cce0659a848" id="idc0c14dc8-85cc-5ff4-bd98-414e66a62359" data-type="term">PPU</span>'s 
  <span data-role="tag" data-value="b5b7ad45-584e-bd42-d6f5-586d3c60741b" id="id9fb5f212-6d2d-4f72-05c6-83cce65a3506" data-type="term">200 memory</span> 220. In one 
  <span data-role="tag" data-value="d76d892e-cc7a-9e95-fff6-ff0296c94d93" id="id21e409ff-680a-a1b3-f43f-5d17dc4bd177" data-type="term">embodiment</span>, the 
  <span data-role="tag" data-value="d8e85876-c1bc-6842-8f90-169d1922b315" id="id8144d87c-d90e-0fc8-ba4d-b18b92815b10" data-type="drawingObject">NVLinks 206</span> supports 
  <span data-role="tag" data-value="ddc5f0c6-30e0-51ba-08af-733287152d45" id="id0b3cd07d-a97c-581a-a388-a5eb17b3c9f5" data-type="term">coherency operations</span>, allowing 
  <span data-role="tag" data-value="a4092958-3200-972e-22d0-ff600e42aea9" id="id6a0b3dbc-8e44-1a54-1998-f2e25c0375b3" data-type="term">data</span> read from the 
  <span data-role="tag" data-value="7c2a99a0-72c5-13e3-24a6-add2de42528d" id="id72de3148-4c27-6507-2917-32c8b3868381" data-type="term">memories</span> 220 to be stored in the 
  <span data-role="tag" data-value="d9c6c2a0-5f62-b5af-8c9e-ef22180e3fa4" id="id73ccda2e-d513-4570-6f64-9bd76083c9f9" data-type="term">cache hierarchy</span> of the 
  <span data-role="tag" data-value="46222501-75a9-35ab-f253-99085f93e770" id="idaf660a11-d113-3ede-b86c-25bb1d6e1269" data-type="drawingObject">CPU 602</span>, reducing 
  <span data-role="tag" data-value="a27cf5db-5b48-1938-08b6-4b5680b4524f" id="id7b4b1acf-85d0-2fc8-d4ca-3ecacaa0204d" data-type="term">cache access latency</span> for the 
  <span data-role="tag" data-value="46222501-75a9-35ab-f253-99085f93e770" id="id637cfc73-19e6-9d0d-512c-6eb6c990ecd1" data-type="drawingObject">CPU 602</span>. In one 
  <span data-role="tag" data-value="d76d892e-cc7a-9e95-fff6-ff0296c94d93" id="ide9dfe088-62c8-075b-2a37-e8904669e70e" data-type="term">embodiment</span>, the 
  <span data-role="tag" data-value="d8e85876-c1bc-6842-8f90-169d1922b315" id="id5055d476-76a9-46fc-da59-12c935a374b4" data-type="drawingObject">NVLinks 206</span> includes 
  <span data-role="tag" data-value="ffbdc440-696a-c09c-af15-72dcb4572df6" id="iddea2574f-6d4c-ab49-cc71-e54e444a8119" data-type="term">support</span> for 
  <span data-role="tag" data-value="0f68a6b1-f92d-f709-3532-0af0fa173199" id="id048f29f1-08a8-a955-d8b2-0761d6af67e5" data-type="term">address translation services</span> (ATS), allowing the 
  <span data-role="tag" data-value="16b5d8a5-6546-d84d-f870-6e19b3d7bc86" id="id6334ac72-3291-f2ef-cd26-ab5408de4bae" data-type="drawingObject">PPU 202</span> to directly access 
  <span data-role="tag" data-value="f4b3d86d-4f50-80bf-5230-24b42fe85025" id="id390875c4-858f-84c1-59b0-53b62eede222" data-type="term">page tables</span> within the 
  <span data-role="tag" data-value="46222501-75a9-35ab-f253-99085f93e770" id="id57bcc81a-1e5c-cbb7-c8b9-afca8d85ea69" data-type="drawingObject">CPU 602</span>. One or more of the 
  <span data-role="tag" data-value="d8e85876-c1bc-6842-8f90-169d1922b315" id="idad23827b-2ea8-2045-f578-cec186f5ee11" data-type="drawingObject">NVLinks 206</span> s may also be configured to operate in a 
  <span data-role="tag" data-value="58e47098-b0fe-760a-9856-d01d214a8d9d" id="id2d103a74-d670-1f2d-c545-fe2d56fc4a76" data-type="term">low-power mode</span>.&nbsp;
</p>