{:input (genetic.crossover/dumb-crossover 479058035 (genetic.mutation/change-constant-value 186582993 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-constant-value 1082220763 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_13_15_:missing , wire1_13_15_16, \\wire2_14_:missing_16 , wire3_21, \\wire:missing_edge , \\wire29_:missing , \\wire30_:missing_44 , \\wire31_42_:missing_44 , wire32_21);\n  wire \\:missing_edge ;\n  input \\wire0_13_15_:missing ;\n  wire \\wire0_13_15_:missing ;\n  wire wire10_18;\n  wire wire10_21;\n  wire wire11_18;\n  wire wire12_21_28;\n  wire wire13_14;\n  wire \\wire14_:missing ;\n  wire \\wire17_:missing ;\n  wire \\wire17_:missing_19_0 ;\n  wire \\wire17_:missing_19_20 ;\n  wire \\wire18_:missing_5 ;\n  wire \\wire19_:missing ;\n  input wire1_13_15_16;\n  wire wire1_13_15_16;\n  wire wire24_21;\n  wire wire25;\n  input \\wire29_:missing ;\n  wire \\wire29_:missing ;\n  input \\wire2_14_:missing_16 ;\n  wire \\wire2_14_:missing_16 ;\n  input \\wire30_:missing_44 ;\n  wire \\wire30_:missing_44 ;\n  input \\wire31_42_:missing_44 ;\n  wire \\wire31_42_:missing_44 ;\n  output wire32_21;\n  wire wire32_21;\n  wire wire33_50_54_56;\n  wire \\wire34_51_:missing ;\n  wire wire35;\n  wire wire36_21;\n  wire wire36_43;\n  wire wire37_21;\n  wire wire37_43;\n  wire wire38_44;\n  wire \\wire38_:missing ;\n  wire wire39_21_59;\n  wire wire39_49;\n  output wire3_21;\n  wire wire3_21;\n  wire wire40_46;\n  wire wire41_21_58;\n  wire wire41_57;\n  wire wire42_47;\n  wire \\wire43_:missing ;\n  wire \\wire46_:missing_5 ;\n  wire wire50;\n  wire wire54;\n  wire wire55_59;\n  wire wire57;\n  wire \\wire5_21_:missing_25 ;\n  wire wire6_15;\n  wire wire6_20;\n  wire \\wire6_22_23_:missing_26 ;\n  wire wire6_42;\n  wire wire6_46;\n  wire wire6_48;\n  wire wire6_52;\n  wire wire7_21;\n  wire \\wire7_:missing ;\n  wire wire8_16;\n  wire \\wire9_21_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_45_47 ;\n  wire \\wire:missing_45_48 ;\n  wire \\wire:missing_53 ;\n  wire \\wire:missing_58 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_20 = 2'h1 >> wire6_15;\n  assign wire6_15 = 4'h8 >> { wire1_13_15_16, \\wire0_13_15_:missing  };\n  assign wire8_16 = 4'h8 >> { \\wire2_14_:missing_16 , wire1_13_15_16 };\n  assign \\wire17_:missing  = 4'h6 >> { \\wire17_:missing_19_20 , \\wire17_:missing_19_0  };\n  assign wire11_18 = 4'h6 >> { wire10_18, \\wire18_:missing_5  };\n  assign \\wire19_:missing  = 4'h8 >> { \\wire17_:missing_19_20 , \\wire17_:missing_19_0  };\n  assign \\wire7_:missing  = 2'h1 >> wire7_21;\n  assign wire36_43 = 2'h1 >> wire36_21;\n  assign wire37_43 = 2'h1 >> wire37_21;\n  assign \\wire38_:missing  = 2'h1 >> wire38_44;\n  assign wire39_49 = 2'h1 >> wire39_21_59;\n  assign \\wire:missing_edge  = 2'h1 >> wire40_46;\n  assign wire41_57 = 2'h1 >> wire41_21_58;\n  assign \\wire:missing_edge  = 2'h1 >> wire8_16;\n  assign wire42_47 = 4'h6 >> { \\wire31_42_:missing_44 , wire6_42 };\n  assign \\wire43_:missing  = 4'h8 >> { wire37_43, wire36_43 };\n  assign wire38_44 = 4'h8 >> { \\wire31_42_:missing_44 , \\wire30_:missing_44  };\n  assign \\wire:missing_45  = 4'h8 >> { \\wire:missing_45_48 , \\wire:missing_45_47  };\n  assign wire40_46 = 4'h6 >> { wire6_46, \\wire46_:missing_5  };\n  assign \\wire9_:missing  = 2'h1 >> \\wire9_21_:missing ;\n  assign wire10_18 = 2'h1 >> wire10_21;\n  assign \\wire:missing_edge  = 2'h1 >> wire11_18;\n  assign \\wire:missing_edge  = 2'h1 >> wire12_21_28;\n  assign wire13_14 = 4'h6 >> { wire1_13_15_16, \\wire0_13_15_:missing  };\n  assign \\wire14_:missing  = 4'h6 >> { \\wire2_14_:missing_16 , wire13_14 };\n  assign \\wire18_:missing_5  = 1'h0;\n  assign wire33_50_54_56 = 1'h1;\n  assign \\wire34_51_:missing  = 1'h1;\n  assign wire35 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire55_59 = wire39_21_59;\n  assign \\wire:missing_58  = wire41_21_58;\n  assign wire57 = wire41_57;\n  assign \\wire:missing_edge  = wire33_50_54_56;\n  assign \\wire:missing_edge  = wire55_59;\n  assign wire54 = wire33_50_54_56;\n  assign \\wire:missing_53  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire6_52;\n  assign \\wire:missing_edge  = \\wire34_51_:missing ;\n  assign wire50 = wire33_50_54_56;\n  assign \\wire:missing_edge  = wire39_49;\n  assign \\wire:missing_45_48  = wire6_48;\n  assign \\wire:missing_45_47  = wire42_47;\n  assign \\wire:missing_28  = wire12_21_28;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire6_22_23_:missing_26 ;\n  assign wire25 = \\wire5_21_:missing_25 ;\n  assign \\wire:missing_24  = wire24_21;\n  assign \\wire:missing_edge  = \\wire6_22_23_:missing_26 ;\n  assign \\wire:missing_edge  = \\wire6_22_23_:missing_26 ;\n  assign wire3_21 = \\wire5_21_:missing_25 ;\n  assign \\wire17_:missing_19_20  = wire6_20;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:3.1-129.10\" *)\nmodule postsynth(\\wire0_13_15_:missing , wire1_13_15_16, \\wire2_14_:missing_16 , wire3_21, \\wire:missing_edge , \\wire29_:missing , \\wire30_:missing_44 , \\wire31_42_:missing_44 , wire32_21);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:5.9-5.30\" *)\n  input \\wire0_13_15_:missing ;\n  wire \\wire0_13_15_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:16.8-16.26\" *)\n  wire \\wire18_:missing_5 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:18.9-18.23\" *)\n  input wire1_13_15_16;\n  wire wire1_13_15_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:21.8-21.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:22.9-22.25\" *)\n  input \\wire29_:missing ;\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:24.9-24.30\" *)\n  input \\wire2_14_:missing_16 ;\n  wire \\wire2_14_:missing_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:26.9-26.28\" *)\n  input \\wire30_:missing_44 ;\n  wire \\wire30_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:28.9-28.31\" *)\n  input \\wire31_42_:missing_44 ;\n  wire \\wire31_42_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:30.10-30.19\" *)\n  output wire32_21;\n  wire wire32_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:32.8-32.23\" *)\n  wire wire33_50_54_56;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:33.8-33.27\" *)\n  wire \\wire34_51_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:34.8-34.14\" *)\n  wire wire35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:41.8-41.20\" *)\n  wire wire39_21_59;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:42.8-42.17\" *)\n  wire wire39_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:43.10-43.18\" *)\n  output wire3_21;\n  wire wire3_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:51.8-51.14\" *)\n  wire wire50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:52.8-52.14\" *)\n  wire wire54;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:53.8-53.17\" *)\n  wire wire55_59;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:55.8-55.29\" *)\n  wire \\wire5_21_:missing_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:58.8-58.32\" *)\n  wire \\wire6_22_23_:missing_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:62.8-62.16\" *)\n  wire wire6_52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:73.8-73.24\" *)\n  wire \\wire:missing_53 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DA771CF.v:75.10-75.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire18_:missing_5  = 1'h0;\n  assign wire25 = 1'hx;\n  assign wire32_21 = 1'hx;\n  assign wire33_50_54_56 = 1'h1;\n  assign \\wire34_51_:missing  = 1'h1;\n  assign wire35 = 1'h0;\n  assign wire39_21_59 = 1'h1;\n  assign wire39_49 = 1'h1;\n  assign wire3_21 = 1'hx;\n  assign wire50 = 1'h1;\n  assign wire54 = 1'h1;\n  assign wire55_59 = 1'h1;\n  assign \\wire5_21_:missing_25  = 1'hx;\n  assign \\wire6_22_23_:missing_26  = 1'h1;\n  assign wire6_52 = 1'h1;\n  assign \\wire:missing_53  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  1:39:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh/src/top.v'.\nSBY  1:39:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] Copy '/tmp/fuzzmount2DDF5D8C/DA771CF.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh/src/DA771CF.v'.\nSBY  1:39:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] Copy '/tmp/fuzzmount2DDF5D8C/DA771CF.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh/src/DA771CF.post.v'.\nSBY  1:39:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] engine_0: abc pdr\nSBY  1:39:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:39:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/DA771CF.v:99$45_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/DA771CF.v:99$45.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:39:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/DA771CF.v:98$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/DA771CF.v:98$44.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:39:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/DA771CF.v:90$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/DA771CF.v:90$36.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:39:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/DA771CF.v:88$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/DA771CF.v:88$34.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:39:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] base: Warning: Wire presynth.\\wire3_21 is used but has no driver.\nSBY  1:39:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] base: Warning: Wire presynth.\\wire32_21 is used but has no driver.\nSBY  1:39:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] base: finished (returncode=0)\nSBY  1:39:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:39:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] aig: Warning: Wire presynth.\\wire3_21 is used but has no driver.\nSBY  1:39:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] aig: Warning: Wire presynth.\\wire32_21 is used but has no driver.\nSBY  1:39:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] aig: finished (returncode=0)\nSBY  1:39:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:39:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:39:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] engine_0: Warning: The network has no constraints.\nSBY  1:39:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:39:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] engine_0: finished (returncode=0)\nSBY  1:39:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] engine_0: Status returned by engine: FAIL\nSBY  1:39:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY  1:39:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  1:39:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:39:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh'.\nSBY  1:39:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpk31b_vsh] DONE (FAIL, rc=2)\n", :err ""}}}