# Reading E:/intelFPGA_lite/modelsim/modelsim_ase/tcl/vsim/pref.tcl
project open F:/School/598-Assignments-Workplace/lab-4/simm
# Loading project simm
vlog "./DE1_SoC.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:41 on Dec 08,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 15:11:42 on Dec 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

vsim -voptargs="+acc" -t 1ps -lib work DE1_SoC_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 15:11:45 on Dec 08,2023
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.seg7_display_status
# Loading work.matrix16_16driver
# ** Warning: (vsim-3015) ./DE1_SoC.sv(378): [PCDPC] - Port size (10) does not match connection size (9) for port 'LEDR'. The port definition is at: ./DE1_SoC.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv

do simple_wave_de1.do

view wave
# .main_pane.wave.interior.cs.body.pw.wf
view structure
# .main_pane.structure.interior.cs.body.struct
view signals
# .main_pane.objects.interior.cs.body.tree
run -all
# ** Note: $finish    : ./DE1_SoC.sv(444)
#    Time: 265 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# 1
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 444

run -all
# Break key hit
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 394
# End time: 15:12:14 on Dec 08,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 1
