// Seed: 3980136384
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  module_0();
  assign id_1 = 1;
  initial
    #1 begin
      cover (id_2);
    end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_6[1] = id_4;
  module_0();
  wire id_8;
  always @(posedge id_4 or posedge 1'b0) id_1 <= id_1;
endmodule
