{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690328361966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690328361967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 18:39:21 2023 " "Processing started: Tue Jul 25 18:39:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690328361967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328361967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram_rom_dual -c ram_rom_dual " "Command: quartus_map --read_settings_files=on --write_settings_files=off ram_rom_dual -c ram_rom_dual" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328361967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690328362799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690328362799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_rom_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_rom_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_rom_dual-func_ram_rom_dual " "Found design unit 1: ram_rom_dual-func_ram_rom_dual" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690328371046 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_rom_dual " "Found entity 1: ram_rom_dual" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690328371046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram_rom_dual " "Elaborating entity \"ram_rom_dual\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690328371481 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "amemory_wr_re ram_rom_dual.vhd(68) " "VHDL Process Statement warning at ram_rom_dual.vhd(68): signal \"amemory_wr_re\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690328371809 "|ram_rom_dual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "amemory_wdata ram_rom_dual.vhd(71) " "VHDL Process Statement warning at ram_rom_dual.vhd(71): signal \"amemory_wdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690328371810 "|ram_rom_dual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "amemory_addrs ram_rom_dual.vhd(71) " "VHDL Process Statement warning at ram_rom_dual.vhd(71): signal \"amemory_addrs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690328371810 "|ram_rom_dual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "my_memory_ram_rom ram_rom_dual.vhd(76) " "VHDL Process Statement warning at ram_rom_dual.vhd(76): signal \"my_memory_ram_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690328371812 "|ram_rom_dual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "amemory_addrs ram_rom_dual.vhd(76) " "VHDL Process Statement warning at ram_rom_dual.vhd(76): signal \"amemory_addrs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690328371812 "|ram_rom_dual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bmemory_wr_re ram_rom_dual.vhd(80) " "VHDL Process Statement warning at ram_rom_dual.vhd(80): signal \"bmemory_wr_re\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690328371812 "|ram_rom_dual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bmemory_wdata ram_rom_dual.vhd(83) " "VHDL Process Statement warning at ram_rom_dual.vhd(83): signal \"bmemory_wdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690328371812 "|ram_rom_dual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bmemory_addrs ram_rom_dual.vhd(83) " "VHDL Process Statement warning at ram_rom_dual.vhd(83): signal \"bmemory_addrs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690328371812 "|ram_rom_dual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "my_memory_ram_rom ram_rom_dual.vhd(88) " "VHDL Process Statement warning at ram_rom_dual.vhd(88): signal \"my_memory_ram_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690328371813 "|ram_rom_dual"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bmemory_addrs ram_rom_dual.vhd(88) " "VHDL Process Statement warning at ram_rom_dual.vhd(88): signal \"bmemory_addrs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690328371813 "|ram_rom_dual"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "my_memory_ram_rom ram_rom_dual.vhd(63) " "VHDL Process Statement warning at ram_rom_dual.vhd(63): inferring latch(es) for signal or variable \"my_memory_ram_rom\", which holds its previous value in one or more paths through the process" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1690328371813 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[7\]\[0\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[7\]\[0\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371815 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[7\]\[1\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[7\]\[1\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371815 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[7\]\[2\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[7\]\[2\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371815 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[7\]\[3\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[7\]\[3\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371815 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[7\]\[4\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[7\]\[4\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371815 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[7\]\[5\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[7\]\[5\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371815 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[7\]\[6\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[7\]\[6\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371815 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[7\]\[7\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[7\]\[7\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371815 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[6\]\[0\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[6\]\[0\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371816 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[6\]\[1\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[6\]\[1\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371816 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[6\]\[2\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[6\]\[2\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371816 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[6\]\[3\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[6\]\[3\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371816 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[6\]\[4\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[6\]\[4\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371816 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[6\]\[5\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[6\]\[5\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371816 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[6\]\[6\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[6\]\[6\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371816 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[6\]\[7\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[6\]\[7\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371816 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[5\]\[0\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[5\]\[0\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371816 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[5\]\[1\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[5\]\[1\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371816 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[5\]\[2\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[5\]\[2\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371831 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[5\]\[3\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[5\]\[3\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371831 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[5\]\[4\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[5\]\[4\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371831 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[5\]\[5\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[5\]\[5\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371831 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[5\]\[6\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[5\]\[6\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371831 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[5\]\[7\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[5\]\[7\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371831 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[4\]\[0\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[4\]\[0\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371831 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[4\]\[1\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[4\]\[1\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371832 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[4\]\[2\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[4\]\[2\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371832 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[4\]\[3\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[4\]\[3\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371832 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[4\]\[4\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[4\]\[4\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371832 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[4\]\[5\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[4\]\[5\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371832 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[4\]\[6\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[4\]\[6\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371832 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[4\]\[7\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[4\]\[7\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371832 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[3\]\[0\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[3\]\[0\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371832 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[3\]\[1\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[3\]\[1\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[3\]\[2\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[3\]\[2\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[3\]\[3\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[3\]\[3\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[3\]\[4\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[3\]\[4\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[3\]\[5\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[3\]\[5\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[3\]\[6\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[3\]\[6\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[3\]\[7\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[3\]\[7\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[2\]\[0\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[2\]\[0\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[2\]\[1\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[2\]\[1\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[2\]\[2\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[2\]\[2\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[2\]\[3\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[2\]\[3\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[2\]\[4\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[2\]\[4\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[2\]\[5\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[2\]\[5\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[2\]\[6\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[2\]\[6\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371833 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[2\]\[7\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[2\]\[7\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371834 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[1\]\[0\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[1\]\[0\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371834 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[1\]\[1\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[1\]\[1\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371834 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[1\]\[2\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[1\]\[2\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371834 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[1\]\[3\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[1\]\[3\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371834 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[1\]\[4\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[1\]\[4\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371834 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[1\]\[5\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[1\]\[5\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371834 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[1\]\[6\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[1\]\[6\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371834 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[1\]\[7\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[1\]\[7\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371834 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[0\]\[0\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[0\]\[0\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371834 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[0\]\[1\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[0\]\[1\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371834 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[0\]\[2\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[0\]\[2\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371835 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[0\]\[3\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[0\]\[3\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371835 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[0\]\[4\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[0\]\[4\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371835 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[0\]\[5\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[0\]\[5\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371835 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[0\]\[6\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[0\]\[6\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371835 "|ram_rom_dual"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my_memory_ram_rom\[0\]\[7\] ram_rom_dual.vhd(63) " "Inferred latch for \"my_memory_ram_rom\[0\]\[7\]\" at ram_rom_dual.vhd(63)" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328371835 "|ram_rom_dual"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[0\]\[0\] " "Latch my_memory_ram_rom\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376740 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[1\]\[0\] " "Latch my_memory_ram_rom\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[3\]\[0\] " "Latch my_memory_ram_rom\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[2\]\[0\] " "Latch my_memory_ram_rom\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[4\]\[0\] " "Latch my_memory_ram_rom\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[5\]\[0\] " "Latch my_memory_ram_rom\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[6\]\[0\] " "Latch my_memory_ram_rom\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[7\]\[0\] " "Latch my_memory_ram_rom\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[0\]\[1\] " "Latch my_memory_ram_rom\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[1\]\[1\] " "Latch my_memory_ram_rom\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[3\]\[1\] " "Latch my_memory_ram_rom\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[2\]\[1\] " "Latch my_memory_ram_rom\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[4\]\[1\] " "Latch my_memory_ram_rom\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[5\]\[1\] " "Latch my_memory_ram_rom\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376741 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[6\]\[1\] " "Latch my_memory_ram_rom\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[7\]\[1\] " "Latch my_memory_ram_rom\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[0\]\[2\] " "Latch my_memory_ram_rom\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[1\]\[2\] " "Latch my_memory_ram_rom\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[3\]\[2\] " "Latch my_memory_ram_rom\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[2\]\[2\] " "Latch my_memory_ram_rom\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[4\]\[2\] " "Latch my_memory_ram_rom\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[5\]\[2\] " "Latch my_memory_ram_rom\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[6\]\[2\] " "Latch my_memory_ram_rom\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[7\]\[2\] " "Latch my_memory_ram_rom\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[0\]\[3\] " "Latch my_memory_ram_rom\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[1\]\[3\] " "Latch my_memory_ram_rom\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[3\]\[3\] " "Latch my_memory_ram_rom\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[2\]\[3\] " "Latch my_memory_ram_rom\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[4\]\[3\] " "Latch my_memory_ram_rom\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376742 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[5\]\[3\] " "Latch my_memory_ram_rom\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[6\]\[3\] " "Latch my_memory_ram_rom\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[7\]\[3\] " "Latch my_memory_ram_rom\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[0\]\[4\] " "Latch my_memory_ram_rom\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[1\]\[4\] " "Latch my_memory_ram_rom\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[3\]\[4\] " "Latch my_memory_ram_rom\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[2\]\[4\] " "Latch my_memory_ram_rom\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[4\]\[4\] " "Latch my_memory_ram_rom\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[5\]\[4\] " "Latch my_memory_ram_rom\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[6\]\[4\] " "Latch my_memory_ram_rom\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[7\]\[4\] " "Latch my_memory_ram_rom\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[0\]\[5\] " "Latch my_memory_ram_rom\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[1\]\[5\] " "Latch my_memory_ram_rom\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[3\]\[5\] " "Latch my_memory_ram_rom\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[2\]\[5\] " "Latch my_memory_ram_rom\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[4\]\[5\] " "Latch my_memory_ram_rom\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376743 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[5\]\[5\] " "Latch my_memory_ram_rom\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[6\]\[5\] " "Latch my_memory_ram_rom\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[7\]\[5\] " "Latch my_memory_ram_rom\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[0\]\[6\] " "Latch my_memory_ram_rom\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[1\]\[6\] " "Latch my_memory_ram_rom\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[3\]\[6\] " "Latch my_memory_ram_rom\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[2\]\[6\] " "Latch my_memory_ram_rom\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[4\]\[6\] " "Latch my_memory_ram_rom\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[5\]\[6\] " "Latch my_memory_ram_rom\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[6\]\[6\] " "Latch my_memory_ram_rom\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[7\]\[6\] " "Latch my_memory_ram_rom\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[0\]\[7\] " "Latch my_memory_ram_rom\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[1\]\[7\] " "Latch my_memory_ram_rom\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[3\]\[7\] " "Latch my_memory_ram_rom\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[2\]\[7\] " "Latch my_memory_ram_rom\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376744 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[4\]\[7\] " "Latch my_memory_ram_rom\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376745 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[5\]\[7\] " "Latch my_memory_ram_rom\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376745 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[6\]\[7\] " "Latch my_memory_ram_rom\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376745 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_memory_ram_rom\[7\]\[7\] " "Latch my_memory_ram_rom\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bmemory_addrs\[0\] " "Ports D and ENA on the latch are fed by the same signal bmemory_addrs\[0\]" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690328376745 ""}  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690328376745 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690328377130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690328379377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690328379377 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory_dual_clock " "No output dependent on input pin \"memory_dual_clock\"" {  } { { "ram_rom_dual.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy5_ram_rom_dual/ram_rom_dual.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690328381253 "|ram_rom_dual|memory_dual_clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1690328381253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690328381282 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690328381282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690328381282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690328381282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690328381303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 18:39:41 2023 " "Processing ended: Tue Jul 25 18:39:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690328381303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690328381303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690328381303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690328381303 ""}
