Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Wed Sep  8 22:32:35 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  Delay (ns):              7.408
  Arrival (ns):            7.408
  Recovery (ns):           1.395
  External Recovery (ns):   6.544
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  data required time                                    N/C
  data arrival time                          -        7.408
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     5.740          net: USER_RESETN_c
  7.408                        PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N (r)
                                    
  7.408                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV
               +     0.000          Clock source
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0_CLK_OUT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:CLK0 (r)
               +     0.581          cell: ADLIB:ICB_NGMUX
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:Y (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Y_I_NGMUX_net
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:A (r)
               +     0.163          cell: ADLIB:ICB_CLKINT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:Y (r)
               +     0.312          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:A (r)
               +     0.152          cell: ADLIB:GB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:Y (r)
               +     0.328          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:Y (f)
               +     0.674          net: PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK (r)
               -     1.395          Library recovery time: ADLIB:PCIE
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160_INT/U0_RGB1:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  Delay (ns):              6.877
  Arrival (ns):            6.877
  Recovery (ns):           1.495
  External Recovery (ns):   2.581
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: USER_RESETN
  To: PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  data required time                                    N/C
  data arrival time                          -        6.877
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.147          cell: ADLIB:IOPAD_IN
  1.147                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.147                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.279          cell: ADLIB:IOIN_IB_E
  1.426                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     5.451          net: USER_RESETN_c
  6.877                        PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N (r)
                                    
  6.877                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK
               +     0.000          Clock source
  N/C                          PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK (r)
               +     3.429          net: PCIe_EP_0/PCIe_TX_PLL_0_CLK_125
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_1:A (r)
               +     0.000          cell: ADLIB:ICB_INT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_1:Y (r)
               +     0.183          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:CLK1 (r)
               +     0.576          cell: ADLIB:ICB_NGMUX
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:Y (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Y_I_NGMUX_net
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:A (r)
               +     0.162          cell: ADLIB:ICB_CLKINT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:Y (r)
               +     0.289          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:Y (r)
               +     0.309          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:A (r)
               +     0.048          cell: ADLIB:RGB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:Y (f)
               +     0.641          net: PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK (r)
               -     1.495          Library recovery time: ADLIB:PCIE
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N


Operating Conditions : slow_lv_lt

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0

SET Register to Register

Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[1]:EN
  Delay (ns):              4.681
  Arrival (ns):            6.740
  Setup (ns):              0.128
  Minimum Period (ns):     5.031
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[0]:EN
  Delay (ns):              4.681
  Arrival (ns):            6.740
  Setup (ns):              0.128
  Minimum Period (ns):     5.031
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[5]:EN
  Delay (ns):              4.680
  Arrival (ns):            6.739
  Setup (ns):              0.128
  Minimum Period (ns):     5.030
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[3]:EN
  Delay (ns):              4.680
  Arrival (ns):            6.739
  Setup (ns):              0.128
  Minimum Period (ns):     5.030
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[2]:EN
  Delay (ns):              4.680
  Arrival (ns):            6.739
  Setup (ns):              0.128
  Minimum Period (ns):     5.030
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To: si5344a_config_0/cfg_mem_raddr[1]:EN
  data required time                                    N/C
  data arrival time                          -        6.740
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.222          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  0.222                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.369                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.351          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  0.720                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.171          cell: ADLIB:GB
  0.891                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.359          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  1.250                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.308                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.751          net: PF_CCC_C0_0_OUT0_FABCLK_0
  2.059                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK (r)
               +     2.068          cell: ADLIB:RAM1K20_IP
  4.127                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_DOUT[5] (r)
               +     0.330          net: si5344a_config_0/cfg_mem_rdata[5]
  4.457                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_10:C (r)
               +     0.247          cell: ADLIB:CFG4
  4.704                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_10:Y (f)
               +     0.272          net: si5344a_config_0/m143_0_a2_10
  4.976                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_16:C (f)
               +     0.193          cell: ADLIB:CFG4
  5.169                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_16:Y (f)
               +     0.145          net: si5344a_config_0/m143_0_a2_16
  5.314                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2:A (f)
               +     0.151          cell: ADLIB:CFG4
  5.465                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2:Y (f)
               +     0.332          net: si5344a_config_0/N_264_mux
  5.797                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0:A (f)
               +     0.085          cell: ADLIB:CFG2
  5.882                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0:Y (f)
               +     0.120          net: si5344a_config_0/N_1649
  6.002                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0_RNILN8F:A (f)
               +     0.091          cell: ADLIB:CFG2
  6.093                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0_RNILN8F:Y (r)
               +     0.265          net: si5344a_config_0/N_1617_i
  6.358                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0_RNIAH9J:A (r)
               +     0.156          cell: ADLIB:CFG2
  6.514                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0_RNIAH9J:Y (r)
               +     0.226          net: si5344a_config_0/cfg_state_9_sqmuxa_i_a2_0_RNIAH9J
  6.740                        si5344a_config_0/cfg_mem_raddr[1]:EN (r)
                                    
  6.740                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.202          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.320          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.156          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.324          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.505          net: PF_CCC_C0_0_OUT0_FABCLK_0
  N/C                          si5344a_config_0/cfg_mem_raddr[1]:CLK (r)
               +     0.154          
  N/C                          clock reconvergence pessimism
               -     0.128          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/cfg_mem_raddr[1]:EN


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: UART_RX
  To:   uart_ctrl_0/rx_clock_divider[10]:D
  Delay (ns):              3.185
  Arrival (ns):            3.185
  Setup (ns):              0.000
  External Setup (ns):     1.498
  Operating Conditions: slow_lv_ht

Path 2
  From: UART_RX
  To:   uart_ctrl_0/rx_clock_divider[7]:D
  Delay (ns):              3.158
  Arrival (ns):            3.158
  Setup (ns):              0.000
  External Setup (ns):     1.471
  Operating Conditions: slow_lv_ht

Path 3
  From: UART_RX
  To:   uart_ctrl_0/rx_clock_divider[9]:D
  Delay (ns):              3.154
  Arrival (ns):            3.154
  Setup (ns):              0.000
  External Setup (ns):     1.467
  Operating Conditions: slow_lv_ht

Path 4
  From: UART_RX
  To:   uart_ctrl_0/rx_clock_divider[4]:D
  Delay (ns):              3.138
  Arrival (ns):            3.138
  Setup (ns):              0.000
  External Setup (ns):     1.451
  Operating Conditions: slow_lv_ht

Path 5
  From: UART_RX
  To:   uart_ctrl_0/rx_clock_divider[6]:D
  Delay (ns):              3.125
  Arrival (ns):            3.125
  Setup (ns):              0.000
  External Setup (ns):     1.438
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: UART_RX
  To: uart_ctrl_0/rx_clock_divider[10]:D
  data required time                                    N/C
  data arrival time                          -        3.185
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        UART_RX (r)
               +     0.000          net: UART_RX
  0.000                        UART_RX_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        UART_RX_ibuf/U_IOPAD:Y (r)
               +     0.000          net: UART_RX_ibuf/YIN
  1.322                        UART_RX_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        UART_RX_ibuf/U_IOIN:Y (r)
               +     0.597          net: UART_RX_c
  2.265                        uart_ctrl_0/rx_clock_divider_cry_cy[0]:A (r)
               +     0.051          cell: ADLIB:ARI1_CC
  2.316                        uart_ctrl_0/rx_clock_divider_cry_cy[0]:Y (f)
               +     0.187          net: uart_ctrl_0/rx_clock_divider_cry_cy_Y[0]
  2.503                        uart_ctrl_0/rx_clock_divider_cry[0]:B (f)
               +     0.085          cell: ADLIB:ARI1_CC
  2.588                        uart_ctrl_0/rx_clock_divider_cry[0]:P (f)
               +     0.016          net: NET_CC_CONFIG5797
  2.604                        uart_ctrl_0/rx_clock_divider_cry_cy[0]_CC_0:P[1] (f)
               +     0.493          cell: ADLIB:CC_CONFIG
  3.097                        uart_ctrl_0/rx_clock_divider_cry_cy[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG5840
  3.097                        uart_ctrl_0/rx_clock_divider_s[10]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  3.159                        uart_ctrl_0/rx_clock_divider_s[10]:S (r)
               +     0.026          net: uart_ctrl_0/rx_clock_divider_s_Z[10]
  3.185                        uart_ctrl_0/rx_clock_divider[10]:D (r)
                                    
  3.185                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.202          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.320          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.156          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.324          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.509          net: PF_CCC_C0_0_OUT0_FABCLK_0
  N/C                          uart_ctrl_0/rx_clock_divider[10]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          uart_ctrl_0/rx_clock_divider[10]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: si5344a_config_0/i2c_clock_divider[6]:CLK
  To:   I2C_SCL
  Delay (ns):              7.410
  Arrival (ns):            9.261
  Clock to Out (ns):       9.261
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/i2c_state_fast[21]:CLK
  To:   I2C_SCL
  Delay (ns):              7.171
  Arrival (ns):            9.027
  Clock to Out (ns):       9.027
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/i2c_state_fast[12]:CLK
  To:   I2C_SCL
  Delay (ns):              7.137
  Arrival (ns):            8.992
  Clock to Out (ns):       8.992
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/i2c_state[22]:CLK
  To:   I2C_SCL
  Delay (ns):              7.131
  Arrival (ns):            8.980
  Clock to Out (ns):       8.980
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/i2c_state[9]:CLK
  To:   I2C_SCL
  Delay (ns):              7.110
  Arrival (ns):            8.966
  Clock to Out (ns):       8.966
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/i2c_clock_divider[6]:CLK
  To: I2C_SCL
  data required time                                    N/C
  data arrival time                          -        9.261
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.222          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  0.222                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.369                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.351          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  0.720                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.171          cell: ADLIB:GB
  0.891                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.359          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  1.250                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.308                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.543          net: PF_CCC_C0_0_OUT0_FABCLK_0
  1.851                        si5344a_config_0/i2c_clock_divider[6]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.052                        si5344a_config_0/i2c_clock_divider[6]:Q (r)
               +     0.526          net: si5344a_config_0/i2c_clock_divider_Z[6]
  2.578                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_3:D (r)
               +     0.200          cell: ADLIB:CFG4
  2.778                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_3:Y (r)
               +     0.095          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_82
  2.873                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_o3:C (r)
               +     0.200          cell: ADLIB:CFG3
  3.073                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_o3:Y (r)
               +     0.238          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_1651
  3.311                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4_0:B (r)
               +     0.090          cell: ADLIB:CFG4
  3.401                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4_0:Y (r)
               +     0.163          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4
  3.564                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2:C (r)
               +     0.200          cell: ADLIB:CFG4
  3.764                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2:Y (r)
               +     0.338          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_1678
  4.102                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0_1:C (r)
               +     0.053          cell: ADLIB:CFG4
  4.155                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0_1:Y (r)
               +     0.135          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0_1_Z
  4.290                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0:A (r)
               +     0.156          cell: ADLIB:CFG4
  4.446                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0:Y (r)
               +     0.634          net: si5344a_config_0_SI5344A_SCL
  5.080                        INV_2:A (r)
               +     0.073          cell: ADLIB:CFG1
  5.153                        INV_2:Y (f)
               +     0.694          net: INV_2_Y
  5.847                        BIBUF_1/U_IOBI:E (f)
               +     0.190          cell: ADLIB:IOBI_IB_OB_EB
  6.037                        BIBUF_1/U_IOBI:EOUT (f)
               +     0.000          net: BIBUF_1/EOUT
  6.037                        BIBUF_1/U_IOPAD:E (f)
               +     3.224          cell: ADLIB:IOPAD_BI
  9.261                        BIBUF_1/U_IOPAD:PAD (f)
                                    
  9.261                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
                                    
  N/C                          I2C_SCL (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_waddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/empty_r_fwft:ALn
  Delay (ns):              1.799
  Arrival (ns):            3.685
  Recovery (ns):           0.196
  Minimum Period (ns):     2.074
  Skew (ns):               0.079
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_waddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r_fwft[4]:ALn
  Delay (ns):              1.798
  Arrival (ns):            3.684
  Recovery (ns):           0.196
  Minimum Period (ns):     2.073
  Skew (ns):               0.079
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_waddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r_fwft[3]:ALn
  Delay (ns):              1.798
  Arrival (ns):            3.684
  Recovery (ns):           0.196
  Minimum Period (ns):     2.073
  Skew (ns):               0.079
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_waddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r_fwft[2]:ALn
  Delay (ns):              1.798
  Arrival (ns):            3.684
  Recovery (ns):           0.196
  Minimum Period (ns):     2.073
  Skew (ns):               0.079
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_waddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r_fwft[1]:ALn
  Delay (ns):              1.798
  Arrival (ns):            3.684
  Recovery (ns):           0.196
  Minimum Period (ns):     2.073
  Skew (ns):               0.079
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: si5344a_config_0/i2c_waddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/empty_r_fwft:ALn
  data required time                                    N/C
  data arrival time                          -        3.685
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.222          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  0.222                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.369                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.351          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  0.720                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.171          cell: ADLIB:GB
  0.891                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.359          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  1.250                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.308                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.578          net: PF_CCC_C0_0_OUT0_FABCLK_0
  1.886                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.087                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:Q (r)
               +     1.598          net: CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff
  3.685                        si5344a_config_0/i2c_waddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/empty_r_fwft:ALn (r)
                                    
  3.685                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.202          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.320          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.156          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.324          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.499          net: PF_CCC_C0_0_OUT0_FABCLK_0
  N/C                          si5344a_config_0/i2c_waddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/empty_r_fwft:CLK (r)
               +     0.130          
  N/C                          clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          si5344a_config_0/i2c_waddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/empty_r_fwft:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[8]:CLK
  To:   ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[5]:SLn
  Delay (ns):              2.892
  Arrival (ns):            4.732
  Setup (ns):              0.049
  Minimum Period (ns):     2.976
  Operating Conditions: slow_lv_ht

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[8]:CLK
  To:   ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[3]:SLn
  Delay (ns):              2.892
  Arrival (ns):            4.732
  Setup (ns):              0.049
  Minimum Period (ns):     2.976
  Operating Conditions: slow_lv_ht

Path 3
  From: ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[8]:CLK
  To:   ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[1]:SLn
  Delay (ns):              2.892
  Arrival (ns):            4.732
  Setup (ns):              0.049
  Minimum Period (ns):     2.976
  Operating Conditions: slow_lv_ht

Path 4
  From: ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[8]:CLK
  To:   ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[2]:SLn
  Delay (ns):              2.889
  Arrival (ns):            4.729
  Setup (ns):              0.049
  Minimum Period (ns):     2.973
  Operating Conditions: slow_lv_ht

Path 5
  From: ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[8]:CLK
  To:   ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[0]:SLn
  Delay (ns):              2.889
  Arrival (ns):            4.729
  Setup (ns):              0.049
  Minimum Period (ns):     2.973
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[8]:CLK
  To: ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[5]:SLn
  data required time                                    N/C
  data arrival time                          -        4.732
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.227          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  0.227                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.374                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.359          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  0.733                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A (r)
               +     0.171          cell: ADLIB:GB
  0.904                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y (r)
               +     0.337          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1
  1.241                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  1.299                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.541          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  1.840                        ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[8]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.041                        ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[8]:Q (r)
               +     0.866          net: ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_Z[8]
  2.907                        ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_6:A (r)
               +     0.156          cell: ADLIB:CFG4
  3.063                        ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_6:Y (r)
               +     0.511          net: ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_6_Z
  3.574                        ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_8:C (r)
               +     0.156          cell: ADLIB:CFG4
  3.730                        ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_8:Y (r)
               +     0.474          net: ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_8_Z
  4.204                        ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa:C (r)
               +     0.053          cell: ADLIB:CFG4
  4.257                        ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa:Y (r)
               +     0.062          net: ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_Z
  4.319                        ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_RNI2MS8:A (r)
               +     0.094          cell: ADLIB:CFG2
  4.413                        ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_RNI2MS8:Y (f)
               +     0.319          net: ident_coreinst/IICE_INST/b3_SoW/N_14729_i
  4.732                        ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[5]:SLn (f)
                                    
  4.732                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.206          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.326          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A (r)
               +     0.156          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y (r)
               +     0.305          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.483          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  N/C                          ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[5]:CLK (r)
               +     0.153          
  N/C                          clock reconvergence pessimism
               -     0.049          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[5]:SLn


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[23]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[10]:D
  Delay (ns):              4.626
  Arrival (ns):            4.626
  Setup (ns):              0.000
  External Setup (ns):     2.956
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[22]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[11]:D
  Delay (ns):              4.504
  Arrival (ns):            4.504
  Setup (ns):              0.000
  External Setup (ns):     2.834
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[31]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[2]:D
  Delay (ns):              4.422
  Arrival (ns):            4.422
  Setup (ns):              0.000
  External Setup (ns):     2.754
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[1]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[32]:D
  Delay (ns):              4.181
  Arrival (ns):            4.181
  Setup (ns):              0.000
  External Setup (ns):     2.505
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[0]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[33]:D
  Delay (ns):              4.177
  Arrival (ns):            4.177
  Setup (ns):              0.000
  External Setup (ns):     2.501
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[23]
  To: ident_coreinst/IICE_INST/mdiclink_reg[10]:D
  data required time                                    N/C
  data arrival time                          -        4.626
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[23] (f)
               +     0.000          net: fmc_in[23]
  0.000                        fmc_in_ibuf[23]/U_IOPAD:PAD (f)
               +     1.220          cell: ADLIB:IOPAD_IN
  1.220                        fmc_in_ibuf[23]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[23]/YIN
  1.220                        fmc_in_ibuf[23]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.558                        fmc_in_ibuf[23]/U_IOIN:Y (f)
               +     3.068          net: fmc_in_c[23]
  4.626                        ident_coreinst/IICE_INST/mdiclink_reg[10]:D (f)
                                    
  4.626                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.206          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.326          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A (r)
               +     0.156          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y (r)
               +     0.305          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.501          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  N/C                          ident_coreinst/IICE_INST/mdiclink_reg[10]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/mdiclink_reg[10]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/fmc_out[3]:CLK
  To:   fmc_out[3]
  Delay (ns):              6.944
  Arrival (ns):            8.808
  Clock to Out (ns):       8.808
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/fmc_out[24]:CLK
  To:   fmc_out[24]
  Delay (ns):              6.857
  Arrival (ns):            8.729
  Clock to Out (ns):       8.729
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/fmc_out[25]:CLK
  To:   fmc_out[25]
  Delay (ns):              6.716
  Arrival (ns):            8.585
  Clock to Out (ns):       8.585
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/fmc_out[2]:CLK
  To:   fmc_out[2]
  Delay (ns):              6.686
  Arrival (ns):            8.550
  Clock to Out (ns):       8.550
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/fmc_out[1]:CLK
  To:   fmc_out[1]
  Delay (ns):              6.428
  Arrival (ns):            8.292
  Clock to Out (ns):       8.292
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/fmc_out[3]:CLK
  To: fmc_out[3]
  data required time                                    N/C
  data arrival time                          -        8.808
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.227          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  0.227                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.374                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.359          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  0.733                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A (r)
               +     0.171          cell: ADLIB:GB
  0.904                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y (r)
               +     0.337          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1
  1.241                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  1.299                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.565          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  1.864                        system_top_0/fmc_out[3]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  2.054                        system_top_0/fmc_out[3]:Q (f)
               +     2.750          net: fmc_out_c[3]
  4.804                        fmc_out_obuf[3]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  5.722                        fmc_out_obuf[3]/U_IOTRI:DOUT (f)
               +     0.000          net: fmc_out_obuf[3]/DOUT
  5.722                        fmc_out_obuf[3]/U_IOPAD:D (f)
               +     3.086          cell: ADLIB:IOPAD_TRI
  8.808                        fmc_out_obuf[3]/U_IOPAD:PAD (f)
               +     0.000          net: fmc_out[3]
  8.808                        fmc_out[3] (f)
                                    
  8.808                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
                                    
  N/C                          fmc_out[3] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

SET atck to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET atck to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

SET Register to Register

Path 1
  From: system_top_0/counter_2[20]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              2.241
  Arrival (ns):            4.407
  Setup (ns):              0.000
  Minimum Period (ns):     2.319
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/counter_2[20]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              2.177
  Arrival (ns):            4.343
  Setup (ns):              0.000
  Minimum Period (ns):     2.255
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/counter_2[6]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              2.101
  Arrival (ns):            4.267
  Setup (ns):              0.000
  Minimum Period (ns):     2.179
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/counter_2[3]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              2.085
  Arrival (ns):            4.249
  Setup (ns):              0.000
  Minimum Period (ns):     2.161
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/counter_2[21]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              2.038
  Arrival (ns):            4.204
  Setup (ns):              0.000
  Minimum Period (ns):     2.116
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/counter_2[20]:CLK
  To: system_top_0/led[0]:D
  data required time                                    N/C
  data arrival time                          -        4.407
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.514          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  0.514                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.661                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.358          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  1.019                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.173          cell: ADLIB:GB
  1.192                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.332          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  1.524                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.582                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.584          net: PF_CCC_C0_0_OUT2_FABCLK_0
  2.166                        system_top_0/counter_2[20]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.367                        system_top_0/counter_2[20]:Q (r)
               +     0.395          net: system_top_0/counter_2_Z[20]
  2.762                        system_top_0/fmc_in_1_0_I_63:D (r)
               +     0.247          cell: ADLIB:ARI1_CC
  3.009                        system_top_0/fmc_in_1_0_I_63:P (f)
               +     0.016          net: NET_CC_CONFIG5761
  3.025                        system_top_0/fmc_in_1_0_I_1_CC_1:P[1] (f)
               +     0.467          cell: ADLIB:CC_CONFIG
  3.492                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG5792
  3.492                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  3.554                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.688          net: system_top_0/fmc_in_1_0_data_tmp[16]
  4.242                        system_top_0/led_0[0]:A (r)
               +     0.142          cell: ADLIB:CFG2
  4.384                        system_top_0/led_0[0]:Y (f)
               +     0.023          net: system_top_0/led_0_Z[0]
  4.407                        system_top_0/led[0]:D (f)
                                    
  4.407                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.467          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.327          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.157          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.300          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.506          net: PF_CCC_C0_0_OUT2_FABCLK_0
  N/C                          system_top_0/led[0]:CLK (r)
               +     0.155          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[0]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[22]
  To:   system_top_0/led[0]:D
  Delay (ns):              6.028
  Arrival (ns):            6.028
  Setup (ns):              0.000
  External Setup (ns):     4.095
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[22]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.964
  Arrival (ns):            5.964
  Setup (ns):              0.000
  External Setup (ns):     4.031
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[23]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.906
  Arrival (ns):            5.906
  Setup (ns):              0.000
  External Setup (ns):     3.973
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[23]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.842
  Arrival (ns):            5.842
  Setup (ns):              0.000
  External Setup (ns):     3.909
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[0]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.834
  Arrival (ns):            5.834
  Setup (ns):              0.000
  External Setup (ns):     3.901
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[22]
  To: system_top_0/led[0]:D
  data required time                                    N/C
  data arrival time                          -        6.028
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[22] (f)
               +     0.000          net: fmc_in[22]
  0.000                        fmc_in_ibuf[22]/U_IOPAD:PAD (f)
               +     1.213          cell: ADLIB:IOPAD_IN
  1.213                        fmc_in_ibuf[22]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[22]/YIN
  1.213                        fmc_in_ibuf[22]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.551                        fmc_in_ibuf[22]/U_IOIN:Y (f)
               +     3.073          net: fmc_in_c[22]
  4.624                        system_top_0/fmc_in_1_0_I_69:B (f)
               +     0.091          cell: ADLIB:ARI1_CC
  4.715                        system_top_0/fmc_in_1_0_I_69:P (r)
               +     0.015          net: NET_CC_CONFIG5765
  4.730                        system_top_0/fmc_in_1_0_I_1_CC_1:P[2] (r)
               +     0.383          cell: ADLIB:CC_CONFIG
  5.113                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG5792
  5.113                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  5.175                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.688          net: system_top_0/fmc_in_1_0_data_tmp[16]
  5.863                        system_top_0/led_0[0]:A (r)
               +     0.142          cell: ADLIB:CFG2
  6.005                        system_top_0/led_0[0]:Y (f)
               +     0.023          net: system_top_0/led_0_Z[0]
  6.028                        system_top_0/led[0]:D (f)
                                    
  6.028                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.467          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.327          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.157          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.300          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.506          net: PF_CCC_C0_0_OUT2_FABCLK_0
  N/C                          system_top_0/led[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[0]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/led[0]:CLK
  To:   led[0]
  Delay (ns):              4.937
  Arrival (ns):            7.090
  Clock to Out (ns):       7.090
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/led[1]:CLK
  To:   led[1]
  Delay (ns):              4.818
  Arrival (ns):            6.971
  Clock to Out (ns):       6.971
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/led[0]:CLK
  To: led[0]
  data required time                                    N/C
  data arrival time                          -        7.090
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.514          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  0.514                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.661                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.358          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  1.019                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.173          cell: ADLIB:GB
  1.192                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.332          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  1.524                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.582                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.571          net: PF_CCC_C0_0_OUT2_FABCLK_0
  2.153                        system_top_0/led[0]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  2.343                        system_top_0/led[0]:Q (f)
               +     0.743          net: led_c[0]
  3.086                        led_obuf[0]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  4.004                        led_obuf[0]/U_IOTRI:DOUT (f)
               +     0.000          net: led_obuf[0]/DOUT
  4.004                        led_obuf[0]/U_IOPAD:D (f)
               +     3.086          cell: ADLIB:IOPAD_TRI
  7.090                        led_obuf[0]/U_IOPAD:PAD (f)
               +     0.000          net: led[0]
  7.090                        led[0] (f)
                                    
  7.090                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
                                    
  N/C                          led[0] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

SET Register to Register

Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[31]:D
  Delay (ns):              8.002
  Arrival (ns):            9.872
  Setup (ns):              0.000
  Minimum Period (ns):     8.094
  Operating Conditions: slow_lv_ht

Path 2
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[30]:D
  Delay (ns):              7.953
  Arrival (ns):            9.823
  Setup (ns):              0.000
  Minimum Period (ns):     8.045
  Operating Conditions: slow_lv_ht

Path 3
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[29]:D
  Delay (ns):              7.922
  Arrival (ns):            9.792
  Setup (ns):              0.000
  Minimum Period (ns):     7.961
  Operating Conditions: slow_lv_ht

Path 4
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/currState_Z[2]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[25]:D
  Delay (ns):              7.861
  Arrival (ns):            9.716
  Setup (ns):              0.000
  Minimum Period (ns):     7.936
  Operating Conditions: slow_lv_ht

Path 5
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[26]:D
  Delay (ns):              7.894
  Arrival (ns):            9.764
  Setup (ns):              0.000
  Minimum Period (ns):     7.933
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[31]:D
  data required time                                    N/C
  data arrival time                          -        9.872
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.245          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  0.245                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.392                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.349          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  0.741                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.169          cell: ADLIB:GB
  0.910                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.356          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  1.266                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.324                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1:Y (f)
               +     0.546          net: PF_CCC_C2_0_OUT0_FABCLK_0
  1.870                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.071                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:Q (r)
               +     1.983          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[1]
  4.054                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HADDRInt_5:B (r)
               +     0.090          cell: ADLIB:CFG2
  4.144                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HADDRInt_5:Y (r)
               +     0.499          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HADDRInt_5_Z
  4.643                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d84_2_2:C (r)
               +     0.200          cell: ADLIB:CFG4
  4.843                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d84_2_2:Y (r)
               +     0.131          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d84_2_2_Z
  4.974                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d84_2_0:C (r)
               +     0.090          cell: ADLIB:CFG4
  5.064                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d84_2_0:Y (r)
               +     0.156          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d84_2_0_Z
  5.220                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_2:B (r)
               +     0.200          cell: ADLIB:CFG4
  5.420                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_2:Y (r)
               +     0.359          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_2_Z
  5.779                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_4:B (r)
               +     0.156          cell: ADLIB:CFG4
  5.935                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_4:Y (r)
               +     0.388          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_4_Z
  6.323                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_4_1:D (r)
               +     0.171          cell: ADLIB:CFG4
  6.494                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_4_1:Y (r)
               +     0.158          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_4_1_Z
  6.652                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HADDRInt_d27_0_RNI0PO21:D (r)
               +     0.157          cell: ADLIB:CFG4
  6.809                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HADDRInt_d27_0_RNI0PO21:Y (f)
               +     2.113          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_4_i
  8.922                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_cry_1_0:C (f)
               +     0.151          cell: ADLIB:ARI1_CC
  9.073                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_cry_1_0:P (f)
               +     0.015          net: NET_CC_CONFIG8230
  9.088                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_0:P[7] (f)
               +     0.289          cell: ADLIB:CC_CONFIG
  9.377                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_0:CO (r)
               +     0.000          net: CI_TO_CO8223
  9.377                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_1:CI (r)
               +     0.104          cell: ADLIB:CC_CONFIG
  9.481                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_1:CO (r)
               +     0.000          net: CI_TO_CO8224
  9.481                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_2:CI (r)
               +     0.104          cell: ADLIB:CC_CONFIG
  9.585                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_2:CO (r)
               +     0.097          net: CI_TO_CO8225
  9.682                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_3:CI (r)
               +     0.101          cell: ADLIB:CC_CONFIG
  9.783                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_3:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG8353
  9.783                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_s_31:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  9.845                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d_s_31:S (r)
               +     0.027          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_d[31]
  9.872                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[31]:D (r)
                                    
  9.872                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.223          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.317          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.331          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.474          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  N/C                          AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[31]:CLK (r)
               +     0.103          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[31]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/newAddrRd[18]:ALn
  Delay (ns):              3.919
  Arrival (ns):            5.777
  Recovery (ns):           0.196
  Minimum Period (ns):     4.203
  Skew (ns):               0.088
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/newAddrRd[9]:ALn
  Delay (ns):              3.918
  Arrival (ns):            5.776
  Recovery (ns):           0.196
  Minimum Period (ns):     4.202
  Skew (ns):               0.088
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/newAddrRd[24]:ALn
  Delay (ns):              3.918
  Arrival (ns):            5.776
  Recovery (ns):           0.196
  Minimum Period (ns):     4.202
  Skew (ns):               0.088
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/newAddrRd[11]:ALn
  Delay (ns):              3.918
  Arrival (ns):            5.776
  Recovery (ns):           0.196
  Minimum Period (ns):     4.202
  Skew (ns):               0.088
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/newAddrRd[21]:ALn
  Delay (ns):              3.719
  Arrival (ns):            5.577
  Recovery (ns):           0.209
  Minimum Period (ns):     4.008
  Skew (ns):               0.080
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/newAddrRd[18]:ALn
  data required time                                    N/C
  data arrival time                          -        5.777
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.245          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  0.245                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.392                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.349          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  0.741                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.169          cell: ADLIB:GB
  0.910                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.364          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  1.274                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB2:A (r)
               +     0.058          cell: ADLIB:RGB
  1.332                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB2:Y (f)
               +     0.526          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB2_rgb_net_1
  1.858                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.067                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     3.710          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  5.777                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/newAddrRd[18]:ALn (r)
                                    
  5.777                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.223          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.317          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.331          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.476          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/newAddrRd[18]:CLK (r)
               +     0.093          
  N/C                          clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/newAddrRd[18]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

SET Register to Register

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[8]:D
  Delay (ns):              6.104
  Arrival (ns):            7.957
  Setup (ns):              0.000
  Minimum Period (ns):     6.212
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[1]:D
  Delay (ns):              6.099
  Arrival (ns):            7.952
  Setup (ns):              0.000
  Minimum Period (ns):     6.207
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[9]:D
  Delay (ns):              6.094
  Arrival (ns):            7.947
  Setup (ns):              0.000
  Minimum Period (ns):     6.202
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[3]:D
  Delay (ns):              6.094
  Arrival (ns):            7.947
  Setup (ns):              0.000
  Minimum Period (ns):     6.202
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/CAXI4DMAO01Il_Z[0]:EN
  Delay (ns):              5.975
  Arrival (ns):            7.828
  Setup (ns):              0.136
  Minimum Period (ns):     6.177
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[8]:D
  data required time                                    N/C
  data arrival time                          -        7.957
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.207          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  0.207                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.354                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.347          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  0.701                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.170          cell: ADLIB:GB
  0.871                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.364          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  1.235                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.058          cell: ADLIB:RGB
  1.293                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.560          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  1.853                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.054                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1:Q (r)
               +     1.179          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI1l1
  3.233                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/CAXI4DMAlIOIl[14]:C (r)
               +     0.120          cell: ADLIB:CFG3
  3.353                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/CAXI4DMAlIOIl[14]:Y (r)
               +     0.697          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAIOOOl[14]
  4.050                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll7_1_I_21:A (r)
               +     0.051          cell: ADLIB:ARI1_CC
  4.101                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll7_1_I_21:P (f)
               +     0.016          net: NET_CC_CONFIG5162
  4.117                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll7_1_I_1_CC_1:P[1] (f)
               +     0.394          cell: ADLIB:CC_CONFIG
  4.511                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll7_1_I_1_CC_1:CC[6] (f)
               +     0.000          net: NET_CC_CONFIG5185
  4.511                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll7_1_I_45_FCINST1:CC (f)
               +     0.050          cell: ADLIB:FCEND_BUFF_CC
  4.561                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll7_1_I_45_FCINST1:CO (f)
               +     0.717          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll7
  5.278                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl10OI_tr28_0_a4:D (f)
               +     0.091          cell: ADLIB:CFG4
  5.369                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl10OI_tr28_0_a4:Y (r)
               +     0.546          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/N_313_i
  5.915                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll_0_o4:A (r)
               +     0.120          cell: ADLIB:CFG2
  6.035                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll_0_o4:Y (r)
               +     1.651          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO1lll[7]
  7.686                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI0lll_iv[8]:D (r)
               +     0.238          cell: ADLIB:CFG4
  7.924                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI0lll_iv[8]:Y (r)
               +     0.033          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI0lll[8]
  7.957                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[8]:D (r)
                                    
  7.957                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.188          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.315          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.328          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB6:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB6:Y (f)
               +     0.493          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
  N/C                          CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[8]:CLK (r)
               +     0.090          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[8]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[21]:ALn
  Delay (ns):              4.443
  Arrival (ns):            6.265
  Recovery (ns):           0.209
  Minimum Period (ns):     4.708
  Skew (ns):               0.056
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[20]:ALn
  Delay (ns):              4.443
  Arrival (ns):            6.265
  Recovery (ns):           0.209
  Minimum Period (ns):     4.708
  Skew (ns):               0.056
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[19]:ALn
  Delay (ns):              4.443
  Arrival (ns):            6.265
  Recovery (ns):           0.209
  Minimum Period (ns):     4.708
  Skew (ns):               0.056
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[18]:ALn
  Delay (ns):              4.443
  Arrival (ns):            6.265
  Recovery (ns):           0.209
  Minimum Period (ns):     4.708
  Skew (ns):               0.056
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[17]:ALn
  Delay (ns):              4.443
  Arrival (ns):            6.265
  Recovery (ns):           0.209
  Minimum Period (ns):     4.708
  Skew (ns):               0.056
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[21]:ALn
  data required time                                    N/C
  data arrival time                          -        6.265
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.207          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  0.207                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.354                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.347          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  0.701                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.170          cell: ADLIB:GB
  0.871                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.364          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  1.235                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.058          cell: ADLIB:RGB
  1.293                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.529          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  1.822                        PF_RESET_0/PF_RESET_0/dff_15_rep:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.023                        PF_RESET_0/PF_RESET_0/dff_15_rep:Q (r)
               +     3.092          net: PF_RESET_0/PF_RESET_0/dff_15_rep_Z
  5.115                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_GB0:A (r)
               +     0.129          cell: ADLIB:GB
  5.244                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_GB0:Y (r)
               +     0.365          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_gbs_1
  5.609                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB5:A (r)
               +     0.058          cell: ADLIB:RGB
  5.667                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB5:Y (f)
               +     0.598          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB5_rgb_net_1
  6.265                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[21]:ALn (r)
                                    
  6.265                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.188          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.315          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.328          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB6:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB6:Y (f)
               +     0.514          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
  N/C                          CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[21]:CLK (r)
               +     0.090          
  N/C                          clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[21]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_15:ALn
  Delay (ns):              6.922
  Arrival (ns):            6.922
  Recovery (ns):           0.196
  External Recovery (ns):   5.487
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_13:ALn
  Delay (ns):              6.923
  Arrival (ns):            6.923
  Recovery (ns):           0.196
  External Recovery (ns):   5.487
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_11:ALn
  Delay (ns):              6.923
  Arrival (ns):            6.923
  Recovery (ns):           0.196
  External Recovery (ns):   5.487
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_14:ALn
  Delay (ns):              6.922
  Arrival (ns):            6.922
  Recovery (ns):           0.196
  External Recovery (ns):   5.486
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_12:ALn
  Delay (ns):              6.922
  Arrival (ns):            6.922
  Recovery (ns):           0.196
  External Recovery (ns):   5.486
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_RESET_0/PF_RESET_0/dff_15:ALn
  data required time                                    N/C
  data arrival time                          -        6.922
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     1.717          net: USER_RESETN_c
  3.385                        PF_RESET_0/PF_RESET_0/un1_D:A (r)
               +     0.078          cell: ADLIB:CFG4
  3.463                        PF_RESET_0/PF_RESET_0/un1_D:Y (r)
               +     3.459          net: PF_RESET_0/PF_RESET_0/un1_INTERNAL_RST_i
  6.922                        PF_RESET_0/PF_RESET_0/dff_15:ALn (r)
                                    
  6.922                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.188          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.315          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.329          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.468          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  N/C                          PF_RESET_0/PF_RESET_0/dff_15:CLK (r)
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          PF_RESET_0/PF_RESET_0/dff_15:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain atck

SET Register to Register

Path 1
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):             11.585
  Arrival (ns):           11.585
  Setup (ns):              2.405
  Minimum Period (ns):    13.990
  Operating Conditions: slow_lv_lt

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              4.991
  Arrival (ns):            9.553
  Setup (ns):              2.405
  Minimum Period (ns):    23.916
  Operating Conditions: slow_lv_lt

Path 3
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              4.756
  Arrival (ns):            9.326
  Setup (ns):              2.405
  Minimum Period (ns):    23.462
  Operating Conditions: slow_lv_lt

Path 4
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              4.587
  Arrival (ns):            9.165
  Setup (ns):              2.405
  Minimum Period (ns):    23.140
  Operating Conditions: slow_lv_lt

Path 5
  From: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              4.395
  Arrival (ns):            8.959
  Setup (ns):              2.405
  Minimum Period (ns):    22.728
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  data required time                                    N/C
  data arrival time                          -       11.585
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (f)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK (f)
               +     3.282          cell: ADLIB:UJTAG_SEC
  3.282                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UIREG[2] (r)
               +     1.302          net: ident_coreinst/b6_uS_MrX[1]_UIREG_2
  4.584                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_2:A (r)
               +     0.250          cell: ADLIB:CFG1D
  4.834                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_2:Y (r)
               +     0.141          net: ident_coreinst/b6_uS_MrX[1]_UIREG_2_2
  4.975                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_2:A (r)
               +     0.250          cell: ADLIB:CFG1D
  5.225                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_2:Y (r)
               +     0.859          net: ident_coreinst/b6_uS_MrX[1]_UIREG_2_3
  6.084                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_2:A (r)
               +     0.168          cell: ADLIB:CFG1D
  6.252                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_2:Y (r)
               +     0.447          net: ident_coreinst/b6_uS_MrX[1]
  6.699                        ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF3:D (r)
               +     0.212          cell: ADLIB:CFG4
  6.911                        ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF3:Y (f)
               +     0.221          net: ident_coreinst/b9_96_cLqgOF3
  7.132                        ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF3_RNI00FM:A (f)
               +     0.071          cell: ADLIB:CFG2
  7.203                        ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF3_RNI00FM:Y (f)
               +     0.353          net: ident_coreinst/IICE_comm2iice[6]
  7.556                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PbTt39_ab_0_a2:B (f)
               +     0.123          cell: ADLIB:CFG3
  7.679                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PbTt39_ab_0_a2:Y (f)
               +     0.417          net: ident_coreinst/IICE_INST/N_52
  8.096                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a8_4:D (f)
               +     0.145          cell: ADLIB:CFG4
  8.241                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a8_4:Y (f)
               +     0.135          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_45
  8.376                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_3:D (f)
               +     0.145          cell: ADLIB:CFG4
  8.521                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_3:Y (f)
               +     0.404          net: ident_coreinst/b3_PLF_0_3
  8.925                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:D (f)
               +     0.130          cell: ADLIB:CFG4
  9.055                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:Y (r)
               +     0.450          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1_Z
  9.505                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.088          cell: ADLIB:CFG3
  9.593                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.135          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  9.728                        ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.145          cell: ADLIB:CFG4
  9.873                        ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     1.712          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_Z
  11.585                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO (f)
                                    
  11.585                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK (f)
               +     0.000          
  N/C                          clock reconvergence pessimism
               -     2.405          Library setup time: ADLIB:UJTAG_SEC
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 to atck

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 to atck

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

