{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618331620168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618331620169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 09:33:40 2021 " "Processing started: Tue Apr 13 09:33:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618331620169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618331620169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dac -c dac " "Command: quartus_map --read_settings_files=on --write_settings_files=off dac -c dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618331620170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1618331620369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac-rtl " "Found design unit 1: dac-rtl" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618331620713 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618331620713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618331620713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_125.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_125-rtl " "Found design unit 1: pll_125-rtl" {  } { { "pll_125.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/pll_125.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618331620714 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_125 " "Found entity 1: pll_125" {  } { { "pll_125.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/pll_125.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618331620714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618331620714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125/pll_125_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125/pll_125_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_0002 " "Found entity 1: pll_125_0002" {  } { { "pll_125/pll_125_0002.v" "" { Text "/home/annt/Workspace/FPGA/Dac/pll_125/pll_125_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618331620715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618331620715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_20hz_st.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_20hz_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_20hz_st " "Found entity 1: nco_20hz_st" {  } { { "nco_20hz_st.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618331620716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618331620716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_20hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_20hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco_20hz-SYN " "Found design unit 1: nco_20hz-SYN" {  } { { "nco_20hz.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618331620717 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco_20hz " "Found entity 1: nco_20hz" {  } { { "nco_20hz.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_20hz.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618331620717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618331620717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_35Mhz_st.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_35Mhz_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_35Mhz_st " "Found entity 1: nco_35Mhz_st" {  } { { "nco_35Mhz_st.v" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618331620718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618331620718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_35Mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_35Mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco_35Mhz-SYN " "Found design unit 1: nco_35Mhz-SYN" {  } { { "nco_35Mhz.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618331620718 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco_35Mhz " "Found entity 1: nco_35Mhz" {  } { { "nco_35Mhz.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/nco_35Mhz.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618331620718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618331620718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dac " "Elaborating entity \"dac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618331620795 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chanel_b_data top.vhd(12) " "VHDL Signal Declaration warning at top.vhd(12): used implicit default value for signal \"chanel_b_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1618331620797 "|dac"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_50 top.vhd(26) " "VHDL Signal Declaration warning at top.vhd(26): used explicit default value for signal \"clk_50\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1618331620797 "|dac"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "phi_inc_35Mhz top.vhd(31) " "VHDL Signal Declaration warning at top.vhd(31): used explicit default value for signal \"phi_inc_35Mhz\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1618331620797 "|dac"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "phi_inc_20hz top.vhd(32) " "VHDL Signal Declaration warning at top.vhd(32): used explicit default value for signal \"phi_inc_20hz\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1618331620797 "|dac"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "empty top.vhd(38) " "VHDL Signal Declaration warning at top.vhd(38): used explicit default value for signal \"empty\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1618331620797 "|dac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fcos_35Mhz top.vhd(41) " "Verilog HDL or VHDL warning at top.vhd(41): object \"fcos_35Mhz\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1618331620797 "|dac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fcos_20hz top.vhd(43) " "Verilog HDL or VHDL warning at top.vhd(43): object \"fcos_20hz\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1618331620797 "|dac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data1 top.vhd(45) " "Verilog HDL or VHDL warning at top.vhd(45): object \"data1\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1618331620797 "|dac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data2 top.vhd(46) " "Verilog HDL or VHDL warning at top.vhd(46): object \"data2\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1618331620797 "|dac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst top.vhd(157) " "VHDL Process Statement warning at top.vhd(157): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618331620799 "|dac"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dac_wrt_a top.vhd(155) " "VHDL Process Statement warning at top.vhd(155): inferring latch(es) for signal or variable \"dac_wrt_a\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1618331620799 "|dac"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dac_wrt_b top.vhd(155) " "VHDL Process Statement warning at top.vhd(155): inferring latch(es) for signal or variable \"dac_wrt_b\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1618331620800 "|dac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst top.vhd(189) " "VHDL Process Statement warning at top.vhd(189): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618331620800 "|dac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst top.vhd(229) " "VHDL Process Statement warning at top.vhd(229): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618331620800 "|dac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_wrt_b top.vhd(155) " "Inferred latch for \"dac_wrt_b\" at top.vhd(155)" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618331620802 "|dac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_wrt_a top.vhd(155) " "Inferred latch for \"dac_wrt_a\" at top.vhd(155)" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618331620802 "|dac"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dac_wrt_a top.vhd(189) " "Can't resolve multiple constant drivers for net \"dac_wrt_a\" at top.vhd(189)" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 189 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618331620803 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "top.vhd(155) " "Constant driver at top.vhd(155)" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 155 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1618331620803 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dac_wrt_b top.vhd(189) " "Can't resolve multiple constant drivers for net \"dac_wrt_b\" at top.vhd(189)" {  } { { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 189 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618331620803 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1618331620804 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618331620908 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 13 09:33:40 2021 " "Processing ended: Tue Apr 13 09:33:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618331620908 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618331620908 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618331620908 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618331620908 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 14 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 14 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618331620981 ""}
