# 2023 FALL NYCU SOC LAB3 FIR

## File Description

| File Name                 | Description               |
| ------------------------- | ------------------------- |
| fir.v                     | Verilog Design            |
| fir_tb.v                  | Test Bench                |
| Simulation.log            | Behavioral Simulation log |
| fir_utilization_synth.rpt | Synthesis Report          |
| runme.log                 | Synthesis log             |
| timing_report.txt         | Timing Report             |
| utilization_report.txt    | Utilization Report        |
| Report.pdf                | Lab Report                |

## Waveform
**Configuration Write**
![Configuration write](https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB3-FIR/blob/main/configuration_write.png)

**ap_start**
![Configuration write](https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB3-FIR/blob/main/ap_start.png)

**ap_done**
![Configuration write](https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB3-FIR/blob/main/ap_done.png)

Number of clock cycles from ap_start to ap_done = (78875 - 745) / 10 = 7813 cycles

**Xn stream-in, and Yn stream-out**
![Configuration write](https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB3-FIR/blob/main/Xn_stream-in_Yn_stream-out.png)
