INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/synth/func/xsim/ALU_UART_INTFC_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-311] analyzing module top_UART_BaudRateGenerator
INFO: [VRFC 10-311] analyzing module top_UART_reciever
INFO: [VRFC 10-311] analyzing module top_UART_transmitter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
WARNING: [VRFC 10-3380] identifier 'DBIT' is used before its declaration [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v:17]
WARNING: [VRFC 10-3380] identifier 'DBIT' is used before its declaration [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v:18]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'top_UART' [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:58]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:59]
