// Seed: 3354778342
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    input wand id_3,
    output uwire id_4,
    output uwire id_5,
    input wor id_6
    , id_26,
    input tri id_7,
    input tri0 id_8,
    input wand id_9,
    output uwire id_10,
    output wand id_11,
    input wand id_12,
    input wire id_13,
    output tri id_14,
    input uwire id_15,
    input uwire id_16,
    output wire id_17,
    input wor id_18,
    input supply0 id_19,
    input tri id_20,
    input tri id_21,
    input wand id_22,
    input wand id_23,
    input supply1 id_24
);
  supply0 id_27;
  wire id_28;
  assign id_27 = -1'b0 && -1;
  genvar id_29;
  wire id_30;
endmodule
module module_1 #(
    parameter id_22 = 32'd28,
    parameter id_5  = 32'd71
) (
    output wire id_0,
    input tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri0 _id_5,
    output supply0 id_6,
    input wand id_7,
    input uwire id_8,
    inout tri0 id_9,
    output wor id_10,
    input tri1 id_11,
    output wand id_12,
    input wor id_13,
    output tri0 id_14,
    output supply1 id_15,
    output supply1 id_16,
    input uwire id_17,
    input supply1 id_18,
    output supply0 id_19,
    output supply1 id_20,
    input supply0 id_21,
    input wand _id_22,
    output wire id_23,
    input wire id_24
    , id_31,
    input supply1 id_25,
    inout wand id_26,
    input uwire id_27,
    input wor id_28,
    input uwire id_29
);
  wire id_32;
  wire [id_22 : id_5] id_33;
  module_0 modCall_1 (
      id_6,
      id_14,
      id_13,
      id_11,
      id_10,
      id_23,
      id_26,
      id_29,
      id_24,
      id_9,
      id_26,
      id_12,
      id_21,
      id_28,
      id_16,
      id_27,
      id_24,
      id_10,
      id_3,
      id_27,
      id_11,
      id_3,
      id_28,
      id_8,
      id_27
  );
endmodule
