<ENTRY>
{
 "thisFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\lab0.hlscompile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "09/08/25 21:22:09",
 "timestampMillis": "1757380929268",
 "buildStep": {
  "cmdId": "d1015424-8e33-4e3f-8815-347ed6177421",
  "name": "v++",
  "logFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\logs\\lab0.steps.log",
  "commandLine": "D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/v++.exe  -c --mode hls --config C:\\Users\\ankha\\Desktop\\FPGA_Design\\lab0\\hls_config.cfg --work_dir lab0 ",
  "args": [
   "-c",
   "--mode",
   "hls",
   "--config",
   "C:\\Users\\ankha\\Desktop\\FPGA_Design\\lab0\\hls_config.cfg",
   "--work_dir",
   "lab0"
  ],
  "iniFiles": [
   {
    "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\hls_config.cfg",
    "content": "part=xc7a35tcpg236-1\n\n[hls]\nflow_target=vivado\npackage.output.format=ip_catalog\npackage.output.syn=1\nsyn.file=Mux_2to1.cpp\nsim.O=1\ncsim.clean=1\ncsim.setup=1\ntb.file=Tb_mux.cpp\ncsim.code_analyzer=0\nsyn.top=mux_2to1\ncosim.wave_debug=1"
   }
  ],
  "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\lab0"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/08/25 21:22:09",
 "timestampMillis": "1757380929269",
 "status": {
  "cmdId": "d1015424-8e33-4e3f-8815-347ed6177421",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "09/08/25 21:22:11",
 "timestampMillis": "1757380931930",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "mux_2to1",
     "file": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\mux_2to1.zip",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\Mux_2to1.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2025.1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "09/08/25 21:22:11",
 "timestampMillis": "1757380931931",
 "buildStep": {
  "cmdId": "a5c00579-461c-4a5c-8725-762eb992c237",
  "name": "",
  "logFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls\\hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\lab0"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/08/25 21:22:11",
 "timestampMillis": "1757380931931",
 "status": {
  "cmdId": "a5c00579-461c-4a5c-8725-762eb992c237",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:22:11",
 "timestampMillis": "1757380931932",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls\\hls_data.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:22:11",
 "timestampMillis": "1757380931932",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls\\syn\\report\\csynth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:22:11",
 "timestampMillis": "1757380931932",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls\\syn\\report\\csynth.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:22:23",
 "timestampMillis": "1757380943209",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:22:23",
 "timestampMillis": "1757380943209",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:22:23",
 "timestampMillis": "1757380943209",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_SCHEDULE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/08/25 21:22:23",
 "timestampMillis": "1757380943210",
 "status": {
  "cmdId": "a5c00579-461c-4a5c-8725-762eb992c237",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/08/25 21:22:34",
 "timestampMillis": "1757380954616",
 "status": {
  "cmdId": "d1015424-8e33-4e3f-8815-347ed6177421",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:22:34",
 "timestampMillis": "1757380954632",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\reports\\v++_compile_lab0_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/08/25 21:22:34",
 "timestampMillis": "1757380954633",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\lab0\\lab0\\reports\\.db\\v++_compile_lab0_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
