#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7feea4104160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x7feea5008200 .param/l "AluOp_ADD" 1 3 9, C4<00000000000000000000000000000000>;
P_0x7feea5008240 .param/l "AluOp_AND" 1 3 12, C4<00000000000000000000000000000011>;
P_0x7feea5008280 .param/l "AluOp_DIV" 1 3 19, C4<00000000000000000000000000001010>;
P_0x7feea50082c0 .param/l "AluOp_MUL" 1 3 18, C4<00000000000000000000000000001001>;
P_0x7feea5008300 .param/l "AluOp_OR" 1 3 13, C4<00000000000000000000000000000100>;
P_0x7feea5008340 .param/l "AluOp_SLL" 1 3 15, C4<00000000000000000000000000000110>;
P_0x7feea5008380 .param/l "AluOp_SRA" 1 3 17, C4<00000000000000000000000000001000>;
P_0x7feea50083c0 .param/l "AluOp_SRL" 1 3 16, C4<00000000000000000000000000000111>;
P_0x7feea5008400 .param/l "AluOp_SUB" 1 3 10, C4<00000000000000000000000000000001>;
P_0x7feea5008440 .param/l "AluOp_SUBU" 1 3 11, C4<00000000000000000000000000000010>;
P_0x7feea5008480 .param/l "AluOp_XOR" 1 3 14, C4<00000000000000000000000000000101>;
P_0x7feea50084c0 .param/l "InstFormat_I" 1 3 3, +C4<00000000000000000000000000000001>;
P_0x7feea5008500 .param/l "InstFormat_R" 1 3 2, +C4<00000000000000000000000000000000>;
P_0x7feea5008540 .param/l "InstFormat_S" 1 3 4, +C4<00000000000000000000000000000010>;
P_0x7feea5008580 .param/l "InstFormat_SB" 1 3 5, +C4<00000000000000000000000000000011>;
P_0x7feea50085c0 .param/l "InstFormat_U" 1 3 6, +C4<00000000000000000000000000000100>;
P_0x7feea5008600 .param/l "InstFormat_UJ" 1 3 7, +C4<00000000000000000000000000000101>;
S_0x7feea4104a00 .scope module, "dmem_tb" "dmem_tb" 4 3;
 .timescale -9 -12;
v0x7feea4116020_0 .var "alu_result", 31 0;
v0x7feea4116110_0 .var "clk", 0 0;
v0x7feea41161e0_0 .net "rdata", 31 0, L_0x7feea41169a0;  1 drivers
v0x7feea41162b0_0 .var "rst", 0 0;
v0x7feea4116380_0 .var "wdata", 31 0;
v0x7feea4116490_0 .var "wmem", 0 0;
S_0x7feea4104ce0 .scope module, "uut" "dmem" 4 16, 5 2 0, S_0x7feea4104a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "wmem";
    .port_info 5 /OUTPUT 32 "rdata";
v0x7feea4115bd0_0 .net "alu_result", 31 0, v0x7feea4116020_0;  1 drivers
v0x7feea4115c60_0 .net "clk", 0 0, v0x7feea4116110_0;  1 drivers
v0x7feea4115cf0_0 .net "rdata", 31 0, L_0x7feea41169a0;  alias, 1 drivers
v0x7feea4115dc0_0 .net "rst", 0 0, v0x7feea41162b0_0;  1 drivers
v0x7feea4115e70_0 .net "wdata", 31 0, v0x7feea4116380_0;  1 drivers
v0x7feea4115f40_0 .net "wmem", 0 0, v0x7feea4116490_0;  1 drivers
S_0x7feea4104f60 .scope module, "dram" "dram" 5 13, 6 1 0, S_0x7feea4104ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /OUTPUT 32 "rdata";
L_0x7feea41169a0 .functor BUFZ 32, L_0x7feea41167f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7feea41154b0_0 .net *"_ivl_0", 31 0, L_0x7feea41167f0;  1 drivers
v0x7feea4115570_0 .net *"_ivl_3", 29 0, L_0x7feea41168c0;  1 drivers
v0x7feea4115610_0 .net "addr", 31 0, v0x7feea4116020_0;  alias, 1 drivers
v0x7feea41156c0_0 .net "clk", 0 0, v0x7feea4116110_0;  alias, 1 drivers
v0x7feea4115760 .array "mem", 1023 0, 31 0;
v0x7feea4115840_0 .net "rdata", 31 0, L_0x7feea41169a0;  alias, 1 drivers
v0x7feea41158f0_0 .net "rst", 0 0, v0x7feea41162b0_0;  alias, 1 drivers
v0x7feea4115990_0 .net "wdata", 31 0, v0x7feea4116380_0;  alias, 1 drivers
v0x7feea4115a40_0 .net "write", 0 0, v0x7feea4116490_0;  alias, 1 drivers
E_0x7feea41051e0 .event posedge, v0x7feea41158f0_0, v0x7feea41156c0_0;
L_0x7feea41167f0 .array/port v0x7feea4115760, L_0x7feea41168c0;
L_0x7feea41168c0 .part v0x7feea4116020_0, 2, 30;
S_0x7feea4105220 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 13, 6 13 0, S_0x7feea4104f60;
 .timescale -9 -12;
v0x7feea41053f0_0 .var/i "i", 31 0;
S_0x7feea4104b70 .scope module, "imem" "imem" 7 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data";
o0x7fee980083f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7feea4116560_0 .net "addr", 31 0, o0x7fee980083f8;  0 drivers
o0x7fee98008428 .functor BUFZ 1, C4<z>; HiZ drive
v0x7feea41165f0_0 .net "clk", 0 0, o0x7fee98008428;  0 drivers
v0x7feea4116680_0 .var "data", 31 0;
v0x7feea4116710 .array "mem", 1023 0, 31 0;
E_0x7feea4115d80 .event posedge, v0x7feea41165f0_0;
    .scope S_0x7feea4104f60;
T_0 ;
    %wait E_0x7feea41051e0;
    %load/vec4 v0x7feea41158f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x7feea4105220;
    %jmp t_0;
    .scope S_0x7feea4105220;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feea41053f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7feea41053f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7feea41053f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feea4115760, 0, 4;
    %load/vec4 v0x7feea41053f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feea41053f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x7feea4104f60;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7feea4115a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7feea4115990_0;
    %load/vec4 v0x7feea4115610_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feea4115760, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7feea4104a00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feea4116110_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7feea4116110_0;
    %inv;
    %store/vec4 v0x7feea4116110_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7feea4104a00;
T_2 ;
    %vpi_call/w 4 33 "$dumpfile", "dmem.vcd" {0 0 0};
    %vpi_call/w 4 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7feea4104a00 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feea41162b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feea4116020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feea4116380_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feea4116490_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feea41162b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7feea4116020_0, 0, 32;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x7feea4116380_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feea4116490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feea4116490_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7feea41161e0_0;
    %cmpi/ne 2779096485, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %vpi_call/w 4 56 "$display", "Test Failed: Data Mismatch. Expected: %h, Read: %h", 32'b10100101101001011010010110100101, v0x7feea41161e0_0 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call/w 4 58 "$display", "Test Passed: Data Matched." {0 0 0};
T_2.1 ;
    %vpi_call/w 4 64 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7feea4104b70;
T_3 ;
    %vpi_call/w 7 8 "$readmemb", "imem.txt", v0x7feea4116710 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7feea4104b70;
T_4 ;
    %wait E_0x7feea4115d80;
    %load/vec4 v0x7feea4116560_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x7feea4116710, 4;
    %assign/vec4 v0x7feea4116680_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "riscv_def.sv";
    "dmem_tb.sv";
    "dmem.sv";
    "dram.sv";
    "imem.sv";
