$date
	Tue Dec 27 03:46:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! tb_S [3:0] $end
$var wire 1 " tb_CO $end
$var reg 4 # tb_X [3:0] $end
$var reg 4 $ tb_Y [3:0] $end
$scope module test $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 1 ' CI $end
$var wire 1 " CO $end
$var wire 4 ( p [3:0] $end
$var wire 4 ) g [3:0] $end
$var wire 4 * S [3:0] $end
$var wire 3 + C [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
bx (
0'
bx &
bx %
bx $
bx #
x"
bx !
$end
#1
0"
b0 !
b0 *
b0 +
b0 (
b0 )
b0 $
b0 &
b0 #
b0 %
#2
b1 !
b1 *
b1 (
b1 #
b1 %
#3
b11 !
b11 *
b11 (
b1 $
b1 &
b10 #
b10 %
#4
b10 +
b101 !
b101 *
b1 (
b10 )
b11 $
b11 &
#5
b110 !
b110 *
b11 +
b0 (
b11 )
b11 #
b11 %
#6
b111 +
b1010 !
b1010 *
b100 (
b111 #
b111 %
#7
b1111 !
b1111 *
b0 +
b1111 (
b0 )
b1100 $
b1100 &
b11 #
b11 %
#8
b1010 !
b1010 *
b1010 (
b0 $
b0 &
b1010 #
b1010 %
#9
b111 !
b111 *
b111 (
b100 $
b100 &
b11 #
b11 %
#10
b1111 !
b1111 *
b1111 (
b1 $
b1 &
b1110 #
b1110 %
#11
b110 +
b1001 !
b1001 *
b10 )
b101 (
b110 $
b110 &
b11 #
b11 %
#12
b10 $
b10 &
b111 #
b111 %
#13
b110 !
b110 *
b1 +
b100 (
b1 )
b101 $
b101 &
b1 #
b1 %
#14
b1010 !
b1010 *
b100 +
b10 (
b100 )
b100 $
b100 &
b110 #
b110 %
#15
1"
b1110 !
b1110 *
b111 +
b0 (
b1111 )
b1111 $
b1111 &
b1111 #
b1111 %
#16
