

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_1'
================================================================
* Date:           Mon Mar 28 17:41:07 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        block_mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.686 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     10|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     13|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       7|     50|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |add_5ns_5ns_5_1_1_U1  |add_5ns_5ns_5_1_1  |        0|   0|  0|  13|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   0|  0|  13|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |exitcond793_i_i_fu_50_p2  |      icmp|   0|  0|  10|           5|           6|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  10|           5|           6|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    5|         10|
    |empty_fu_24              |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_24  |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------+-----+-----+------------+-------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_1|  return value|
|AB_address0  |  out|    4|   ap_memory|                       AB|         array|
|AB_ce0       |  out|    1|   ap_memory|                       AB|         array|
|AB_we0       |  out|    1|   ap_memory|                       AB|         array|
|AB_d0        |  out|   32|   ap_memory|                       AB|         array|
+-------------+-----+-----+------------+-------------------------+--------------+

