

================================================================
== Vivado HLS Report for 'standalone_mmult'
================================================================
* Date:           Fri Feb 22 16:22:05 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls_mmult_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1192|  1192|  1192|  1192|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+------+------+------+------+---------+
        |                               |                     |   Latency   |   Interval  | Pipeline|
        |            Instance           |        Module       |  min |  max |  min |  max |   Type  |
        +-------------------------------+---------------------+------+------+------+------+---------+
        |grp_mmult_hw_float_32_s_fu_74  |mmult_hw_float_32_s  |  1191|  1191|  1191|  1191|   none  |
        +-------------------------------+---------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|    160|  16365|  24127|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     15|
|Register         |        -|      -|      3|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|    160|  16368|  24142|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|    200|     46|    137|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+-------+-------+
    |            Instance           |        Module       | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------------+---------------------+---------+-------+-------+-------+
    |grp_mmult_hw_float_32_s_fu_74  |mmult_hw_float_32_s  |        0|    160|  16365|  24127|
    +-------------------------------+---------------------+---------+-------+-------+-------+
    |Total                          |                     |        0|    160|  16365|  24127|
    +-------------------------------+---------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                      |  2|   0|    2|          0|
    |ap_reg_grp_mmult_hw_float_32_s_fu_74_ap_start  |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  3|   0|    3|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_start       |  in |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_done        | out |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_idle        | out |    1| ap_ctrl_hs | standalone_mmult | return value |
|ap_ready       | out |    1| ap_ctrl_hs | standalone_mmult | return value |
|A_0_address0   | out |    6|  ap_memory |        A_0       |     array    |
|A_0_ce0        | out |    1|  ap_memory |        A_0       |     array    |
|A_0_q0         |  in |   32|  ap_memory |        A_0       |     array    |
|A_0_address1   | out |    6|  ap_memory |        A_0       |     array    |
|A_0_ce1        | out |    1|  ap_memory |        A_0       |     array    |
|A_0_q1         |  in |   32|  ap_memory |        A_0       |     array    |
|A_1_address0   | out |    6|  ap_memory |        A_1       |     array    |
|A_1_ce0        | out |    1|  ap_memory |        A_1       |     array    |
|A_1_q0         |  in |   32|  ap_memory |        A_1       |     array    |
|A_1_address1   | out |    6|  ap_memory |        A_1       |     array    |
|A_1_ce1        | out |    1|  ap_memory |        A_1       |     array    |
|A_1_q1         |  in |   32|  ap_memory |        A_1       |     array    |
|A_2_address0   | out |    6|  ap_memory |        A_2       |     array    |
|A_2_ce0        | out |    1|  ap_memory |        A_2       |     array    |
|A_2_q0         |  in |   32|  ap_memory |        A_2       |     array    |
|A_2_address1   | out |    6|  ap_memory |        A_2       |     array    |
|A_2_ce1        | out |    1|  ap_memory |        A_2       |     array    |
|A_2_q1         |  in |   32|  ap_memory |        A_2       |     array    |
|A_3_address0   | out |    6|  ap_memory |        A_3       |     array    |
|A_3_ce0        | out |    1|  ap_memory |        A_3       |     array    |
|A_3_q0         |  in |   32|  ap_memory |        A_3       |     array    |
|A_3_address1   | out |    6|  ap_memory |        A_3       |     array    |
|A_3_ce1        | out |    1|  ap_memory |        A_3       |     array    |
|A_3_q1         |  in |   32|  ap_memory |        A_3       |     array    |
|A_4_address0   | out |    6|  ap_memory |        A_4       |     array    |
|A_4_ce0        | out |    1|  ap_memory |        A_4       |     array    |
|A_4_q0         |  in |   32|  ap_memory |        A_4       |     array    |
|A_4_address1   | out |    6|  ap_memory |        A_4       |     array    |
|A_4_ce1        | out |    1|  ap_memory |        A_4       |     array    |
|A_4_q1         |  in |   32|  ap_memory |        A_4       |     array    |
|A_5_address0   | out |    6|  ap_memory |        A_5       |     array    |
|A_5_ce0        | out |    1|  ap_memory |        A_5       |     array    |
|A_5_q0         |  in |   32|  ap_memory |        A_5       |     array    |
|A_5_address1   | out |    6|  ap_memory |        A_5       |     array    |
|A_5_ce1        | out |    1|  ap_memory |        A_5       |     array    |
|A_5_q1         |  in |   32|  ap_memory |        A_5       |     array    |
|A_6_address0   | out |    6|  ap_memory |        A_6       |     array    |
|A_6_ce0        | out |    1|  ap_memory |        A_6       |     array    |
|A_6_q0         |  in |   32|  ap_memory |        A_6       |     array    |
|A_6_address1   | out |    6|  ap_memory |        A_6       |     array    |
|A_6_ce1        | out |    1|  ap_memory |        A_6       |     array    |
|A_6_q1         |  in |   32|  ap_memory |        A_6       |     array    |
|A_7_address0   | out |    6|  ap_memory |        A_7       |     array    |
|A_7_ce0        | out |    1|  ap_memory |        A_7       |     array    |
|A_7_q0         |  in |   32|  ap_memory |        A_7       |     array    |
|A_7_address1   | out |    6|  ap_memory |        A_7       |     array    |
|A_7_ce1        | out |    1|  ap_memory |        A_7       |     array    |
|A_7_q1         |  in |   32|  ap_memory |        A_7       |     array    |
|A_8_address0   | out |    6|  ap_memory |        A_8       |     array    |
|A_8_ce0        | out |    1|  ap_memory |        A_8       |     array    |
|A_8_q0         |  in |   32|  ap_memory |        A_8       |     array    |
|A_8_address1   | out |    6|  ap_memory |        A_8       |     array    |
|A_8_ce1        | out |    1|  ap_memory |        A_8       |     array    |
|A_8_q1         |  in |   32|  ap_memory |        A_8       |     array    |
|A_9_address0   | out |    6|  ap_memory |        A_9       |     array    |
|A_9_ce0        | out |    1|  ap_memory |        A_9       |     array    |
|A_9_q0         |  in |   32|  ap_memory |        A_9       |     array    |
|A_9_address1   | out |    6|  ap_memory |        A_9       |     array    |
|A_9_ce1        | out |    1|  ap_memory |        A_9       |     array    |
|A_9_q1         |  in |   32|  ap_memory |        A_9       |     array    |
|A_10_address0  | out |    6|  ap_memory |       A_10       |     array    |
|A_10_ce0       | out |    1|  ap_memory |       A_10       |     array    |
|A_10_q0        |  in |   32|  ap_memory |       A_10       |     array    |
|A_10_address1  | out |    6|  ap_memory |       A_10       |     array    |
|A_10_ce1       | out |    1|  ap_memory |       A_10       |     array    |
|A_10_q1        |  in |   32|  ap_memory |       A_10       |     array    |
|A_11_address0  | out |    6|  ap_memory |       A_11       |     array    |
|A_11_ce0       | out |    1|  ap_memory |       A_11       |     array    |
|A_11_q0        |  in |   32|  ap_memory |       A_11       |     array    |
|A_11_address1  | out |    6|  ap_memory |       A_11       |     array    |
|A_11_ce1       | out |    1|  ap_memory |       A_11       |     array    |
|A_11_q1        |  in |   32|  ap_memory |       A_11       |     array    |
|A_12_address0  | out |    6|  ap_memory |       A_12       |     array    |
|A_12_ce0       | out |    1|  ap_memory |       A_12       |     array    |
|A_12_q0        |  in |   32|  ap_memory |       A_12       |     array    |
|A_12_address1  | out |    6|  ap_memory |       A_12       |     array    |
|A_12_ce1       | out |    1|  ap_memory |       A_12       |     array    |
|A_12_q1        |  in |   32|  ap_memory |       A_12       |     array    |
|A_13_address0  | out |    6|  ap_memory |       A_13       |     array    |
|A_13_ce0       | out |    1|  ap_memory |       A_13       |     array    |
|A_13_q0        |  in |   32|  ap_memory |       A_13       |     array    |
|A_13_address1  | out |    6|  ap_memory |       A_13       |     array    |
|A_13_ce1       | out |    1|  ap_memory |       A_13       |     array    |
|A_13_q1        |  in |   32|  ap_memory |       A_13       |     array    |
|A_14_address0  | out |    6|  ap_memory |       A_14       |     array    |
|A_14_ce0       | out |    1|  ap_memory |       A_14       |     array    |
|A_14_q0        |  in |   32|  ap_memory |       A_14       |     array    |
|A_14_address1  | out |    6|  ap_memory |       A_14       |     array    |
|A_14_ce1       | out |    1|  ap_memory |       A_14       |     array    |
|A_14_q1        |  in |   32|  ap_memory |       A_14       |     array    |
|A_15_address0  | out |    6|  ap_memory |       A_15       |     array    |
|A_15_ce0       | out |    1|  ap_memory |       A_15       |     array    |
|A_15_q0        |  in |   32|  ap_memory |       A_15       |     array    |
|A_15_address1  | out |    6|  ap_memory |       A_15       |     array    |
|A_15_ce1       | out |    1|  ap_memory |       A_15       |     array    |
|A_15_q1        |  in |   32|  ap_memory |       A_15       |     array    |
|B_0_address0   | out |    6|  ap_memory |        B_0       |     array    |
|B_0_ce0        | out |    1|  ap_memory |        B_0       |     array    |
|B_0_q0         |  in |   32|  ap_memory |        B_0       |     array    |
|B_0_address1   | out |    6|  ap_memory |        B_0       |     array    |
|B_0_ce1        | out |    1|  ap_memory |        B_0       |     array    |
|B_0_q1         |  in |   32|  ap_memory |        B_0       |     array    |
|B_1_address0   | out |    6|  ap_memory |        B_1       |     array    |
|B_1_ce0        | out |    1|  ap_memory |        B_1       |     array    |
|B_1_q0         |  in |   32|  ap_memory |        B_1       |     array    |
|B_1_address1   | out |    6|  ap_memory |        B_1       |     array    |
|B_1_ce1        | out |    1|  ap_memory |        B_1       |     array    |
|B_1_q1         |  in |   32|  ap_memory |        B_1       |     array    |
|B_2_address0   | out |    6|  ap_memory |        B_2       |     array    |
|B_2_ce0        | out |    1|  ap_memory |        B_2       |     array    |
|B_2_q0         |  in |   32|  ap_memory |        B_2       |     array    |
|B_2_address1   | out |    6|  ap_memory |        B_2       |     array    |
|B_2_ce1        | out |    1|  ap_memory |        B_2       |     array    |
|B_2_q1         |  in |   32|  ap_memory |        B_2       |     array    |
|B_3_address0   | out |    6|  ap_memory |        B_3       |     array    |
|B_3_ce0        | out |    1|  ap_memory |        B_3       |     array    |
|B_3_q0         |  in |   32|  ap_memory |        B_3       |     array    |
|B_3_address1   | out |    6|  ap_memory |        B_3       |     array    |
|B_3_ce1        | out |    1|  ap_memory |        B_3       |     array    |
|B_3_q1         |  in |   32|  ap_memory |        B_3       |     array    |
|B_4_address0   | out |    6|  ap_memory |        B_4       |     array    |
|B_4_ce0        | out |    1|  ap_memory |        B_4       |     array    |
|B_4_q0         |  in |   32|  ap_memory |        B_4       |     array    |
|B_4_address1   | out |    6|  ap_memory |        B_4       |     array    |
|B_4_ce1        | out |    1|  ap_memory |        B_4       |     array    |
|B_4_q1         |  in |   32|  ap_memory |        B_4       |     array    |
|B_5_address0   | out |    6|  ap_memory |        B_5       |     array    |
|B_5_ce0        | out |    1|  ap_memory |        B_5       |     array    |
|B_5_q0         |  in |   32|  ap_memory |        B_5       |     array    |
|B_5_address1   | out |    6|  ap_memory |        B_5       |     array    |
|B_5_ce1        | out |    1|  ap_memory |        B_5       |     array    |
|B_5_q1         |  in |   32|  ap_memory |        B_5       |     array    |
|B_6_address0   | out |    6|  ap_memory |        B_6       |     array    |
|B_6_ce0        | out |    1|  ap_memory |        B_6       |     array    |
|B_6_q0         |  in |   32|  ap_memory |        B_6       |     array    |
|B_6_address1   | out |    6|  ap_memory |        B_6       |     array    |
|B_6_ce1        | out |    1|  ap_memory |        B_6       |     array    |
|B_6_q1         |  in |   32|  ap_memory |        B_6       |     array    |
|B_7_address0   | out |    6|  ap_memory |        B_7       |     array    |
|B_7_ce0        | out |    1|  ap_memory |        B_7       |     array    |
|B_7_q0         |  in |   32|  ap_memory |        B_7       |     array    |
|B_7_address1   | out |    6|  ap_memory |        B_7       |     array    |
|B_7_ce1        | out |    1|  ap_memory |        B_7       |     array    |
|B_7_q1         |  in |   32|  ap_memory |        B_7       |     array    |
|B_8_address0   | out |    6|  ap_memory |        B_8       |     array    |
|B_8_ce0        | out |    1|  ap_memory |        B_8       |     array    |
|B_8_q0         |  in |   32|  ap_memory |        B_8       |     array    |
|B_8_address1   | out |    6|  ap_memory |        B_8       |     array    |
|B_8_ce1        | out |    1|  ap_memory |        B_8       |     array    |
|B_8_q1         |  in |   32|  ap_memory |        B_8       |     array    |
|B_9_address0   | out |    6|  ap_memory |        B_9       |     array    |
|B_9_ce0        | out |    1|  ap_memory |        B_9       |     array    |
|B_9_q0         |  in |   32|  ap_memory |        B_9       |     array    |
|B_9_address1   | out |    6|  ap_memory |        B_9       |     array    |
|B_9_ce1        | out |    1|  ap_memory |        B_9       |     array    |
|B_9_q1         |  in |   32|  ap_memory |        B_9       |     array    |
|B_10_address0  | out |    6|  ap_memory |       B_10       |     array    |
|B_10_ce0       | out |    1|  ap_memory |       B_10       |     array    |
|B_10_q0        |  in |   32|  ap_memory |       B_10       |     array    |
|B_10_address1  | out |    6|  ap_memory |       B_10       |     array    |
|B_10_ce1       | out |    1|  ap_memory |       B_10       |     array    |
|B_10_q1        |  in |   32|  ap_memory |       B_10       |     array    |
|B_11_address0  | out |    6|  ap_memory |       B_11       |     array    |
|B_11_ce0       | out |    1|  ap_memory |       B_11       |     array    |
|B_11_q0        |  in |   32|  ap_memory |       B_11       |     array    |
|B_11_address1  | out |    6|  ap_memory |       B_11       |     array    |
|B_11_ce1       | out |    1|  ap_memory |       B_11       |     array    |
|B_11_q1        |  in |   32|  ap_memory |       B_11       |     array    |
|B_12_address0  | out |    6|  ap_memory |       B_12       |     array    |
|B_12_ce0       | out |    1|  ap_memory |       B_12       |     array    |
|B_12_q0        |  in |   32|  ap_memory |       B_12       |     array    |
|B_12_address1  | out |    6|  ap_memory |       B_12       |     array    |
|B_12_ce1       | out |    1|  ap_memory |       B_12       |     array    |
|B_12_q1        |  in |   32|  ap_memory |       B_12       |     array    |
|B_13_address0  | out |    6|  ap_memory |       B_13       |     array    |
|B_13_ce0       | out |    1|  ap_memory |       B_13       |     array    |
|B_13_q0        |  in |   32|  ap_memory |       B_13       |     array    |
|B_13_address1  | out |    6|  ap_memory |       B_13       |     array    |
|B_13_ce1       | out |    1|  ap_memory |       B_13       |     array    |
|B_13_q1        |  in |   32|  ap_memory |       B_13       |     array    |
|B_14_address0  | out |    6|  ap_memory |       B_14       |     array    |
|B_14_ce0       | out |    1|  ap_memory |       B_14       |     array    |
|B_14_q0        |  in |   32|  ap_memory |       B_14       |     array    |
|B_14_address1  | out |    6|  ap_memory |       B_14       |     array    |
|B_14_ce1       | out |    1|  ap_memory |       B_14       |     array    |
|B_14_q1        |  in |   32|  ap_memory |       B_14       |     array    |
|B_15_address0  | out |    6|  ap_memory |       B_15       |     array    |
|B_15_ce0       | out |    1|  ap_memory |       B_15       |     array    |
|B_15_q0        |  in |   32|  ap_memory |       B_15       |     array    |
|B_15_address1  | out |    6|  ap_memory |       B_15       |     array    |
|B_15_ce1       | out |    1|  ap_memory |       B_15       |     array    |
|B_15_q1        |  in |   32|  ap_memory |       B_15       |     array    |
|C_address0     | out |   10|  ap_memory |         C        |     array    |
|C_ce0          | out |    1|  ap_memory |         C        |     array    |
|C_we0          | out |    1|  ap_memory |         C        |     array    |
|C_d0           | out |   32|  ap_memory |         C        |     array    |
+---------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @"mmult_hw<float, 32>"([64 x float]* %A_0, [64 x float]* %A_1, [64 x float]* %A_2, [64 x float]* %A_3, [64 x float]* %A_4, [64 x float]* %A_5, [64 x float]* %A_6, [64 x float]* %A_7, [64 x float]* %A_8, [64 x float]* %A_9, [64 x float]* %A_10, [64 x float]* %A_11, [64 x float]* %A_12, [64 x float]* %A_13, [64 x float]* %A_14, [64 x float]* %A_15, [64 x float]* %B_0, [64 x float]* %B_1, [64 x float]* %B_2, [64 x float]* %B_3, [64 x float]* %B_4, [64 x float]* %B_5, [64 x float]* %B_6, [64 x float]* %B_7, [64 x float]* %B_8, [64 x float]* %B_9, [64 x float]* %B_10, [64 x float]* %B_11, [64 x float]* %B_12, [64 x float]* %B_13, [64 x float]* %B_14, [64 x float]* %B_15, [1024 x float]* %C)" [mmult_accel.cpp:14]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_15), !map !55"
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_14), !map !62"
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_13), !map !68"
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_12), !map !74"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_11), !map !80"
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_10), !map !86"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_9), !map !92"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_8), !map !98"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_7), !map !104"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_6), !map !110"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_5), !map !116"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_4), !map !122"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_3), !map !128"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_2), !map !134"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_1), !map !140"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %A_0), !map !146"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_15), !map !152"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_14), !map !157"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_13), !map !162"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_12), !map !167"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_11), !map !172"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_10), !map !177"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_9), !map !182"
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_8), !map !187"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_7), !map !192"
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_6), !map !197"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_5), !map !202"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_4), !map !207"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_3), !map !212"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_2), !map !217"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_1), !map !222"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %B_0), !map !227"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %C), !map !232"
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @standalone_mmult_str) nounwind"
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @"mmult_hw<float, 32>"([64 x float]* %A_0, [64 x float]* %A_1, [64 x float]* %A_2, [64 x float]* %A_3, [64 x float]* %A_4, [64 x float]* %A_5, [64 x float]* %A_6, [64 x float]* %A_7, [64 x float]* %A_8, [64 x float]* %A_9, [64 x float]* %A_10, [64 x float]* %A_11, [64 x float]* %A_12, [64 x float]* %A_13, [64 x float]* %A_14, [64 x float]* %A_15, [64 x float]* %B_0, [64 x float]* %B_1, [64 x float]* %B_2, [64 x float]* %B_3, [64 x float]* %B_4, [64 x float]* %B_5, [64 x float]* %B_6, [64 x float]* %B_7, [64 x float]* %B_8, [64 x float]* %B_9, [64 x float]* %B_10, [64 x float]* %B_11, [64 x float]* %B_12, [64 x float]* %B_13, [64 x float]* %B_14, [64 x float]* %B_15, [1024 x float]* %C)" [mmult_accel.cpp:14]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [mmult_accel.cpp:16]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4  (specbitsmap  ) [ 000]
StgValue_5  (specbitsmap  ) [ 000]
StgValue_6  (specbitsmap  ) [ 000]
StgValue_7  (specbitsmap  ) [ 000]
StgValue_8  (specbitsmap  ) [ 000]
StgValue_9  (specbitsmap  ) [ 000]
StgValue_10 (specbitsmap  ) [ 000]
StgValue_11 (specbitsmap  ) [ 000]
StgValue_12 (specbitsmap  ) [ 000]
StgValue_13 (specbitsmap  ) [ 000]
StgValue_14 (specbitsmap  ) [ 000]
StgValue_15 (specbitsmap  ) [ 000]
StgValue_16 (specbitsmap  ) [ 000]
StgValue_17 (specbitsmap  ) [ 000]
StgValue_18 (specbitsmap  ) [ 000]
StgValue_19 (specbitsmap  ) [ 000]
StgValue_20 (specbitsmap  ) [ 000]
StgValue_21 (specbitsmap  ) [ 000]
StgValue_22 (specbitsmap  ) [ 000]
StgValue_23 (specbitsmap  ) [ 000]
StgValue_24 (specbitsmap  ) [ 000]
StgValue_25 (specbitsmap  ) [ 000]
StgValue_26 (specbitsmap  ) [ 000]
StgValue_27 (specbitsmap  ) [ 000]
StgValue_28 (specbitsmap  ) [ 000]
StgValue_29 (specbitsmap  ) [ 000]
StgValue_30 (specbitsmap  ) [ 000]
StgValue_31 (specbitsmap  ) [ 000]
StgValue_32 (specbitsmap  ) [ 000]
StgValue_33 (specbitsmap  ) [ 000]
StgValue_34 (specbitsmap  ) [ 000]
StgValue_35 (specbitsmap  ) [ 000]
StgValue_36 (specbitsmap  ) [ 000]
StgValue_37 (spectopmodule) [ 000]
StgValue_38 (call         ) [ 000]
StgValue_39 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="A_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_13"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="A_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_14"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_15"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="B_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="B_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="B_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="B_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="B_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="B_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="B_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="B_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="B_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_8"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="B_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_9"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="B_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_10"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="B_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="B_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="B_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_13"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="B_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_14"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="B_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_15"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="C">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmult_hw<float, 32>"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="standalone_mmult_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="grp_mmult_hw_float_32_s_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="0" index="3" bw="32" slack="0"/>
<pin id="79" dir="0" index="4" bw="32" slack="0"/>
<pin id="80" dir="0" index="5" bw="32" slack="0"/>
<pin id="81" dir="0" index="6" bw="32" slack="0"/>
<pin id="82" dir="0" index="7" bw="32" slack="0"/>
<pin id="83" dir="0" index="8" bw="32" slack="0"/>
<pin id="84" dir="0" index="9" bw="32" slack="0"/>
<pin id="85" dir="0" index="10" bw="32" slack="0"/>
<pin id="86" dir="0" index="11" bw="32" slack="0"/>
<pin id="87" dir="0" index="12" bw="32" slack="0"/>
<pin id="88" dir="0" index="13" bw="32" slack="0"/>
<pin id="89" dir="0" index="14" bw="32" slack="0"/>
<pin id="90" dir="0" index="15" bw="32" slack="0"/>
<pin id="91" dir="0" index="16" bw="32" slack="0"/>
<pin id="92" dir="0" index="17" bw="32" slack="0"/>
<pin id="93" dir="0" index="18" bw="32" slack="0"/>
<pin id="94" dir="0" index="19" bw="32" slack="0"/>
<pin id="95" dir="0" index="20" bw="32" slack="0"/>
<pin id="96" dir="0" index="21" bw="32" slack="0"/>
<pin id="97" dir="0" index="22" bw="32" slack="0"/>
<pin id="98" dir="0" index="23" bw="32" slack="0"/>
<pin id="99" dir="0" index="24" bw="32" slack="0"/>
<pin id="100" dir="0" index="25" bw="32" slack="0"/>
<pin id="101" dir="0" index="26" bw="32" slack="0"/>
<pin id="102" dir="0" index="27" bw="32" slack="0"/>
<pin id="103" dir="0" index="28" bw="32" slack="0"/>
<pin id="104" dir="0" index="29" bw="32" slack="0"/>
<pin id="105" dir="0" index="30" bw="32" slack="0"/>
<pin id="106" dir="0" index="31" bw="32" slack="0"/>
<pin id="107" dir="0" index="32" bw="32" slack="0"/>
<pin id="108" dir="0" index="33" bw="32" slack="0"/>
<pin id="109" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="66" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="74" pin=8"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="74" pin=9"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="74" pin=10"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="74" pin=11"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="74" pin=12"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="74" pin=13"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="74" pin=14"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="74" pin=15"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="74" pin=16"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="74" pin=17"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="74" pin=18"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="74" pin=19"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="74" pin=20"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="74" pin=21"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="74" pin=22"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="74" pin=23"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="74" pin=24"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="74" pin=25"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="74" pin=26"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="74" pin=27"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="74" pin=28"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="74" pin=29"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="74" pin=30"/></net>

<net id="141"><net_src comp="60" pin="0"/><net_sink comp="74" pin=31"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="74" pin=32"/></net>

<net id="143"><net_src comp="64" pin="0"/><net_sink comp="74" pin=33"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {1 2 }
 - Input state : 
	Port: standalone_mmult : A_0 | {1 2 }
	Port: standalone_mmult : A_1 | {1 2 }
	Port: standalone_mmult : A_2 | {1 2 }
	Port: standalone_mmult : A_3 | {1 2 }
	Port: standalone_mmult : A_4 | {1 2 }
	Port: standalone_mmult : A_5 | {1 2 }
	Port: standalone_mmult : A_6 | {1 2 }
	Port: standalone_mmult : A_7 | {1 2 }
	Port: standalone_mmult : A_8 | {1 2 }
	Port: standalone_mmult : A_9 | {1 2 }
	Port: standalone_mmult : A_10 | {1 2 }
	Port: standalone_mmult : A_11 | {1 2 }
	Port: standalone_mmult : A_12 | {1 2 }
	Port: standalone_mmult : A_13 | {1 2 }
	Port: standalone_mmult : A_14 | {1 2 }
	Port: standalone_mmult : A_15 | {1 2 }
	Port: standalone_mmult : B_0 | {1 2 }
	Port: standalone_mmult : B_1 | {1 2 }
	Port: standalone_mmult : B_2 | {1 2 }
	Port: standalone_mmult : B_3 | {1 2 }
	Port: standalone_mmult : B_4 | {1 2 }
	Port: standalone_mmult : B_5 | {1 2 }
	Port: standalone_mmult : B_6 | {1 2 }
	Port: standalone_mmult : B_7 | {1 2 }
	Port: standalone_mmult : B_8 | {1 2 }
	Port: standalone_mmult : B_9 | {1 2 }
	Port: standalone_mmult : B_10 | {1 2 }
	Port: standalone_mmult : B_11 | {1 2 }
	Port: standalone_mmult : B_12 | {1 2 }
	Port: standalone_mmult : B_13 | {1 2 }
	Port: standalone_mmult : B_14 | {1 2 }
	Port: standalone_mmult : B_15 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_mmult_hw_float_32_s_fu_74 |   160   | 113.216 |  15932  |  23445  |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |   160   | 113.216 |  15932  |  23445  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   160  |   113  |  15932 |  23445 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   160  |   113  |  15932 |  23445 |
+-----------+--------+--------+--------+--------+
