Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/work/util/job_launching/../../sim_run_10.1/gpgpu-sim-builds/gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0:/work/gpu-simulator/gpgpu-sim/lib/gcc-7.5.0/cuda-10010/release:/usr/local/nvidia/lib:/usr/local/nvidia/lib64
doing: cd /work/util/job_launching/../../sim_run_10.1/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/QV100-PTX
doing: export OPENCL_CURRENT_TEST_PATH=/work/util/job_launching/../../sim_run_10.1/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/QV100-PTX
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/work/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda/bin:/usr/local/nvidia/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/opt/nvidia/nsight-compute/2022.3.0
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /apps/src/..//bin/10.1/release/pathfinder-rodinia-2.0-ft 1000 20 5 ./data/result_1000_20_5.txt


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency df39438d2331e747b2896707d356b9d3  /apps/bin/10.1/release/pathfinder-rodinia-2.0-ft
Extracting PTX file and ptxas options    1: pathfinder-rodinia-2.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: pathfinder-rodinia-2.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: pathfinder-rodinia-2.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: pathfinder-rodinia-2.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: pathfinder-rodinia-2.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: pathfinder-rodinia-2.6.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    7: pathfinder-rodinia-2.7.sm_75.ptx -arch=sm_75
                   0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /apps/bin/10.1/release/pathfinder-rodinia-2.0-ft
self exe links to: /apps/bin/10.1/release/pathfinder-rodinia-2.0-ft
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /apps/bin/10.1/release/pathfinder-rodinia-2.0-ft
Running md5sum using "md5sum /apps/bin/10.1/release/pathfinder-rodinia-2.0-ft "
self exe links to: /apps/bin/10.1/release/pathfinder-rodinia-2.0-ft
Extracting specific PTX file named pathfinder-rodinia-2.1.sm_30.ptx 
Extracting specific PTX file named pathfinder-rodinia-2.2.sm_35.ptx 
Extracting specific PTX file named pathfinder-rodinia-2.3.sm_50.ptx 
Extracting specific PTX file named pathfinder-rodinia-2.4.sm_60.ptx 
Extracting specific PTX file named pathfinder-rodinia-2.5.sm_62.ptx 
Extracting specific PTX file named pathfinder-rodinia-2.6.sm_70.ptx 
Extracting specific PTX file named pathfinder-rodinia-2.7.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x5591bbc01510, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pathfinder-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pathfinder-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: Parsing pathfinder-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14dynproc_kerneliPiS_S_iiiiE4prev was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14dynproc_kerneliPiS_S_iiiiE6result was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pathfinder-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Parsing pathfinder-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14dynproc_kerneliPiS_S_iiiiE4prev was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14dynproc_kerneliPiS_S_iiiiE6result was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pathfinder-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Parsing pathfinder-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14dynproc_kerneliPiS_S_iiiiE4prev was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14dynproc_kerneliPiS_S_iiiiE6result was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pathfinder-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Parsing pathfinder-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14dynproc_kerneliPiS_S_iiiiE4prev was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14dynproc_kerneliPiS_S_iiiiE6result was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pathfinder-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Parsing pathfinder-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14dynproc_kerneliPiS_S_iiiiE4prev was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14dynproc_kerneliPiS_S_iiiiE6result was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pathfinder-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Parsing pathfinder-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at pathfinder-rodinia-2.2.sm_35.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14dynproc_kerneliPiS_S_iiiiE4prev was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14dynproc_kerneliPiS_S_iiiiE6result was declared previous at pathfinder-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pathfinder-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pathfinder-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=14, lmem=0, smem=2048, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from pathfinder-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=14, lmem=0, smem=2048, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from pathfinder-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from pathfinder-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from pathfinder-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from pathfinder-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from pathfinder-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=15, lmem=0, smem=2048, cmem=400
5 4 5 7 0 3 0 8 2 2 6 3 8 9 7 5 9 0 6 9 5 0 1 5 9 4 4 3 9 9 0 4 3 7 3 6 0 5 6 4 7 3 9 5 4 9 0 3 9 9 5 4 1 6 9 2 1 6 5 2 5 7 8 0 6 1 8 7 6 5 1 5 0 3 2 4 2 5 8 1 6 5 7 7 3 9 0 6 5 7 8 0 7 8 2 3 1 1 2 9 6 6 4 6 9 9 2 1 4 2 4 0 7 1 9 1 2 9 7 7 9 8 9 6 6 2 1 8 3 4 7 9 0 4 7 1 5 9 2 1 2 8 1 1 9 2 4 2 4 2 1 3 2 1 1 8 3 4 8 6 8 8 7 0 4 4 1 9 5 5 0 9 3 3 3 5 7 7 9 1 1 0 4 3 3 7 4 6 2 4 4 2 4 1 5 0 7 6 9 5 2 1 6 7 6 9 2 4 7 3 5 0 4 2 6 9 1 0 6 3 6 0 8 1 4 3 1 1 1 3 8 5 6 5 3 5 4 7 9 3 1 6 4 7 8 0 6 0 2 4 5 8 5 5 1 1 8 5 2 0 0 3 5 8 8 0 3 2 8 2 6 1 9 2 0 9 2 6 1 6 1 9 6 8 4 0 9 5 7 3 7 7 6 4 5 6 5 1 9 5 3 7 8 4 9 8 6 3 4 9 1 7 8 7 7 5 7 8 2 6 2 9 3 0 3 1 7 0 2 8 5 7 7 3 4 6 3 0 1 8 1 4 7 2 1 5 7 1 3 1 7 7 0 3 0 5 6 9 6 0 7 3 9 4 9 3 2 2 5 5 2 7 9 0 1 2 7 8 5 2 1 5 0 1 0 2 8 6 1 4 8 8 0 7 4 9 3 8 3 0 3 6 9 4 8 0 6 7 0 2 9 1 9 9 2 9 3 1 7 4 7 5 4 7 4 0 8 7 8 4 0 1 2 9 7 2 0 4 9 0 8 8 2 7 0 6 8 3 9 5 8 9 2 4 8 6 5 9 6 3 3 8 7 7 7 4 9 7 0 8 0 0 6 2 9 8 0 7 2 0 4 2 1 6 6 9 5 3 8 3 9 3 1 8 0 8 4 9 8 5 7 8 7 6 0 7 4 2 6 8 4 1 0 5 7 9 5 4 4 3 7 3 7 8 3 9 9 8 9 7 5 8 5 2 4 7 1 1 9 8 9 4 9 2 1 8 3 6 3 7 2 2 3 1 3 6 0 2 4 1 1 1 0 8 4 4 5 5 7 6 5 7 2 4 1 4 5 4 2 0 3 6 2 6 7 5 5 0 9 1 1 2 3 1 0 9 8 7 6 5 6 2 4 0 8 7 6 3 3 9 3 7 7 8 5 7 5 2 9 7 4 0 9 7 4 2 8 4 1 4 1 7 6 8 0 7 5 6 0 9 7 6 6 5 6 3 4 1 6 3 0 0 3 0 9 9 4 7 3 5 3 7 5 0 5 5 9 0 3 9 9 1 7 7 8 5 3 2 9 9 5 9 1 0 1 2 2 5 1 7 3 4 4 8 6 9 3 5 2 8 7 3 9 6 1 9 2 4 1 1 5 8 2 6 9 4 8 3 9 1 0 2 5 5 2 2 6 7 9 8 6 6 2 5 3 5 5 7 1 8 8 6 7 2 4 8 6 4 1 6 5 3 0 0 8 3 4 7 0 4 5 6 2 9 4 7 4 1 4 5 1 4 3 8 7 7 8 3 1 1 1 6 5 4 9 5 9 5 2 9 1 0 8 4 9 4 1 6 7 8 3 8 2 7 7 9 4 7 5 8 9 8 4 6 2 5 3 1 3 8 3 4 8 3 8 9 7 2 7 6 0 1 4 4 8 3 4 4 1 1 2 2 9 9 0 2 6 3 5 9 1 8 4 1 3 4 3 0 6 2 6 8 3 3 3 3 6 9 0 7 0 2 1 1 3 1 5 0 7 1 1 0 1 7 4 5 2 7 7 0 9 6 9 5 9 4 0 5 3 0 5 5 5 8 6 0 2 4 2 9 7 4 1 8 1 5 5 5 4 3 6 6 1 7 1 0 1 3 7 6 4 4 3 1 3 1 1 7 5 6 8 2 2 9 3 3 5 8 9 1 3 7 7 4 6 8 6 7 2 6 5 8 0 0 1 5 1 4 2 7 0 0 1 2 2 4 8 9 5 9 0 0 6 8 7 2 8 3 1 0 1 8 0 4 8 1 9 9 8 4 
8 8 6 2 3 8 6 1 9 3 2 0 4 0 8 1 2 6 6 5 9 8 5 1 4 5 5 3 4 3 9 5 3 6 7 6 6 5 9 6 1 1 6 5 1 6 8 5 4 4 2 3 4 9 5 8 4 0 4 1 5 3 6 8 1 5 7 0 2 8 8 3 0 6 0 3 2 8 1 6 5 5 2 9 5 9 0 9 1 6 0 6 1 8 4 5 5 3 5 8 2 3 1 4 1 2 9 5 2 0 1 7 8 5 9 3 4 1 2 5 7 5 1 8 3 8 3 9 3 0 9 5 5 2 9 6 6 1 1 9 3 5 6 1 2 7 4 7 8 9 4 5 6 8 6 9 8 1 0 1 2 1 7 9 4 8 8 0 1 9 9 5 6 8 6 9 5 1 8 6 2 2 1 8 2 9 9 0 1 2 2 5 3 1 4 7 1 2 0 3 4 1 8 2 9 4 3 7 7 1 3 9 6 6 9 8 6 9 1 9 3 3 4 6 4 8 6 5 3 8 0 9 9 8 1 9 3 5 8 2 8 3 2 6 9 3 7 7 2 8 6 7 3 2 4 9 3 2 6 6 0 7 5 9 5 8 0 0 5 0 3 6 3 7 4 5 0 1 4 5 1 3 2 6 5 8 5 8 2 2 6 4 1 3 4 6 2 6 9 7 9 4 5 2 1 0 9 3 3 4 0 7 7 5 3 4 5 9 3 8 3 9 4 4 3 0 2 7 7 1 6 6 7 2 0 0 4 0 4 7 6 6 4 3 3 8 7 9 9 2 9 2 4 3 8 9 4 0 6 3 4 2 1 1 6 1 2 0 3 8 0 1 4 4 4 8 4 4 9 3 8 0 7 2 3 5 1 9 8 9 2 2 4 5 3 2 7 7 5 2 5 5 4 2 1 0 2 8 6 1 1 5 1 1 9 6 8 3 6 6 2 0 8 8 6 2 1 5 1 6 9 7 1 3 9 4 6 1 2 4 4 6 9 7 7 1 5 5 4 1 4 8 4 2 9 0 6 0 7 8 6 6 5 9 2 6 3 0 9 8 4 5 4 6 4 1 7 9 8 3 1 2 3 7 7 2 7 3 4 6 3 0 4 0 1 6 8 7 8 7 5 3 4 9 9 8 2 8 8 2 3 1 7 6 8 6 1 7 1 5 3 5 8 7 5 1 6 6 8 4 3 5 7 0 6 8 8 0 6 6 5 9 7 2 8 5 8 9 2 1 6 7 6 4 5 4 8 3 0 6 7 5 4 7 5 0 5 4 1 4 2 6 3 2 0 3 7 0 4 2 1 1 9 0 7 6 6 5 9 8 4 9 3 8 6 1 8 3 7 1 7 9 9 3 1 1 6 1 1 1 5 5 4 4 5 1 3 1 7 4 9 3 5 4 1 3 5 1 7 4 3 6 4 4 1 7 6 8 0 9 1 5 4 7 2 1 8 5 4 7 1 5 2 7 0 3 0 7 5 9 2 0 8 8 6 9 7 2 9 8 2 2 3 8 9 5 0 0 2 4 9 4 0 2 3 2 7 5 9 4 5 3 6 3 3 3 4 1 7 4 9 1 6 4 0 8 2 0 8 4 4 9 8 6 1 3 8 1 9 0 5 4 3 2 9 7 5 3 0 4 9 1 6 6 5 6 4 7 8 4 2 4 3 2 1 7 6 9 8 5 9 3 1 5 7 2 4 2 5 4 7 5 5 5 3 2 1 9 2 9 3 6 3 8 0 6 5 8 6 5 3 7 1 6 4 8 8 8 3 6 4 2 3 1 7 6 6 0 5 8 9 0 6 4 8 6 1 6 5 9 1 0 8 4 7 3 3 7 3 8 3 0 0 6 3 9 2 9 9 9 9 0 9 5 4 0 2 5 6 9 6 9 9 5 4 6 0 9 4 5 7 9 7 9 6 1 8 0 2 9 0 2 9 1 7 3 1 1 1 7 0 7 9 0 4 3 8 6 4 4 4 1 4 1 2 2 2 2 2 5 1 4 9 0 6 6 3 7 0 6 7 2 6 6 4 0 1 3 9 7 9 3 0 5 6 2 7 9 4 2 6 5 6 5 5 4 3 0 4 5 7 1 8 5 9 2 7 2 7 6 9 7 1 9 4 8 1 4 7 7 8 5 2 4 2 9 1 7 9 5 3 8 8 3 3 7 5 1 9 3 9 0 2 1 9 8 9 2 2 8 9 0 5 3 7 7 4 0 4 5 5 9 4 3 2 9 2 8 2 3 
3 2 3 7 3 4 5 4 6 0 2 7 2 7 2 1 6 6 1 2 1 6 2 7 1 6 7 3 6 9 8 9 3 3 8 6 7 6 0 5 8 4 4 0 3 6 2 9 4 3 4 6 2 8 3 5 4 2 1 1 4 9 2 7 3 1 4 2 9 6 0 7 3 4 9 6 3 3 8 7 9 4 3 1 2 9 6 6 1 7 7 5 9 0 3 4 3 9 6 4 7 6 1 2 3 2 1 6 6 9 3 5 5 7 8 7 8 6 3 1 6 3 7 5 5 2 1 0 3 9 4 2 6 7 5 1 9 6 7 7 7 0 2 2 9 2 1 7 9 6 9 5 9 8 2 6 2 3 6 7 4 0 9 0 7 6 1 9 2 0 6 1 1 1 3 2 3 4 0 4 3 1 1 2 1 3 1 5 8 7 4 3 0 5 5 9 2 9 8 6 9 7 8 2 8 3 5 3 0 7 8 3 0 9 7 3 5 8 8 5 8 4 0 8 9 8 7 3 7 6 0 8 3 0 1 3 3 8 6 5 5 6 8 7 6 8 0 3 6 0 8 4 4 1 2 3 9 2 7 6 0 9 6 3 9 9 8 4 7 4 0 4 3 0 1 9 8 3 4 7 3 4 3 7 5 6 1 4 0 0 2 0 9 9 3 0 8 3 6 8 9 8 4 2 9 8 3 9 1 7 6 5 2 0 4 7 8 7 2 8 7 4 8 8 5 3 0 6 8 7 4 7 5 0 0 6 8 3 6 2 3 4 7 5 6 3 4 4 1 6 4 8 3 4 9 8 9 9 4 7 8 0 5 4 1 5 2 1 0 8 3 3 5 2 0 1 6 5 8 7 1 4 7 6 9 6 7 8 8 3 6 6 4 3 2 7 0 5 8 0 5 4 6 2 6 6 6 4 1 4 1 5 0 1 3 9 9 0 0 7 4 8 6 0 1 0 9 1 7 7 3 3 3 9 7 0 6 3 6 9 9 8 4 0 1 8 1 0 0 1 8 6 9 6 6 2 6 5 3 4 5 7 9 8 8 6 0 4 2 7 6 1 7 0 3 8 0 5 0 3 6 8 9 8 6 8 0 3 3 6 7 0 3 8 1 1 4 1 8 8 0 4 0 9 6 5 7 9 0 8 2 9 8 3 7 7 1 9 0 7 5 9 7 0 7 8 4 3 2 4 2 4 0 4 4 8 9 3 7 2 3 1 1 4 7 0 1 8 1 3 5 7 2 5 9 1 5 5 4 7 9 8 2 9 4 8 8 4 1 7 8 5 1 9 1 8 1 2 6 2 5 4 1 9 9 3 0 4 8 6 4 8 5 8 9 9 6 9 5 9 7 3 6 8 4 7 8 5 9 6 0 6 0 3 5 9 6 7 6 5 6 0 5 3 0 6 4 6 6 0 7 3 5 4 3 2 1 3 9 3 9 9 1 0 3 9 1 1 6 9 6 4 1 3 7 1 0 2 9 6 4 7 1 9 3 6 1 4 9 1 9 0 2 3 0 7 2 4 9 0 3 7 5 5 3 2 8 3 6 8 1 0 7 4 2 0 0 3 6 1 6 8 1 1 1 4 0 3 8 9 3 3 9 0 0 2 5 9 7 1 7 0 2 6 4 4 6 6 9 2 9 8 0 0 9 1 6 9 6 6 1 0 0 2 2 0 6 7 1 3 9 0 5 1 6 9 7 2 7 6 7 6 6 7 8 5 1 5 7 7 1 0 9 3 2 2 6 8 9 7 3 0 8 0 3 4 9 0 7 6 9 4 4 5 3 2 3 4 7 2 4 1 2 3 6 6 7 2 6 9 0 1 9 0 1 5 4 2 7 3 0 8 9 4 6 5 6 9 9 6 3 5 9 7 1 5 3 8 0 1 9 2 2 1 2 3 6 8 7 3 4 7 2 3 1 8 8 9 9 0 5 4 5 6 1 6 4 4 7 4 5 6 6 9 7 0 4 5 8 1 9 2 8 3 8 1 3 6 0 4 8 8 8 4 4 9 2 8 5 1 4 2 8 2 3 7 2 7 3 3 8 4 5 8 9 3 9 4 2 9 8 0 9 8 6 4 9 1 4 6 2 1 8 2 3 1 0 6 0 3 9 8 7 6 8 6 2 7 2 6 8 0 6 8 0 5 4 9 6 0 5 0 1 5 3 5 8 3 3 8 8 4 8 5 2 6 3 4 5 5 0 3 7 9 1 7 4 5 8 2 6 3 2 9 8 7 6 6 0 9 
6 8 5 4 5 8 2 0 2 7 7 5 0 6 4 4 5 0 9 3 4 7 6 8 9 6 6 5 2 8 7 0 7 2 4 4 0 8 7 5 5 6 2 6 3 8 0 8 0 1 2 4 1 0 2 0 7 0 5 1 9 2 2 8 7 8 4 7 7 1 4 2 8 6 0 3 4 0 1 6 4 5 0 5 6 5 7 3 5 2 4 6 7 8 6 4 7 1 3 6 4 8 8 2 6 9 7 3 1 1 9 5 6 2 2 4 7 9 9 4 4 6 3 1 4 9 7 3 0 2 9 5 2 8 9 9 9 7 4 0 0 3 8 8 7 0 3 6 2 2 3 6 8 6 9 3 5 8 8 8 0 8 3 3 6 4 4 7 3 8 9 3 3 7 2 1 0 7 9 2 9 2 0 8 8 1 3 6 9 1 4 1 1 9 4 9 3 8 6 9 8 6 2 2 5 6 5 7 3 4 1 5 7 1 5 7 4 0 3 3 3 7 7 5 8 1 4 2 2 1 3 2 9 5 4 6 4 1 4 9 6 5 4 5 9 1 2 3 1 8 9 5 5 6 0 4 9 6 8 3 7 1 6 8 8 2 5 4 4 1 6 2 6 0 9 7 2 1 3 5 1 2 0 7 0 2 3 1 9 3 7 8 6 3 7 6 5 4 3 1 7 9 5 5 9 4 3 3 6 6 1 7 0 1 6 2 6 1 5 5 6 2 5 4 5 4 1 3 8 4 6 7 3 2 3 4 6 6 0 4 4 1 4 6 4 2 8 2 6 3 7 2 6 3 7 3 7 0 8 8 6 5 5 9 7 8 5 5 6 7 0 2 0 4 8 5 8 6 7 4 2 7 7 0 2 6 3 1 6 4 1 4 9 7 5 8 7 0 3 6 0 5 8 0 1 7 5 0 5 5 4 9 4 3 9 6 9 5 7 7 9 9 1 8 8 6 8 7 9 3 5 9 9 4 9 0 3 7 2 0 2 7 0 6 0 1 4 0 6 3 9 5 2 3 5 2 9 3 2 0 7 7 1 8 3 1 8 8 0 1 9 4 0 1 2 0 2 6 2 9 9 4 4 4 7 0 8 8 5 0 9 4 8 0 2 1 3 3 2 3 4 1 7 6 4 9 6 6 7 1 7 7 5 2 3 2 4 1 2 1 2 1 6 2 4 8 5 7 1 7 1 7 0 0 3 4 2 2 1 9 3 8 6 0 2 9 4 8 3 6 0 5 0 8 7 4 6 4 1 0 2 4 9 2 7 3 7 9 7 0 8 0 0 7 2 5 8 8 3 1 4 5 8 4 5 7 0 4 2 4 4 6 0 3 8 7 8 7 8 5 9 7 7 0 6 1 7 6 9 2 8 4 8 8 0 3 6 3 7 0 7 3 6 7 9 6 5 7 6 5 5 5 2 2 7 0 4 6 7 3 9 7 9 7 5 2 2 3 5 2 5 4 7 1 1 6 0 8 4 8 4 9 3 8 3 3 1 9 9 8 3 0 7 4 7 2 8 2 8 3 6 3 9 3 7 1 0 9 1 6 7 7 7 2 6 0 5 7 0 7 7 5 7 4 1 7 8 0 1 6 5 7 2 5 0 9 8 2 8 9 8 7 7 7 9 5 0 5 4 2 4 1 9 3 5 0 2 5 0 3 2 8 2 4 5 5 5 3 7 5 4 8 2 3 5 1 8 5 8 4 9 4 5 8 8 2 9 0 8 1 6 2 1 8 6 6 3 3 9 3 8 6 1 2 9 8 3 0 4 4 4 5 8 2 4 6 6 5 9 4 6 7 6 8 5 4 6 1 9 8 4 7 4 5 1 5 3 5 7 9 9 2 5 7 6 1 6 2 6 7 9 4 4 7 2 1 4 1 2 3 9 8 3 3 3 4 8 9 1 6 0 2 0 7 2 8 8 8 2 6 7 1 1 1 1 5 4 5 6 7 0 5 7 3 0 3 0 9 2 3 7 4 6 9 2 8 7 2 8 1 9 5 3 2 8 6 7 2 1 4 1 1 1 1 7 2 4 9 3 8 2 2 2 8 1 6 6 0 1 6 1 0 1 6 2 1 2 1 6 5 7 9 7 9 0 6 3 4 5 6 2 9 8 7 8 1 3 6 1 4 3 4 6 6 1 0 0 5 2 6 1 1 7 0 0 8 8 3 4 3 9 7 2 9 4 2 0 9 1 3 4 4 8 2 2 1 3 4 6 7 2 9 8 0 9 9 0 7 4 4 
2 6 3 7 5 7 1 8 9 2 1 3 8 1 7 3 4 0 7 3 7 0 2 6 2 4 7 2 3 3 6 8 9 0 5 7 9 8 7 8 1 0 3 1 2 1 4 6 3 2 1 1 4 4 9 6 8 8 0 3 1 6 1 3 8 8 2 0 7 9 0 8 9 6 9 3 7 6 2 2 0 3 3 4 9 4 2 9 4 4 3 6 2 4 1 1 3 3 3 0 4 3 0 5 9 1 9 8 7 3 1 9 6 6 5 6 3 7 7 7 3 0 5 6 5 6 9 0 1 2 2 7 7 2 3 9 5 4 7 5 9 0 4 7 7 0 5 2 9 3 9 3 3 5 1 0 3 0 2 7 2 4 6 9 8 1 8 6 7 8 1 6 8 7 4 7 9 1 1 9 4 1 4 0 8 5 0 3 7 3 0 9 9 9 0 8 0 1 4 8 1 7 6 1 4 0 1 4 4 2 5 8 3 9 8 3 6 9 7 3 4 9 4 3 8 6 3 9 9 9 9 0 6 5 4 1 8 5 7 2 7 2 0 3 3 1 6 9 2 5 4 6 5 0 1 5 6 7 6 8 6 5 8 3 3 2 6 1 9 3 5 7 5 5 2 8 8 8 9 0 6 5 8 1 5 2 6 3 9 3 1 7 0 2 0 3 6 8 6 6 1 1 5 8 9 7 8 7 5 7 8 1 2 8 4 9 0 3 5 9 8 8 9 8 0 9 4 7 8 0 5 1 2 0 0 1 7 8 0 4 8 8 8 2 7 2 4 9 7 9 1 5 7 0 6 8 1 0 7 1 2 4 3 6 4 5 9 3 5 0 7 3 0 5 8 9 0 2 9 7 1 0 3 8 2 1 8 3 3 7 5 5 1 8 4 7 5 3 0 0 3 8 6 4 5 4 3 5 6 4 3 7 4 8 7 8 9 8 2 2 7 7 7 1 7 3 8 2 7 1 2 2 9 0 8 6 4 2 2 2 8 5 9 5 3 9 3 4 9 5 6 6 2 5 7 9 9 6 3 6 7 8 0 8 8 9 4 5 3 8 7 1 3 9 6 8 8 0 4 7 7 0 5 2 6 3 1 7 1 7 5 8 5 5 8 5 4 4 0 7 3 0 9 8 9 5 7 9 7 3 8 5 4 3 7 2 6 0 9 7 9 4 7 6 9 5 2 4 0 4 3 5 4 2 3 5 0 2 4 9 6 2 4 0 6 3 4 4 6 3 4 7 9 1 4 0 9 8 6 1 2 0 6 9 2 9 4 4 2 9 4 8 3 0 0 9 6 4 6 2 9 0 9 0 1 5 0 2 3 7 3 6 7 9 7 1 9 1 6 3 0 0 3 6 0 5 7 8 1 3 0 0 3 2 0 7 9 0 9 3 9 3 1 6 4 8 0 5 9 6 8 2 8 3 8 0 8 5 9 9 1 1 1 4 5 1 3 5 4 3 8 5 8 1 2 2 9 2 8 0 0 8 2 8 2 2 8 2 8 7 2 1 1 3 5 6 7 1 1 3 6 1 8 4 2 2 8 1 6 8 2 6 9 6 6 1 9 7 5 9 6 7 0 7 3 7 4 2 8 5 7 4 9 5 0 1 0 9 5 6 9 9 5 8 5 3 1 6 0 7 5 7 6 7 6 1 5 0 5 5 8 2 0 7 0 2 0 0 3 5 8 3 4 3 3 2 7 5 8 9 4 6 8 0 3 5 4 0 7 9 6 5 2 8 4 2 0 7 4 6 4 2 9 9 8 4 3 7 9 3 6 3 9 7 6 3 2 0 3 1 9 1 7 3 9 3 7 2 0 1 8 5 6 9 6 4 3 1 1 5 4 9 0 4 6 6 9 0 8 4 2 0 6 1 3 7 6 3 9 7 6 9 4 2 0 2 8 4 3 1 1 7 3 1 3 1 0 2 2 8 7 6 8 5 9 4 2 5 7 4 4 5 5 8 0 6 2 8 2 5 2 3 5 5 6 8 6 6 1 8 5 0 6 3 5 5 9 7 3 8 3 7 4 9 8 4 5 0 4 9 8 6 2 3 1 0 3 8 7 4 8 2 4 5 7 1 2 9 9 5 7 2 5 1 3 3 7 8 5 2 7 3 8 1 8 0 4 2 0 1 8 8 5 3 5 4 4 0 3 5 7 1 0 2 4 3 5 2 4 3 6 3 6 4 7 5 6 1 7 6 2 5 5 9 0 2 3 7 2 9 4 0 0 4 2 6 0 0 0 4 
3 6 9 1 1 6 8 7 7 7 4 9 5 1 0 5 3 4 4 6 3 1 8 5 7 2 3 7 4 4 3 9 0 3 1 3 9 9 3 7 7 9 8 2 0 1 9 5 5 6 1 0 7 1 5 4 4 8 4 8 4 7 8 7 2 1 0 4 0 3 3 9 4 3 3 4 4 5 0 9 1 3 9 0 7 6 4 1 7 0 1 1 0 9 0 2 2 1 6 5 6 9 4 1 5 0 7 9 5 9 9 8 3 0 8 0 9 4 3 6 5 4 9 7 6 0 9 0 3 8 5 1 9 0 2 4 2 2 4 7 1 5 5 6 7 5 8 6 9 1 4 6 8 6 3 6 8 5 6 3 5 2 4 6 4 9 1 6 1 7 5 4 4 2 1 1 7 9 0 8 3 6 7 3 2 0 9 2 7 5 5 2 9 2 9 3 1 2 1 4 9 6 0 5 8 1 6 5 3 6 6 6 3 3 9 7 5 0 2 3 7 7 7 7 1 8 2 4 0 4 8 1 2 9 6 1 2 5 8 7 3 6 5 8 9 6 6 5 6 0 0 4 7 7 3 9 8 7 3 8 3 4 2 6 5 0 9 9 7 9 7 1 6 2 9 7 1 7 2 7 7 2 3 7 2 8 8 0 6 3 0 1 9 4 7 6 7 8 6 4 0 5 7 6 9 7 3 0 6 8 8 6 2 3 5 4 2 3 6 0 8 7 1 8 3 1 6 0 9 2 5 9 9 2 7 9 1 3 1 0 3 1 8 5 5 3 2 7 8 8 7 6 7 0 6 1 1 3 3 1 7 0 2 7 3 2 8 6 5 9 6 0 1 4 5 8 9 7 7 7 8 6 4 7 6 2 0 8 5 4 1 5 4 3 2 9 7 2 6 2 1 4 4 4 1 0 2 0 9 9 0 9 5 6 7 4 8 7 2 6 3 3 1 8 8 5 9 6 7 5 0 0 2 5 5 5 7 9 7 6 9 7 8 6 5 7 0 4 4 4 2 0 7 5 0 6 0 9 4 9 7 4 9 1 9 4 6 6 6 5 5 7 5 3 3 0 0 6 6 6 0 8 8 0 3 8 8 3 8 2 2 7 6 4 8 8 0 6 4 6 1 1 3 6 4 9 9 6 5 5 5 7 4 3 9 7 2 7 3 2 1 7 1 0 1 9 8 2 7 4 0 0 6 4 9 2 3 8 1 0 3 6 9 9 9 9 9 3 8 4 5 2 1 6 2 5 7 2 9 6 6 9 7 4 5 6 9 8 6 0 8 1 8 8 1 7 9 0 1 7 4 8 9 7 7 3 4 6 5 3 3 4 5 0 8 0 8 9 1 4 1 9 5 9 9 8 9 8 8 2 8 4 2 9 4 9 3 0 6 8 6 9 2 1 1 3 3 9 4 4 5 6 6 0 7 5 9 6 6 9 0 6 6 3 5 2 2 8 2 8 9 8 9 3 1 0 6 5 1 1 9 6 9 5 9 6 3 0 5 1 1 5 7 7 8 4 1 1 5 4 1 4 2 3 7 4 5 6 1 7 9 0 5 8 8 4 6 3 6 1 6 8 7 5 7 7 9 9 8 6 5 2 0 9 7 0 5 2 8 6 1 7 9 7 7 7 3 3 2 2 5 8 0 2 5 9 9 4 0 0 1 5 4 3 5 3 5 0 5 3 7 9 0 6 6 7 5 1 1 9 3 8 9 5 2 4 5 3 0 7 3 1 3 9 7 8 2 2 0 0 8 9 9 8 7 7 8 4 0 1 3 6 9 2 1 3 8 8 6 9 6 2 2 1 3 9 1 6 4 1 8 2 1 9 2 8 8 2 3 8 3 8 4 4 3 8 9 1 8 6 0 6 8 3 7 1 4 8 9 8 0 9 2 3 8 5 3 6 7 6 7 3 7 3 9 0 1 9 1 2 5 4 8 5 9 6 6 5 4 8 4 6 7 6 1 8 3 5 4 3 3 1 6 0 5 5 0 8 6 4 0 1 0 9 8 1 7 7 6 3 5 0 2 4 9 3 2 4 8 7 7 2 0 5 4 7 1 7 8 9 3 8 1 3 9 1 4 6 8 0 2 3 3 4 8 4 7 2 0 8 9 8 2 2 3 6 1 6 5 9 6 8 8 9 1 9 0 7 8 9 0 0 4 5 6 4 9 5 7 9 3 8 9 7 2 5 6 4 1 1 3 9 0 3 0 3 3 1 3 1 2 3 3 8 8 9 5 9 4 2 
0 0 2 0 7 5 5 3 9 8 5 4 0 7 8 0 2 3 3 5 4 7 0 9 6 8 8 1 9 4 5 0 4 7 2 2 4 9 7 3 9 4 0 9 1 8 0 4 3 5 1 9 3 2 8 1 2 8 4 2 2 9 4 9 8 6 1 3 5 0 8 6 5 8 6 6 8 6 2 1 1 4 0 6 8 0 7 0 8 1 2 3 2 6 2 1 4 3 4 1 5 2 8 0 1 4 9 1 2 1 3 5 7 5 2 5 6 1 6 4 3 0 9 5 9 1 6 3 6 2 5 2 5 3 2 8 7 1 9 9 5 4 6 2 0 8 0 8 2 8 4 5 8 4 2 7 5 1 1 2 3 6 4 0 1 8 0 8 2 2 9 7 6 7 1 8 8 1 8 0 9 3 7 0 7 9 7 4 2 0 8 8 8 2 8 9 3 1 9 5 3 0 2 1 8 3 0 6 7 8 6 8 3 5 8 2 4 6 7 9 8 5 7 7 0 7 6 3 8 8 0 1 8 2 5 6 7 7 4 4 7 2 3 1 7 3 3 4 9 2 3 0 8 0 7 0 7 5 5 8 3 5 1 2 7 6 0 6 3 7 3 1 9 8 4 9 1 7 3 3 2 8 3 0 8 0 2 7 5 7 5 9 2 7 3 1 3 5 7 9 2 2 0 4 0 4 3 2 3 8 5 5 6 0 7 6 0 9 3 7 8 1 6 2 8 1 3 3 7 3 2 1 5 4 5 8 0 0 2 4 0 9 1 8 9 9 4 9 0 0 6 9 3 5 1 3 8 7 6 7 2 1 9 7 5 4 7 6 7 9 2 7 8 3 6 7 4 2 8 5 4 7 6 7 4 9 0 2 6 9 0 8 0 9 8 7 5 7 5 2 7 7 2 7 3 8 5 7 2 5 4 7 2 0 6 8 0 9 3 8 0 3 9 0 4 9 9 1 6 5 6 5 4 8 3 9 8 0 7 0 5 1 9 0 4 8 8 6 9 1 4 9 6 5 1 2 6 0 4 5 7 2 0 4 0 3 3 8 5 0 0 1 4 2 3 8 2 3 4 1 5 0 0 3 8 1 6 4 3 2 1 3 4 2 7 6 7 2 6 3 5 6 6 9 0 9 9 2 2 5 3 9 7 5 5 5 6 3 2 2 7 3 5 3 7 4 9 5 6 5 0 3 3 6 4 4 7 3 8 1 0 2 3 8 7 8 5 6 1 7 0 0 3 7 3 2 1 2 7 9 9 9 3 2 7 9 8 4 3 7 8 3 1 1 3 0 1 9 8 4 8 8 4 3 5 7 6 8 1 5 0 0 5 5 4 2 4 3 7 9 2 7 5 3 8 8 3 9 7 2 3 6 2 7 1 0 6 7 0 7 3 0 9 8 5 3 0 2 8 9 1 0 6 8 3 6 7 9 5 6 3 0 4 5 9 6 5 5 3 6 2 6 8 1 6 6 7 9 8 5 8 1 6 7 0 1 5 9 0 1 5 3 3 0 9 3 6 6 8 1 4 3 0 3 6 6 9 3 5 9 1 6 2 7 3 2 8 8 1 1 1 9 4 7 1 5 0 9 2 0 0 8 5 0 1 4 7 2 9 4 3 0 0 6 9 5 0 0 6 4 1 7 3 5 6 4 3 8 3 5 1 5 5 6 6 7 2 5 1 2 9 5 2 0 3 4 5 3 4 1 7 5 1 0 2 9 6 5 8 9 2 9 7 8 7 3 7 0 0 0 2 1 5 6 1 8 0 9 4 6 2 1 3 5 4 8 7 0 3 5 2 8 4 9 6 3 4 5 3 4 5 5 5 3 4 9 3 6 0 7 5 4 9 8 2 3 6 9 5 2 6 7 0 2 8 8 5 2 3 9 8 0 6 6 3 0 5 7 9 7 4 4 3 5 2 7 0 1 6 6 3 2 3 3 4 2 3 0 6 8 1 5 8 7 1 2 0 8 9 9 7 5 5 0 1 9 8 1 0 6 9 3 1 3 8 5 7 3 7 3 1 8 0 0 8 3 2 8 1 3 9 8 0 6 1 3 5 1 7 8 7 6 1 0 1 2 6 8 5 5 4 9 6 6 9 4 0 3 4 1 8 5 2 8 1 5 2 8 6 9 6 5 7 0 6 9 4 4 9 1 9 3 0 7 2 9 1 2 2 7 5 2 2 9 1 5 4 5 6 2 6 2 0 3 2 6 2 8 2 4 0 3 7 0 1 1 2 4 3 6 
2 1 9 6 0 2 4 5 7 0 9 3 4 9 8 9 7 3 7 9 7 7 5 6 0 6 8 2 2 3 0 4 4 9 3 5 1 9 2 0 9 1 3 5 1 4 4 8 7 4 0 4 1 5 2 3 3 0 7 5 4 8 2 0 9 7 5 1 6 7 3 7 9 9 2 2 3 9 2 2 3 2 6 4 9 0 0 2 1 7 8 7 7 2 7 7 9 5 0 5 2 3 2 3 2 6 7 7 5 0 9 8 2 7 5 2 8 5 6 1 4 4 8 2 6 7 1 5 2 1 2 7 6 4 2 1 3 0 8 8 2 8 7 4 5 2 8 3 9 5 4 3 1 4 7 0 4 8 7 8 1 0 5 8 6 0 9 9 0 9 8 2 7 7 8 3 9 9 8 8 4 5 3 7 1 1 7 5 1 5 4 3 5 1 1 3 1 2 3 3 1 3 7 1 0 6 6 9 7 4 9 3 1 4 0 3 5 8 0 9 5 6 2 2 8 5 5 1 9 8 5 0 1 2 1 1 0 7 2 7 4 3 0 7 8 3 2 5 1 3 4 8 1 8 0 9 3 5 3 2 6 8 5 7 2 8 1 5 8 5 4 2 9 5 9 9 8 4 6 1 7 1 1 8 1 1 0 5 8 3 9 4 3 4 2 5 3 5 2 1 0 7 5 9 4 6 0 4 0 7 5 7 0 6 8 1 9 0 6 7 5 8 2 8 2 6 5 5 3 8 8 3 5 3 5 1 0 5 5 2 2 0 2 2 8 0 6 9 2 4 6 7 2 0 5 5 8 2 2 1 2 3 5 9 6 2 0 8 7 5 1 2 7 5 6 5 5 2 6 9 7 3 6 9 5 3 6 4 7 9 5 0 2 2 9 0 4 0 1 4 5 4 6 3 9 2 0 6 7 7 5 4 2 3 5 9 6 2 3 3 3 1 3 7 5 5 9 0 5 0 4 2 4 2 5 5 6 8 1 3 7 8 7 9 1 5 8 7 7 4 3 2 7 8 9 2 3 8 4 0 9 0 3 5 2 0 1 9 8 4 2 5 3 2 6 4 7 7 4 6 3 9 8 0 9 7 2 3 7 9 5 8 9 8 4 2 1 7 3 9 3 7 7 6 9 3 3 8 2 9 4 5 8 4 5 7 3 0 2 1 9 0 1 8 8 7 2 1 4 7 1 0 5 0 8 6 5 1 5 8 0 1 3 0 8 9 0 1 1 4 4 0 4 6 0 5 3 5 6 0 2 9 0 9 9 8 6 5 2 3 3 4 6 8 7 4 7 7 8 8 1 2 0 8 8 3 3 4 8 1 4 2 1 6 2 2 4 0 9 8 5 2 3 1 3 0 8 2 9 6 3 2 8 3 0 9 6 5 3 6 7 7 1 8 3 5 2 9 5 2 0 0 6 3 3 9 5 1 2 4 7 5 8 8 0 9 7 9 6 0 5 3 9 8 3 4 3 6 5 8 8 5 0 6 0 4 6 7 5 0 3 5 5 2 3 5 3 2 4 9 4 2 3 3 0 8 9 4 6 6 4 6 4 5 3 4 1 9 4 8 9 7 3 6 9 8 3 4 0 8 4 4 2 9 9 4 9 0 0 6 7 5 2 1 2 5 7 3 6 3 3 7 1 7 5 2 7 9 7 8 9 3 4 1 4 4 5 3 4 8 9 3 3 4 4 7 1 4 2 8 7 5 7 0 4 3 3 2 2 2 2 1 7 6 4 1 0 1 6 5 9 6 8 4 2 5 1 3 1 3 3 0 1 1 1 5 6 6 7 0 0 9 3 7 6 7 8 8 0 4 5 2 2 6 6 6 3 0 0 4 5 3 6 6 6 9 4 4 7 3 4 7 3 9 4 1 8 4 1 9 1 7 1 3 3 9 0 8 1 2 4 9 7 0 7 6 2 1 0 9 5 7 9 0 6 3 3 5 0 4 6 1 3 9 6 6 8 6 4 2 0 8 1 8 1 8 4 3 2 6 4 7 3 3 7 2 9 2 7 9 6 3 0 0 2 6 8 2 5 5 6 5 5 9 5 6 8 1 1 2 8 6 9 3 1 8 5 0 0 4 9 8 7 1 8 1 0 9 6 5 4 2 2 1 2 0 8 2 1 1 4 1 9 5 5 1 5 2 3 5 7 3 5 6 6 6 0 6 5 6 3 1 0 8 2 4 8 2 6 1 4 2 3 5 9 0 8 4 2 2 1 1 5 7 8 3 3 0 0 0 
6 3 1 8 1 5 3 1 8 9 3 4 4 6 1 3 6 0 8 0 2 1 2 9 8 0 2 3 0 2 5 8 8 6 6 1 4 9 3 2 1 6 8 7 2 9 0 0 9 0 0 3 2 2 2 2 4 7 6 6 1 1 4 9 0 3 1 4 4 6 8 7 2 8 4 6 7 7 6 9 7 8 4 1 1 7 4 7 6 2 4 7 3 0 9 5 5 2 1 0 8 9 9 2 7 4 8 7 1 6 6 0 4 0 2 7 9 6 5 7 8 1 5 3 1 4 9 7 6 0 9 6 2 8 8 9 4 6 8 7 4 4 8 8 7 0 8 8 8 5 6 8 6 3 1 9 7 2 8 5 5 9 1 7 8 9 8 2 7 7 0 1 3 0 1 2 2 1 1 0 6 9 0 4 2 1 6 9 6 6 6 1 6 9 0 4 0 0 8 7 7 0 0 3 0 3 5 4 5 6 4 3 7 4 0 9 8 8 0 6 4 6 9 0 5 9 6 5 9 5 4 9 7 4 2 0 0 9 4 7 8 1 2 5 7 2 5 7 2 5 3 7 4 2 9 9 3 6 5 5 3 1 6 0 6 0 0 8 9 7 5 7 8 7 5 5 2 0 3 4 7 8 3 1 1 3 1 6 9 8 1 2 1 7 4 7 9 5 5 9 2 2 8 2 0 3 7 2 5 2 8 3 1 2 6 4 7 9 0 6 9 4 0 1 1 4 0 3 1 8 2 5 0 0 7 0 6 7 4 1 9 5 6 2 7 5 6 4 4 7 2 4 3 2 5 6 8 7 9 0 5 1 5 6 4 3 8 2 2 3 5 3 8 4 6 7 9 4 3 3 1 7 9 6 1 6 3 9 4 2 9 9 4 5 5 0 0 4 2 4 9 7 7 9 1 3 6 2 8 1 6 1 8 5 8 9 4 1 8 8 3 0 7 9 7 5 1 9 1 3 3 0 3 0 1 6 6 7 9 6 0 7 9 8 4 7 9 8 0 9 6 6 9 6 7 6 3 9 5 4 4 0 6 9 3 7 6 9 6 7 5 6 4 6 6 8 4 5 9 6 4 5 4 6 3 4 4 6 3 2 2 9 2 0 9 5 9 7 6 5 4 3 3 0 0 1 0 6 8 9 2 5 7 9 1 0 3 5 9 8 7 1 7 2 4 8 7 3 5 6 1 1 9 6 1 9 8 4 5 6 3 0 1 2 9 2 3 4 0 2 2 9 5 9 1 1 8 1 5 5 7 8 7 6 4 0 8 2 6 3 1 0 5 2 4 4 7 7 0 9 1 2 8 9 4 0 0 4 1 7 9 8 5 8 6 0 1 4 4 7 0 5 9 5 0 4 2 9 1 2 8 5 5 6 4 1 8 6 5 9 4 4 9 9 5 8 1 6 2 6 3 2 3 3 0 3 7 2 2 0 4 0 7 1 9 1 2 7 0 7 9 4 4 0 3 9 8 7 5 3 3 0 7 6 3 7 2 2 9 4 5 6 7 2 7 8 6 2 7 6 1 6 0 5 9 5 6 7 2 3 2 7 4 0 6 9 7 8 4 9 4 9 7 3 1 6 1 7 8 9 3 0 7 5 7 6 3 6 6 5 1 8 5 5 0 1 7 8 9 1 9 3 0 6 7 3 2 0 1 3 1 6 5 9 4 4 7 7 0 5 4 2 6 9 9 6 0 6 6 1 7 5 7 9 3 6 3 8 6 6 1 8 4 6 9 8 0 8 7 3 6 2 5 2 3 6 8 6 3 7 7 2 4 6 2 8 2 7 6 1 5 9 1 9 5 0 0 7 0 7 0 6 1 5 8 5 2 9 3 7 8 2 9 2 9 3 2 3 2 8 4 7 9 5 9 4 7 9 2 8 8 2 6 0 0 7 7 4 8 0 1 6 4 2 8 3 8 1 9 0 1 3 0 1 9 9 7 8 8 1 8 6 4 5 8 6 4 7 0 2 9 3 8 4 7 8 9 5 1 8 8 5 2 8 8 3 7 7 3 5 9 2 3 5 9 4 1 3 1 3 5 1 8 5 5 5 5 4 1 7 3 9 4 7 7 2 0 6 9 3 3 0 7 6 5 6 0 8 9 2 1 6 3 9 1 0 7 7 4 8 6 9 9 0 6 8 4 8 4 5 4 7 6 3 5 1 0 8 0 1 2 3 8 5 5 1 7 2 0 1 2 8 3 1 0 1 1 4 2 7 2 8 6 8 1 1 1 1 1 3 
5 3 7 3 0 4 6 7 6 7 1 8 5 4 1 6 7 4 2 9 1 4 7 9 4 9 2 6 2 4 9 7 7 8 2 8 2 9 7 0 8 8 0 5 2 3 3 0 7 8 1 0 4 9 1 9 0 4 5 4 8 6 4 7 7 6 5 1 7 3 2 7 3 4 5 8 0 8 8 9 6 1 0 1 0 3 2 2 7 9 7 5 5 1 5 4 7 2 6 7 7 0 6 1 6 1 9 6 0 9 6 8 0 8 1 1 1 3 3 9 2 2 6 0 3 1 4 3 4 2 0 3 4 6 4 1 0 3 7 0 2 5 0 5 3 4 6 7 9 1 6 4 4 4 4 9 8 0 2 4 5 4 7 9 3 2 0 3 7 0 5 2 5 7 7 1 1 5 8 1 6 6 7 2 2 1 4 0 3 6 4 0 1 4 0 6 8 2 9 5 2 4 7 0 3 4 1 5 9 1 8 8 7 5 2 9 8 6 2 3 5 8 4 6 2 6 2 0 8 3 8 3 9 5 5 2 2 6 9 3 9 7 1 6 4 6 7 4 2 9 8 7 8 4 5 2 0 9 3 0 4 1 5 3 8 0 8 0 8 7 4 7 7 7 3 1 3 3 6 8 2 6 7 0 0 5 3 2 4 8 4 9 1 0 4 9 0 2 2 1 0 8 8 7 7 4 0 1 7 8 1 1 6 0 4 8 5 9 0 0 7 7 1 0 7 7 1 9 0 5 0 2 3 1 9 1 5 1 4 4 2 7 5 8 7 1 7 3 0 9 5 7 6 8 9 5 5 1 5 5 6 5 7 2 6 8 5 3 2 9 9 4 8 7 4 5 8 3 0 9 3 7 8 1 5 8 7 1 9 2 8 7 9 8 9 8 8 4 3 2 5 3 6 3 2 3 1 0 6 1 1 9 9 0 3 6 0 0 9 1 4 0 8 5 0 8 3 8 4 9 1 0 2 9 5 4 2 6 6 1 0 8 2 1 8 5 9 0 7 9 1 3 9 9 9 1 9 4 9 4 3 2 6 7 4 1 3 8 0 0 9 2 8 2 5 8 9 4 8 7 5 9 0 6 0 1 7 0 6 9 6 9 3 4 7 7 7 2 8 9 2 7 1 2 1 8 2 1 5 2 0 2 3 2 9 4 4 8 6 2 7 4 1 1 8 0 0 5 5 8 5 7 8 8 2 1 9 4 4 6 7 4 8 0 9 9 6 5 8 2 7 7 8 0 8 6 3 1 4 8 1 1 7 9 9 9 1 0 4 5 6 3 2 5 5 3 4 4 8 4 8 5 2 7 7 2 3 0 3 7 8 5 8 6 6 0 7 7 2 3 5 9 6 9 6 4 2 0 8 0 5 6 7 7 5 4 9 9 7 5 8 5 0 9 3 6 1 1 6 3 4 3 2 3 2 8 9 6 1 9 8 8 5 5 5 1 1 6 2 8 1 2 6 3 1 1 2 2 2 0 8 9 3 0 4 7 1 3 3 4 4 1 2 1 8 7 2 9 5 6 0 9 9 6 4 2 7 8 7 2 8 5 3 3 7 9 2 0 4 5 4 8 8 6 9 8 5 4 8 1 0 0 2 1 6 6 6 5 5 3 7 5 0 2 9 7 1 3 0 5 1 4 3 9 1 3 0 6 7 0 9 9 0 1 3 8 0 9 3 5 4 3 2 4 5 3 3 7 7 3 4 8 8 8 9 1 3 9 9 0 9 9 1 9 2 4 7 2 3 3 7 7 6 2 3 3 5 7 0 2 2 7 0 2 5 2 5 8 1 5 0 3 4 1 4 6 8 4 1 3 7 0 1 3 2 6 8 8 5 9 0 8 6 3 2 3 5 8 3 8 3 5 1 9 8 6 7 6 0 8 0 9 9 3 4 1 9 2 9 5 3 2 5 1 7 7 4 2 5 7 0 8 4 4 7 3 0 7 9 2 5 9 1 6 4 7 8 4 9 9 1 3 3 6 4 0 3 1 2 9 0 5 9 5 9 9 8 1 6 7 5 3 9 8 0 5 5 0 9 4 9 0 9 5 8 4 5 2 5 0 3 5 7 2 0 6 3 0 9 9 0 4 5 1 2 5 6 7 5 6 3 6 8 3 1 7 9 9 1 4 9 4 1 6 8 4 4 4 4 5 3 4 1 8 5 3 5 4 2 0 0 7 9 0 0 0 9 9 1 2 5 2 8 9 0 9 3 4 3 9 1 8 4 2 9 1 7 4 5 9 
7 7 7 6 0 9 8 9 1 0 4 6 2 2 5 3 1 0 9 4 0 1 3 6 5 2 7 3 6 5 4 5 4 1 1 4 3 2 6 4 2 0 2 6 2 0 1 4 0 3 0 2 6 3 8 1 7 6 4 4 3 9 9 7 2 3 4 7 5 0 3 9 2 6 5 4 8 9 0 0 2 1 3 8 6 1 1 4 9 8 0 4 9 1 2 3 4 8 1 1 8 6 0 0 4 8 6 2 9 9 3 1 2 8 1 8 9 4 4 1 2 6 5 3 8 7 7 4 7 0 6 5 6 8 7 1 6 6 3 5 5 8 8 9 6 1 9 8 6 4 9 8 0 4 2 0 4 1 5 1 1 1 9 7 1 6 8 8 4 4 5 1 2 4 0 1 5 0 9 3 4 8 2 6 4 6 7 8 9 4 0 0 7 9 9 8 7 8 6 4 4 4 5 6 8 6 9 5 6 8 9 2 8 3 0 3 1 9 1 0 3 3 2 0 4 1 9 2 1 7 6 5 1 3 4 1 9 3 9 7 4 8 1 4 3 4 7 4 3 1 6 7 6 8 9 1 9 0 5 3 8 1 8 1 6 2 5 6 8 4 5 4 4 9 8 7 3 8 1 6 9 7 5 5 7 5 8 6 5 3 1 5 6 0 9 3 4 6 1 4 0 6 8 6 7 9 3 0 7 6 7 8 5 4 5 2 9 4 0 7 7 2 4 4 4 3 9 8 1 0 5 1 8 3 9 6 2 2 6 1 0 5 9 5 2 5 9 1 1 0 0 8 4 5 4 8 0 3 8 2 5 3 5 4 9 5 2 3 9 0 5 0 8 4 5 0 1 5 1 2 7 4 3 1 9 7 1 1 3 9 3 8 5 1 4 4 8 6 7 7 7 2 7 5 9 5 5 2 2 8 7 9 2 0 2 3 9 5 5 4 4 0 3 1 3 9 5 1 6 5 9 3 7 8 0 8 3 5 1 5 5 0 6 8 0 0 3 1 5 8 6 2 1 1 3 6 0 1 8 8 6 9 3 5 7 3 4 3 0 7 0 6 9 7 4 1 9 9 2 7 0 0 9 1 3 4 7 4 7 7 4 3 6 8 9 6 3 5 9 4 4 9 0 3 8 6 4 0 5 8 7 5 9 8 8 2 2 8 8 2 7 5 5 4 3 6 2 6 3 1 2 9 2 2 4 1 0 0 3 8 9 0 3 0 8 4 4 2 4 5 4 1 2 2 7 5 0 9 3 4 0 8 5 5 2 0 6 3 2 1 3 3 1 6 5 1 2 2 3 6 7 0 8 9 4 7 6 4 7 1 0 7 1 6 4 4 8 2 9 0 3 2 6 4 0 1 5 3 3 1 1 2 3 1 3 7 9 1 3 6 3 4 5 4 2 0 0 2 2 9 4 6 1 0 2 2 2 0 5 7 1 8 0 6 0 5 5 9 7 8 5 0 4 2 6 6 2 7 8 7 6 5 3 0 5 7 2 9 7 9 9 0 7 9 6 7 4 1 8 3 2 5 3 8 8 2 5 2 1 5 9 9 0 4 9 8 2 1 9 9 0 8 0 8 7 8 7 4 2 8 7 6 3 3 4 1 7 9 6 8 7 7 7 9 2 7 9 6 0 9 7 1 7 9 1 7 8 0 3 2 8 2 8 2 7 2 5 4 4 3 4 3 1 2 2 5 1 4 1 1 3 0 4 0 0 7 9 0 8 2 2 6 7 0 0 4 2 8 9 8 1 3 1 4 7 6 9 0 0 2 2 5 3 8 7 5 6 7 5 4 1 7 2 8 9 5 3 3 3 4 2 6 9 5 1 9 1 2 9 3 5 3 8 0 2 6 7 8 5 2 4 6 1 6 7 0 3 2 3 6 6 7 5 7 3 8 6 4 0 6 0 7 1 8 9 3 6 6 3 3 8 7 2 9 6 9 1 9 1 5 8 9 2 3 6 7 3 5 2 3 3 4 3 4 2 2 0 1 1 3 4 9 1 6 1 9 7 2 8 8 9 8 9 4 3 8 1 6 3 5 2 8 9 5 2 4 9 4 5 0 8 1 2 1 8 3 0 7 7 0 8 9 9 7 5 4 7 8 1 0 6 3 0 7 0 3 1 9 7 8 0 7 0 2 8 0 7 0 7 6 3 5 5 2 5 2 8 2 1 9 5 7 4 5 4 4 0 8 6 0 6 6 7 8 0 8 0 9 8 0 5 1 7 3 5 2 7 4 7 8 
5 2 7 0 9 4 6 0 2 2 0 0 0 7 1 2 5 3 1 6 3 9 7 1 2 5 5 1 9 4 0 4 6 9 6 8 3 3 8 7 5 0 8 6 9 1 8 7 4 2 3 8 1 2 1 5 7 8 6 8 3 8 5 1 8 1 9 1 4 7 9 0 9 9 8 9 2 8 8 6 0 1 6 1 5 9 6 5 8 5 3 1 3 8 2 1 0 2 5 6 1 4 6 1 5 6 2 7 5 0 5 5 3 4 7 8 3 5 5 1 0 1 2 4 1 5 5 3 9 0 0 0 6 6 3 3 5 7 2 0 7 0 5 2 4 4 1 7 2 8 9 2 9 3 8 1 8 6 4 9 8 4 0 7 3 5 2 8 3 5 0 2 5 5 5 1 2 8 8 4 6 9 8 6 3 7 9 1 5 3 3 3 0 5 2 5 0 5 3 3 2 5 8 9 0 3 0 4 1 8 8 7 8 9 5 1 6 4 4 3 0 7 8 2 2 1 7 5 6 2 0 8 7 8 7 9 1 9 4 2 7 4 2 7 3 7 0 9 4 5 4 4 4 3 6 9 4 5 4 2 7 6 2 4 5 9 3 6 8 7 1 7 2 3 7 5 2 7 7 6 4 3 2 9 6 0 0 0 5 6 4 2 2 6 8 9 7 2 8 7 1 9 5 5 4 4 3 6 1 2 5 6 5 9 7 2 0 7 4 7 3 9 0 7 7 0 7 5 2 5 2 6 6 9 3 0 3 6 8 5 8 3 3 6 3 0 8 5 9 4 2 2 5 4 1 3 5 8 8 9 3 2 5 1 4 9 1 9 7 0 6 8 5 9 4 0 1 2 7 0 8 0 4 4 6 6 9 1 4 9 1 0 1 8 1 7 7 5 7 7 7 3 5 4 5 9 5 6 3 4 7 1 6 1 7 3 7 6 4 4 5 5 6 9 6 7 6 5 2 3 2 1 9 7 6 4 6 3 2 9 7 9 3 4 3 0 7 2 9 1 6 4 9 2 3 7 2 0 2 6 5 5 8 6 2 4 2 1 7 5 2 6 6 5 0 1 8 9 4 7 3 2 3 2 7 7 1 9 9 3 7 4 8 5 3 3 1 5 4 0 0 8 9 9 6 9 0 4 9 4 3 2 7 6 6 6 5 9 7 4 2 4 1 3 2 4 6 5 9 2 8 2 0 7 1 6 6 1 2 7 8 5 1 7 4 9 3 9 8 0 4 1 4 5 4 8 1 2 4 0 4 2 2 6 9 5 3 7 7 5 5 5 3 8 2 7 8 7 6 8 7 0 1 3 7 5 2 8 7 8 1 3 2 5 0 1 1 5 0 0 0 7 7 5 6 1 2 6 8 1 4 7 1 6 2 1 3 6 1 3 4 2 6 6 0 8 9 3 3 0 3 6 9 2 1 5 3 6 3 3 7 8 0 0 6 4 1 1 1 5 4 5 7 3 4 9 3 5 2 7 7 5 5 7 7 8 2 2 4 6 5 3 6 7 4 4 2 7 5 3 2 2 0 2 7 4 1 0 2 4 9 9 1 6 6 1 5 9 3 1 7 1 5 5 8 1 1 2 0 6 5 3 0 8 7 7 4 0 0 6 4 1 6 8 8 2 9 3 3 4 6 0 5 3 7 4 4 8 8 5 7 6 0 7 4 7 7 8 9 9 5 4 0 3 4 8 5 3 3 9 7 2 1 3 5 1 9 2 9 9 7 8 5 9 6 9 8 5 0 7 4 7 3 6 0 7 7 7 2 2 6 0 4 0 5 0 1 6 2 2 5 1 1 1 0 9 2 8 6 2 5 0 9 1 8 1 8 5 9 1 8 7 3 2 7 0 4 0 6 8 5 3 9 6 6 1 7 9 1 3 1 9 5 3 0 3 4 8 1 5 1 9 3 4 3 0 4 8 3 0 6 8 6 8 6 2 9 5 1 1 8 5 2 5 0 2 8 6 0 9 2 2 0 5 8 4 7 3 4 2 5 0 2 1 0 8 6 2 5 7 3 3 4 7 8 4 9 9 1 1 0 5 5 1 0 4 5 9 7 9 2 4 1 4 8 4 5 4 6 0 1 1 6 8 8 4 2 7 5 5 8 6 0 4 7 2 8 4 2 7 5 4 3 8 0 1 2 5 5 8 6 9 1 4 7 9 8 1 6 6 9 7 2 1 1 1 4 1 7 8 0 2 4 3 2 4 7 5 2 4 5 0 5 7 4 2 6 4 6 5 
0 5 4 4 8 7 5 2 8 2 2 0 6 6 5 1 3 4 6 5 9 3 7 4 2 1 9 1 5 5 6 8 2 0 2 0 9 0 5 9 4 7 9 1 6 6 2 1 1 0 6 0 5 5 6 8 6 5 9 3 2 7 1 4 9 4 7 8 4 4 7 8 3 8 1 1 4 5 2 5 7 0 7 3 5 4 3 1 1 2 7 4 1 8 0 0 4 9 0 0 3 7 1 9 5 4 0 1 0 3 9 9 5 6 2 1 2 7 4 4 9 1 0 2 2 0 2 6 0 2 9 5 1 0 4 8 4 7 0 6 2 9 6 7 7 0 0 0 8 5 6 9 8 6 2 2 6 6 1 8 1 0 4 2 0 0 3 6 7 3 5 9 4 3 9 1 5 9 3 3 4 1 5 5 7 9 7 6 7 8 6 8 0 2 3 2 3 6 9 2 1 6 4 5 9 3 8 4 2 4 0 9 5 5 6 5 6 3 3 3 4 1 4 4 4 7 7 9 3 8 3 6 4 7 1 5 0 1 9 5 5 9 6 3 6 2 0 4 5 5 8 1 6 2 8 0 1 7 1 6 7 5 2 1 2 5 6 5 6 7 2 4 7 8 9 5 0 9 0 7 4 8 1 0 2 9 3 5 8 4 1 5 1 3 8 6 0 4 3 8 3 5 2 0 5 1 8 5 2 8 4 6 8 5 9 0 6 4 5 4 8 8 9 0 3 7 6 3 3 9 1 9 6 4 9 1 7 7 8 2 7 2 0 5 8 9 7 6 3 4 1 4 2 2 6 5 2 4 8 5 5 2 4 1 8 6 4 7 5 2 9 5 4 0 0 4 1 8 1 7 4 2 3 7 4 9 4 6 5 5 4 0 7 0 3 5 8 7 2 6 9 4 1 5 4 3 0 7 3 1 4 8 5 7 5 1 8 1 0 3 6 6 5 5 8 8 2 7 7 7 5 6 1 8 4 7 1 4 4 5 7 9 3 2 8 0 5 7 1 5 2 0 1 8 5 0 6 8 9 4 5 6 2 8 4 6 5 5 2 9 2 9 0 5 3 9 7 9 6 1 4 8 1 8 8 8 0 5 6 1 1 3 7 3 1 3 2 6 8 4 8 3 4 8 8 9 7 8 8 5 9 5 6 0 3 4 0 5 1 7 6 2 2 5 6 6 8 8 2 8 4 2 1 0 1 2 0 0 0 8 6 9 5 4 1 0 0 1 5 2 0 3 4 5 8 2 1 8 0 5 7 7 8 0 7 1 2 7 1 4 8 9 5 3 3 6 4 4 0 9 6 2 5 2 7 3 5 0 4 7 6 1 4 6 1 2 7 6 9 0 0 9 0 6 3 5 4 7 9 6 8 7 9 5 0 8 1 7 9 5 4 7 6 1 3 9 3 2 7 4 2 8 4 4 6 9 0 0 6 9 7 6 9 8 2 1 6 3 8 7 8 4 6 6 5 1 7 8 3 5 5 8 3 1 2 1 0 2 1 8 4 0 4 3 0 8 6 7 1 4 6 1 0 3 9 6 4 7 6 0 2 1 8 7 4 2 8 4 5 1 2 1 4 9 6 4 7 2 3 1 8 0 4 8 5 4 4 9 1 3 1 5 6 1 4 1 4 4 5 1 7 0 2 1 9 8 6 8 2 9 1 0 1 6 8 6 0 5 8 3 0 1 0 6 3 4 7 7 0 5 8 7 7 2 9 8 2 7 6 4 8 8 4 0 6 4 8 6 1 8 1 1 0 1 8 3 7 7 2 9 2 2 6 1 4 7 9 8 6 8 2 5 6 8 7 4 2 5 0 6 6 3 7 6 6 7 1 5 5 3 4 9 5 2 3 1 0 2 9 8 0 1 3 8 1 0 2 5 8 4 1 4 7 1 0 3 8 1 8 5 6 4 7 1 7 0 4 9 4 3 7 5 6 3 5 7 3 8 2 1 2 4 5 2 7 7 7 7 0 8 3 6 2 2 7 1 4 3 2 8 6 0 3 2 3 9 1 8 9 4 2 3 0 7 5 7 7 3 4 7 1 9 4 3 3 3 7 7 7 9 6 5 1 1 0 6 2 1 5 1 7 7 5 7 6 2 6 3 5 3 3 8 4 9 2 8 2 1 7 1 0 3 7 2 7 7 8 9 0 5 3 8 2 8 7 1 0 6 6 8 9 9 6 3 8 0 3 3 1 1 4 4 6 3 6 3 2 6 3 3 2 6 3 4 6 0 7 8 6 4 
6 7 3 5 3 4 5 6 7 9 9 3 3 6 7 9 9 1 5 4 6 9 2 9 6 8 2 3 9 0 7 7 8 3 2 1 7 0 9 6 9 9 1 2 5 0 1 6 2 8 1 8 8 3 8 4 4 2 7 5 2 7 2 0 2 7 3 9 7 3 7 6 2 8 8 9 9 1 5 3 9 6 1 9 2 1 5 8 3 5 3 6 2 7 8 4 4 2 5 1 7 4 7 1 4 7 0 3 8 7 8 0 4 0 9 8 3 7 6 9 2 1 7 6 8 5 2 3 9 9 6 8 3 4 9 7 1 1 3 2 9 1 2 5 3 3 3 9 0 1 8 2 4 5 0 2 2 2 7 4 1 4 4 4 0 4 4 3 7 9 5 6 0 7 3 6 3 8 7 3 9 5 8 3 2 8 8 6 1 5 2 2 9 7 9 9 3 3 5 0 2 0 9 4 0 2 2 3 1 9 8 0 6 6 6 0 5 4 7 8 1 1 2 1 8 1 2 1 6 7 4 0 0 3 7 0 5 1 5 6 1 3 9 9 2 7 0 7 3 7 7 4 8 9 7 9 1 0 2 9 9 6 0 1 9 9 3 5 0 8 3 3 4 4 3 6 1 3 5 6 2 4 1 2 3 8 1 6 0 4 6 2 0 8 3 2 9 7 9 9 7 4 3 1 9 6 9 2 1 6 9 3 2 2 5 6 0 9 2 3 5 0 5 7 0 8 9 9 5 0 9 3 5 4 6 6 2 8 8 3 6 9 6 9 1 3 5 4 4 9 7 9 0 2 7 0 2 8 2 0 9 1 3 4 5 1 0 7 1 0 2 8 2 8 9 5 3 6 9 8 5 8 9 7 2 8 0 5 7 2 5 6 5 0 2 2 3 4 1 5 6 3 5 8 3 4 4 6 2 5 6 7 4 6 7 6 4 9 3 3 3 0 1 8 0 3 0 6 9 1 1 6 4 8 4 7 4 0 5 6 6 2 5 0 0 2 8 6 3 4 0 6 4 1 4 5 5 6 3 6 9 4 2 3 4 9 2 8 9 0 4 5 4 1 7 4 6 8 0 9 2 0 6 6 2 2 3 9 9 6 5 8 2 0 4 6 9 8 6 0 8 0 6 2 4 5 8 0 3 9 9 7 1 7 6 3 0 9 4 1 8 2 9 2 2 5 1 3 4 7 3 4 0 1 9 4 7 7 4 2 8 5 0 0 3 8 5 3 9 0 4 7 4 5 2 6 3 3 1 9 2 4 3 2 8 2 6 7 2 2 9 0 8 1 0 1 9 6 6 9 8 2 8 2 7 2 0 2 5 1 1 8 7 5 2 5 9 1 2 1 3 4 4 3 5 4 6 7 2 4 8 0 6 8 2 6 1 2 8 8 5 0 6 3 7 1 8 6 2 1 0 7 5 4 1 2 0 9 1 3 4 9 5 2 8 8 8 1 2 9 9 8 9 8 1 8 9 1 6 1 2 6 8 9 2 1 4 5 1 5 8 7 5 3 9 5 3 0 6 8 9 5 8 0 3 9 8 4 2 4 5 5 3 6 6 7 7 0 2 0 6 2 9 3 8 1 8 1 1 6 9 2 3 7 2 9 8 2 3 1 6 9 8 1 7 6 9 4 7 3 7 3 6 6 8 4 7 6 7 0 4 9 2 7 8 6 6 7 8 0 0 7 1 0 8 8 6 9 4 3 3 3 8 1 0 6 5 9 4 4 2 0 3 4 8 2 1 6 1 1 6 3 8 9 3 9 9 1 8 6 5 3 9 5 6 1 4 1 3 0 8 5 1 1 1 1 3 2 7 4 6 6 7 4 5 2 3 7 4 4 3 1 9 2 8 6 4 2 9 7 5 7 4 8 9 5 9 4 0 6 1 6 2 0 0 0 3 6 7 7 2 0 0 3 4 8 9 0 3 1 7 8 8 3 8 9 9 7 4 9 3 7 5 6 7 7 6 0 5 3 9 9 5 9 3 9 0 2 0 3 3 9 3 4 3 1 5 2 8 1 3 1 8 8 9 6 7 5 6 3 0 8 2 5 7 5 7 9 0 9 2 5 8 7 1 3 0 7 7 0 8 0 2 7 0 3 3 8 1 1 1 1 9 5 9 9 3 6 8 3 5 3 0 5 0 2 1 1 9 8 3 7 1 7 6 1 1 9 9 2 3 2 3 2 0 4 1 3 0 2 8 7 5 8 5 7 0 6 8 1 6 2 1 7 9 7 9 2 9 8 
4 4 3 0 6 3 4 0 8 7 2 6 6 9 6 1 6 9 9 7 0 6 1 3 3 2 3 2 5 4 3 1 8 6 1 6 1 8 6 9 5 0 7 3 9 3 5 8 2 4 5 5 0 6 8 4 0 1 8 5 7 1 7 5 9 0 2 0 0 0 1 7 3 8 1 2 4 8 2 6 2 7 1 5 5 2 1 6 5 9 3 3 3 2 0 2 3 2 5 5 5 8 3 8 7 4 2 3 2 5 9 6 4 3 1 0 5 4 8 2 6 1 7 9 4 8 3 9 2 8 4 7 7 7 5 6 3 8 9 5 5 0 4 9 5 7 9 2 2 7 5 8 1 2 9 5 0 2 4 3 3 8 2 2 8 8 0 1 8 1 9 5 1 3 4 7 0 6 9 4 5 6 4 6 9 3 1 1 8 7 6 3 8 9 5 6 9 5 9 9 6 8 4 9 3 8 6 6 6 8 0 2 4 7 8 5 2 2 7 0 9 3 3 7 2 0 5 3 5 5 2 3 5 6 3 1 7 1 7 3 9 9 7 6 6 8 1 9 0 8 9 1 4 5 1 8 5 6 2 3 3 4 6 1 3 9 2 2 1 9 7 2 8 5 8 7 3 2 6 5 0 7 6 6 4 7 5 0 6 7 5 9 3 1 2 8 3 4 0 6 5 0 0 6 5 9 3 0 3 9 5 3 6 1 2 3 9 7 3 5 6 0 6 1 3 9 0 8 5 2 4 1 2 7 7 7 6 0 9 1 1 4 4 9 6 8 2 7 5 7 4 1 7 2 5 1 1 5 9 9 7 6 0 0 3 9 9 1 9 9 2 0 3 8 9 1 7 4 0 4 1 4 8 9 7 3 2 0 8 3 9 7 9 1 9 4 0 9 7 9 0 9 1 5 0 3 9 9 7 9 3 8 6 1 9 3 4 3 5 4 7 7 2 8 8 3 5 9 2 2 0 4 4 2 0 4 7 9 3 6 0 6 4 6 0 6 9 4 9 7 1 8 4 5 7 2 8 2 3 3 4 4 7 8 8 9 4 5 8 7 1 9 6 7 5 6 5 7 2 5 6 3 3 0 0 2 2 9 4 8 2 1 2 1 1 0 1 6 7 1 5 0 2 1 7 0 9 5 7 4 0 3 7 5 5 0 0 9 9 6 7 3 7 9 4 1 1 5 9 8 7 4 8 9 8 8 9 7 3 8 3 5 3 3 2 8 3 4 8 2 1 7 5 0 7 9 1 8 7 0 9 6 7 9 5 5 7 7 4 2 7 8 9 1 1 4 1 4 8 1 6 9 9 3 0 6 4 3 6 1 4 5 7 1 7 5 8 4 4 2 9 1 2 0 4 3 4 6 9 5 9 7 4 8 0 6 6 7 2 3 8 6 0 8 9 7 3 9 4 9 3 5 0 6 5 5 9 2 3 1 7 2 8 3 3 9 0 9 6 2 4 6 0 7 6 1 4 1 0 0 0 5 7 3 1 5 8 3 7 3 4 6 7 2 9 0 3 1 0 1 3 6 0 5 3 6 8 0 8 0 0 8 6 8 1 7 5 1 2 2 6 6 8 4 9 7 6 4 1 8 6 4 5 6 2 0 2 2 0 2 3 1 3 1 1 4 0 6 8 3 0 6 9 0 0 0 7 9 5 8 7 3 5 4 9 9 5 3 3 5 6 6 8 9 9 1 5 0 9 5 3 1 2 4 1 4 5 1 3 2 1 3 5 8 9 6 7 4 9 3 2 7 9 2 8 1 6 6 1 5 1 6 7 5 0 8 0 7 1 5 9 3 8 6 1 8 2 1 4 4 4 8 3 5 1 4 6 7 0 7 4 3 5 3 9 8 4 1 5 5 6 7 8 5 5 0 5 0 3 1 4 7 0 9 2 3 3 9 2 5 8 8 1 6 2 0 4 6 1 1 1 7 8 2 4 4 2 1 4 7 3 0 4 5 1 8 8 5 9 2 2 8 0 3 6 2 5 0 0 6 1 2 6 2 4 2 8 8 4 4 5 9 4 1 4 5 9 4 2 9 6 5 9 8 0 5 1 6 7 1 4 8 5 2 2 1 5 0 1 1 4 8 0 0 9 6 8 9 0 0 0 8 7 9 6 8 4 9 6 3 3 0 1 0 3 4 2 0 6 3 1 1 4 3 3 3 9 1 4 1 4 4 9 3 5 7 1 1 7 7 4 0 0 6 0 3 2 4 3 0 0 6 1 4 9 5 9 8 8 4 
1 2 0 0 6 6 7 9 7 6 9 4 8 9 0 1 4 4 5 7 4 5 3 8 1 4 5 1 4 3 7 5 8 9 7 6 5 6 5 5 3 6 9 1 7 1 2 1 7 0 0 3 7 5 1 9 9 8 2 3 2 9 0 2 8 7 8 6 6 5 3 9 2 2 2 9 5 7 3 2 7 3 7 4 9 9 5 8 7 7 4 1 8 6 3 9 4 3 7 2 9 0 1 3 4 5 4 1 2 7 5 1 1 2 8 0 1 5 0 1 3 4 2 3 3 8 4 9 3 1 1 2 3 2 7 7 9 2 8 4 9 3 5 0 6 5 0 9 1 3 2 6 9 5 1 2 5 6 1 8 9 2 3 3 6 0 2 6 2 1 0 4 6 7 4 4 3 7 6 6 0 8 2 9 5 5 2 2 1 3 1 1 8 6 4 4 8 6 0 3 9 2 7 8 2 1 4 5 8 0 3 0 1 7 0 6 2 4 9 4 9 2 7 7 0 1 2 8 9 4 1 1 7 8 1 9 2 5 6 2 8 1 3 9 8 3 7 0 9 6 6 8 0 3 6 0 6 0 1 8 4 2 9 3 3 0 4 5 7 2 7 5 3 0 6 1 5 4 4 4 2 0 3 5 6 1 5 2 1 6 0 5 1 1 1 6 1 5 1 1 8 0 8 3 3 5 7 0 1 1 5 3 3 0 0 9 3 6 2 4 4 2 1 7 6 2 3 7 0 6 0 0 7 9 3 2 6 2 2 7 3 9 2 9 1 3 8 4 1 2 0 7 7 2 5 3 6 0 2 8 7 3 8 6 2 4 0 8 8 2 7 2 2 9 3 3 4 1 8 5 4 0 3 1 2 0 4 1 0 6 1 9 1 0 7 3 6 7 3 4 2 0 8 4 2 1 9 6 5 9 2 1 0 7 2 4 9 8 5 1 6 9 3 8 1 0 3 7 0 9 3 2 1 4 8 3 7 7 2 2 7 6 5 9 5 7 3 4 7 1 5 4 0 8 4 1 1 9 0 1 8 5 5 0 9 3 5 9 2 7 3 1 5 9 0 0 8 6 4 6 9 0 2 9 0 8 2 1 7 4 4 6 9 9 6 1 4 3 0 9 3 3 0 8 4 3 9 3 1 3 1 0 5 3 1 6 1 3 7 8 7 2 6 6 3 4 9 8 8 9 9 1 5 9 9 1 4 0 4 5 4 5 5 1 0 6 9 3 1 7 2 0 1 8 9 6 3 8 6 3 0 5 4 5 5 5 6 1 6 3 7 2 0 4 3 1 3 3 4 4 2 8 7 5 9 6 1 4 4 8 7 4 3 3 1 0 8 0 4 6 5 1 8 5 7 2 8 0 7 5 7 9 3 4 6 4 0 7 8 6 7 7 3 3 2 4 3 1 6 7 9 1 0 8 9 8 2 7 0 9 2 7 0 8 1 6 2 3 5 3 2 3 2 5 6 5 1 1 8 8 1 7 1 1 5 2 1 7 0 2 8 4 1 0 2 5 6 7 8 2 2 0 7 4 7 3 9 9 6 9 9 7 9 2 1 4 5 4 4 7 8 4 1 0 5 4 5 3 3 5 7 5 8 4 9 5 9 1 6 6 2 7 3 1 0 6 8 5 1 4 2 9 8 5 9 5 1 6 9 4 2 6 9 2 1 1 9 0 2 6 6 4 3 2 8 5 0 6 2 1 0 6 3 8 2 4 4 3 1 3 0 5 1 9 9 2 0 8 5 4 6 3 1 2 5 9 7 8 7 2 9 7 8 4 7 2 9 1 8 2 6 8 9 0 7 8 2 0 6 7 6 5 3 7 7 8 8 6 8 5 8 0 4 9 4 2 1 5 5 1 7 4 9 6 4 9 4 6 9 3 6 7 8 9 7 7 9 5 3 8 3 4 0 7 3 4 9 6 0 5 8 7 9 7 6 3 6 0 1 7 5 9 5 3 0 4 0 2 9 6 2 4 0 2 2 3 6 3 9 8 0 9 8 1 7 4 6 5 6 0 5 2 9 2 7 0 6 0 2 7 6 4 2 6 8 6 1 4 1 2 5 2 2 3 3 1 7 2 8 5 2 3 9 1 7 7 3 3 9 7 1 7 3 5 5 1 3 6 8 4 0 3 6 2 6 2 5 5 6 4 2 8 9 2 1 7 1 7 2 0 4 5 7 0 2 2 3 5 0 1 0 0 6 8 5 4 2 0 1 8 6 4 6 8 6 0 5 7 7 9 
9 3 7 6 3 9 0 9 5 0 0 7 0 9 5 5 3 0 8 7 8 4 1 7 2 7 7 9 6 6 9 5 9 8 3 5 7 3 4 2 3 6 9 3 5 7 1 1 7 9 8 7 3 9 4 8 8 3 7 6 1 8 1 1 6 4 6 4 7 2 8 2 8 0 5 6 7 8 7 6 7 7 3 1 8 0 1 8 5 8 4 7 9 7 0 5 1 8 1 0 0 0 2 8 2 9 6 1 8 3 7 7 2 2 0 0 4 1 8 2 0 2 9 9 9 1 6 2 9 8 4 1 0 6 1 2 8 8 3 8 3 2 5 6 6 6 6 1 7 5 5 9 9 6 0 9 7 7 3 8 7 8 9 7 6 0 1 4 0 6 2 4 0 0 0 6 6 6 9 3 3 4 3 3 0 3 4 9 2 7 7 9 7 8 8 4 1 9 8 1 5 3 7 7 3 7 4 1 6 5 4 9 2 9 2 4 5 8 4 7 8 3 9 5 4 7 9 5 9 0 8 6 5 6 4 0 5 0 1 1 5 7 1 7 7 5 2 4 4 8 3 2 1 2 9 7 2 9 4 1 1 3 7 6 1 1 6 6 1 9 0 9 6 1 6 5 6 0 9 2 8 3 6 2 7 6 9 9 5 6 0 8 1 0 4 2 3 2 0 5 1 0 4 7 3 2 3 2 3 4 4 3 7 1 7 7 9 9 6 6 5 9 4 6 9 8 0 4 2 2 9 5 3 5 4 8 0 9 0 5 4 5 0 3 8 8 0 7 7 9 3 4 0 9 0 1 7 0 5 1 4 7 6 7 2 2 6 4 2 8 9 6 5 0 1 3 0 4 2 7 3 7 1 5 6 3 6 5 5 1 6 9 8 4 9 3 7 7 9 1 5 1 7 1 1 0 6 1 4 9 0 9 8 3 4 5 8 2 2 3 6 1 2 6 5 3 9 4 0 1 5 8 2 4 9 5 7 5 8 1 6 8 3 5 3 9 2 1 2 4 6 8 5 0 4 3 4 6 9 4 7 7 2 1 1 3 6 0 1 4 2 7 4 7 4 7 6 6 0 0 3 6 8 8 6 5 3 0 3 3 7 2 0 1 3 3 5 9 4 8 3 8 7 7 5 2 6 3 0 6 4 3 4 4 4 0 9 7 3 4 0 0 6 2 3 9 6 0 0 2 8 3 0 6 2 7 8 0 0 8 8 4 4 2 1 8 5 2 5 8 7 8 0 3 2 3 5 0 4 5 2 2 1 4 0 5 1 0 6 2 1 6 8 5 9 1 3 6 4 0 4 1 0 4 6 5 9 3 5 3 9 0 8 2 4 8 7 8 9 5 0 0 4 0 7 3 2 2 1 6 2 5 9 5 1 7 2 0 1 7 6 2 9 4 6 4 4 5 2 5 1 4 7 5 6 4 0 8 6 3 6 1 8 7 8 1 5 0 3 8 7 9 2 9 5 0 3 2 5 7 7 8 3 7 5 9 1 7 0 0 0 6 1 0 6 9 1 3 1 5 3 0 6 5 9 4 5 2 6 2 1 5 1 4 2 6 6 6 6 6 8 6 4 9 7 0 0 0 3 1 5 6 1 4 3 1 8 8 5 6 3 9 3 4 5 8 2 1 4 8 7 2 7 2 3 4 4 5 4 8 8 2 4 9 8 8 2 6 8 0 4 3 1 7 7 6 5 2 0 1 2 9 5 9 3 0 5 8 5 2 6 3 6 2 5 4 2 9 2 1 1 6 4 2 5 4 9 3 8 9 4 2 0 2 2 4 2 9 2 0 1 0 5 7 2 0 3 5 2 5 8 3 3 2 6 9 8 7 2 6 8 8 9 8 2 3 2 5 4 4 7 8 4 2 7 9 5 1 4 7 8 2 0 2 6 8 1 5 5 5 3 5 3 4 4 6 9 8 3 6 5 2 4 1 4 3 0 1 4 6 8 3 8 1 5 7 9 8 4 7 3 9 4 8 4 8 6 5 9 1 1 4 3 7 7 0 1 8 1 7 4 0 2 5 3 9 4 2 7 8 1 2 7 6 1 3 6 9 9 7 1 2 1 4 2 9 4 3 9 8 2 5 8 7 2 1 6 6 5 6 6 9 0 4 7 3 7 5 3 8 3 4 3 6 0 5 5 7 0 6 5 2 2 5 1 6 6 0 3 3 6 9 4 8 5 1 2 5 7 7 3 0 1 6 6 3 1 4 0 1 2 5 6 6 0 9 3 8 9 8 
4 7 9 8 6 5 2 8 2 9 5 5 1 8 4 9 1 7 5 4 1 8 1 9 4 2 8 9 2 8 7 8 5 7 7 1 4 9 1 6 0 8 3 3 8 7 2 2 7 8 6 8 8 7 7 2 1 5 2 6 3 1 4 9 0 3 2 6 4 4 2 4 4 8 9 3 7 2 5 4 2 1 2 2 0 9 4 2 7 8 0 0 2 4 1 2 8 6 9 2 2 3 9 6 1 8 9 9 2 6 5 6 9 8 8 0 9 5 4 6 5 4 9 7 0 2 2 0 8 1 5 2 4 4 9 8 4 0 9 9 7 4 5 6 4 6 6 4 1 2 2 8 6 3 6 7 8 0 9 8 1 4 1 7 0 0 7 5 0 6 6 9 3 3 6 7 9 2 3 2 7 8 1 3 3 9 2 3 9 2 2 2 8 5 1 9 7 9 6 9 7 2 9 0 7 5 0 7 9 5 1 6 5 4 2 9 5 6 4 4 8 8 8 7 3 0 8 0 9 4 0 8 8 1 9 5 6 1 4 7 6 6 4 4 0 8 5 6 4 9 2 3 8 3 2 1 3 2 4 4 6 6 2 4 7 3 9 5 6 6 2 5 2 8 9 4 6 4 2 1 5 7 6 3 0 0 7 5 2 3 1 8 9 5 4 6 1 5 3 7 1 5 2 3 4 3 0 2 9 2 3 5 1 9 0 1 1 7 8 3 0 9 1 1 5 7 9 6 3 2 5 4 8 8 0 4 3 2 8 3 4 2 8 8 3 8 9 5 8 0 8 0 9 2 2 6 9 1 4 4 4 0 1 4 0 3 0 3 5 8 6 1 2 6 9 8 5 1 3 5 1 3 5 2 7 7 9 9 1 3 3 5 5 6 1 5 9 3 9 4 1 5 6 6 4 7 4 9 8 9 6 9 2 1 2 2 1 3 1 2 8 6 9 4 3 0 9 4 5 0 9 6 8 7 4 2 4 8 3 5 7 9 6 2 2 8 4 3 3 7 7 2 5 6 8 8 8 9 3 3 0 4 2 8 3 6 2 7 7 5 4 6 4 1 0 8 1 6 2 5 3 1 9 9 8 7 9 8 6 4 4 8 0 8 6 3 6 8 3 3 5 7 2 1 8 2 0 0 9 4 7 4 5 6 5 5 5 5 6 3 1 0 2 2 8 0 5 4 1 8 0 6 6 2 8 6 4 0 6 5 4 5 0 1 1 5 7 6 2 5 0 4 5 4 6 5 4 3 9 5 2 1 2 0 3 2 8 0 4 7 7 8 2 7 1 4 5 0 2 7 5 4 3 0 8 1 7 5 5 9 0 9 0 4 1 6 8 9 8 2 6 5 0 1 5 4 5 0 4 9 9 0 6 3 2 6 4 0 1 1 9 4 2 1 8 3 7 7 5 5 9 1 3 2 2 8 6 9 8 0 1 9 2 9 2 5 5 9 7 9 2 8 3 5 9 1 8 9 0 3 6 2 7 9 4 1 7 2 3 7 4 4 7 7 5 1 4 2 2 1 1 5 9 4 0 0 8 8 9 0 4 6 2 1 7 8 4 7 0 7 4 7 3 3 4 8 7 8 1 9 1 4 4 2 1 4 2 1 5 4 1 9 2 6 2 9 4 6 6 7 4 3 4 9 8 8 0 5 8 1 5 1 7 9 3 8 6 7 9 1 1 1 0 5 7 2 5 3 0 3 0 6 6 6 6 7 6 6 2 6 9 9 7 6 1 2 5 7 0 6 8 3 7 0 1 6 4 6 2 4 1 2 1 0 1 9 7 7 7 9 4 8 1 1 4 2 6 1 9 8 0 7 1 7 9 4 6 3 0 8 7 2 2 0 2 3 9 1 3 8 2 7 6 3 0 3 5 6 4 6 4 4 5 8 4 4 2 2 7 5 2 5 9 6 7 3 0 7 4 5 5 6 2 4 2 2 7 7 1 3 6 5 0 1 5 6 6 8 8 3 3 0 0 4 6 8 7 8 7 1 5 4 9 7 8 1 2 5 1 3 1 7 0 1 0 6 7 6 4 5 2 9 7 2 5 5 2 2 6 9 5 1 6 6 1 4 8 3 2 1 8 3 0 8 4 0 4 3 9 0 8 1 1 7 5 6 4 8 0 0 9 5 4 5 2 5 2 2 0 6 5 8 9 5 8 5 7 3 0 6 5 0 7 9 7 3 7 1 3 8 4 2 5 8 0 7 5 4 1 5 0 8 5 1 5 3 8 3 8 8 
1 4 8 9 5 7 4 2 8 9 0 4 3 6 4 5 5 9 9 7 6 9 5 1 2 3 7 0 6 5 8 7 1 8 8 6 5 4 9 6 5 1 0 9 7 5 4 3 6 4 2 5 5 9 6 0 2 5 0 0 1 1 0 2 9 0 9 7 5 0 3 0 1 5 1 9 2 6 4 1 2 8 6 9 9 4 9 4 0 2 6 1 3 6 5 4 7 4 3 4 6 6 6 8 4 8 9 6 6 5 7 0 3 3 1 4 8 1 0 0 5 7 1 0 3 6 4 2 3 8 6 9 6 5 9 0 3 8 9 1 3 8 1 6 2 2 3 2 5 3 4 0 0 5 0 6 3 7 8 8 7 7 0 5 2 9 8 7 8 7 8 1 5 9 0 9 3 3 3 9 8 7 1 9 4 4 7 8 1 7 8 8 6 8 5 0 8 3 7 6 0 7 9 8 8 9 7 2 4 3 3 3 0 4 4 5 8 3 5 1 0 3 1 7 2 7 7 0 0 7 8 3 4 7 1 3 9 0 5 3 3 8 8 6 4 2 1 3 5 6 6 8 9 8 5 3 5 4 5 5 1 3 0 6 1 1 9 0 4 4 5 9 4 4 5 8 8 6 3 6 4 0 4 6 8 9 9 5 5 7 0 7 0 1 3 3 4 2 5 8 8 1 0 2 7 5 2 5 4 8 1 8 0 7 6 8 8 8 3 4 5 5 1 5 8 4 1 3 8 6 3 6 7 3 0 6 1 2 2 5 2 5 3 2 3 0 2 1 0 5 5 5 3 6 0 1 2 1 6 0 0 2 8 9 7 8 6 8 3 8 3 5 5 9 0 8 1 2 2 1 8 7 6 3 6 8 6 0 2 5 3 2 7 1 1 6 2 7 5 5 7 0 2 3 9 2 1 2 7 3 3 7 3 1 0 1 0 6 1 4 1 4 6 0 8 9 7 0 7 2 7 6 4 1 9 6 6 3 8 3 6 4 0 1 5 0 2 7 8 6 1 2 2 9 2 0 9 9 2 8 3 1 4 0 3 4 6 9 7 4 4 5 8 4 7 6 6 1 3 6 9 7 8 2 6 1 4 5 2 7 3 8 8 0 8 1 4 4 2 3 0 8 8 9 2 7 7 0 1 0 7 0 7 5 2 4 8 7 1 1 6 7 1 4 7 9 8 3 5 2 6 5 1 6 4 5 6 3 6 7 4 5 9 3 0 4 9 9 3 1 2 9 0 3 5 7 4 5 2 9 0 8 4 3 6 1 8 2 4 6 9 0 1 9 4 2 3 3 3 6 6 7 7 6 0 2 3 6 0 5 5 0 5 9 3 2 2 3 6 7 0 6 7 3 7 3 7 2 7 2 0 3 9 9 0 1 3 5 7 3 3 2 5 0 4 0 2 8 4 1 7 6 7 7 9 6 0 9 0 7 1 2 3 1 1 3 2 6 0 2 0 3 6 7 4 0 8 8 1 2 9 8 0 8 5 1 6 6 0 8 5 2 0 8 5 3 1 7 0 4 9 2 7 6 9 3 8 9 4 1 3 5 0 3 4 7 5 2 5 7 1 1 9 3 9 4 9 3 4 9 7 5 3 6 3 4 0 4 4 6 5 7 1 5 3 5 5 0 0 0 7 1 1 9 6 3 3 5 8 9 6 5 5 1 3 8 6 5 2 2 1 0 9 3 7 4 0 2 4 0 3 2 3 4 1 2 9 6 7 7 8 6 2 3 7 8 3 5 3 8 7 5 8 9 0 5 3 0 0 0 1 3 2 6 9 5 8 9 3 8 6 1 4 1 6 3 9 2 9 4 2 6 9 2 5 9 9 1 2 9 1 3 2 5 1 2 0 2 3 5 0 9 9 6 2 5 9 3 9 8 8 1 7 7 3 2 9 3 5 1 2 6 6 7 1 9 1 3 1 4 9 3 5 8 9 8 5 1 1 5 1 1 6 8 9 2 3 0 7 8 1 1 5 9 8 8 8 1 2 0 5 1 3 3 1 5 3 6 6 6 3 7 8 0 6 9 4 1 9 1 9 0 2 6 1 3 5 9 6 7 1 2 0 5 7 3 2 0 9 8 6 3 7 6 5 5 5 1 6 4 2 6 6 6 4 7 1 9 7 8 8 8 2 8 5 9 1 7 1 3 7 9 8 7 6 5 2 1 6 1 8 8 9 4 6 3 4 0 3 3 8 1 3 2 2 9 3 5 8 6 0 8 5 8 7 3 3 9 7 1 
0 5 9 1 1 8 5 5 8 0 0 8 3 4 2 5 5 5 3 5 3 3 3 8 4 0 4 9 2 1 1 4 8 2 6 9 2 3 7 2 3 7 2 6 3 4 2 8 1 7 4 4 2 9 5 8 2 9 8 6 2 1 0 0 5 8 1 8 1 0 2 4 0 5 1 3 1 5 2 3 4 8 9 6 9 6 5 1 5 5 7 9 8 0 1 3 0 5 3 2 5 6 8 7 3 9 1 4 6 5 9 0 5 9 7 4 7 4 8 5 1 5 4 9 7 6 4 8 3 8 2 0 6 0 8 9 0 1 3 8 6 5 9 1 6 8 7 3 4 5 8 5 3 3 4 0 1 8 0 4 8 2 4 4 3 4 5 5 5 1 3 1 6 2 4 2 2 4 5 6 9 6 1 2 9 7 5 2 8 5 8 8 8 4 3 3 9 0 8 6 1 1 0 7 6 6 1 0 0 9 7 0 5 0 4 6 0 1 0 8 7 8 6 7 4 1 0 5 2 0 2 3 3 2 3 9 8 4 0 9 3 9 1 0 9 7 6 9 9 6 9 8 6 8 7 1 9 9 6 3 9 0 9 2 2 2 4 3 8 6 2 4 5 5 4 6 2 3 8 3 9 7 1 6 5 8 9 7 7 7 0 8 8 9 1 2 3 7 5 2 3 9 8 8 4 2 6 9 5 4 2 7 4 6 5 9 6 4 8 6 1 1 4 1 0 7 4 6 4 9 0 7 9 8 7 5 0 4 6 8 0 9 7 4 7 2 6 3 6 4 9 9 5 6 3 8 3 7 4 0 8 4 9 9 2 9 7 4 5 3 4 5 4 3 0 1 5 6 7 3 2 6 5 8 4 8 8 0 7 4 2 7 8 1 7 2 2 6 8 7 9 5 3 4 8 5 7 6 1 4 9 3 3 4 3 7 4 1 7 1 5 9 9 5 3 8 9 5 4 0 5 3 7 8 9 7 3 7 3 6 1 3 9 6 9 5 4 4 6 3 7 4 5 6 1 0 6 3 5 0 3 2 6 2 0 7 9 5 4 3 1 8 8 3 4 7 8 0 3 6 4 1 2 1 9 6 1 6 9 8 6 4 1 4 6 3 2 5 9 8 0 2 6 8 7 3 6 7 3 9 4 9 0 8 0 0 4 1 8 3 0 4 9 1 1 5 4 3 3 5 1 3 8 0 2 7 3 8 5 6 9 1 6 2 9 8 4 6 0 2 1 2 8 1 5 9 8 1 4 1 7 8 5 7 8 7 4 1 7 1 9 8 2 7 2 4 6 6 2 8 0 3 0 1 6 5 2 5 8 7 6 5 7 3 4 5 2 1 8 1 2 7 0 7 7 2 3 3 1 5 1 3 8 3 4 7 0 7 2 8 6 0 6 3 4 2 0 8 3 8 0 8 7 2 7 4 6 0 9 7 5 2 3 5 5 7 2 7 6 6 8 2 7 4 7 3 8 7 1 2 7 3 2 5 5 9 1 2 1 1 9 6 3 2 1 1 2 4 8 8 0 8 3 9 2 0 2 1 0 6 5 7 9 9 4 5 0 6 9 1 7 8 7 2 3 0 3 7 4 4 7 7 2 0 8 7 3 1 0 3 9 7 2 0 8 7 7 8 3 6 9 2 7 8 4 2 8 0 9 5 4 6 4 8 9 2 7 2 5 7 7 4 6 1 7 4 8 4 2 3 1 3 5 8 3 0 0 2 2 1 9 6 9 3 6 8 7 4 2 3 3 9 9 0 3 6 6 1 3 1 7 4 4 2 4 8 4 6 2 6 9 3 4 8 6 3 7 5 9 9 8 2 1 0 4 4 8 3 7 1 4 4 7 0 9 1 0 5 9 2 2 8 5 8 7 3 1 6 1 0 7 9 5 8 1 1 4 0 4 4 1 8 0 9 9 9 2 9 5 2 4 9 0 1 9 9 7 1 5 8 3 3 9 0 3 1 2 0 1 8 6 2 9 6 3 8 6 6 9 3 0 5 4 2 9 3 2 6 6 9 6 0 4 5 2 8 6 6 0 7 5 6 2 4 2 7 4 0 3 5 5 3 1 9 8 0 3 0 8 9 9 4 1 4 9 4 4 8 0 6 7 5 2 9 1 6 9 5 7 2 1 2 8 4 4 6 4 7 8 2 8 9 8 0 5 7 4 9 7 6 7 5 4 9 6 5 6 5 1 5 0 4 7 8 8 1 6 4 0 4 8 9 3 6 9 9 5 5 0 3 
pyramidHeight: 5
gridSize: [1000]
border:[5]
blockSize: 256
blockGrid:[5]
targetBlock:[246]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16ccec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0d16cce0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0d16ccd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0d16ccd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cce8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cccc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cd90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cd98..

GPGPU-Sim PTX: cudaLaunch for 0x0x5591bbc01510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1570 (pathfinder-rodinia-2.7.sm_75.ptx:61) @%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b8 (pathfinder-rodinia-2.7.sm_75.ptx:73) setp.lt.s32%p4, %r11, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x15c0 (pathfinder-rodinia-2.7.sm_75.ptx:74) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d0 (pathfinder-rodinia-2.7.sm_75.ptx:153) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x16a8 (pathfinder-rodinia-2.7.sm_75.ptx:106) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (pathfinder-rodinia-2.7.sm_75.ptx:132) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x16b0 (pathfinder-rodinia-2.7.sm_75.ptx:107) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (pathfinder-rodinia-2.7.sm_75.ptx:110) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1768 (pathfinder-rodinia-2.7.sm_75.ptx:134) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d0 (pathfinder-rodinia-2.7.sm_75.ptx:153) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1778 (pathfinder-rodinia-2.7.sm_75.ptx:137) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (pathfinder-rodinia-2.7.sm_75.ptx:147) add.s32 %r120, %r120, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x17c8 (pathfinder-rodinia-2.7.sm_75.ptx:150) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d0 (pathfinder-rodinia-2.7.sm_75.ptx:153) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x17e0 (pathfinder-rodinia-2.7.sm_75.ptx:155) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (pathfinder-rodinia-2.7.sm_75.ptx:167) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 8287
gpu_sim_insn = 353880
gpu_ipc =      42.7030
gpu_tot_sim_cycle = 8287
gpu_tot_sim_insn = 353880
gpu_tot_ipc =      42.7030
gpu_tot_issued_cta = 5
gpu_occupancy = 12.2967% 
gpu_tot_occupancy = 12.2967% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1137
partiton_level_parallism_total  =       0.1137
partiton_level_parallism_util =       3.2150
partiton_level_parallism_util_total  =       3.2150
L2_BW  =       5.2635 GB/Sec
L2_BW_total  =       5.2635 GB/Sec
gpu_total_sim_rate=39320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 62
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 72
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 68
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 67
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1110
	L1D_total_cache_misses = 914
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 168
	L1D_total_cache_reservation_fails = 269
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 185
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 84
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
320, 320, 320, 320, 320, 320, 320, 320, 
gpgpu_n_tot_thrd_icount = 353880
gpgpu_n_tot_w_icount = 11785
gpgpu_n_stall_shd_mem = 195
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786
gpgpu_n_mem_write_global = 156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6120
gpgpu_n_store_insn = 1000
gpgpu_n_shmem_insn = 30520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:786	W0_Idle:10837	W0_Scoreboard:41308	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29	W17:27	W18:27	W19:27	W20:27	W21:8	W22:0	W23:0	W24:0	W25:0	W26:0	W27:348	W28:189	W29:189	W30:189	W31:189	W32:10536
single_issue_nums: WS0:3055	WS1:2910	WS2:2910	WS3:2910	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6288 {8:786,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6240 {40:156,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31440 {40:786,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1248 {8:156,}
maxmflatency = 217 
max_icnt2mem_latency = 50 
maxmrqlatency = 0 
max_icnt2sh_latency = 7 
averagemflatency = 195 
avg_icnt2mem_latency = 38 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	942 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	493 	449 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	897 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        202       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        206       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        205       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        197       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        201       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        207       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        201       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        197       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        201       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        206       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        206       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        197       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        201       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        207       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        205       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        195       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        199       208         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        205       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        211       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        211       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        212       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        211       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        209       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        217       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        208       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        202       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        215       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        216       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        215       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        212       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        201       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        211       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4868 n_nop=4868 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4868i bk1: 0a 4868i bk2: 0a 4868i bk3: 0a 4868i bk4: 0a 4868i bk5: 0a 4868i bk6: 0a 4868i bk7: 0a 4868i bk8: 0a 4868i bk9: 0a 4868i bk10: 0a 4868i bk11: 0a 4868i bk12: 0a 4868i bk13: 0a 4868i bk14: 0a 4868i bk15: 0a 4868i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4868 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4868 
n_nop = 4868 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 20, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 20, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 19, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 942
L2_total_cache_misses = 125
L2_total_cache_miss_rate = 0.1327
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=942
icnt_total_pkts_simt_to_mem=942
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 942
Req_Network_cycles = 8287
Req_Network_injected_packets_per_cycle =       0.1137 
Req_Network_conflicts_per_cycle =       0.0040
Req_Network_conflicts_per_cycle_util =       0.1126
Req_Bank_Level_Parallism =       3.2150
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 942
Reply_Network_cycles = 8287
Reply_Network_injected_packets_per_cycle =        0.1137
Reply_Network_conflicts_per_cycle =        0.0094
Reply_Network_conflicts_per_cycle_util =       0.2626
Reply_Bank_Level_Parallism =       3.1717
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 35388 (inst/sec)
gpgpu_simulation_rate = 828 (cycle/sec)
gpgpu_silicon_slowdown = 1747584x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16ccec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0d16cce0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0d16ccd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0d16ccd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cce8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cccc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cd90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cd98..

GPGPU-Sim PTX: cudaLaunch for 0x0x5591bbc01510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 8285
gpu_sim_insn = 353880
gpu_ipc =      42.7133
gpu_tot_sim_cycle = 16572
gpu_tot_sim_insn = 707760
gpu_tot_ipc =      42.7082
gpu_tot_issued_cta = 10
gpu_occupancy = 12.2977% 
gpu_tot_occupancy = 12.2972% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1137
partiton_level_parallism_total  =       0.1137
partiton_level_parallism_util =       3.4130
partiton_level_parallism_util_total  =       3.3111
L2_BW  =       5.2647 GB/Sec
L2_BW_total  =       5.2641 GB/Sec
gpu_total_sim_rate=39320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 62
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 72
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 68
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 67
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 60
	L1D_cache_core[6]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 66
	L1D_cache_core[7]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 74
	L1D_cache_core[8]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 63
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2220
	L1D_total_cache_misses = 1828
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 336
	L1D_total_cache_reservation_fails = 532
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 72
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 364
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 168
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
320, 320, 320, 320, 320, 320, 320, 320, 
gpgpu_n_tot_thrd_icount = 707760
gpgpu_n_tot_w_icount = 23570
gpgpu_n_stall_shd_mem = 390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1572
gpgpu_n_mem_write_global = 312
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12240
gpgpu_n_store_insn = 2000
gpgpu_n_shmem_insn = 61040
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 390
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1572	W0_Idle:21648	W0_Scoreboard:82630	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:58	W17:54	W18:54	W19:54	W20:54	W21:16	W22:0	W23:0	W24:0	W25:0	W26:0	W27:696	W28:378	W29:378	W30:378	W31:378	W32:21072
single_issue_nums: WS0:6110	WS1:5820	WS2:5820	WS3:5820	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12576 {8:1572,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12480 {40:312,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62880 {40:1572,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2496 {8:312,}
maxmflatency = 217 
max_icnt2mem_latency = 50 
maxmrqlatency = 0 
max_icnt2sh_latency = 7 
averagemflatency = 195 
avg_icnt2mem_latency = 34 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1884 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	986 	898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1795 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        203       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        206       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        211       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        211       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        212       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        211       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        201       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        217       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        208       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        209       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        214       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        215       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        211       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        211       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        205       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        211       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        201       208         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        206       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        211       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        211       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        212       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        211       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        209       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        217       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        208       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        207       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        215       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        216       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        215       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        212       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        206       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        211       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9735 n_nop=9735 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9735i bk1: 0a 9735i bk2: 0a 9735i bk3: 0a 9735i bk4: 0a 9735i bk5: 0a 9735i bk6: 0a 9735i bk7: 0a 9735i bk8: 0a 9735i bk9: 0a 9735i bk10: 0a 9735i bk11: 0a 9735i bk12: 0a 9735i bk13: 0a 9735i bk14: 0a 9735i bk15: 0a 9735i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9735 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9735 
n_nop = 9735 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 35, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 27, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 37, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 27, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 34, Miss = 8, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 17, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 30, Miss = 5, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 21, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 34, Miss = 8, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 34, Miss = 8, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 28, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 34, Miss = 8, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 35, Miss = 8, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 37, Miss = 8, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 27, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 35, Miss = 8, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 34, Miss = 8, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 35, Miss = 8, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 37, Miss = 8, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 28, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 35, Miss = 8, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 34, Miss = 8, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1884
L2_total_cache_misses = 125
L2_total_cache_miss_rate = 0.0663
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1884
icnt_total_pkts_simt_to_mem=1884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1884
Req_Network_cycles = 16572
Req_Network_injected_packets_per_cycle =       0.1137 
Req_Network_conflicts_per_cycle =       0.0039
Req_Network_conflicts_per_cycle_util =       0.1125
Req_Bank_Level_Parallism =       3.3111
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 1884
Reply_Network_cycles = 16572
Reply_Network_injected_packets_per_cycle =        0.1137
Reply_Network_conflicts_per_cycle =        0.0091
Reply_Network_conflicts_per_cycle_util =       0.2612
Reply_Bank_Level_Parallism =       3.2595
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 39320 (inst/sec)
gpgpu_simulation_rate = 920 (cycle/sec)
gpgpu_silicon_slowdown = 1572826x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16ccec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0d16cce0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0d16ccd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0d16ccd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cce8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cccc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cd90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cd98..

GPGPU-Sim PTX: cudaLaunch for 0x0x5591bbc01510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 8283
gpu_sim_insn = 353880
gpu_ipc =      42.7237
gpu_tot_sim_cycle = 24855
gpu_tot_sim_insn = 1061640
gpu_tot_ipc =      42.7133
gpu_tot_issued_cta = 15
gpu_occupancy = 12.2974% 
gpu_tot_occupancy = 12.2973% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1137
partiton_level_parallism_total  =       0.1137
partiton_level_parallism_util =       3.2708
partiton_level_parallism_util_total  =       3.2975
L2_BW  =       5.2660 GB/Sec
L2_BW_total  =       5.2647 GB/Sec
gpu_total_sim_rate=40832

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 62
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 72
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 68
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 67
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 60
	L1D_cache_core[6]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 66
	L1D_cache_core[7]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 74
	L1D_cache_core[8]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 63
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 63
	L1D_cache_core[11]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 67
	L1D_cache_core[12]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 71
	L1D_cache_core[13]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 64
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3330
	L1D_total_cache_misses = 2742
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 504
	L1D_total_cache_reservation_fails = 797
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 504
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 545
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 252
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
320, 320, 320, 320, 320, 320, 320, 320, 
gpgpu_n_tot_thrd_icount = 1061640
gpgpu_n_tot_w_icount = 35355
gpgpu_n_stall_shd_mem = 585
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2358
gpgpu_n_mem_write_global = 468
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18360
gpgpu_n_store_insn = 3000
gpgpu_n_shmem_insn = 91560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2358	W0_Idle:32443	W0_Scoreboard:123936	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:87	W17:81	W18:81	W19:81	W20:81	W21:24	W22:0	W23:0	W24:0	W25:0	W26:0	W27:1044	W28:567	W29:567	W30:567	W31:567	W32:31608
single_issue_nums: WS0:9165	WS1:8730	WS2:8730	WS3:8730	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18864 {8:2358,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18720 {40:468,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94320 {40:2358,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3744 {8:468,}
maxmflatency = 217 
max_icnt2mem_latency = 50 
maxmrqlatency = 0 
max_icnt2sh_latency = 7 
averagemflatency = 195 
avg_icnt2mem_latency = 33 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2826 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1481 	1345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2734 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        205       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        206       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        211       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        211       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        212       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        211       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        201       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        217       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        208       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        209       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        214       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        215       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        211       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        211       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        205       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        211       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        201       208         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        206       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        211       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        211       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        212       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        211       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        209       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        217       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        212       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        207       208         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        215       208         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        216       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        215       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        212       210         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        211       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        211       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14601 n_nop=14601 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14601i bk1: 0a 14601i bk2: 0a 14601i bk3: 0a 14601i bk4: 0a 14601i bk5: 0a 14601i bk6: 0a 14601i bk7: 0a 14601i bk8: 0a 14601i bk9: 0a 14601i bk10: 0a 14601i bk11: 0a 14601i bk12: 0a 14601i bk13: 0a 14601i bk14: 0a 14601i bk15: 0a 14601i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14601 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14601 
n_nop = 14601 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 51, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 56, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 59, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 35, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 59, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 59, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 60, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 35, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 63, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 59, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 59, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 43, Miss = 5, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 35, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 55, Miss = 8, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 57, Miss = 8, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 53, Miss = 8, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 55, Miss = 8, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 35, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 53, Miss = 8, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 55, Miss = 8, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2826
L2_total_cache_misses = 125
L2_total_cache_miss_rate = 0.0442
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 343
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2826
icnt_total_pkts_simt_to_mem=2826
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2826
Req_Network_cycles = 24855
Req_Network_injected_packets_per_cycle =       0.1137 
Req_Network_conflicts_per_cycle =       0.0034
Req_Network_conflicts_per_cycle_util =       0.0992
Req_Bank_Level_Parallism =       3.2975
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 2826
Reply_Network_cycles = 24855
Reply_Network_injected_packets_per_cycle =        0.1137
Reply_Network_conflicts_per_cycle =        0.0066
Reply_Network_conflicts_per_cycle_util =       0.1899
Reply_Bank_Level_Parallism =       3.2520
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 40832 (inst/sec)
gpgpu_simulation_rate = 955 (cycle/sec)
gpgpu_silicon_slowdown = 1515183x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16ccec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0d16cce0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0d16ccd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0d16ccd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cce8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cccc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cd90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0d16cd98..

GPGPU-Sim PTX: cudaLaunch for 0x0x5591bbc01510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 7762
gpu_sim_insn = 293464
gpu_ipc =      37.8078
gpu_tot_sim_cycle = 32617
gpu_tot_sim_insn = 1355104
gpu_tot_ipc =      41.5459
gpu_tot_issued_cta = 20
gpu_occupancy = 12.2558% 
gpu_tot_occupancy = 12.2882% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1049
partiton_level_parallism_total  =       0.1116
partiton_level_parallism_util =       3.1308
partiton_level_parallism_util_total  =       3.2587
L2_BW  =       4.8559 GB/Sec
L2_BW_total  =       5.1674 GB/Sec
gpu_total_sim_rate=41063

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 62
	L1D_cache_core[1]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 72
	L1D_cache_core[2]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 68
	L1D_cache_core[3]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 67
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 60
	L1D_cache_core[6]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 66
	L1D_cache_core[7]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 74
	L1D_cache_core[8]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 63
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 220, Miss_rate = 0.818, Pending_hits = 42, Reservation_fails = 63
	L1D_cache_core[11]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 67
	L1D_cache_core[12]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 71
	L1D_cache_core[13]: Access = 274, Miss = 225, Miss_rate = 0.821, Pending_hits = 42, Reservation_fails = 64
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 231, Miss = 189, Miss_rate = 0.818, Pending_hits = 35, Reservation_fails = 51
	L1D_cache_core[16]: Access = 237, Miss = 195, Miss_rate = 0.823, Pending_hits = 35, Reservation_fails = 54
	L1D_cache_core[17]: Access = 237, Miss = 195, Miss_rate = 0.823, Pending_hits = 35, Reservation_fails = 58
	L1D_cache_core[18]: Access = 237, Miss = 195, Miss_rate = 0.823, Pending_hits = 35, Reservation_fails = 62
	L1D_cache_core[19]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4284
	L1D_total_cache_misses = 3528
	L1D_total_cache_miss_rate = 0.8235
	L1D_total_cache_pending_hits = 644
	L1D_total_cache_reservation_fails = 1022
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 681
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 341
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
320, 320, 320, 320, 320, 320, 320, 320, 
gpgpu_n_tot_thrd_icount = 1355104
gpgpu_n_tot_w_icount = 45129
gpgpu_n_stall_shd_mem = 759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3015
gpgpu_n_mem_write_global = 625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23440
gpgpu_n_store_insn = 4000
gpgpu_n_shmem_insn = 115880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3147	W0_Idle:42159	W0_Scoreboard:157993	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:29	W10:27	W11:27	W12:27	W13:8	W14:0	W15:0	W16:87	W17:81	W18:81	W19:81	W20:81	W21:24	W22:0	W23:0	W24:0	W25:0	W26:0	W27:1162	W28:770	W29:756	W30:756	W31:756	W32:40376
single_issue_nums: WS0:11697	WS1:11144	WS2:11144	WS3:11144	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24120 {8:3015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25000 {40:625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120600 {40:3015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5000 {8:625,}
maxmflatency = 218 
max_icnt2mem_latency = 50 
maxmrqlatency = 0 
max_icnt2sh_latency = 7 
averagemflatency = 195 
avg_icnt2mem_latency = 33 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1915 	1725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3502 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        216       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        206       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        211       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        214       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        218       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        211       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        206       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        217       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        216       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        214       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        214       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        215       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        213       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        212       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        205       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        211       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        201       208         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        206       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        211       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        211       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        212       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        211       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        209       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        217       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        212       208         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        207       208         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        215       208         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        216       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        215       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        212       210         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        211       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        211       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19160 n_nop=19160 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19160i bk1: 0a 19160i bk2: 0a 19160i bk3: 0a 19160i bk4: 0a 19160i bk5: 0a 19160i bk6: 0a 19160i bk7: 0a 19160i bk8: 0a 19160i bk9: 0a 19160i bk10: 0a 19160i bk11: 0a 19160i bk12: 0a 19160i bk13: 0a 19160i bk14: 0a 19160i bk15: 0a 19160i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19160 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19160 
n_nop = 19160 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 68, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 70, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 74, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 45, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 72, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 68, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 75, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 54, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 70, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 51, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 73, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 54, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 49, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 68, Miss = 8, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 60, Miss = 5, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 44, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 71, Miss = 8, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 68, Miss = 8, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 68, Miss = 8, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 77, Miss = 8, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 45, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 72, Miss = 8, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 68, Miss = 8, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 69, Miss = 8, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 73, Miss = 8, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 44, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 72, Miss = 8, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 68, Miss = 8, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 69, Miss = 8, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 74, Miss = 8, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 45, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 71, Miss = 8, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 68, Miss = 8, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3640
L2_total_cache_misses = 125
L2_total_cache_miss_rate = 0.0343
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3640
icnt_total_pkts_simt_to_mem=3640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3640
Req_Network_cycles = 32617
Req_Network_injected_packets_per_cycle =       0.1116 
Req_Network_conflicts_per_cycle =       0.0033
Req_Network_conflicts_per_cycle_util =       0.0958
Req_Bank_Level_Parallism =       3.2587
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 3640
Reply_Network_cycles = 32617
Reply_Network_injected_packets_per_cycle =        0.1116
Reply_Network_conflicts_per_cycle =        0.0066
Reply_Network_conflicts_per_cycle_util =       0.1903
Reply_Bank_Level_Parallism =       3.2070
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 41063 (inst/sec)
gpgpu_simulation_rate = 988 (cycle/sec)
gpgpu_silicon_slowdown = 1464574x
5 4 5 7 0 3 0 8 2 2 6 3 8 9 7 5 9 0 6 9 5 0 1 5 9 4 4 3 9 9 0 4 3 7 3 6 0 5 6 4 7 3 9 5 4 9 0 3 9 9 5 4 1 6 9 2 1 6 5 2 5 7 8 0 6 1 8 7 6 5 1 5 0 3 2 4 2 5 8 1 6 5 7 7 3 9 0 6 5 7 8 0 7 8 2 3 1 1 2 9 6 6 4 6 9 9 2 1 4 2 4 0 7 1 9 1 2 9 7 7 9 8 9 6 6 2 1 8 3 4 7 9 0 4 7 1 5 9 2 1 2 8 1 1 9 2 4 2 4 2 1 3 2 1 1 8 3 4 8 6 8 8 7 0 4 4 1 9 5 5 0 9 3 3 3 5 7 7 9 1 1 0 4 3 3 7 4 6 2 4 4 2 4 1 5 0 7 6 9 5 2 1 6 7 6 9 2 4 7 3 5 0 4 2 6 9 1 0 6 3 6 0 8 1 4 3 1 1 1 3 8 5 6 5 3 5 4 7 9 3 1 6 4 7 8 0 6 0 2 4 5 8 5 5 1 1 8 5 2 0 0 3 5 8 8 0 3 2 8 2 6 1 9 2 0 9 2 6 1 6 1 9 6 8 4 0 9 5 7 3 7 7 6 4 5 6 5 1 9 5 3 7 8 4 9 8 6 3 4 9 1 7 8 7 7 5 7 8 2 6 2 9 3 0 3 1 7 0 2 8 5 7 7 3 4 6 3 0 1 8 1 4 7 2 1 5 7 1 3 1 7 7 0 3 0 5 6 9 6 0 7 3 9 4 9 3 2 2 5 5 2 7 9 0 1 2 7 8 5 2 1 5 0 1 0 2 8 6 1 4 8 8 0 7 4 9 3 8 3 0 3 6 9 4 8 0 6 7 0 2 9 1 9 9 2 9 3 1 7 4 7 5 4 7 4 0 8 7 8 4 0 1 2 9 7 2 0 4 9 0 8 8 2 7 0 6 8 3 9 5 8 9 2 4 8 6 5 9 6 3 3 8 7 7 7 4 9 7 0 8 0 0 6 2 9 8 0 7 2 0 4 2 1 6 6 9 5 3 8 3 9 3 1 8 0 8 4 9 8 5 7 8 7 6 0 7 4 2 6 8 4 1 0 5 7 9 5 4 4 3 7 3 7 8 3 9 9 8 9 7 5 8 5 2 4 7 1 1 9 8 9 4 9 2 1 8 3 6 3 7 2 2 3 1 3 6 0 2 4 1 1 1 0 8 4 4 5 5 7 6 5 7 2 4 1 4 5 4 2 0 3 6 2 6 7 5 5 0 9 1 1 2 3 1 0 9 8 7 6 5 6 2 4 0 8 7 6 3 3 9 3 7 7 8 5 7 5 2 9 7 4 0 9 7 4 2 8 4 1 4 1 7 6 8 0 7 5 6 0 9 7 6 6 5 6 3 4 1 6 3 0 0 3 0 9 9 4 7 3 5 3 7 5 0 5 5 9 0 3 9 9 1 7 7 8 5 3 2 9 9 5 9 1 0 1 2 2 5 1 7 3 4 4 8 6 9 3 5 2 8 7 3 9 6 1 9 2 4 1 1 5 8 2 6 9 4 8 3 9 1 0 2 5 5 2 2 6 7 9 8 6 6 2 5 3 5 5 7 1 8 8 6 7 2 4 8 6 4 1 6 5 3 0 0 8 3 4 7 0 4 5 6 2 9 4 7 4 1 4 5 1 4 3 8 7 7 8 3 1 1 1 6 5 4 9 5 9 5 2 9 1 0 8 4 9 4 1 6 7 8 3 8 2 7 7 9 4 7 5 8 9 8 4 6 2 5 3 1 3 8 3 4 8 3 8 9 7 2 7 6 0 1 4 4 8 3 4 4 1 1 2 2 9 9 0 2 6 3 5 9 1 8 4 1 3 4 3 0 6 2 6 8 3 3 3 3 6 9 0 7 0 2 1 1 3 1 5 0 7 1 1 0 1 7 4 5 2 7 7 0 9 6 9 5 9 4 0 5 3 0 5 5 5 8 6 0 2 4 2 9 7 4 1 8 1 5 5 5 4 3 6 6 1 7 1 0 1 3 7 6 4 4 3 1 3 1 1 7 5 6 8 2 2 9 3 3 5 8 9 1 3 7 7 4 6 8 6 7 2 6 5 8 0 0 1 5 1 4 2 7 0 0 1 2 2 4 8 9 5 9 0 0 6 8 7 2 8 3 1 0 1 8 0 4 8 1 9 9 8 4 
29 34 41 35 35 41 34 34 37 28 28 35 30 31 32 40 42 42 44 45 43 40 34 38 34 30 35 41 34 38 38 43 47 41 44 46 34 35 39 34 31 35 30 35 27 27 24 30 23 32 32 35 36 44 36 39 33 40 36 31 27 25 24 24 28 31 24 44 30 29 31 33 29 37 37 40 39 42 34 31 32 36 41 38 37 34 33 36 35 35 36 38 37 29 29 31 28 30 28 27 31 34 36 36 33 39 32 35 36 35 39 32 37 40 38 35 38 34 38 35 31 35 24 29 27 29 25 29 24 30 28 26 33 27 40 39 30 31 37 41 39 36 40 32 34 35 30 26 27 29 32 32 30 31 32 28 32 39 35 40 49 37 35 32 31 32 39 39 41 37 36 34 39 31 33 31 38 40 41 42 48 39 34 35 43 41 39 31 37 34 43 42 42 38 37 37 43 38 46 38 33 33 37 44 43 43 33 32 32 49 47 37 42 37 43 45 38 39 36 43 42 43 41 36 33 30 30 31 28 26 27 28 28 24 25 31 26 22 18 32 27 41 32 29 35 32 31 34 36 36 40 41 41 36 33 27 35 37 34 30 36 27 37 30 30 30 32 34 39 37 33 36 39 39 46 48 37 34 39 34 40 38 32 42 41 46 42 40 40 34 27 34 34 35 27 29 29 33 31 36 30 36 35 35 33 28 32 35 34 32 29 26 23 25 29 33 32 35 36 34 26 22 25 22 25 32 29 31 30 34 25 32 34 24 23 20 15 19 22 24 17 26 33 32 36 31 35 30 33 31 41 39 35 35 32 36 30 34 31 29 37 38 37 35 28 34 32 29 32 30 30 31 30 28 25 26 37 38 39 35 34 42 38 41 37 44 34 26 33 32 32 37 37 30 36 31 36 42 39 38 35 31 29 35 38 34 36 35 31 40 45 39 40 40 38 40 37 33 39 33 38 42 41 37 35 44 42 38 35 31 36 39 45 46 47 50 37 41 37 40 35 29 35 32 35 31 30 34 41 37 41 38 40 41 40 39 45 43 45 38 38 37 40 36 34 42 44 41 36 35 33 40 39 34 35 41 37 29 32 37 37 34 35 35 44 41 36 39 42 41 41 39 34 37 39 37 36 41 45 42 34 36 47 43 42 38 37 38 34 41 38 43 34 40 32 32 38 35 42 37 34 35 40 32 35 40 36 35 26 28 24 24 29 21 26 30 23 28 25 29 34 26 29 22 29 28 28 32 24 25 24 23 29 22 29 35 40 29 32 23 29 30 31 33 34 41 36 33 39 35 38 37 31 36 29 31 33 35 31 37 36 36 32 27 32 31 34 37 40 39 35 34 36 37 37 38 35 37 44 31 32 37 31 38 38 41 37 37 35 42 38 40 48 36 37 40 34 42 38 40 35 29 33 30 31 33 31 41 34 39 31 40 39 35 41 32 34 23 32 30 29 26 29 31 31 36 33 40 42 42 42 36 41 28 27 23 28 29 23 24 30 29 28 31 30 34 26 27 26 26 38 33 30 29 31 27 28 26 30 30 21 29 24 39 32 30 32 36 32 38 37 38 40 40 38 40 37 43 46 41 47 48 45 40 40 37 33 37 34 35 40 39 34 32 40 39 36 34 37 40 48 44 39 37 45 44 39 40 32 35 38 31 36 37 42 40 46 38 49 41 39 41 39 42 43 36 41 27 30 31 30 27 29 29 35 36 39 35 31 32 30 34 36 37 32 29 30 36 36 36 44 44 43 37 40 44 43 39 37 38 42 48 48 34 37 40 42 35 34 32 38 35 35 33 39 43 39 38 34 38 36 30 30 34 32 31 33 31 35 42 41 35 38 37 41 50 45 40 44 39 45 38 41 32 41 30 29 34 40 34 38 44 48 47 46 42 39 44 39 38 38 40 36 43 33 33 36 33 31 31 28 36 32 38 38 34 27 33 29 26 31 39 30 33 42 39 33 27 31 34 31 31 37 33 37 35 36 38 39 36 34 30 37 38 39 45 36 31 32 26 23 32 31 31 42 36 34 38 38 38 35 29 29 30 27 42 36 36 30 37 34 35 31 38 36 41 39 37 35 26 26 23 21 29 30 22 25 23 31 41 40 35 32 36 41 36 36 40 30 34 35 33 35 42 34 37 40 36 38 33 33 32 38 34 34 35 33 36 37 31 39 45 44 35 39 34 27 32 30 29 30 37 31 34 28 27 24 23 19 26 20 24 27 30 30 23 27 25 21 22 26 27 29 38 41 41 37 37 45 48 

PASSED
GPGPU-Sim: *** exit detected ***
