
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.70000000000000000000;
2.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:39  225744.9      1.65     684.0   26437.5                          
    0:00:39  225744.9      1.65     684.0   26437.5                          
    0:00:39  226080.0      1.65     684.0   26437.5                          
    0:00:39  226407.2      1.65     684.0   26437.5                          
    0:00:39  226734.4      1.65     684.0   26437.5                          
    0:00:39  227061.6      1.65     684.0   26437.5                          
    0:00:39  227388.8      1.65     684.0   26437.5                          
    0:00:39  227715.9      1.65     684.0   26437.5                          
    0:00:39  228349.3      1.65     682.7   24220.1                          
    0:01:09  238186.8      1.18     506.0     328.5                          
    0:01:10  238154.9      1.18     506.0     328.5                          
    0:01:10  238154.9      1.18     506.0     328.5                          
    0:01:10  238155.4      1.18     506.0     328.5                          
    0:01:11  238155.4      1.18     506.0     328.5                          
    0:01:34  196892.4      1.25     490.1     328.5                          
    0:01:36  196881.2      1.20     479.2     328.5                          
    0:01:40  196883.1      1.18     476.4     321.2                          
    0:01:42  196885.0      1.17     473.5     306.6                          
    0:01:46  196889.2      1.16     470.0     301.7                          
    0:01:47  196895.3      1.16     467.5     294.4                          
    0:01:48  196900.1      1.16     466.0     289.5                          
    0:01:49  196903.0      1.16     465.4     284.7                          
    0:01:50  196906.5      1.16     465.0     282.2                          
    0:01:51  196911.6      1.16     464.2     282.2                          
    0:01:52  196917.4      1.15     463.1     282.2                          
    0:01:52  196704.3      1.15     463.1     282.2                          
    0:01:52  196704.3      1.15     463.1     282.2                          
    0:01:53  196732.8      1.15     462.7     233.6                          
    0:01:54  196757.0      1.15     462.3     184.9                          
    0:01:55  196770.3      1.15     462.2     136.3                          
    0:01:55  196785.7      1.15     462.2      87.6                          
    0:01:56  196802.0      1.15     462.2      38.9                          
    0:01:57  196812.3      1.15     462.2       0.0                          
    0:01:57  196812.3      1.15     462.2       0.0                          
    0:01:57  196812.3      1.15     462.2       0.0                          
    0:01:57  196812.3      1.15     462.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:57  196812.3      1.15     462.2       0.0                          
    0:01:57  196859.7      1.12     458.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  196919.5      1.12     451.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  196975.4      1.12     445.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  197001.7      1.12     443.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:58  197035.8      1.10     439.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:58  197063.4      1.09     437.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:58  197087.4      1.09     436.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:58  197129.4      1.09     433.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  197183.4      1.09     427.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  197230.0      1.09     423.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  197256.6      1.08     422.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:59  197268.8      1.08     421.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:59  197291.4      1.07     420.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:01:59  197299.1      1.07     419.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59  197323.1      1.07     418.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:59  197337.7      1.06     417.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:01:59  197347.8      1.06     417.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:01:59  197366.4      1.06     416.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:59  197369.3      1.05     416.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:59  197375.7      1.05     415.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:01:59  197385.3      1.05     415.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:59  197387.7      1.05     414.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:01:59  197406.6      1.05     414.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:00  197409.2      1.05     413.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197422.0      1.04     412.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197427.1      1.04     412.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197443.8      1.04     411.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197457.1      1.04     411.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197479.2      1.04     410.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197498.6      1.04     409.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197536.9      1.03     408.0      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  197556.6      1.03     407.1      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00  197568.0      1.03     406.6      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197587.7      1.03     406.0      72.7 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197602.6      1.03     405.4      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197627.4      1.03     403.3      72.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  197652.1      1.03     401.1      72.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  197670.4      1.03     400.5      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197711.7      1.03     397.3      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  197738.3      1.03     395.9      72.7 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197744.9      1.03     395.5      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197777.6      1.02     394.0      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:01  197792.0      1.02     393.3      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197810.4      1.01     392.6      72.7 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197823.9      1.01     392.1      72.7 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:01  197854.3      1.01     391.1      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197866.5      1.01     390.6      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197886.4      1.00     390.4     121.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  197908.3      1.00     389.9     145.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197915.2      1.00     389.8     145.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197942.0      1.00     387.5     145.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  197978.2      0.99     384.1     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02  197994.7      0.99     383.4     145.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:02  198002.7      0.99     383.0     145.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:02  198030.3      0.99     381.1     145.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  198041.5      0.99     380.6     145.3 path/path/path/genblk1.add_in_reg[38]/D
    0:02:02  198072.6      0.99     378.8     169.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  198112.5      0.99     377.0     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  198134.4      0.98     376.3     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:02  198187.0      0.98     371.8     218.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  198193.4      0.98     371.6     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03  198211.8      0.98     371.0     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198220.3      0.98     370.6     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198229.6      0.98     370.2     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198241.8      0.97     369.6     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198249.5      0.97     369.4     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198261.8      0.97     369.0     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198271.6      0.97     368.6     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198304.9      0.97     367.6     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03  198317.9      0.96     366.7     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198332.0      0.96     365.6     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  198353.8      0.96     364.3     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  198371.4      0.96     362.8     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  198390.8      0.96     361.4     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198398.5      0.96     360.9     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198398.5      0.95     360.8     218.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198424.3      0.95     360.1     218.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:04  198441.8      0.95     359.2     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:04  198457.5      0.95     358.2     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  198487.9      0.95     357.2     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  198510.5      0.95     355.5     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198512.1      0.95     355.4     266.4 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198525.9      0.94     354.4     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  198537.9      0.94     354.0     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198552.0      0.94     353.3     266.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:05  198587.9      0.94     350.8     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05  198616.3      0.94     349.1     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198623.3      0.93     348.8     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198627.5      0.93     348.5     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198641.9      0.93     347.3     266.4 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:05  198650.9      0.93     347.0     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198655.4      0.93     346.9     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198657.8      0.92     346.8     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:05  198674.9      0.92     346.0     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05  198679.4      0.92     345.7     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198683.4      0.92     345.5     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198707.1      0.92     343.9     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198712.9      0.91     343.7     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198714.0      0.91     343.6     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198729.4      0.91     342.2     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198746.2      0.91     340.7     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198751.2      0.91     340.5     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198767.4      0.91     339.5     266.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198791.6      0.91     338.5     290.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198803.6      0.91     337.9     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198814.0      0.91     337.0     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198840.3      0.91     335.4     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198845.1      0.91     335.1     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198855.7      0.91     334.3     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198871.2      0.91     333.4     290.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198870.4      0.91     333.3     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198889.8      0.90     332.5     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198911.6      0.90     331.9     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198929.7      0.90     331.3     290.6 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198944.3      0.90     330.6     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198956.6      0.90     329.7     290.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  198969.3      0.90     329.2     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198991.1      0.90     328.7     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:07  199006.3      0.90     327.6     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  199024.4      0.90     327.1     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:07  199038.2      0.90     326.7     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:07  199058.7      0.90     325.1     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  199069.3      0.90     324.7     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:08  199095.4      0.89     323.3     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  199130.0      0.89     320.5     314.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  199151.8      0.89     319.1     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:08  199165.4      0.89     318.2     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:08  199176.5      0.89     317.8     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:08  199185.6      0.89     317.5     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:08  199202.6      0.89     316.8     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:08  199214.6      0.89     315.7     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  199231.1      0.89     314.5     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  199231.1      0.89     314.5     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:08  199231.1      0.88     314.4     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:08  199241.2      0.88     314.0     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:08  199254.7      0.88     313.1     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  199254.7      0.87     313.0     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:09  199270.7      0.87     312.2     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:09  199284.8      0.87     310.9     314.8 path/path/path/genblk1.add_in_reg[39]/D
    0:02:09  199295.4      0.87     310.6     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:09  199299.4      0.86     310.5     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:09  199315.1      0.86     309.9     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:09  199336.4      0.86     308.2     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:09  199348.1      0.86     307.8     314.8 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:09  199366.5      0.86     306.7     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  199379.0      0.86     306.4     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:09  199406.4      0.86     304.5     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  199429.0      0.86     303.6     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  199433.8      0.86     303.4     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:10  199439.3      0.86     303.0     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10  199454.0      0.85     302.2     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:10  199467.0      0.85     301.4     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:10  199481.9      0.85     300.3     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  199485.1      0.85     300.1     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10  199509.0      0.85     298.2     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  199518.9      0.85     297.8     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:10  199533.2      0.85     296.5     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  199532.2      0.85     296.4     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:10  199532.2      0.85     296.4     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:10  199543.9      0.85     296.0     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:10  199543.9      0.85     295.9     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:10  199543.9      0.85     295.9     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:10  199555.1      0.85     295.0     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:11  199561.4      0.84     294.6     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199564.1      0.84     294.4     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199574.5      0.84     293.9     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199590.2      0.84     293.0     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  199590.2      0.84     293.0     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:11  199602.4      0.84     292.6     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199614.1      0.84     291.6     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  199617.3      0.84     291.5     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:11  199628.7      0.84     291.2     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199630.3      0.84     291.1     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:12  199649.2      0.84     290.5     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:12  199666.8      0.84     290.0     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199672.6      0.84     289.9     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:12  199693.6      0.84     289.2     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199693.6      0.83     289.2     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199706.4      0.83     288.5     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  199715.5      0.83     288.2     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199732.5      0.83     286.8     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  199751.4      0.83     286.3     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199766.0      0.83     285.7     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199768.4      0.83     285.6     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:13  199770.3      0.83     285.5     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:13  199776.9      0.83     285.2     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199776.9      0.83     285.2     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:13  199784.1      0.83     285.0     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:13  199794.5      0.82     284.0     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:13  199797.9      0.82     284.0     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:13  199815.7      0.82     283.0     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  199817.1      0.82     282.8     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:13  199828.0      0.82     281.9     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  199842.1      0.82     281.1     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:13  199844.7      0.82     281.0     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:13  199846.3      0.82     280.8     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  199858.0      0.82     280.3     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199880.1      0.82     279.2     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199880.6      0.82     279.1     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:14  199890.2      0.82     278.1     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:14  199906.2      0.81     277.2     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199908.0      0.81     277.2     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199920.0      0.81     276.5     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199924.8      0.81     276.2     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199926.9      0.81     276.0     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199926.9      0.81     275.8     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199930.4      0.81     275.7     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:14  199933.6      0.81     275.5     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:14  199943.4      0.81     274.6     339.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199944.2      0.81     274.5     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:15  199949.0      0.81     274.3     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:15  199949.3      0.81     274.3     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199948.7      0.81     274.2     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199957.3      0.81     273.9     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:15  199964.4      0.81     273.3     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  199977.2      0.81     273.0     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:15  199979.1      0.81     272.9     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199979.1      0.80     272.8     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199997.2      0.80     271.8     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  200000.3      0.80     271.7     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:15  200013.6      0.80     270.7     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  200018.2      0.80     270.5     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  200023.8      0.80     270.5     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:16  200024.8      0.80     270.4     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:16  200045.3      0.80     269.2     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  200045.3      0.80     269.2     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:16  200057.0      0.80     268.7     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:16  200061.0      0.80     268.6     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:16  200065.5      0.80     268.2     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:16  200074.0      0.80     267.6     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  200084.1      0.80     266.8     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:16  200085.7      0.80     266.8     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:16  200086.3      0.79     266.5     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:16  200098.2      0.79     265.5     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  200097.7      0.79     265.5     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:17  200097.7      0.79     265.4     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:17  200098.2      0.79     265.4     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:17  200104.6      0.79     265.3     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:17  200107.5      0.79     265.2     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:17  200118.2      0.79     264.9     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:17  200118.2      0.79     264.9     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:17  200134.7      0.79     264.4     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:17  200150.9      0.79     263.3     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  200156.5      0.79     263.1     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:17  200175.1      0.79     262.0     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  200176.4      0.79     261.9     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:18  200196.7      0.79     260.7     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  200198.0      0.78     260.6     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:18  200205.2      0.78     260.0     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  200205.2      0.78     260.0     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:18  200205.2      0.78     259.9     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:18  200205.2      0.78     259.9     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:18  200207.8      0.78     259.7     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:18  200207.8      0.78     259.7     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:18  200207.8      0.78     259.7     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:18  200211.5      0.78     259.5     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:19  200222.2      0.78     259.2     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:19  200238.7      0.78     258.1     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  200248.0      0.78     257.7     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:19  200265.0      0.78     256.8     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  200265.0      0.78     256.8     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:19  200274.1      0.78     256.5     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:19  200289.2      0.78     256.2     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:19  200291.1      0.78     256.1     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:19  200298.8      0.78     255.5     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:19  200310.5      0.78     255.2     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:19  200310.5      0.78     255.2     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:19  200332.3      0.78     254.1     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  200342.7      0.78     253.4     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  200343.5      0.77     253.3     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:20  200345.6      0.77     253.2     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200361.8      0.77     252.5     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  200364.8      0.77     252.3     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200366.4      0.77     252.3     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:20  200373.8      0.77     252.0     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200390.0      0.77     251.7     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:20  200391.6      0.77     251.5     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:20  200394.0      0.77     251.5     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:20  200394.6      0.77     251.5     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200402.5      0.77     251.4     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:20  200402.5      0.77     251.3     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200404.4      0.77     251.3     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:20  200406.3      0.77     251.1     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  200406.3      0.77     251.0     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  200418.2      0.77     250.9     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:21  200433.1      0.77     250.1     363.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  200450.9      0.77     249.2     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  200452.8      0.77     249.2     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:21  200457.3      0.76     249.1     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:21  200460.0      0.76     248.9     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  200460.0      0.76     248.9     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:21  200461.6      0.76     248.8     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:21  200467.7      0.76     248.3     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  200468.5      0.76     248.2     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:21  200467.7      0.76     248.2     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:21  200467.7      0.76     248.2     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:22  200469.8      0.76     248.1     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:22  200481.8      0.76     247.8     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  200495.9      0.76     247.6     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:22  200501.8      0.76     247.3     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:22  200508.4      0.76     247.0     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:22  200515.3      0.76     246.8     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:22  200529.4      0.75     246.1     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:22  200539.5      0.75     245.5     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:22  200550.4      0.75     245.1     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  200557.9      0.75     244.7     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:23  200565.3      0.75     244.3     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:23  200576.5      0.75     243.9     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:23  200590.9      0.74     243.6     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:23  200601.0      0.74     243.1     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:23  200609.5      0.74     242.9     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:23  200621.5      0.74     242.4     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  200629.7      0.74     242.1     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:23  200643.0      0.74     241.7     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  200649.4      0.74     241.5     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  200660.8      0.74     240.9     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:23  200671.2      0.74     240.6     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:23  200683.2      0.73     240.1     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200694.9      0.73     239.9     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200704.4      0.73     239.4     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200711.6      0.73     239.3     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200718.5      0.73     238.8     363.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200724.7      0.73     238.5     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200734.2      0.73     238.2     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200738.0      0.73     238.0     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200746.2      0.73     237.5     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:24  200751.3      0.73     237.2     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200761.9      0.73     236.6     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200770.9      0.73     236.4     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200781.1      0.72     235.9     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200790.1      0.72     235.4     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:24  200799.7      0.72     235.1     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200811.6      0.72     234.7     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200817.0      0.72     234.6     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200825.2      0.72     234.5     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200834.8      0.72     233.9     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200844.4      0.72     233.6     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200853.9      0.72     233.1     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200855.3      0.72     233.1     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200864.3      0.72     232.9     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200868.0      0.72     232.7     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200878.7      0.72     232.4     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200888.0      0.72     232.0     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200900.2      0.71     231.5     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200907.7      0.71     231.2     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200912.5      0.71     231.1     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200919.4      0.71     230.6     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200928.7      0.71     230.2     363.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200936.7      0.71     229.8     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200946.0      0.71     229.5     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200953.2      0.71     229.3     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200961.4      0.71     229.0     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200972.8      0.71     228.4     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200985.1      0.71     228.0     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200998.1      0.71     227.4     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  201006.9      0.71     227.0     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:26  201014.1      0.70     226.7     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:26  201023.4      0.70     226.3     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:26  201030.8      0.70     226.0     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:26  201037.5      0.70     225.7     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:26  201044.7      0.70     225.1     363.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  201057.4      0.70     224.8     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:27  201066.2      0.70     224.3     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:27  201069.7      0.70     223.9     363.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  201079.5      0.70     223.5     363.3 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:27  201084.8      0.70     223.3     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:27  201089.6      0.70     223.0     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  201098.9      0.70     222.6     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:27  201108.2      0.70     222.0     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:27  201118.9      0.69     221.7     363.3 path/path/path/genblk1.add_in_reg[39]/D
    0:02:27  201123.9      0.69     221.5     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:27  201134.8      0.69     221.1     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  201148.1      0.69     220.4     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  201156.9      0.69     219.9     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:27  201167.3      0.69     219.4     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:27  201181.4      0.69     218.8     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:28  201184.3      0.69     218.7     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:28  201186.4      0.69     218.5     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:28  201186.4      0.69     218.5     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  201197.9      0.69     217.9     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:28  201204.3      0.69     217.6     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:28  201211.2      0.69     217.4     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:28  201213.0      0.68     217.2     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:28  201222.3      0.68     216.9     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:28  201231.9      0.68     216.6     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:28  201244.4      0.68     215.9     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  201253.7      0.68     215.5     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:28  201259.6      0.68     215.4     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  201266.8      0.68     215.1     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  201277.1      0.68     214.7     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  201289.9      0.68     214.4     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  201292.0      0.68     214.3     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:29  201302.1      0.68     213.8     363.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  201313.1      0.68     213.7     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:29  201318.9      0.68     213.5     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  201327.2      0.68     213.3     363.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  201329.3      0.68     213.2     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:29  201330.9      0.68     213.2     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:29  201339.4      0.67     213.0     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  201343.4      0.67     212.9     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  201355.9      0.67     212.4     363.3 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:29  201363.1      0.67     212.2     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:29  201372.6      0.67     212.1     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:29  201378.8      0.67     211.9     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:29  201383.3      0.67     211.7     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  201391.3      0.67     211.3     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:29  201399.5      0.67     211.2     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  201405.4      0.67     211.0     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  201415.7      0.67     210.7     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:30  201422.6      0.67     210.5     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  201426.4      0.67     210.4     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:30  201433.8      0.67     210.2     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:30  201438.1      0.67     209.9     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:30  201447.6      0.67     209.6     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  201451.6      0.67     209.4     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  201461.7      0.66     209.1     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:30  201465.2      0.66     209.0     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  201470.3      0.66     208.7     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  201480.9      0.66     208.3     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:30  201483.3      0.66     208.2     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:31  201482.8      0.66     208.2     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:31  201483.6      0.66     208.0     363.3                          
    0:02:40  196783.9      0.66     208.0     363.3                          
    0:02:42  196290.7      0.66     207.9     363.3                          
    0:02:42  196290.7      0.66     207.9     363.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:42  196290.7      0.66     207.9     363.3                          
    0:02:42  196258.3      0.66     207.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:42  196271.3      0.66     207.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  196271.3      0.66     206.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:43  196272.4      0.66     206.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:43  196273.7      0.66     206.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  196287.0      0.66     205.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  196287.2      0.66     205.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  196287.2      0.66     205.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:43  196287.8      0.66     205.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:43  196287.8      0.66     205.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:43  196287.8      0.66     205.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:43  196289.6      0.66     205.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:43  196299.5      0.66     204.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  196300.5      0.66     204.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:43  196311.2      0.66     203.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:44  196314.4      0.66     203.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:44  196325.8      0.66     203.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:44  196325.8      0.66     203.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  196337.5      0.66     202.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  196337.5      0.66     202.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  196337.5      0.66     202.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:45  196339.9      0.66     202.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  196341.5      0.66     202.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:45  196341.5      0.66     202.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:45  196345.2      0.66     201.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:45  196354.5      0.66     201.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  196355.1      0.66     201.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:45  196355.1      0.66     201.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  196362.3      0.66     201.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:45  196363.3      0.66     201.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:45  196363.3      0.66     201.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  196363.3      0.66     201.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:46  196370.2      0.66     201.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:46  196374.5      0.66     201.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  196375.8      0.66     200.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:46  196378.2      0.66     200.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  196381.1      0.66     200.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:46  196381.1      0.66     200.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  196390.2      0.66     200.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:46  196397.4      0.66     199.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:46  196398.2      0.65     199.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:46  196401.6      0.65     199.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  196404.0      0.65     199.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:46  196406.2      0.65     199.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:47  196405.9      0.65     199.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:47  196406.7      0.65     199.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  196406.7      0.65     199.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:47  196408.0      0.65     199.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:47  196408.0      0.65     199.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:47  196411.7      0.65     198.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:47  196417.1      0.65     198.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  196421.6      0.65     198.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:47  196422.9      0.65     198.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:48  196424.0      0.65     198.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:48  196425.6      0.65     198.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:48  196428.8      0.65     198.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:48  196428.8      0.65     198.1       0.0                          
    0:02:49  196428.8      0.65     198.1       0.0                          
    0:02:54  194046.5      0.65     198.0       0.0                          
    0:02:57  192160.0      0.65     198.0       0.0                          
    0:02:58  191896.9      0.65     198.1       0.0                          
    0:02:59  191650.6      0.65     198.2       0.0                          
    0:03:01  191384.6      0.65     198.4       0.0                          
    0:03:01  191192.0      0.65     198.4       0.0                          
    0:03:02  190999.4      0.65     198.4       0.0                          
    0:03:03  190806.9      0.65     198.4       0.0                          
    0:03:03  190614.3      0.65     198.4       0.0                          
    0:03:04  190422.2      0.65     198.4       0.0                          
    0:03:05  190230.2      0.65     198.4       0.0                          
    0:03:06  189974.3      0.65     198.4       0.0                          
    0:03:07  189810.9      0.65     198.4       0.0                          
    0:03:07  189668.9      0.65     198.4       0.0                          
    0:03:08  189583.8      0.65     198.4       0.0                          
    0:03:09  189495.5      0.65     198.4       0.0                          
    0:03:09  189495.5      0.65     198.4       0.0                          
    0:03:10  189495.5      0.65     198.4       0.0                          
    0:03:11  189370.7      0.66     199.5       0.0                          
    0:03:11  189367.8      0.66     199.4       0.0                          
    0:03:11  189367.8      0.66     199.4       0.0                          
    0:03:11  189367.8      0.66     199.4       0.0                          
    0:03:11  189367.8      0.66     199.4       0.0                          
    0:03:12  189367.8      0.66     199.4       0.0                          
    0:03:12  189367.8      0.66     199.4       0.0                          
    0:03:12  189374.2      0.65     198.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  189375.8      0.65     198.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:12  189375.8      0.65     198.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:12  189376.6      0.65     198.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:12  189378.4      0.65     198.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:12  189379.2      0.65     198.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  189383.0      0.65     198.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:12  189396.0      0.65     196.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189396.0      0.65     196.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189398.4      0.65     196.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189399.7      0.65     196.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189400.5      0.65     196.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189413.3      0.65     195.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189413.3      0.65     195.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189413.8      0.65     195.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189416.2      0.65     195.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189421.0      0.65     195.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189429.5      0.65     195.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189429.2      0.65     195.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:13  189430.0      0.65     194.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:14  189435.4      0.65     194.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:14  189447.3      0.65     194.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  189446.8      0.64     194.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:03:14  189460.9      0.64     192.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  189460.9      0.64     192.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  189477.6      0.64     191.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  189477.6      0.64     191.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:14  189484.8      0.64     191.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  189485.9      0.64     191.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:14  189488.8      0.64     191.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:14  189492.0      0.64     190.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:15  189492.8      0.64     190.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:15  189493.6      0.64     190.7       0.0                          
    0:03:15  189420.2      0.64     190.7       0.0                          
    0:03:18  189307.1      0.64     190.7       0.0                          
    0:03:18  189215.1      0.64     190.7       0.0                          
    0:03:19  189158.2      0.64     190.6       0.0                          
    0:03:19  189099.9      0.64     190.6       0.0                          
    0:03:19  189032.1      0.64     190.6       0.0                          
    0:03:19  188973.3      0.64     190.5       0.0                          
    0:03:20  188913.5      0.64     190.5       0.0                          
    0:03:20  188851.8      0.64     190.5       0.0                          
    0:03:20  188789.0      0.64     190.4       0.0                          
    0:03:20  188719.0      0.64     190.3       0.0                          
    0:03:21  188657.6      0.64     190.2       0.0                          
    0:03:21  188560.7      0.64     190.2       0.0                          
    0:03:21  188408.3      0.64     190.2       0.0                          
    0:03:22  188255.1      0.64     190.2       0.0                          
    0:03:22  188102.7      0.64     190.2       0.0                          
    0:03:23  187950.3      0.64     190.2       0.0                          
    0:03:23  187797.1      0.64     190.2       0.0                          
    0:03:23  187644.6      0.64     190.2       0.0                          
    0:03:24  187492.2      0.64     190.2       0.0                          
    0:03:24  187339.0      0.64     190.2       0.0                          
    0:03:24  187200.4      0.64     190.2       0.0                          
    0:03:25  187067.4      0.64     190.2       0.0                          
    0:03:25  186934.7      0.64     190.2       0.0                          
    0:03:26  186802.0      0.64     190.2       0.0                          
    0:03:26  186714.7      0.64     190.2       0.0                          
    0:03:27  186645.3      0.64     190.2       0.0                          
    0:03:27  186576.7      0.64     190.2       0.0                          
    0:03:27  186554.3      0.64     190.2       0.0                          
    0:03:28  186451.4      0.64     190.2       0.0                          
    0:03:29  186358.8      0.64     190.2       0.0                          
    0:03:29  186337.3      0.64     190.1       0.0                          
    0:03:29  186336.5      0.64     190.1       0.0                          
    0:03:29  186335.7      0.64     190.1       0.0                          
    0:03:30  186334.9      0.64     190.1       0.0                          
    0:03:30  186333.3      0.64     190.1       0.0                          
    0:03:33  186327.1      0.64     190.1       0.0                          
    0:03:33  186312.8      0.65     190.6       0.0                          
    0:03:33  186312.2      0.65     190.6       0.0                          
    0:03:33  186312.2      0.65     190.6       0.0                          
    0:03:33  186312.2      0.65     190.6       0.0                          
    0:03:33  186312.2      0.65     190.6       0.0                          
    0:03:33  186312.2      0.65     190.6       0.0                          
    0:03:33  186312.2      0.65     190.6       0.0                          
    0:03:34  186316.5      0.64     190.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:34  186317.3      0.64     190.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  186318.1      0.64     190.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:34  186331.9      0.64     189.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:34  186332.5      0.64     189.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:34  186332.5      0.64     189.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:34  186334.9      0.64     189.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:34  186340.4      0.64     189.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:34  186341.8      0.64     189.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:35  186342.6      0.64     189.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:35  186343.6      0.64     189.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:35  186345.2      0.64     189.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:36  186348.4      0.64     189.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:36  186352.9      0.64     189.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:36  186352.9      0.64     189.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:36  186352.9      0.64     189.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:36  186354.3      0.64     188.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:36  186355.9      0.64     188.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:36  186355.9      0.64     188.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:03:37  186359.6      0.64     188.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:37  186368.4      0.64     188.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:37  186376.9      0.63     188.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:37  186388.3      0.63     187.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:37  186396.8      0.63     187.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:37  186403.8      0.63     187.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:37  186414.1      0.63     187.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:37  186423.4      0.63     186.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:37  186433.0      0.63     186.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:37  186439.9      0.63     186.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:37  186451.9      0.63     186.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:38  186462.0      0.63     186.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:38  186470.0      0.63     186.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:38  186477.7      0.63     185.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:38  186484.9      0.62     185.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:38  186492.1      0.62     185.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:03:38  186494.7      0.62     185.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:38  186503.2      0.62     184.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:38  186507.2      0.62     184.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:38  186516.3      0.62     184.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:38  186523.5      0.62     183.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:38  186527.7      0.62     183.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:38  186531.4      0.62     183.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:38  186532.2      0.62     183.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:38  186540.2      0.62     183.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:39  186545.8      0.62     183.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:39  186553.8      0.62     182.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:39  186562.0      0.62     182.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:39  186570.0      0.62     182.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:39  186572.4      0.62     182.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:39  186580.1      0.61     181.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:39  186586.2      0.61     181.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:39  186594.5      0.61     181.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:39  186600.6      0.61     181.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:39  186609.4      0.61     181.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:39  186620.0      0.61     180.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:39  186627.5      0.61     180.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:39  186627.5      0.61     180.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:40  186632.2      0.61     180.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:40  186640.5      0.61     180.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:40  186642.1      0.61     179.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:40  186644.0      0.61     179.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:40  186646.3      0.61     179.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:40  186650.9      0.61     179.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  186653.3      0.61     179.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  186658.8      0.61     179.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:40  186661.2      0.61     179.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:40  186666.6      0.61     178.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:40  186668.2      0.61     178.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:40  186671.6      0.61     178.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  186677.7      0.60     178.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  186684.6      0.60     178.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:41  186693.2      0.60     177.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:41  186701.7      0.60     177.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  186709.9      0.60     177.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:41  186713.9      0.60     177.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  186720.0      0.60     177.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:41  186721.9      0.60     176.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/Vec_x_Mem/Mem/reset': 2003 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:15:54 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              83491.282631
Buf/Inv area:                     3675.055989
Noncombinational area:          103230.606422
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                186721.889053
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:16:03 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  44.4180 mW   (93%)
  Net Switching Power  =   3.2890 mW    (7%)
                         ---------
Total Dynamic Power    =  47.7070 mW  (100%)

Cell Leakage Power     =   3.8936 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.3026e+04          471.6028        1.7436e+06        4.5245e+04  (  87.68%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3878e+03        2.8175e+03        2.1501e+06        6.3552e+03  (  12.32%)
--------------------------------------------------------------------------------------------------
Total          4.4414e+04 uW     3.2891e+03 uW     3.8936e+06 nW     5.1600e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:16:03 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[1].path/path/genblk1.add_in_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[1].path/path/genblk1.add_in_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[1].path/path/genblk1.add_in_reg[0]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[1].path/path/add_42/A[0] (mac_b20_g1_19_DW01_add_0)
                                                          0.00       0.08 f
  path/genblk1[1].path/path/add_42/U13/ZN (AND2_X1)       0.04       0.13 f
  path/genblk1[1].path/path/add_42/U7/ZN (NAND2_X1)       0.03       0.16 r
  path/genblk1[1].path/path/add_42/U47/ZN (NAND3_X1)      0.04       0.19 f
  path/genblk1[1].path/path/add_42/U78/ZN (NAND2_X1)      0.03       0.22 r
  path/genblk1[1].path/path/add_42/U81/ZN (NAND3_X1)      0.03       0.25 f
  path/genblk1[1].path/path/add_42/U1_3/CO (FA_X1)        0.09       0.34 f
  path/genblk1[1].path/path/add_42/U1_4/CO (FA_X1)        0.09       0.43 f
  path/genblk1[1].path/path/add_42/U1_5/CO (FA_X1)        0.09       0.52 f
  path/genblk1[1].path/path/add_42/U1_6/CO (FA_X1)        0.10       0.62 f
  path/genblk1[1].path/path/add_42/U93/ZN (NAND2_X1)      0.04       0.66 r
  path/genblk1[1].path/path/add_42/U74/ZN (NAND3_X1)      0.04       0.70 f
  path/genblk1[1].path/path/add_42/U108/ZN (NAND2_X1)     0.03       0.73 r
  path/genblk1[1].path/path/add_42/U111/ZN (NAND3_X1)     0.03       0.76 f
  path/genblk1[1].path/path/add_42/U1_9/CO (FA_X1)        0.09       0.85 f
  path/genblk1[1].path/path/add_42/U1_10/CO (FA_X1)       0.10       0.95 f
  path/genblk1[1].path/path/add_42/U69/ZN (NAND2_X1)      0.04       0.99 r
  path/genblk1[1].path/path/add_42/U49/ZN (NAND3_X1)      0.04       1.03 f
  path/genblk1[1].path/path/add_42/U149/ZN (NAND2_X1)     0.04       1.06 r
  path/genblk1[1].path/path/add_42/U152/ZN (NAND3_X1)     0.04       1.10 f
  path/genblk1[1].path/path/add_42/U178/ZN (NAND2_X1)     0.03       1.13 r
  path/genblk1[1].path/path/add_42/U105/ZN (NAND3_X1)     0.04       1.17 f
  path/genblk1[1].path/path/add_42/U125/ZN (NAND2_X1)     0.04       1.21 r
  path/genblk1[1].path/path/add_42/U65/ZN (NAND3_X1)      0.04       1.24 f
  path/genblk1[1].path/path/add_42/U143/ZN (NAND2_X1)     0.04       1.28 r
  path/genblk1[1].path/path/add_42/U146/ZN (NAND3_X1)     0.04       1.32 f
  path/genblk1[1].path/path/add_42/U197/ZN (NAND2_X1)     0.03       1.35 r
  path/genblk1[1].path/path/add_42/U200/ZN (NAND3_X1)     0.03       1.38 f
  path/genblk1[1].path/path/add_42/U1_17/CO (FA_X1)       0.09       1.47 f
  path/genblk1[1].path/path/add_42/U1_18/CO (FA_X1)       0.09       1.56 f
  path/genblk1[1].path/path/add_42/U1_19/CO (FA_X1)       0.09       1.65 f
  path/genblk1[1].path/path/add_42/U1_20/CO (FA_X1)       0.10       1.75 f
  path/genblk1[1].path/path/add_42/U87/ZN (NAND2_X1)      0.04       1.79 r
  path/genblk1[1].path/path/add_42/U72/ZN (NAND3_X1)      0.04       1.83 f
  path/genblk1[1].path/path/add_42/U114/ZN (NAND2_X1)     0.03       1.86 r
  path/genblk1[1].path/path/add_42/U64/ZN (NAND3_X1)      0.04       1.90 f
  path/genblk1[1].path/path/add_42/U137/ZN (NAND2_X1)     0.04       1.93 r
  path/genblk1[1].path/path/add_42/U83/ZN (NAND3_X1)      0.04       1.97 f
  path/genblk1[1].path/path/add_42/U171/ZN (NAND2_X1)     0.03       2.00 r
  path/genblk1[1].path/path/add_42/U174/ZN (NAND3_X1)     0.03       2.04 f
  path/genblk1[1].path/path/add_42/U1_25/CO (FA_X1)       0.10       2.13 f
  path/genblk1[1].path/path/add_42/U186/ZN (NAND2_X1)     0.04       2.17 r
  path/genblk1[1].path/path/add_42/U155/ZN (NAND3_X1)     0.04       2.21 f
  path/genblk1[1].path/path/add_42/U192/ZN (NAND2_X1)     0.03       2.24 r
  path/genblk1[1].path/path/add_42/U194/ZN (NAND3_X1)     0.04       2.27 f
  path/genblk1[1].path/path/add_42/U1_28/CO (FA_X1)       0.09       2.36 f
  path/genblk1[1].path/path/add_42/U1_29/CO (FA_X1)       0.10       2.46 f
  path/genblk1[1].path/path/add_42/U54/ZN (NAND2_X1)      0.04       2.50 r
  path/genblk1[1].path/path/add_42/U56/ZN (NAND3_X1)      0.04       2.54 f
  path/genblk1[1].path/path/add_42/U61/ZN (NAND2_X1)      0.04       2.58 r
  path/genblk1[1].path/path/add_42/U62/ZN (NAND3_X1)      0.04       2.61 f
  path/genblk1[1].path/path/add_42/U99/ZN (NAND2_X1)      0.03       2.64 r
  path/genblk1[1].path/path/add_42/U101/ZN (NAND3_X1)     0.04       2.68 f
  path/genblk1[1].path/path/add_42/U160/ZN (NAND2_X1)     0.04       2.72 r
  path/genblk1[1].path/path/add_42/U154/ZN (NAND3_X1)     0.04       2.76 f
  path/genblk1[1].path/path/add_42/U166/ZN (NAND2_X1)     0.03       2.79 r
  path/genblk1[1].path/path/add_42/U153/ZN (NAND3_X1)     0.05       2.84 f
  path/genblk1[1].path/path/add_42/U3/ZN (NAND2_X1)       0.04       2.87 r
  path/genblk1[1].path/path/add_42/U119/ZN (NAND3_X1)     0.03       2.91 f
  path/genblk1[1].path/path/add_42/U208/ZN (NAND2_X1)     0.03       2.93 r
  path/genblk1[1].path/path/add_42/U211/ZN (NAND3_X1)     0.03       2.97 f
  path/genblk1[1].path/path/add_42/U1_37/CO (FA_X1)       0.10       3.06 f
  path/genblk1[1].path/path/add_42/U17/ZN (NAND2_X1)      0.03       3.10 r
  path/genblk1[1].path/path/add_42/U19/ZN (NAND3_X1)      0.03       3.13 f
  path/genblk1[1].path/path/add_42/U182/ZN (XNOR2_X1)     0.06       3.19 f
  path/genblk1[1].path/path/add_42/SUM[39] (mac_b20_g1_19_DW01_add_0)
                                                          0.00       3.19 f
  path/genblk1[1].path/path/out[39] (mac_b20_g1_19)       0.00       3.19 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_19)
                                                          0.00       3.19 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_19)
                                                          0.00       3.19 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/U130/ZN (INV_X1)
                                                          0.03       3.22 r
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/U129/ZN (OAI22_X1)
                                                          0.03       3.25 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       3.26 f
  data arrival time                                                  3.26

  clock clk (rise edge)                                   2.70       2.70
  clock network delay (ideal)                             0.00       2.70
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       2.70 r
  library setup time                                     -0.05       2.65
  data required time                                                 2.65
  --------------------------------------------------------------------------
  data required time                                                 2.65
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
