#! /usr/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-475-g917d754e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xae02ad5bf0 .scope module, "buffer_tb" "buffer_tb" 2 4;
 .timescale -9 -10;
o0x7f8f71d72018 .functor BUFZ 1, C4<z>; HiZ drive
v0xae02af6f90_0 .net "clock", 0 0, o0x7f8f71d72018;  0 drivers
v0xae02af7060_0 .var "read_addr", 7 0;
v0xae02af7130_0 .var "read_clock", 0 0;
o0x7f8f71d72078 .functor BUFZ 1, C4<z>; HiZ drive
v0xae02af7200_0 .net "read_clock_enable", 0 0, o0x7f8f71d72078;  0 drivers
v0xae02af72f0_0 .net "read_data", 7 0, v0xae02af6b00_0;  1 drivers
v0xae02af73e0_0 .var "write_addr", 7 0;
v0xae02af7480_0 .var "write_clock", 0 0;
v0xae02af7520_0 .var "write_data", 7 0;
S_0xae02ad5d80 .scope module, "MEM" "buffer" 2 14, 3 3 0, S_0xae02ad5bf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "write_clock_enable"
    .port_info 2 /INPUT 8 "write_data"
    .port_info 3 /INPUT 8 "write_addr"
    .port_info 4 /INPUT 1 "read_clock_enable"
    .port_info 5 /OUTPUT 8 "read_data"
    .port_info 6 /INPUT 8 "read_addr"
P_0xae02a8f5e0 .param/l "AW" 0 3 3, +C4<00000000000000000000000000001000>;
P_0xae02a8f620 .param/l "DW" 0 3 3, +C4<00000000000000000000000000001000>;
P_0xae02a8f660 .param/l "NPOS" 1 3 14, +C4<00000000000000000000000100000000>;
v0xae02a8f7b0_0 .net "clock", 0 0, o0x7f8f71d72018;  alias, 0 drivers
v0xae02af6890 .array "ram", 255 0, 7 0;
v0xae02af6950_0 .net "read_addr", 7 0, v0xae02af7060_0;  1 drivers
v0xae02af6a40_0 .net "read_clock_enable", 0 0, o0x7f8f71d72078;  alias, 0 drivers
v0xae02af6b00_0 .var "read_data", 7 0;
v0xae02af6c30_0 .net "write_addr", 7 0, v0xae02af73e0_0;  1 drivers
v0xae02af6d10_0 .net "write_clock_enable", 0 0, o0x7f8f71d72078;  alias, 0 drivers
v0xae02af6db0_0 .net "write_data", 7 0, v0xae02af7520_0;  1 drivers
E_0xae02ac71c0 .event posedge, v0xae02a8f7b0_0;
    .scope S_0xae02ad5d80;
T_0 ;
    %wait E_0xae02ac71c0;
    %load/vec4 v0xae02af6d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0xae02af6db0_0;
    %load/vec4 v0xae02af6c30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xae02af6890, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xae02ad5d80;
T_1 ;
    %wait E_0xae02ac71c0;
    %load/vec4 v0xae02af6a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0xae02af6950_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xae02af6890, 4;
    %assign/vec4 v0xae02af6b00_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xae02ad5bf0;
T_2 ;
    %vpi_call 2 24 "$dumpfile", "buffer_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000001, S_0xae02ad5bf0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xae02af73e0_0, 0, 8;
    %pushi/vec4 241, 0, 8;
    %store/vec4 v0xae02af7520_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xae02af7480_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xae02af7480_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xae02af7060_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xae02af7130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xae02af7130_0, 0, 1;
    %load/vec4 v0xae02af72f0_0;
    %pad/u 32;
    %cmpi/ne 241, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 38 "$display", "wrong data read at addr %x. expect data: %x, but read %x", v0xae02af7060_0, 32'b00000000000000000000000011110001, v0xae02af72f0_0 {0 0 0};
    %vpi_call 2 39 "$stop" {0 0 0};
T_2.0 ;
    %delay 10, 0;
    %pushi/vec4 238, 0, 8;
    %store/vec4 v0xae02af7520_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xae02af7130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xae02af7130_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0xae02af72f0_0;
    %pad/u 32;
    %cmpi/ne 241, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 50 "$display", "read data changed even write_clock wasn't triggered. read addr %x. expect data: %x, but read %x", v0xae02af7060_0, 32'b00000000000000000000000011110001, v0xae02af72f0_0 {0 0 0};
    %vpi_call 2 51 "$stop" {0 0 0};
T_2.2 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xae02af7480_0, 0, 1;
    %load/vec4 v0xae02af72f0_0;
    %pad/u 32;
    %cmpi/ne 241, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %vpi_call 2 58 "$display", "read data changed even read_clock wasn't triggered. read addr %x. expect data: %x, but read %x", v0xae02af7060_0, 32'b00000000000000000000000011110001, v0xae02af72f0_0 {0 0 0};
    %vpi_call 2 59 "$stop" {0 0 0};
T_2.4 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xae02af7130_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xae02af7130_0, 0, 1;
    %load/vec4 v0xae02af72f0_0;
    %pad/u 32;
    %cmpi/ne 238, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %vpi_call 2 67 "$display", "read wrong data. read addr %x. expect data: %x, but read %x", v0xae02af7060_0, 32'b00000000000000000000000011101110, v0xae02af72f0_0 {0 0 0};
    %vpi_call 2 68 "$stop" {0 0 0};
T_2.6 ;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "buffer_tb.v";
    "buffer.v";
